(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "full_system")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "full_system")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[52\]/A  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[54\]/A  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[56\]/A  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[60\]/A  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[28\]/CLK  memory_controller_0/mag_prev\[28\]/Q  memory_controller_0/mag_prev_RNISBJQ\[28\]/A  memory_controller_0/mag_prev_RNISBJQ\[28\]/Y  memory_controller_0/mag_prev_RNIA74L1\[12\]/C  memory_controller_0/mag_prev_RNIA74L1\[12\]/Y  memory_controller_0/mag_prev_RNI4JTA3\[12\]/C  memory_controller_0/mag_prev_RNI4JTA3\[12\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/C  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[51\]/CLK  memory_controller_0/mag_prev\[51\]/Q  memory_controller_0/mag_prev_RNIM3LL1\[51\]/B  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[51\]/CLK  memory_controller_0/mag_prev\[51\]/Q  memory_controller_0/mag_prev_RNIM3LL1\[51\]/B  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[50\]/A  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_1\[36\]/B  memory_controller_0/data_buffer_RNO_1\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/C  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[10\]/CLK  memory_controller_0/mag_prev\[10\]/Q  memory_controller_0/mag_prev_RNIANGQ\[10\]/A  memory_controller_0/mag_prev_RNIANGQ\[10\]/Y  memory_controller_0/mag_prev_RNIEHAL1\[59\]/C  memory_controller_0/mag_prev_RNIEHAL1\[59\]/Y  memory_controller_0/mag_prev_RNIU4LA3\[27\]/C  memory_controller_0/mag_prev_RNIU4LA3\[27\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/C  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[62\]/CLK  memory_controller_0/mag_prev\[62\]/Q  memory_controller_0/mag_prev_RNIOFRQ\[62\]/A  memory_controller_0/mag_prev_RNIOFRQ\[62\]/Y  memory_controller_0/mag_prev_RNIKVIL1\[46\]/C  memory_controller_0/mag_prev_RNIKVIL1\[46\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/A  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[79\]/CLK  memory_controller_0/mag_prev\[79\]/Q  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/B  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[12\]/CLK  memory_controller_0/mag_prev\[12\]/Q  memory_controller_0/mag_prev_RNIA74L1\[12\]/B  memory_controller_0/mag_prev_RNIA74L1\[12\]/Y  memory_controller_0/mag_prev_RNI4JTA3\[12\]/C  memory_controller_0/mag_prev_RNI4JTA3\[12\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/C  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[62\]/B  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/S  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_9_0_a3_0\[34\]/A  memory_controller_0/data_buffer_9_0_a3_0\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/A  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[48\]/A  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[50\]/A  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[52\]/A  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[54\]/A  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[56\]/A  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[58\]/A  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[60\]/A  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[62\]/A  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[64\]/A  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[66\]/A  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[68\]/A  memory_controller_0/data_buffer_RNO_0\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/C  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[70\]/A  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[72\]/A  memory_controller_0/data_buffer_RNO_0\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/C  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[74\]/A  memory_controller_0/data_buffer_RNO_0\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/C  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[76\]/A  memory_controller_0/data_buffer_RNO_0\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/C  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_0\[78\]/A  memory_controller_0/data_buffer_RNO_0\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/C  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[46\]/CLK  memory_controller_0/mag_prev\[46\]/Q  memory_controller_0/mag_prev_RNIKVIL1\[46\]/B  memory_controller_0/mag_prev_RNIKVIL1\[46\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/A  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[59\]/CLK  memory_controller_0/mag_prev\[59\]/Q  memory_controller_0/mag_prev_RNIEHAL1\[59\]/B  memory_controller_0/mag_prev_RNIEHAL1\[59\]/Y  memory_controller_0/mag_prev_RNIU4LA3\[27\]/C  memory_controller_0/mag_prev_RNIU4LA3\[27\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/C  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/A  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[6\]/B  memory_controller_0/data_buffer_RNO_1\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[19\]/CLK  memory_controller_0/mag_prev\[19\]/Q  memory_controller_0/mag_prev_RNIS9HQ\[19\]/A  memory_controller_0/mag_prev_RNIS9HQ\[19\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/B  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_2\[32\]/A  memory_controller_0/data_buffer_RNO_2\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_2\[38\]/A  memory_controller_0/data_buffer_RNO_2\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_2\[40\]/A  memory_controller_0/data_buffer_RNO_2\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_2\[46\]/A  memory_controller_0/data_buffer_RNO_2\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_2\[62\]/B  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_2\[58\]/B  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[30\]/CLK  memory_controller_0/mag_prev\[30\]/Q  memory_controller_0/mag_prev_RNIEVKQ\[30\]/A  memory_controller_0/mag_prev_RNIEVKQ\[30\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/B  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[61\]/CLK  memory_controller_0/mag_prev\[61\]/Q  memory_controller_0/mag_prev_RNIMDRQ\[61\]/A  memory_controller_0/mag_prev_RNIMDRQ\[61\]/Y  memory_controller_0/mag_prev_RNI4JTA3\[12\]/B  memory_controller_0/mag_prev_RNI4JTA3\[12\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/C  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[35\]/CLK  memory_controller_0/mag_prev\[35\]/Q  memory_controller_0/mag_prev_RNIO9LQ\[35\]/A  memory_controller_0/mag_prev_RNIO9LQ\[35\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/A  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[8\]/CLK  memory_controller_0/mag_prev\[8\]/Q  memory_controller_0/mag_prev_RNIOIFR\[8\]/A  memory_controller_0/mag_prev_RNIOIFR\[8\]/Y  memory_controller_0/mag_prev_RNIO89M1\[57\]/C  memory_controller_0/mag_prev_RNIO89M1\[57\]/Y  memory_controller_0/mag_prev_RNI0KJB3\[25\]/C  memory_controller_0/mag_prev_RNI0KJB3\[25\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/C  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[36\]/CLK  memory_controller_0/mag_prev\[36\]/Q  memory_controller_0/mag_prev_RNIQBLQ\[36\]/A  memory_controller_0/mag_prev_RNIQBLQ\[36\]/Y  memory_controller_0/mag_prev_RNI678L1\[20\]/C  memory_controller_0/mag_prev_RNI678L1\[20\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/B  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNIUNTQ\[74\]/A  memory_controller_0/mag_prev_RNIUNTQ\[74\]/Y  memory_controller_0/mag_prev_RNIO7NL1\[54\]/C  memory_controller_0/mag_prev_RNIO7NL1\[54\]/Y  memory_controller_0/mag_prev_RNI6NVA3\[22\]/C  memory_controller_0/mag_prev_RNI6NVA3\[22\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/B  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_0\[42\]/A  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/A  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_0\[44\]/A  memory_controller_0/data_buffer_RNO_0\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/A  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[4\]/B  memory_controller_0/data_buffer_RNO_0\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/C  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_2\[52\]/B  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_2\[50\]/B  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_2\[48\]/B  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_2\[60\]/B  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_2\[56\]/B  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_2\[54\]/B  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[31\]/CLK  memory_controller_0/mag_prev\[31\]/Q  memory_controller_0/mag_prev_RNIG1LQ\[31\]/A  memory_controller_0/mag_prev_RNIG1LQ\[31\]/Y  memory_controller_0/mag_prev_RNI436L1\[15\]/C  memory_controller_0/mag_prev_RNI436L1\[15\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/B  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[50\]/CLK  memory_controller_0/mag_prev\[50\]/Q  memory_controller_0/mag_prev_RNII7PQ\[50\]/A  memory_controller_0/mag_prev_RNII7PQ\[50\]/Y  memory_controller_0/mag_prev_RNI8FEL1\[34\]/C  memory_controller_0/mag_prev_RNI8FEL1\[34\]/Y  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/C  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/C  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[27\]/CLK  memory_controller_0/mag_prev\[27\]/Q  memory_controller_0/mag_prev_RNIQ9JQ\[27\]/A  memory_controller_0/mag_prev_RNIQ9JQ\[27\]/Y  memory_controller_0/mag_prev_RNIU4LA3\[27\]/B  memory_controller_0/mag_prev_RNIU4LA3\[27\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/C  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[77\]/CLK  memory_controller_0/mag_prev\[77\]/Q  memory_controller_0/mag_prev_RNI4UTQ\[77\]/A  memory_controller_0/mag_prev_RNI4UTQ\[77\]/Y  memory_controller_0/mag_prev_RNI4JTA3\[12\]/A  memory_controller_0/mag_prev_RNI4JTA3\[12\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/C  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[13\]/CLK  memory_controller_0/mag_prev\[13\]/Q  memory_controller_0/mag_prev_RNIGTGQ\[13\]/A  memory_controller_0/mag_prev_RNIGTGQ\[13\]/Y  memory_controller_0/mag_prev_RNIMTEL1\[78\]/C  memory_controller_0/mag_prev_RNIMTEL1\[78\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/B  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_1\[42\]/B  memory_controller_0/data_buffer_RNO_1\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_1\[44\]/B  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[72\]/CLK  memory_controller_0/mag_prev\[72\]/Q  memory_controller_0/mag_prev_RNIQJTQ\[72\]/A  memory_controller_0/mag_prev_RNIQJTQ\[72\]/Y  memory_controller_0/mag_prev_RNII1NL1\[53\]/C  memory_controller_0/mag_prev_RNII1NL1\[53\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/A  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNISLTQ\[73\]/A  memory_controller_0/mag_prev_RNISLTQ\[73\]/Y  memory_controller_0/mag_prev_RNII1NL1\[52\]/C  memory_controller_0/mag_prev_RNII1NL1\[52\]/Y  memory_controller_0/mag_prev_RNISCVA3\[21\]/C  memory_controller_0/mag_prev_RNISCVA3\[21\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/A  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[75\]/CLK  memory_controller_0/mag_prev\[75\]/Q  memory_controller_0/mag_prev_RNI0QTQ\[75\]/A  memory_controller_0/mag_prev_RNI0QTQ\[75\]/Y  memory_controller_0/mag_prev_RNISBNL1\[55\]/C  memory_controller_0/mag_prev_RNISBNL1\[55\]/Y  memory_controller_0/mag_prev_RNIEVVA3\[23\]/C  memory_controller_0/mag_prev_RNIEVVA3\[23\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/C  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[43\]/CLK  memory_controller_0/geig_prev\[43\]/Q  memory_controller_0/geig_prev_RNIAR22\[43\]/A  memory_controller_0/geig_prev_RNIAR22\[43\]/Y  memory_controller_0/geig_prev_RNIOD07\[9\]/C  memory_controller_0/geig_prev_RNIOD07\[9\]/Y  memory_controller_0/geig_prev_RNI49QD\[11\]/C  memory_controller_0/geig_prev_RNI49QD\[11\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[20\]/CLK  memory_controller_0/mag_prev\[20\]/Q  memory_controller_0/mag_prev_RNI678L1\[20\]/B  memory_controller_0/mag_prev_RNI678L1\[20\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/B  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[54\]/CLK  memory_controller_0/mag_prev\[54\]/Q  memory_controller_0/mag_prev_RNIO7NL1\[54\]/B  memory_controller_0/mag_prev_RNIO7NL1\[54\]/Y  memory_controller_0/mag_prev_RNI6NVA3\[22\]/C  memory_controller_0/mag_prev_RNI6NVA3\[22\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/B  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[57\]/CLK  memory_controller_0/mag_prev\[57\]/Q  memory_controller_0/mag_prev_RNIO89M1\[57\]/B  memory_controller_0/mag_prev_RNIO89M1\[57\]/Y  memory_controller_0/mag_prev_RNI0KJB3\[25\]/C  memory_controller_0/mag_prev_RNI0KJB3\[25\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/C  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[48\]/B  memory_controller_0/data_buffer_RNO_0\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/A  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[50\]/B  memory_controller_0/data_buffer_RNO_0\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/A  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[52\]/B  memory_controller_0/data_buffer_RNO_0\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/A  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[54\]/B  memory_controller_0/data_buffer_RNO_0\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/A  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[56\]/B  memory_controller_0/data_buffer_RNO_0\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/A  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[58\]/B  memory_controller_0/data_buffer_RNO_0\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/A  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[60\]/B  memory_controller_0/data_buffer_RNO_0\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/A  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[62\]/B  memory_controller_0/data_buffer_RNO_0\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/A  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIU64R24\[38\]/S  memory_controller_0/mag_buffer_RNIU64R24\[38\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/A  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/S  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/A  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/S  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/A  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/S  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/A  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[63\]/CLK  memory_controller_0/mag_prev\[63\]/Q  memory_controller_0/mag_prev_RNIQHRQ\[63\]/A  memory_controller_0/mag_prev_RNIQHRQ\[63\]/Y  memory_controller_0/mag_prev_RNIO3JL1\[47\]/C  memory_controller_0/mag_prev_RNIO3JL1\[47\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/A  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[68\]/CLK  memory_controller_0/mag_prev\[68\]/Q  memory_controller_0/mag_prev_RNI4SRQ\[68\]/A  memory_controller_0/mag_prev_RNI4SRQ\[68\]/Y  memory_controller_0/mag_prev_RNI0GNL1\[64\]/C  memory_controller_0/mag_prev_RNI0GNL1\[64\]/Y  memory_controller_0/mag_prev_RNII74B3\[32\]/C  memory_controller_0/mag_prev_RNII74B3\[32\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/C  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIM9NQ\[43\]/A  memory_controller_0/mag_prev_RNIM9NQ\[43\]/Y  memory_controller_0/mag_prev_RNIU4LA3\[27\]/A  memory_controller_0/mag_prev_RNIU4LA3\[27\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/C  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[45\]/CLK  memory_controller_0/mag_prev\[45\]/Q  memory_controller_0/mag_prev_RNIQDNQ\[45\]/A  memory_controller_0/mag_prev_RNIQDNQ\[45\]/Y  memory_controller_0/mag_prev_RNIORAL1\[29\]/C  memory_controller_0/mag_prev_RNIORAL1\[29\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/A  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[60\]/CLK  memory_controller_0/mag_prev\[60\]/Q  memory_controller_0/mag_prev_RNIKBRQ\[60\]/A  memory_controller_0/mag_prev_RNIKBRQ\[60\]/Y  memory_controller_0/mag_prev_RNICNIL1\[44\]/C  memory_controller_0/mag_prev_RNICNIL1\[44\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/B  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/S  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[15\]/CLK  memory_controller_0/mag_prev\[15\]/Q  memory_controller_0/mag_prev_RNI436L1\[15\]/B  memory_controller_0/mag_prev_RNI436L1\[15\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/B  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[34\]/CLK  memory_controller_0/mag_prev\[34\]/Q  memory_controller_0/mag_prev_RNI8FEL1\[34\]/B  memory_controller_0/mag_prev_RNI8FEL1\[34\]/Y  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/C  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/C  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/read_prev_RNIF6DUO6/B  memory_controller_0/read_prev_RNIF6DUO6/Y  memory_controller_0/schedule_RNINCH45G\[5\]/B  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[78\]/CLK  memory_controller_0/mag_prev\[78\]/Q  memory_controller_0/mag_prev_RNIMTEL1\[78\]/B  memory_controller_0/mag_prev_RNIMTEL1\[78\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/B  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[23\]/CLK  memory_controller_0/geig_prev\[23\]/Q  memory_controller_0/geig_prev_RNI6JU1\[23\]/A  memory_controller_0/geig_prev_RNI6JU1\[23\]/Y  memory_controller_0/geig_prev_RNIE8T3\[24\]/C  memory_controller_0/geig_prev_RNIE8T3\[24\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/A  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[47\]/CLK  memory_controller_0/geig_prev\[47\]/Q  memory_controller_0/geig_prev_RNII332\[47\]/A  memory_controller_0/geig_prev_RNII332\[47\]/Y  memory_controller_0/geig_prev_RNI2344\[37\]/C  memory_controller_0/geig_prev_RNI2344\[37\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/C  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12\[3\]/C  memory_controller_0/schedule_1_RNIASRO12\[3\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/B  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/S  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/S  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/A  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[27\]/CLK  memory_controller_0/geig_prev\[27\]/Q  memory_controller_0/geig_prev_RNIQKT3\[27\]/B  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_0\[32\]/B  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/A  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/A  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/A  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/A  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[52\]/CLK  memory_controller_0/mag_prev\[52\]/Q  memory_controller_0/mag_prev_RNII1NL1\[52\]/B  memory_controller_0/mag_prev_RNII1NL1\[52\]/Y  memory_controller_0/mag_prev_RNISCVA3\[21\]/C  memory_controller_0/mag_prev_RNISCVA3\[21\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/A  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[53\]/CLK  memory_controller_0/mag_prev\[53\]/Q  memory_controller_0/mag_prev_RNII1NL1\[53\]/B  memory_controller_0/mag_prev_RNII1NL1\[53\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/A  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[55\]/CLK  memory_controller_0/mag_prev\[55\]/Q  memory_controller_0/mag_prev_RNISBNL1\[55\]/B  memory_controller_0/mag_prev_RNISBNL1\[55\]/Y  memory_controller_0/mag_prev_RNIEVVA3\[23\]/C  memory_controller_0/mag_prev_RNIEVVA3\[23\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/C  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNIA814\[32\]/B  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[9\]/CLK  memory_controller_0/geig_prev\[9\]/Q  memory_controller_0/geig_prev_RNIOD07\[9\]/B  memory_controller_0/geig_prev_RNIOD07\[9\]/Y  memory_controller_0/geig_prev_RNI49QD\[11\]/C  memory_controller_0/geig_prev_RNI49QD\[11\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_RNIP66C07_0\[5\]/B  memory_controller_0/schedule_RNIP66C07_0\[5\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/S  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_RNIP66C07_0\[5\]/B  memory_controller_0/schedule_RNIP66C07_0\[5\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/S  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/S  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/B  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[4\]/B  memory_controller_0/data_buffer_RNO_0\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/C  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/B  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO_0\[7\]/B  memory_controller_0/data_buffer_RNO_0\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/C  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNI2NBJ74_0/B  memory_controller_0/busy_hold_RNI2NBJ74_0/Y  memory_controller_0/data_buffer_RNO_1\[48\]/A  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_RNIP66C07_0\[5\]/B  memory_controller_0/schedule_RNIP66C07_0\[5\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/S  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_RNIP66C07_0\[5\]/B  memory_controller_0/schedule_RNIP66C07_0\[5\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/S  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[11\]/CLK  memory_controller_0/mag_prev\[11\]/Q  memory_controller_0/mag_prev_RNICPGQ\[11\]/A  memory_controller_0/mag_prev_RNICPGQ\[11\]/Y  memory_controller_0/mag_prev_RNIELEL1\[76\]/C  memory_controller_0/mag_prev_RNIELEL1\[76\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/A  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIO3JL1\[47\]/B  memory_controller_0/mag_prev_RNIO3JL1\[47\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/A  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[64\]/CLK  memory_controller_0/mag_prev\[64\]/Q  memory_controller_0/mag_prev_RNI0GNL1\[64\]/B  memory_controller_0/mag_prev_RNI0GNL1\[64\]/Y  memory_controller_0/mag_prev_RNII74B3\[32\]/C  memory_controller_0/mag_prev_RNII74B3\[32\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/C  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[29\]/CLK  memory_controller_0/mag_prev\[29\]/Q  memory_controller_0/mag_prev_RNIORAL1\[29\]/B  memory_controller_0/mag_prev_RNIORAL1\[29\]/Y  memory_controller_0/mag_prev_RNIICNL6\[29\]/A  memory_controller_0/mag_prev_RNIICNL6\[29\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/B  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[44\]/CLK  memory_controller_0/mag_prev\[44\]/Q  memory_controller_0/mag_prev_RNICNIL1\[44\]/B  memory_controller_0/mag_prev_RNICNIL1\[44\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/B  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[22\]/CLK  memory_controller_0/mag_prev\[22\]/Q  memory_controller_0/mag_prev_RNIGVIQ\[22\]/A  memory_controller_0/mag_prev_RNIGVIQ\[22\]/Y  memory_controller_0/mag_prev_RNI6NVA3\[22\]/B  memory_controller_0/mag_prev_RNI6NVA3\[22\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/B  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[25\]/CLK  memory_controller_0/mag_prev\[25\]/Q  memory_controller_0/mag_prev_RNIM5JQ\[25\]/A  memory_controller_0/mag_prev_RNIM5JQ\[25\]/Y  memory_controller_0/mag_prev_RNI0KJB3\[25\]/B  memory_controller_0/mag_prev_RNI0KJB3\[25\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/C  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[16\]/CLK  memory_controller_0/geig_prev\[16\]/Q  memory_controller_0/geig_prev_RNII8P3\[16\]/B  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[24\]/CLK  memory_controller_0/geig_prev\[24\]/Q  memory_controller_0/geig_prev_RNIE8T3\[24\]/B  memory_controller_0/geig_prev_RNIE8T3\[24\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/A  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[37\]/CLK  memory_controller_0/geig_prev\[37\]/Q  memory_controller_0/geig_prev_RNI2344\[37\]/B  memory_controller_0/geig_prev_RNI2344\[37\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/C  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/S  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_RNIP66C07\[5\]/B  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[64\]/B  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[66\]/B  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[68\]/B  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[70\]/B  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[72\]/B  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[74\]/B  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[76\]/B  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4_0/A  memory_controller_0/busy_hold_RNIRDOQC4_0/Y  memory_controller_0/data_buffer_RNO\[78\]/B  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_RNIP66C07\[5\]/B  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_1_RNO\[3\]/A  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIAP02\[34\]/A  memory_controller_0/geig_prev_RNIAP02\[34\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/B  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[25\]/CLK  memory_controller_0/geig_prev\[25\]/Q  memory_controller_0/geig_prev_RNIANU1\[25\]/A  memory_controller_0/geig_prev_RNIANU1\[25\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/B  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[71\]/CLK  memory_controller_0/mag_prev\[71\]/Q  memory_controller_0/mag_prev_RNIOHTQ\[71\]/A  memory_controller_0/mag_prev_RNIOHTQ\[71\]/Y  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/B  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/C  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[11\]/CLK  memory_controller_0/geig_prev\[11\]/Q  memory_controller_0/geig_prev_RNI0BS1\[11\]/A  memory_controller_0/geig_prev_RNI0BS1\[11\]/Y  memory_controller_0/geig_prev_RNI49QD\[11\]/B  memory_controller_0/geig_prev_RNI49QD\[11\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[76\]/CLK  memory_controller_0/mag_prev\[76\]/Q  memory_controller_0/mag_prev_RNIELEL1\[76\]/B  memory_controller_0/mag_prev_RNIELEL1\[76\]/Y  memory_controller_0/mag_prev_RNIOHML6\[44\]/A  memory_controller_0/mag_prev_RNIOHML6\[44\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/A  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12\[3\]/A  memory_controller_0/schedule_1_RNIASRO12\[3\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/B  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[21\]/CLK  memory_controller_0/mag_prev\[21\]/Q  memory_controller_0/mag_prev_RNIETIQ\[21\]/A  memory_controller_0/mag_prev_RNIETIQ\[21\]/Y  memory_controller_0/mag_prev_RNISCVA3\[21\]/B  memory_controller_0/mag_prev_RNISCVA3\[21\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/A  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[23\]/CLK  memory_controller_0/mag_prev\[23\]/Q  memory_controller_0/mag_prev_RNII1JQ\[23\]/A  memory_controller_0/mag_prev_RNII1JQ\[23\]/Y  memory_controller_0/mag_prev_RNIEVVA3\[23\]/B  memory_controller_0/mag_prev_RNIEVVA3\[23\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/C  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[38\]/CLK  memory_controller_0/mag_prev\[38\]/Q  memory_controller_0/mag_prev_RNIUFLQ\[38\]/A  memory_controller_0/mag_prev_RNIUFLQ\[38\]/Y  memory_controller_0/mag_prev_RNI6NVA3\[22\]/A  memory_controller_0/mag_prev_RNI6NVA3\[22\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/B  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[41\]/CLK  memory_controller_0/mag_prev\[41\]/Q  memory_controller_0/mag_prev_RNII5NQ\[41\]/A  memory_controller_0/mag_prev_RNII5NQ\[41\]/Y  memory_controller_0/mag_prev_RNI0KJB3\[25\]/A  memory_controller_0/mag_prev_RNI0KJB3\[25\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/C  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[42\]/CLK  memory_controller_0/mag_prev\[42\]/Q  memory_controller_0/mag_prev_RNIK7NQ\[42\]/A  memory_controller_0/mag_prev_RNIK7NQ\[42\]/Y  memory_controller_0/mag_prev_RNICFAL1\[26\]/C  memory_controller_0/mag_prev_RNICFAL1\[26\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/B  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/B  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/Y  memory_controller_0/data_buffer_RNIO6SL76\[3\]/A  memory_controller_0/data_buffer_RNIO6SL76\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/A  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/S  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[18\]/CLK  memory_controller_0/mag_prev\[18\]/Q  memory_controller_0/mag_prev_RNIQ7HQ\[18\]/A  memory_controller_0/mag_prev_RNIQ7HQ\[18\]/Y  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/A  memory_controller_0/mag_prev_RNIQ8TA3\[18\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/C  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[32\]/CLK  memory_controller_0/mag_prev\[32\]/Q  memory_controller_0/mag_prev_RNII3LQ\[32\]/A  memory_controller_0/mag_prev_RNII3LQ\[32\]/Y  memory_controller_0/mag_prev_RNII74B3\[32\]/B  memory_controller_0/mag_prev_RNII74B3\[32\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/C  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[18\]/CLK  memory_controller_0/geig_prev\[18\]/Q  memory_controller_0/geig_prev_RNIEPS1\[18\]/A  memory_controller_0/geig_prev_RNIEPS1\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/B  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[33\]/CLK  memory_controller_0/geig_prev\[33\]/Q  memory_controller_0/geig_prev_RNI8N02\[33\]/A  memory_controller_0/geig_prev_RNI8N02\[33\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/A  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIM7PL1\[66\]/C  memory_controller_0/mag_prev_RNIM7PL1\[66\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/B  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/S  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/read_prev_RNI4V4L5/C  memory_controller_0/read_prev_RNI4V4L5/Y  memory_controller_0/read_prev_RNIER0E72/S  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/S  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIU64R24\[38\]/S  memory_controller_0/mag_buffer_RNIU64R24\[38\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/A  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/S  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/A  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/S  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/A  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/S  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/A  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/S  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/A  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/S  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/A  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIU53R24\[30\]/S  memory_controller_0/mag_buffer_RNIU53R24\[30\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/A  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/S  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/A  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/S  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/A  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/S  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/A  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/S  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/A  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIU20R24\[29\]/S  memory_controller_0/mag_buffer_RNIU20R24\[29\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/A  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/S  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/A  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/S  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/A  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/S  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/A  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/S  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/A  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/S  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/A  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/S  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/A  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/S  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/A  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/S  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/A  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/S  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/A  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[8\]/CLK  memory_controller_0/geig_prev\[8\]/Q  memory_controller_0/geig_prev_RNICGT4\[8\]/A  memory_controller_0/geig_prev_RNICGT4\[8\]/Y  memory_controller_0/geig_prev_RNI49QD\[11\]/A  memory_controller_0/geig_prev_RNI49QD\[11\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[38\]/CLK  memory_controller_0/geig_prev\[38\]/Q  memory_controller_0/geig_prev_RNII112\[38\]/A  memory_controller_0/geig_prev_RNII112\[38\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/B  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/S  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/S  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/A  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO\[22\]/A  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/S  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/A  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[37\]/A  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/S  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/A  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[47\]/A  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIU53R24\[30\]/S  memory_controller_0/mag_buffer_RNIU53R24\[30\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/A  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[30\]/A  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/S  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/A  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[41\]/A  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/S  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/A  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[43\]/A  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/S  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/A  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[49\]/A  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIU20R24\[29\]/S  memory_controller_0/mag_buffer_RNIU20R24\[29\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/A  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[29\]/A  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/S  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/A  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[31\]/A  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/S  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/A  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[35\]/A  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/S  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/A  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[63\]/A  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/S  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/A  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[16\]/A  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/S  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/A  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[25\]/A  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/S  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/A  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[26\]/A  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/S  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/A  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[27\]/A  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/S  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/A  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[18\]/A  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/S  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/A  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[19\]/A  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[37\]/CLK  memory_controller_0/mag_prev\[37\]/Q  memory_controller_0/mag_prev_RNISDLQ\[37\]/A  memory_controller_0/mag_prev_RNISDLQ\[37\]/Y  memory_controller_0/mag_prev_RNISCVA3\[21\]/A  memory_controller_0/mag_prev_RNISCVA3\[21\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/A  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[39\]/CLK  memory_controller_0/mag_prev\[39\]/Q  memory_controller_0/mag_prev_RNI0ILQ\[39\]/A  memory_controller_0/mag_prev_RNI0ILQ\[39\]/Y  memory_controller_0/mag_prev_RNIEVVA3\[23\]/A  memory_controller_0/mag_prev_RNIEVVA3\[23\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/C  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/B  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNIC3QU1\[2\]/C  memory_controller_0/schedule_1_RNIC3QU1\[2\]/Y  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/A  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/B  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/S  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/A  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/S  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/A  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/S  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/A  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/S  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/A  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIITD734\[0\]/S  memory_controller_0/mag_buffer_RNIITD734\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/A  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIM1E734\[2\]/S  memory_controller_0/mag_buffer_RNIM1E734\[2\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/A  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIIUE734\[8\]/S  memory_controller_0/mag_buffer_RNIIUE734\[8\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/A  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/S  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/A  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[45\]/CLK  memory_controller_0/geig_prev\[45\]/Q  memory_controller_0/geig_prev_RNIEV22\[45\]/A  memory_controller_0/geig_prev_RNIEV22\[45\]/Y  memory_controller_0/geig_prev_RNIU064\[46\]/C  memory_controller_0/geig_prev_RNIU064\[46\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/B  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[9\]/CLK  memory_controller_0/mag_prev\[9\]/Q  memory_controller_0/mag_prev_RNIQKFR\[9\]/A  memory_controller_0/mag_prev_RNIQKFR\[9\]/Y  memory_controller_0/mag_prev_RNISC9M1\[58\]/C  memory_controller_0/mag_prev_RNISC9M1\[58\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/A  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[40\]/CLK  memory_controller_0/mag_prev\[40\]/Q  memory_controller_0/mag_prev_RNIG3NQ\[40\]/A  memory_controller_0/mag_prev_RNIG3NQ\[40\]/Y  memory_controller_0/mag_prev_RNI47AL1\[24\]/C  memory_controller_0/mag_prev_RNI47AL1\[24\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/B  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/S  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/A  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/S  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/A  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNIA0P3\[14\]/C  memory_controller_0/geig_prev_RNIA0P3\[14\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/B  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/S  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/S  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNICFAL1\[26\]/B  memory_controller_0/mag_prev_RNICFAL1\[26\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/B  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/B  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/B  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/S  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/S  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[7\]/B  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/S  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[48\]/CLK  memory_controller_0/mag_prev\[48\]/Q  memory_controller_0/mag_prev_RNI0KNQ\[48\]/A  memory_controller_0/mag_prev_RNI0KNQ\[48\]/Y  memory_controller_0/mag_prev_RNII74B3\[32\]/A  memory_controller_0/mag_prev_RNII74B3\[32\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/C  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/chip_select/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/address_out\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12\[3\]/C  memory_controller_0/schedule_1_RNIASRO12\[3\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/C  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/B  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[33\]/CLK  memory_controller_0/mag_prev\[33\]/Q  memory_controller_0/mag_prev_RNIK5LQ\[33\]/A  memory_controller_0/mag_prev_RNIK5LQ\[33\]/Y  memory_controller_0/mag_prev_RNICB6L1\[17\]/C  memory_controller_0/mag_prev_RNICB6L1\[17\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/A  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[65\]/CLK  memory_controller_0/mag_prev\[65\]/Q  memory_controller_0/mag_prev_RNIULRQ\[65\]/A  memory_controller_0/mag_prev_RNIULRQ\[65\]/Y  memory_controller_0/mag_prev_RNI0CJL1\[49\]/C  memory_controller_0/mag_prev_RNI0CJL1\[49\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/B  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/S  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/B  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIEQ2A2\[3\]/B  memory_controller_0/schedule_1_RNIEQ2A2\[3\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/A  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/S  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/read_prev_RNIER0E72/B  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNICNS1\[17\]/A  memory_controller_0/geig_prev_RNICNS1\[17\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/A  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/read_prev_RNI51FLO4/A  memory_controller_0/read_prev_RNI51FLO4/Y  memory_controller_0/schedule_2_RNO\[0\]/A  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/read_prev_RNI2H70R6/A  memory_controller_0/read_prev_RNI2H70R6/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[66\]/CLK  memory_controller_0/mag_prev\[66\]/Q  memory_controller_0/mag_prev_RNIM7PL1\[66\]/B  memory_controller_0/mag_prev_RNIM7PL1\[66\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/B  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[0\]/CLK  memory_controller_0/geig_prev\[0\]/Q  memory_controller_0/geig_prev_RNISVS4\[0\]/A  memory_controller_0/geig_prev_RNISVS4\[0\]/Y  memory_controller_0/geig_prev_RNI8TV6\[44\]/C  memory_controller_0/geig_prev_RNI8TV6\[44\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/A  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[36\]/CLK  memory_controller_0/geig_prev\[36\]/Q  memory_controller_0/geig_prev_RNIET02\[36\]/A  memory_controller_0/geig_prev_RNIET02\[36\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/A  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_prev_RNI82FR\[0\]/A  memory_controller_0/mag_prev_RNI82FR\[0\]/Y  memory_controller_0/mag_prev_RNI6M8M1\[56\]/C  memory_controller_0/mag_prev_RNI6M8M1\[56\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/A  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[29\]/CLK  memory_controller_0/geig_prev\[29\]/Q  memory_controller_0/geig_prev_RNIIVU1\[29\]/A  memory_controller_0/geig_prev_RNIIVU1\[29\]/Y  memory_controller_0/geig_prev_RNIKGV3\[30\]/C  memory_controller_0/geig_prev_RNIKGV3\[30\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/B  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[35\]/CLK  memory_controller_0/geig_prev\[35\]/Q  memory_controller_0/geig_prev_RNICR02\[35\]/A  memory_controller_0/geig_prev_RNICR02\[35\]/Y  memory_controller_0/geig_prev_RNIC8V3\[20\]/C  memory_controller_0/geig_prev_RNIC8V3\[20\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/A  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNO_0\[0\]/A  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNO_0\[1\]/A  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[10\]/CLK  memory_controller_0/geig_prev\[10\]/Q  memory_controller_0/geig_prev_RNIU8S1\[10\]/A  memory_controller_0/geig_prev_RNIU8S1\[10\]/Y  memory_controller_0/geig_prev_RNI0MO3\[12\]/C  memory_controller_0/geig_prev_RNI0MO3\[12\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/A  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[41\]/CLK  memory_controller_0/geig_prev\[41\]/Q  memory_controller_0/geig_prev_RNI6N22\[41\]/A  memory_controller_0/geig_prev_RNI6N22\[41\]/Y  memory_controller_0/geig_prev_RNIEG54\[42\]/C  memory_controller_0/geig_prev_RNIEG54\[42\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/B  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/B  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNIC3QU1\[2\]/B  memory_controller_0/schedule_1_RNIC3QU1\[2\]/Y  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/A  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/B  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/S  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12\[3\]/C  memory_controller_0/schedule_1_RNIASRO12\[3\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/C  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/B  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07_0\[5\]/A  memory_controller_0/schedule_RNIP66C07_0\[5\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/S  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[46\]/CLK  memory_controller_0/geig_prev\[46\]/Q  memory_controller_0/geig_prev_RNIU064\[46\]/B  memory_controller_0/geig_prev_RNIU064\[46\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/B  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/A  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/B  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_1_RNO\[2\]/S  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_1_RNO\[3\]/S  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_2_RNO\[4\]/S  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_RNO\[5\]/S  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI92SP/C  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_2_RNO\[0\]/S  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[24\]/CLK  memory_controller_0/mag_prev\[24\]/Q  memory_controller_0/mag_prev_RNI47AL1\[24\]/B  memory_controller_0/mag_prev_RNI47AL1\[24\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/B  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[58\]/CLK  memory_controller_0/mag_prev\[58\]/Q  memory_controller_0/mag_prev_RNISC9M1\[58\]/B  memory_controller_0/mag_prev_RNISC9M1\[58\]/Y  memory_controller_0/mag_prev_RNI8G7N6\[26\]/A  memory_controller_0/mag_prev_RNI8G7N6\[26\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/B  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[22\]/CLK  memory_controller_0/geig_prev\[22\]/Q  memory_controller_0/geig_prev_RNI60T3\[22\]/B  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/B  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/write_count_RNIEJPB32\[0\]/B  memory_controller_0/write_count_RNIEJPB32\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/B  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[14\]/CLK  memory_controller_0/geig_prev\[14\]/Q  memory_controller_0/geig_prev_RNIA0P3\[14\]/B  memory_controller_0/geig_prev_RNIA0P3\[14\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/B  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/S  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/B  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/S  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/B  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/S  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/B  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/S  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[16\]/CLK  memory_controller_0/mag_prev\[16\]/Q  memory_controller_0/mag_prev_RNIM3HQ\[16\]/A  memory_controller_0/mag_prev_RNIM3HQ\[16\]/Y  memory_controller_0/mag_prev_RNIS1DL1\[69\]/C  memory_controller_0/mag_prev_RNIS1DL1\[69\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/A  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/S  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/A  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/S  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/A  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI601I64\[33\]/S  memory_controller_0/mag_buffer_RNI601I64\[33\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/A  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIG58H64\[51\]/S  memory_controller_0/mag_buffer_RNIG58H64\[51\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/A  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/S  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/A  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/S  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/B  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[17\]/A  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/S  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/B  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[28\]/A  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/S  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/A  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[39\]/A  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/S  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/A  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[45\]/A  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI601I64\[33\]/S  memory_controller_0/mag_buffer_RNI601I64\[33\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/A  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[33\]/A  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIG58H64\[51\]/S  memory_controller_0/mag_buffer_RNIG58H64\[51\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/A  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[51\]/A  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/S  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/A  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[24\]/A  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/S  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/A  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/S  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/A  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNII3OH64\[10\]/S  memory_controller_0/mag_buffer_RNII3OH64\[10\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/A  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/S  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/S  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/A  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[17\]/CLK  memory_controller_0/mag_prev\[17\]/Q  memory_controller_0/mag_prev_RNICB6L1\[17\]/B  memory_controller_0/mag_prev_RNICB6L1\[17\]/Y  memory_controller_0/mag_prev_RNISRSL6\[17\]/A  memory_controller_0/mag_prev_RNISRSL6\[17\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/B  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[49\]/CLK  memory_controller_0/mag_prev\[49\]/Q  memory_controller_0/mag_prev_RNI0CJL1\[49\]/B  memory_controller_0/mag_prev_RNI0CJL1\[49\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/B  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/B  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/Y  memory_controller_0/data_buffer_RNIGL44H4\[1\]/A  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/S  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/A  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/S  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/A  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNISH8H64\[55\]/S  memory_controller_0/mag_buffer_RNISH8H64\[55\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/A  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/S  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/A  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/S  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/A  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/S  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/A  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[59\]/A  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/S  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/A  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[57\]/A  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNISH8H64\[55\]/S  memory_controller_0/mag_buffer_RNISH8H64\[55\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/A  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[55\]/A  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/S  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/A  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[53\]/A  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI84FH64\[77\]/S  memory_controller_0/mag_buffer_RNI84FH64\[77\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/B  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI84FH64\[77\]/S  memory_controller_0/mag_buffer_RNI84FH64\[77\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/B  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/data_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[19\]/CLK  memory_controller_0/geig_prev\[19\]/Q  memory_controller_0/geig_prev_RNIGRS1\[19\]/A  memory_controller_0/geig_prev_RNIGRS1\[19\]/Y  memory_controller_0/geig_prev_RNI0PR3\[28\]/C  memory_controller_0/geig_prev_RNI0PR3\[28\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/A  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[39\]/CLK  memory_controller_0/geig_prev\[39\]/Q  memory_controller_0/geig_prev_RNIK312\[39\]/A  memory_controller_0/geig_prev_RNIK312\[39\]/Y  memory_controller_0/geig_prev_RNIOO34\[40\]/C  memory_controller_0/geig_prev_RNIOO34\[40\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/A  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952/B  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/cmd_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNI8TV6\[44\]/B  memory_controller_0/geig_prev_RNI8TV6\[44\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/A  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[56\]/CLK  memory_controller_0/mag_prev\[56\]/Q  memory_controller_0/mag_prev_RNI6M8M1\[56\]/B  memory_controller_0/mag_prev_RNI6M8M1\[56\]/Y  memory_controller_0/mag_prev_RNIOSIM6\[24\]/A  memory_controller_0/mag_prev_RNIOSIM6\[24\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/A  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[20\]/CLK  memory_controller_0/geig_prev\[20\]/Q  memory_controller_0/geig_prev_RNIC8V3\[20\]/B  memory_controller_0/geig_prev_RNIC8V3\[20\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/A  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[30\]/CLK  memory_controller_0/geig_prev\[30\]/Q  memory_controller_0/geig_prev_RNIKGV3\[30\]/B  memory_controller_0/geig_prev_RNIKGV3\[30\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/B  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/A  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[12\]/CLK  memory_controller_0/geig_prev\[12\]/Q  memory_controller_0/geig_prev_RNI0MO3\[12\]/B  memory_controller_0/geig_prev_RNI0MO3\[12\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/A  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/B  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[42\]/CLK  memory_controller_0/geig_prev\[42\]/Q  memory_controller_0/geig_prev_RNIEG54\[42\]/B  memory_controller_0/geig_prev_RNIEG54\[42\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/B  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/B  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/Y  memory_controller_0/data_buffer_RNIO6SL76\[3\]/A  memory_controller_0/data_buffer_RNIO6SL76\[3\]/Y  memory_controller_0/data_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/B  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[69\]/CLK  memory_controller_0/mag_prev\[69\]/Q  memory_controller_0/mag_prev_RNIS1DL1\[69\]/B  memory_controller_0/mag_prev_RNIS1DL1\[69\]/Y  memory_controller_0/mag_prev_RNIEL4M6\[49\]/A  memory_controller_0/mag_prev_RNIEL4M6\[49\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/A  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNIONS694\[3\]/B  memory_controller_0/schedule_1_RNIONS694\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/A  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/A  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/S  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/A  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/S  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/A  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/S  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/A  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/S  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/A  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIITD734\[0\]/S  memory_controller_0/mag_buffer_RNIITD734\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/A  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIM1E734\[2\]/S  memory_controller_0/mag_buffer_RNIM1E734\[2\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/A  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIIUE734\[8\]/S  memory_controller_0/mag_buffer_RNIIUE734\[8\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/A  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/S  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/A  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[28\]/CLK  memory_controller_0/geig_prev\[28\]/Q  memory_controller_0/geig_prev_RNI0PR3\[28\]/B  memory_controller_0/geig_prev_RNI0PR3\[28\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/A  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/A  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/A  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/B  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/S  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNIOO34\[40\]/B  memory_controller_0/geig_prev_RNIOO34\[40\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/A  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/A  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/B  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI4C3D1/C  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_2/A  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/schedule_0_RNIJKR7C2\[7\]/A  memory_controller_0/schedule_0_RNIJKR7C2\[7\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/B  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/schedule_0_RNIJKR7C2\[7\]/A  memory_controller_0/schedule_0_RNIJKR7C2\[7\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/B  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/A  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/A  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/schedule_2_RNI984F62\[4\]/A  memory_controller_0/schedule_2_RNI984F62\[4\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/B  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_12/B  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/schedule_1_RNIUUCV\[2\]/A  memory_controller_0/schedule_1_RNIUUCV\[2\]/Y  memory_controller_0/schedule_1_RNIC3QU1\[2\]/A  memory_controller_0/schedule_1_RNIC3QU1\[2\]/Y  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/A  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/B  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI11S96\[5\]/A  memory_controller_0/schedule_RNI11S96\[5\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/B  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/S  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/S  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/S  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/S  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/S  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/S  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/S  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/S  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/S  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/S  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/S  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/S  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/S  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/S  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_0\[0\]/B  memory_controller_0/write_count_RNI1SAH72_0\[0\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/S  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/S  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/S  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/S  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/B  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/C  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIGL44H4\[1\]/S  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/S  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/S  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/S  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/S  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/S  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/S  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/S  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/S  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/S  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/S  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIO6SL76\[3\]/S  memory_controller_0/data_buffer_RNIO6SL76\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/S  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72\[0\]/B  memory_controller_0/write_count_RNI1SAH72\[0\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/S  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIF6DUO6/A  memory_controller_0/read_prev_RNIF6DUO6/Y  memory_controller_0/schedule_RNINCH45G\[5\]/B  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/S  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/S  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/S  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/S  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/S  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/S  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/S  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/S  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/S  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/S  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/S  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[49\]/B  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/S  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[63\]/B  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_5/A  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI3C7HT1\[34\]/S  memory_controller_0/mag_buffer_RNI3C7HT1\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/B  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/B  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/Y  memory_controller_0/data_buffer_RNIGL44H4\[1\]/A  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/C  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/S  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/S  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[61\]/A  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/A  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_RNIEJKED2_0\[5\]/B  memory_controller_0/schedule_RNIEJKED2_0\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/A  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/A  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/B  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/A  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/B  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/un1_write_count_4_I_9/B  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/B  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/data_out_RNO\[6\]/B  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/S  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/A  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNII3OH64\[10\]/S  memory_controller_0/mag_buffer_RNII3OH64\[10\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/A  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/A  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/S  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_1\[32\]/B  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI3C7HT1\[34\]/S  memory_controller_0/mag_buffer_RNI3C7HT1\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/B  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_0\[5\]/B  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/C  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/A  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/C  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/B  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/S  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062\[3\]/B  memory_controller_0/schedule_1_RNI4JR062\[3\]/Y  memory_controller_0/mag_buffer_RNI645I64\[42\]/S  memory_controller_0/mag_buffer_RNI645I64\[42\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/A  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_2\[44\]/B  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_2\[42\]/B  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/B  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/C  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_6/A  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_1\[38\]/B  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_1\[40\]/B  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_1\[46\]/B  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNI11S96\[5\]/A  memory_controller_0/schedule_RNI11S96\[5\]/Y  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/A  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/A  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO_0\[36\]/A  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/A  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/A  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/C  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[2\]/A  i2c_interface2_0/state_a_RNIECVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO_0\[6\]/S  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/B  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/C  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/A  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI1C9HT1\[42\]/S  memory_controller_0/mag_buffer_RNI1C9HT1\[42\]/Y  memory_controller_0/mag_buffer_RNI645I64\[42\]/A  memory_controller_0/mag_buffer_RNI645I64\[42\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/A  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/Y  memory_controller_0/schedule_0_RNIE0076\[6\]/B  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/C  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/Y  memory_controller_0/schedule_0_RNIF1076\[7\]/B  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/C  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/A  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI7G7HT1\[36\]/S  memory_controller_0/mag_buffer_RNI7G7HT1\[36\]/Y  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/B  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/A  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIT79HT1\[40\]/S  memory_controller_0/mag_buffer_RNIT79HT1\[40\]/Y  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/B  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/A  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIBK7HT1\[38\]/S  memory_controller_0/mag_buffer_RNIBK7HT1\[38\]/Y  memory_controller_0/mag_buffer_RNIU64R24\[38\]/B  memory_controller_0/mag_buffer_RNIU64R24\[38\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/A  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[2\]/B  i2c_interface2_0/state_a_RNIECVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_out_RNO\[5\]/B  memory_controller_0/data_out_RNO\[5\]/Y  memory_controller_0/data_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_out_RNO\[7\]/B  memory_controller_0/data_out_RNO\[7\]/Y  memory_controller_0/data_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/A  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/B  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/data_out_RNO\[4\]/B  memory_controller_0/data_out_RNO\[4\]/Y  memory_controller_0/data_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/schedule_1_RNIONS694\[3\]/A  memory_controller_0/schedule_1_RNIONS694\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/A  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI5G9HT1\[44\]/S  memory_controller_0/mag_buffer_RNI5G9HT1\[44\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/A  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI35UV2\[34\]/S  memory_controller_0/geig_buffer_RNI35UV2\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/A  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/Y  memory_controller_0/schedule_0_RNIF1076\[7\]/B  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNIJKR7C2\[7\]/B  memory_controller_0/schedule_0_RNIJKR7C2\[7\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/B  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI9K9HT1\[46\]/S  memory_controller_0/mag_buffer_RNI9K9HT1\[46\]/Y  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/B  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/A  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIUUCV\[2\]/B  memory_controller_0/schedule_1_RNIUUCV\[2\]/Y  memory_controller_0/schedule_1_RNIC3QU1\[2\]/A  memory_controller_0/schedule_1_RNIC3QU1\[2\]/Y  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/A  memory_controller_0/schedule_1_RNIQ0LP3\[2\]/Y  memory_controller_0/schedule_1_RNIA99R02\[2\]/B  memory_controller_0/schedule_1_RNIA99R02\[2\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/B  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIV77HT1\[32\]/S  memory_controller_0/mag_buffer_RNIV77HT1\[32\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/B  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIR15HT1\[21\]/S  memory_controller_0/mag_buffer_RNIR15HT1\[21\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/B  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m12_d/C  i2c_interface2_0/un1_data_cntr_1_m12_d/Y  i2c_interface2_0/un1_data_cntr_1_m12/A  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/C  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/B  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIT35HT1\[22\]/S  memory_controller_0/mag_buffer_RNIT35HT1\[22\]/Y  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/B  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/A  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/schedule_1_RNIUUCV\[2\]/A  memory_controller_0/schedule_1_RNIUUCV\[2\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/C  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2_0\[5\]/A  memory_controller_0/schedule_RNIEJKED2_0\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/A  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/B  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/C  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/B  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/Y  memory_controller_0/data_buffer_RNIGL44H4\[1\]/A  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/C  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[23\]/S  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[17\]/S  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[12\]/S  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[14\]/S  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[11\]/S  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[10\]/S  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[13\]/S  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[15\]/S  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[16\]/S  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[18\]/S  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[19\]/S  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[20\]/S  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[21\]/S  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[22\]/S  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[24\]/S  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[25\]/S  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[26\]/S  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[27\]/S  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[29\]/S  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[30\]/S  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[31\]/S  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[33\]/S  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_1/C  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO\[28\]/S  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/A  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m12_s/C  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[55\]/S  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[53\]/S  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[51\]/S  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[45\]/S  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[0\]/S  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[1\]/S  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[39\]/S  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[8\]/S  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[63\]/S  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[9\]/S  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[49\]/S  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[2\]/S  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[3\]/S  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[61\]/S  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[35\]/S  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[37\]/S  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[41\]/S  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[43\]/S  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/A  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[77\]/B  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[75\]/B  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[73\]/B  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[71\]/B  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[69\]/B  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[67\]/B  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[79\]/B  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/data_buffer_RNO\[65\]/B  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/S  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/B  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/S  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/B  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/S  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/B  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/S  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/B  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNISNEH64\[73\]/S  memory_controller_0/mag_buffer_RNISNEH64\[73\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/B  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/C  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_0/C  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/S  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/B  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/S  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/B  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/S  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/B  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/S  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/B  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/B  memory_controller_0/schedule_1_RNI4JR062_0\[3\]/Y  memory_controller_0/mag_buffer_RNISNEH64\[73\]/S  memory_controller_0/mag_buffer_RNISNEH64\[73\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/B  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/A  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/S  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/S  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/S  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/Y  memory_controller_0/data_buffer_RNO_3\[52\]/B  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/S  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/Y  memory_controller_0/data_buffer_RNO_3\[54\]/B  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/S  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/Y  memory_controller_0/data_buffer_RNO_3\[56\]/B  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/B  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/S  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12\[3\]/C  memory_controller_0/schedule_1_RNIASRO12\[3\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/B  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/read_prev_RNI2H70R6/C  memory_controller_0/read_prev_RNI2H70R6/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/B  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[14\]/A  geig_data_handling_0/geig_counts_RNO\[14\]/Y  geig_data_handling_0/geig_counts\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI59003\[44\]/S  memory_controller_0/geig_buffer_RNI59003\[44\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/B  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI15003\[42\]/S  memory_controller_0/geig_buffer_RNI15003\[42\]/Y  memory_controller_0/mag_buffer_RNI645I64\[42\]/B  memory_controller_0/mag_buffer_RNI645I64\[42\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/A  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m9/A  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/init_RNI7NCOK/A  i2c_interface2_0/init_RNI7NCOK/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m9/A  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/init_RNI7NCOK/A  i2c_interface2_0/init_RNI7NCOK/Y  i2c_interface2_0/data_cntr_0\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI9D003\[46\]/S  memory_controller_0/geig_buffer_RNI9D003\[46\]/Y  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/A  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/A  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIT0003\[40\]/S  memory_controller_0/geig_buffer_RNIT0003\[40\]/Y  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/A  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/A  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/S  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/Y  memory_controller_0/mag_buffer_RNIU64R24\[38\]/A  memory_controller_0/mag_buffer_RNIU64R24\[38\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/A  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/A  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/S  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/Y  memory_controller_0/data_buffer_RNO_3\[60\]/B  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/B  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/Y  i2c_interface2_0/data_cntr_RNO\[3\]/B  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI79UV2\[36\]/S  memory_controller_0/geig_buffer_RNI79UV2\[36\]/Y  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/A  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/A  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI3E9HT1\[43\]/S  memory_controller_0/mag_buffer_RNI3E9HT1\[43\]/Y  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/B  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/A  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIR37HT1\[30\]/S  memory_controller_0/mag_buffer_RNIR37HT1\[30\]/Y  memory_controller_0/mag_buffer_RNIU53R24\[30\]/B  memory_controller_0/mag_buffer_RNIU53R24\[30\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/A  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIV99HT1\[41\]/S  memory_controller_0/mag_buffer_RNIV99HT1\[41\]/Y  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/B  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/A  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI9I7HT1\[37\]/S  memory_controller_0/mag_buffer_RNI9I7HT1\[37\]/Y  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/B  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/A  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI5E7HT1\[35\]/S  memory_controller_0/mag_buffer_RNI5E7HT1\[35\]/Y  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/B  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/A  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIT57HT1\[31\]/S  memory_controller_0/mag_buffer_RNIT57HT1\[31\]/Y  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/B  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/A  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIBI5HT1\[29\]/S  memory_controller_0/mag_buffer_RNIBI5HT1\[29\]/Y  memory_controller_0/mag_buffer_RNIU20R24\[29\]/B  memory_controller_0/mag_buffer_RNIU20R24\[29\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/A  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI9G5HT1\[28\]/S  memory_controller_0/mag_buffer_RNI9G5HT1\[28\]/Y  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/A  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/B  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI7E5HT1\[27\]/S  memory_controller_0/mag_buffer_RNI7E5HT1\[27\]/Y  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/B  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/A  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI5C5HT1\[26\]/S  memory_controller_0/mag_buffer_RNI5C5HT1\[26\]/Y  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/B  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/A  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI3A5HT1\[25\]/S  memory_controller_0/mag_buffer_RNI3A5HT1\[25\]/Y  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/B  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/A  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIIREP\[0\]/A  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI185HT1\[24\]/S  memory_controller_0/mag_buffer_RNI185HT1\[24\]/Y  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/A  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/A  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIDM7HT1\[39\]/S  memory_controller_0/mag_buffer_RNIDM7HT1\[39\]/Y  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/A  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/A  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNI1A7HT1\[33\]/S  memory_controller_0/mag_buffer_RNI1A7HT1\[33\]/Y  memory_controller_0/mag_buffer_RNI601I64\[33\]/A  memory_controller_0/mag_buffer_RNI601I64\[33\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/A  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIPV4HT1\[20\]/S  memory_controller_0/mag_buffer_RNIPV4HT1\[20\]/Y  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/B  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/A  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI3IDHT1\[61\]/S  memory_controller_0/mag_buffer_RNI3IDHT1\[61\]/Y  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/B  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/A  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_2\[17\]/Y  memory_controller_0/mag_buffer_RNIV55HT1\[23\]/S  memory_controller_0/mag_buffer_RNIV55HT1\[23\]/Y  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/A  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/A  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/S  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/A  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[19\]/C  i2c_interface2_0/data_b_RNO_1\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/C  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[16\]/C  i2c_interface2_0/data_b_RNO_1\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/C  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[17\]/C  i2c_interface2_0/data_b_RNO_1\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/C  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[18\]/C  i2c_interface2_0/data_b_RNO_1\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/C  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIFUDHT1\[67\]/S  memory_controller_0/mag_buffer_RNIFUDHT1\[67\]/Y  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/A  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/B  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIJ2EHT1\[69\]/S  memory_controller_0/mag_buffer_RNIJ2EHT1\[69\]/Y  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/A  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/B  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI5MFHT1\[71\]/S  memory_controller_0/mag_buffer_RNI5MFHT1\[71\]/Y  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/A  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/B  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIDUFHT1\[75\]/S  memory_controller_0/mag_buffer_RNIDUFHT1\[75\]/Y  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/A  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/B  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIL6GHT1\[79\]/S  memory_controller_0/mag_buffer_RNIL6GHT1\[79\]/Y  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/B  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/A  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI7MDHT1\[63\]/S  memory_controller_0/mag_buffer_RNI7MDHT1\[63\]/Y  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/B  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/A  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI9QFHT1\[73\]/S  memory_controller_0/mag_buffer_RNI9QFHT1\[73\]/Y  memory_controller_0/mag_buffer_RNISNEH64\[73\]/A  memory_controller_0/mag_buffer_RNISNEH64\[73\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/B  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIFQ9HT1\[49\]/S  memory_controller_0/mag_buffer_RNIFQ9HT1\[49\]/Y  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/B  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/A  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIBM9HT1\[47\]/S  memory_controller_0/mag_buffer_RNIBM9HT1\[47\]/Y  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/B  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/A  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/S  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/A  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/C  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIHUBHT1\[59\]/S  memory_controller_0/mag_buffer_RNIHUBHT1\[59\]/Y  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/A  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/A  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIBQDHT1\[65\]/S  memory_controller_0/mag_buffer_RNIBQDHT1\[65\]/Y  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/A  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/A  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIDQBHT1\[57\]/S  memory_controller_0/mag_buffer_RNIDQBHT1\[57\]/Y  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/A  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/A  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI9MBHT1\[55\]/S  memory_controller_0/mag_buffer_RNI9MBHT1\[55\]/Y  memory_controller_0/mag_buffer_RNISH8H64\[55\]/A  memory_controller_0/mag_buffer_RNISH8H64\[55\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/A  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI5IBHT1\[53\]/S  memory_controller_0/mag_buffer_RNI5IBHT1\[53\]/Y  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/A  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/A  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI1EBHT1\[51\]/S  memory_controller_0/mag_buffer_RNI1EBHT1\[51\]/Y  memory_controller_0/mag_buffer_RNIG58H64\[51\]/A  memory_controller_0/mag_buffer_RNIG58H64\[51\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/A  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNI7I9HT1\[45\]/S  memory_controller_0/mag_buffer_RNI7I9HT1\[45\]/Y  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/A  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/A  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_3\[17\]/Y  memory_controller_0/mag_buffer_RNIH2GHT1\[77\]/S  memory_controller_0/mag_buffer_RNIH2GHT1\[77\]/Y  memory_controller_0/mag_buffer_RNI84FH64\[77\]/A  memory_controller_0/mag_buffer_RNI84FH64\[77\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/B  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/B  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/B  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs0_RNO/A  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNITSRV2\[22\]/S  memory_controller_0/geig_buffer_RNITSRV2\[22\]/Y  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/A  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/A  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI35UV2\[34\]/S  memory_controller_0/geig_buffer_RNI35UV2\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/A  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/B  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/Y  memory_controller_0/cmd_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_2_RNO_0\[0\]/B  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[2\]/CLK  geig_data_handling_0/geig_counts\[2\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/C  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNI9E3HT1\[19\]/S  memory_controller_0/mag_buffer_RNI9E3HT1\[19\]/Y  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/B  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/A  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNI7C3HT1\[18\]/S  memory_controller_0/mag_buffer_RNI7C3HT1\[18\]/Y  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/B  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/A  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNI5A3HT1\[17\]/S  memory_controller_0/mag_buffer_RNI5A3HT1\[17\]/Y  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/A  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/B  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNI383HT1\[16\]/S  memory_controller_0/mag_buffer_RNI383HT1\[16\]/Y  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/B  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/A  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIL92JT1\[0\]/S  memory_controller_0/mag_buffer_RNIL92JT1\[0\]/Y  memory_controller_0/mag_buffer_RNIITD734\[0\]/B  memory_controller_0/mag_buffer_RNIITD734\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/A  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNINB2JT1\[2\]/S  memory_controller_0/mag_buffer_RNINB2JT1\[2\]/Y  memory_controller_0/mag_buffer_RNIM1E734\[2\]/B  memory_controller_0/mag_buffer_RNIM1E734\[2\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/A  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNI5Q2JT1\[8\]/S  memory_controller_0/mag_buffer_RNI5Q2JT1\[8\]/Y  memory_controller_0/mag_buffer_RNIIUE734\[8\]/B  memory_controller_0/mag_buffer_RNIIUE734\[8\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/A  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNIPT2HT1\[11\]/S  memory_controller_0/mag_buffer_RNIPT2HT1\[11\]/Y  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/B  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/A  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNIT13HT1\[13\]/S  memory_controller_0/mag_buffer_RNIT13HT1\[13\]/Y  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/B  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/A  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNIV33HT1\[14\]/S  memory_controller_0/mag_buffer_RNIV33HT1\[14\]/Y  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/B  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/A  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNI163HT1\[15\]/S  memory_controller_0/mag_buffer_RNI163HT1\[15\]/Y  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/B  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/A  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[27\]/C  i2c_interface2_0/data_b_RNO_1\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/C  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[25\]/C  i2c_interface2_0/data_b_RNO_1\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/C  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[26\]/C  i2c_interface2_0/data_b_RNO_1\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/C  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[18\]/B  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[17\]/B  i2c_interface2_0/data_b_RNO_0\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/A  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[16\]/B  i2c_interface2_0/data_b_RNO_0\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/A  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[19\]/B  i2c_interface2_0/data_b_RNO_0\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/A  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[26\]/B  i2c_interface2_0/data_b_RNO_0\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/A  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[25\]/B  i2c_interface2_0/data_b_RNO_0\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/A  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[27\]/B  i2c_interface2_0/data_b_RNO_0\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/A  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[16\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/A  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[19\]/C  i2c_interface2_0/data_b_RNO_1\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/C  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNI7S2JT1\[9\]/S  memory_controller_0/mag_buffer_RNI7S2JT1\[9\]/Y  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/A  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/A  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNIRV2HT1\[12\]/S  memory_controller_0/mag_buffer_RNIRV2HT1\[12\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/A  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/mag_buffer_RNINR2HT1\[10\]/S  memory_controller_0/mag_buffer_RNINR2HT1\[10\]/Y  memory_controller_0/mag_buffer_RNII3OH64\[10\]/A  memory_controller_0/mag_buffer_RNII3OH64\[10\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/A  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/init_RNIGEQE5/A  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/init_RNIGEQE5/A  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_1/B  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_1/B  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO_0\[36\]/A  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIOC2JT1\[3\]/S  memory_controller_0/mag_buffer_RNIOC2JT1\[3\]/Y  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/A  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/Y  memory_controller_0/data_buffer_RNIO6SL76\[3\]/A  memory_controller_0/data_buffer_RNIO6SL76\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/S  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/Y  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/C  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/Y  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/C  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/B  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/C  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/address_out_9\[1\]/S  memory_controller_0/address_out_9\[1\]/Y  memory_controller_0/address_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/address_out_9\[3\]/S  memory_controller_0/address_out_9\[3\]/Y  memory_controller_0/address_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/address_out_9\[0\]/S  memory_controller_0/address_out_9\[0\]/Y  memory_controller_0/address_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/address_out_9\[2\]/S  memory_controller_0/address_out_9\[2\]/Y  memory_controller_0/address_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/chip_select_RNO/S  memory_controller_0/chip_select_RNO/Y  memory_controller_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/A  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI35UV2\[34\]/S  memory_controller_0/geig_buffer_RNI35UV2\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/A  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/A  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/init_RNIGEQE5/A  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIEQ2A2\[3\]/A  memory_controller_0/schedule_1_RNIEQ2A2\[3\]/Y  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/A  memory_controller_0/schedule_1_RNIB3CQ02\[3\]/Y  memory_controller_0/busy_hold_RNIQHD952_2/C  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/B  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[24\]/B  i2c_interface2_0/data_b_RNO_0\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/S  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[10\]/S  memory_controller_0/address_out_9\[10\]/Y  memory_controller_0/address_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[12\]/S  memory_controller_0/address_out_9\[12\]/Y  memory_controller_0/address_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[7\]/S  memory_controller_0/address_out_9\[7\]/Y  memory_controller_0/address_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[11\]/S  memory_controller_0/address_out_9\[11\]/Y  memory_controller_0/address_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[14\]/S  memory_controller_0/address_out_9\[14\]/Y  memory_controller_0/address_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[4\]/S  memory_controller_0/address_out_9\[4\]/Y  memory_controller_0/address_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[13\]/S  memory_controller_0/address_out_9\[13\]/Y  memory_controller_0/address_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[15\]/S  memory_controller_0/address_out_9\[15\]/Y  memory_controller_0/address_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[16\]/S  memory_controller_0/address_out_9\[16\]/Y  memory_controller_0/address_out\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[17\]/S  memory_controller_0/address_out_9\[17\]/Y  memory_controller_0/address_out\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[5\]/S  memory_controller_0/address_out_9\[5\]/Y  memory_controller_0/address_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[6\]/S  memory_controller_0/address_out_9\[6\]/Y  memory_controller_0/address_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[8\]/S  memory_controller_0/address_out_9\[8\]/Y  memory_controller_0/address_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/address_out_9\[9\]/S  memory_controller_0/address_out_9\[9\]/Y  memory_controller_0/address_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/schedule_1_RNIUUCV\[2\]/A  memory_controller_0/schedule_1_RNIUUCV\[2\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/schedule_1_RNI85U922_0\[3\]/A  memory_controller_0/schedule_1_RNI85U922_0\[3\]/Y  memory_controller_0/busy_hold_RNI2NBJ74/A  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m4/A  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/A  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNI4C3D1/B  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_2/A  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/B  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNINI1M6\[0\]/A  memory_controller_0/write_count_RNINI1M6\[0\]/Y  memory_controller_0/write_count_RNI1SAH72_1\[0\]/A  memory_controller_0/write_count_RNI1SAH72_1\[0\]/Y  memory_controller_0/busy_hold_RNIRDOQC4/A  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/S  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[38\]/B  memory_controller_0/data_buffer_RNO_2\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/S  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[40\]/B  memory_controller_0/data_buffer_RNO_2\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/S  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[46\]/B  memory_controller_0/data_buffer_RNO_2\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/S  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[32\]/B  memory_controller_0/data_buffer_RNO_2\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/S  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/Y  memory_controller_0/data_buffer_RNO_1\[50\]/B  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/S  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/S  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/B  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/S  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/Y  memory_controller_0/data_buffer_RNO_1\[60\]/B  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/S  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/Y  memory_controller_0/data_buffer_RNO_1\[54\]/B  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/S  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/Y  memory_controller_0/data_buffer_RNO_1\[56\]/B  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/S  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/Y  memory_controller_0/data_buffer_RNO_1\[62\]/B  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/S  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/Y  memory_controller_0/data_buffer_RNO_1\[48\]/B  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/S  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/B  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/S  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/Y  memory_controller_0/data_buffer_RNO_0\[66\]/B  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/S  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/Y  memory_controller_0/data_buffer_RNO_0\[68\]/B  memory_controller_0/data_buffer_RNO_0\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/C  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/S  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/Y  memory_controller_0/data_buffer_RNO_0\[70\]/B  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/S  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/Y  memory_controller_0/data_buffer_RNO_0\[72\]/B  memory_controller_0/data_buffer_RNO_0\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/C  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/A  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/Y  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/C  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNO\[13\]/A  geig_data_handling_0/geig_counts_RNO\[13\]/Y  geig_data_handling_0/geig_counts\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[2\]/A  i2c_interface2_0/data_b_RNO_1\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/C  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[14\]/A  i2c_interface2_0/data_b_RNO_1\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/C  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[22\]/A  i2c_interface2_0/data_b_RNO_1\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/C  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[30\]/A  i2c_interface2_0/data_b_RNO_1\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/C  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[10\]/A  i2c_interface2_0/data_b_RNO_1\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/C  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[18\]/A  i2c_interface2_0/data_b_RNO_1\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/C  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[34\]/A  i2c_interface2_0/data_b_RNO_1\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/C  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[38\]/A  i2c_interface2_0/data_b_RNO_1\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/C  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[42\]/A  i2c_interface2_0/data_b_RNO_1\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/C  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[26\]/B  i2c_interface2_0/data_b_RNO_1\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/C  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/C  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[32\]/A  i2c_interface2_0/data_b_RNO_1\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/C  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[0\]/A  i2c_interface2_0/data_b_RNO_1\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/C  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[4\]/A  i2c_interface2_0/data_b_RNO_1\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[8\]/A  i2c_interface2_0/data_b_RNO_1\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/C  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[12\]/A  i2c_interface2_0/data_b_RNO_1\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/C  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[16\]/A  i2c_interface2_0/data_b_RNO_1\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/C  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[36\]/A  i2c_interface2_0/data_b_RNO_1\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/C  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[40\]/A  i2c_interface2_0/data_b_RNO_1\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[20\]/A  i2c_interface2_0/data_b_RNO_1\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/C  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[44\]/A  i2c_interface2_0/data_b_RNO_1\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/C  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[28\]/A  i2c_interface2_0/data_b_RNO_1\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/C  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIC62V2\[61\]/S  memory_controller_0/geig_buffer_RNIC62V2\[61\]/Y  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/A  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/A  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI99SV2\[28\]/S  memory_controller_0/geig_buffer_RNI99SV2\[28\]/Y  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/B  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/B  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI53QV2\[17\]/S  memory_controller_0/geig_buffer_RNI53QV2\[17\]/Y  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/B  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/B  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[32\]/A  i2c_interface2_0/data_b_RNO_1\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/C  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/S  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/Y  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/B  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/A  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/S  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/Y  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/B  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/A  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIF81V2\[55\]/S  memory_controller_0/geig_buffer_RNIF81V2\[55\]/Y  memory_controller_0/mag_buffer_RNISH8H64\[55\]/B  memory_controller_0/mag_buffer_RNISH8H64\[55\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/A  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNID61V2\[53\]/S  memory_controller_0/geig_buffer_RNID61V2\[53\]/Y  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/B  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/A  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIB41V2\[51\]/S  memory_controller_0/geig_buffer_RNIB41V2\[51\]/Y  memory_controller_0/mag_buffer_RNIG58H64\[51\]/B  memory_controller_0/mag_buffer_RNIG58H64\[51\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/A  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI7B003\[45\]/S  memory_controller_0/geig_buffer_RNI7B003\[45\]/Y  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/B  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/A  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/S  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/Y  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/B  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/A  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI13UV2\[33\]/S  memory_controller_0/geig_buffer_RNI13UV2\[33\]/Y  memory_controller_0/mag_buffer_RNI601I64\[33\]/B  memory_controller_0/mag_buffer_RNI601I64\[33\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/A  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI11SV2\[24\]/S  memory_controller_0/geig_buffer_RNI11SV2\[24\]/Y  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/B  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/A  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/S  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/Y  memory_controller_0/data_buffer_RNO_0\[42\]/B  memory_controller_0/data_buffer_RNO_0\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/A  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/S  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/Y  memory_controller_0/data_buffer_RNO_0\[44\]/B  memory_controller_0/data_buffer_RNO_0\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/A  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNIROPV2\[12\]/S  memory_controller_0/geig_buffer_RNIROPV2\[12\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/B  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/S  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/A  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/A  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIBF003\[47\]/S  memory_controller_0/geig_buffer_RNIBF003\[47\]/Y  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/A  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/A  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI37003\[43\]/S  memory_controller_0/geig_buffer_RNI37003\[43\]/Y  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/A  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/A  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNIV2003\[41\]/S  memory_controller_0/geig_buffer_RNIV2003\[41\]/Y  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/A  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/A  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/S  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/Y  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/A  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/A  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2\[20\]/Y  memory_controller_0/geig_buffer_RNI57UV2\[35\]/S  memory_controller_0/geig_buffer_RNI57UV2\[35\]/Y  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/A  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/A  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI31QV2\[16\]/S  memory_controller_0/geig_buffer_RNI31QV2\[16\]/Y  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/A  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/A  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/S  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/Y  memory_controller_0/mag_buffer_RNIU53R24\[30\]/A  memory_controller_0/mag_buffer_RNIU53R24\[30\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/A  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNITUTV2\[31\]/S  memory_controller_0/geig_buffer_RNITUTV2\[31\]/Y  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/A  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/A  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/S  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/Y  memory_controller_0/mag_buffer_RNIU20R24\[29\]/A  memory_controller_0/mag_buffer_RNIU20R24\[29\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/A  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI77SV2\[27\]/S  memory_controller_0/geig_buffer_RNI77SV2\[27\]/Y  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/A  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/A  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI55SV2\[26\]/S  memory_controller_0/geig_buffer_RNI55SV2\[26\]/Y  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/A  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/A  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI33SV2\[25\]/S  memory_controller_0/geig_buffer_RNI33SV2\[25\]/Y  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/A  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/A  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIVURV2\[23\]/S  memory_controller_0/geig_buffer_RNIVURV2\[23\]/Y  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/B  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/A  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI97QV2\[19\]/S  memory_controller_0/geig_buffer_RNI97QV2\[19\]/Y  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/A  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/A  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI75QV2\[18\]/S  memory_controller_0/geig_buffer_RNI75QV2\[18\]/Y  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/A  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/A  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNINKPV2\[10\]/S  memory_controller_0/geig_buffer_RNINKPV2\[10\]/Y  memory_controller_0/mag_buffer_RNII3OH64\[10\]/B  memory_controller_0/mag_buffer_RNII3OH64\[10\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/A  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/S  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/A  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/S  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/A  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/S  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/Y  memory_controller_0/data_buffer_RNO_1\[6\]/A  memory_controller_0/data_buffer_RNO_1\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIPORV2\[20\]/S  memory_controller_0/geig_buffer_RNIPORV2\[20\]/Y  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/A  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/A  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/S  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/Y  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/A  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/A  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/S  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/Y  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/A  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/A  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNITQPV2\[13\]/S  memory_controller_0/geig_buffer_RNITQPV2\[13\]/Y  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/A  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/A  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/S  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/Y  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/A  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/A  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/A  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/A  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/S  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/Y  memory_controller_0/data_buffer_RNO_0\[76\]/B  memory_controller_0/data_buffer_RNO_0\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/C  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/S  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/Y  memory_controller_0/data_buffer_RNO_0\[74\]/B  memory_controller_0/data_buffer_RNO_0\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/C  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/S  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/Y  memory_controller_0/data_buffer_RNO_0\[78\]/B  memory_controller_0/data_buffer_RNO_0\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/C  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[13\]/A  i2c_interface2_0/data_b_RNO_1\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[37\]/A  i2c_interface2_0/data_b_RNO_1\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/C  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[45\]/A  i2c_interface2_0/data_b_RNO_1\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/C  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[1\]/A  i2c_interface2_0/data_b_RNO_1\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/C  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[9\]/A  i2c_interface2_0/data_b_RNO_1\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/C  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[17\]/A  i2c_interface2_0/data_b_RNO_1\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/C  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[33\]/A  i2c_interface2_0/data_b_RNO_1\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/C  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[41\]/A  i2c_interface2_0/data_b_RNO_1\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/C  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[2\]/CLK  spi_mode_config2_0/miso_high_counter\[2\]/Q  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[13\]/A  i2c_interface2_0/data_b_RNO_1\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/A  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[43\]/A  i2c_interface2_0/data_b_RNO_1\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/C  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[7\]/A  i2c_interface2_0/data_b_RNO_1\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/C  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[15\]/A  i2c_interface2_0/data_b_RNO_1\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[23\]/A  i2c_interface2_0/data_b_RNO_1\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/C  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[31\]/A  i2c_interface2_0/data_b_RNO_1\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/C  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/S  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/Y  memory_controller_0/mag_buffer_RNISNEH64\[73\]/B  memory_controller_0/mag_buffer_RNISNEH64\[73\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/B  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/S  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/Y  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/B  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/B  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNID83V2\[71\]/S  memory_controller_0/geig_buffer_RNID83V2\[71\]/Y  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/B  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/B  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/S  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/Y  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/B  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/B  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/S  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/Y  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/B  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/B  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/A  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[27\]/B  i2c_interface2_0/data_b_RNO_1\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/C  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[25\]/B  i2c_interface2_0/data_b_RNO_1\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/C  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF6BH\[3\]/S  spi_mode_config2_0/read_data_RNIF6BH\[3\]/Y  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/B  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/A  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/A  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/S  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/Y  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/B  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/A  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/C  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/B  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/B  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/read_prev_RNI51FLO4/C  memory_controller_0/read_prev_RNI51FLO4/Y  memory_controller_0/schedule_2_RNO\[0\]/A  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/S  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/Y  memory_controller_0/mag_buffer_RNI84FH64\[77\]/B  memory_controller_0/mag_buffer_RNI84FH64\[77\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/B  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNI71EA3\[9\]/S  memory_controller_0/geig_buffer_RNI71EA3\[9\]/Y  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/B  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/A  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNILG3V2\[79\]/S  memory_controller_0/geig_buffer_RNILG3V2\[79\]/Y  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/A  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/A  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIE82V2\[63\]/S  memory_controller_0/geig_buffer_RNIE82V2\[63\]/Y  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/A  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/A  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[2\]/A  i2c_interface2_0/data_b_RNO_1\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/C  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/S  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/Y  memory_controller_0/mag_buffer_RNIIUE734\[8\]/A  memory_controller_0/mag_buffer_RNIIUE734\[8\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/A  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNINGDA3\[2\]/S  memory_controller_0/geig_buffer_RNINGDA3\[2\]/Y  memory_controller_0/mag_buffer_RNIM1E734\[2\]/A  memory_controller_0/mag_buffer_RNIM1E734\[2\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/A  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNILEDA3\[0\]/S  memory_controller_0/geig_buffer_RNILEDA3\[0\]/Y  memory_controller_0/mag_buffer_RNIITD734\[0\]/A  memory_controller_0/mag_buffer_RNIITD734\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/A  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNIE5ST\[4\]/B  spi_mode_config2_0/miso_high_counter_RNIE5ST\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/C  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/init_RNIMLAE4/A  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/num_cycles\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/data_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[52\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[50\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_1\[17\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/A  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/B  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/B  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_1\[20\]/Y  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/S  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/Y  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/A  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/Y  memory_controller_0/data_buffer_RNIGL44H4\[1\]/A  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIB2BH\[1\]/S  spi_mode_config2_0/read_data_RNIB2BH\[1\]/Y  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/A  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/A  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/S  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/A  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNIE5ST\[4\]/A  spi_mode_config2_0/miso_high_counter_RNIE5ST\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/C  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/B  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/B  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/A  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_0/B  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_0/B  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNI4C3D1/B  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_2/A  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/A  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/we/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNID4BH\[2\]/S  spi_mode_config2_0/read_data_RNID4BH\[2\]/Y  spi_mode_config2_0/read_data_RNI2HM21\[2\]/B  spi_mode_config2_0/read_data_RNI2HM21\[2\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/C  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/cmd_out12_0_I_1/B  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_0/B  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[59\]/S  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_0/B  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[57\]/S  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNILCBH\[6\]/S  spi_mode_config2_0/read_data_RNILCBH\[6\]/Y  spi_mode_config2_0/read_data_RNI2HM21\[2\]/A  spi_mode_config2_0/read_data_RNI2HM21\[2\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/C  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNI48GE5\[0\]/A  i2c_interface2_0/init_ctr_a_RNI48GE5\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/A  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/S  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/A  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_0\[20\]/Y  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/S  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/A  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI4C3D1/C  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_1/A  memory_controller_0/busy_hold_RNIQHD952_1/Y  memory_controller_0/data_buffer_RNO_0\[36\]/A  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/B  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/A  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/S  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/A  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/S  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/A  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNO\[12\]/A  geig_data_handling_0/geig_counts_RNO\[12\]/Y  geig_data_handling_0/geig_counts\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/B  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNIFU7G\[3\]/B  i2c_interface2_0/data_cntr_RNIFU7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/A  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/init_RNIGEQE5/A  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/A  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_5/B  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/A  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/A  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/C  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/A  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_8/B  sram_interface_0/un1_read_counter_2_I_8/Y  sram_interface_0/read_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_344/A  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNIROPV2\[12\]/S  memory_controller_0/geig_buffer_RNIROPV2\[12\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/B  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNIF6BH\[3\]/A  spi_mode_config2_0/read_data_RNIF6BH\[3\]/Y  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/B  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/A  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[7\]/CLK  spi_mode_config2_0/read_data\[7\]/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/A  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/A  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/B  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/oe/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/A  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI4C3D1/C  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_0/A  memory_controller_0/busy_hold_RNIQHD952_0/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/B  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/cmd_out12_0_I_4/B  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_cntr_RNIJFVR\[1\]/B  i2c_interface2_0/data_cntr_RNIJFVR\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[29\]/B  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[13\]/C  i2c_interface2_0/data_b_RNO_1\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[14\]/C  i2c_interface2_0/data_b_RNO_1\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/C  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[12\]/C  i2c_interface2_0/data_b_RNO_1\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/C  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[15\]/C  i2c_interface2_0/data_b_RNO_1\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/B  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/B  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/schedule_1_RNIUUCV\[2\]/A  memory_controller_0/schedule_1_RNIUUCV\[2\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/schedule_1_RNI85U922\[3\]/A  memory_controller_0/schedule_1_RNI85U922\[3\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/S  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNIB2BH\[1\]/A  spi_mode_config2_0/read_data_RNIB2BH\[1\]/Y  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/A  spi_mode_config2_0/read_data_RNIQ8M21\[1\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/A  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNI302L\[6\]/A  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIJABH\[5\]/S  spi_mode_config2_0/read_data_RNIJABH\[5\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/B  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_cntr_RNIJFVR\[1\]/B  i2c_interface2_0/data_cntr_RNIJFVR\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[21\]/A  i2c_interface2_0/data_b_RNO_0\[21\]/Y  i2c_interface2_0/data_b_RNO\[21\]/S  i2c_interface2_0/data_b_RNO\[21\]/Y  i2c_interface2_0/data_b\[21\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/A  i2c_interface2_0/data_cntr_RNITM5Q\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[19\]/C  i2c_interface2_0/data_b_RNO_1\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/C  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIUQUT1\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/init_RNIMLAE4/A  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNI302L\[6\]/C  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer_RNIROPV2\[12\]/S  memory_controller_0/geig_buffer_RNIROPV2\[12\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/B  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/C  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/B  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/S  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/Y  memory_controller_0/mag_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/S  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/Y  memory_controller_0/mag_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/S  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/Y  memory_controller_0/mag_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/S  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/Y  memory_controller_0/mag_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/S  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/Y  memory_controller_0/mag_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/S  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/Y  memory_controller_0/mag_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/S  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/Y  memory_controller_0/mag_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/S  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/Y  memory_controller_0/mag_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/S  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/Y  memory_controller_0/mag_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/S  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/Y  memory_controller_0/mag_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/S  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/Y  memory_controller_0/mag_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/S  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/Y  memory_controller_0/mag_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/S  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/Y  memory_controller_0/mag_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/A  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/write_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_6/B  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNIQHD952_2/B  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/A  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIUCOR1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[2\]/C  i2c_interface2_0/data_b_RNO_1\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/C  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[3\]/C  i2c_interface2_0/data_b_RNO_1\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/C  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[11\]/C  i2c_interface2_0/data_b_RNO_1\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/C  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[0\]/C  i2c_interface2_0/data_b_RNO_1\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/C  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[1\]/C  i2c_interface2_0/data_b_RNO_1\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/C  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[8\]/C  i2c_interface2_0/data_b_RNO_1\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/C  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[9\]/C  i2c_interface2_0/data_b_RNO_1\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/C  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[10\]/C  i2c_interface2_0/data_b_RNO_1\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/C  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIOQBG2_0/B  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/A  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[13\]/C  i2c_interface2_0/data_b_RNO_1\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[32\]/B  i2c_interface2_0/data_b_RNO_1\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/C  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/B  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[35\]/B  i2c_interface2_0/data_b_RNO_1\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/C  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[37\]/B  i2c_interface2_0/data_b_RNO_1\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/C  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[33\]/B  i2c_interface2_0/data_b_RNO_1\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/C  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[34\]/B  i2c_interface2_0/data_b_RNO_1\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/C  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[36\]/B  i2c_interface2_0/data_b_RNO_1\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/C  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[38\]/B  i2c_interface2_0/data_b_RNO_1\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/C  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIH8BH\[4\]/S  spi_mode_config2_0/read_data_RNIH8BH\[4\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/A  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[2\]/B  i2c_interface2_0/data_b_RNO_1\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/C  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[3\]/B  i2c_interface2_0/data_b_RNO_1\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/C  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[0\]/B  i2c_interface2_0/data_b_RNO_1\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/C  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[1\]/B  i2c_interface2_0/data_b_RNO_1\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/C  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[4\]/B  i2c_interface2_0/data_b_RNO_1\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[7\]/B  i2c_interface2_0/data_b_RNO_1\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/C  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/C  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/S  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/C  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[11\]/A  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[8\]/B  i2c_interface2_0/data_b_RNO_1\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/C  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[11\]/B  i2c_interface2_0/data_b_RNO_1\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/C  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[43\]/B  i2c_interface2_0/data_b_RNO_1\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/C  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[45\]/B  i2c_interface2_0/data_b_RNO_1\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/C  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[10\]/B  i2c_interface2_0/data_b_RNO_1\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/C  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[40\]/B  i2c_interface2_0/data_b_RNO_1\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[41\]/B  i2c_interface2_0/data_b_RNO_1\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/C  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[42\]/B  i2c_interface2_0/data_b_RNO_1\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/C  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[12\]/B  i2c_interface2_0/data_b_RNO_0\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/A  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[44\]/B  i2c_interface2_0/data_b_RNO_1\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/C  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[9\]/B  i2c_interface2_0/data_b_RNO_1\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/C  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/B  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/A  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/B  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[13\]/B  i2c_interface2_0/data_b_RNO_0\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/A  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[4\]/C  i2c_interface2_0/data_b_RNO_1\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[7\]/C  i2c_interface2_0/data_b_RNO_1\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/C  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNO\[11\]/A  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/B  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/B  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/B  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/C  memory_controller_0/schedule_1_RNIASRO12_5\[3\]/Y  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/A  memory_controller_0/schedule_1_RNI4JR062_1\[3\]/Y  memory_controller_0/read_prev_RNIBJHTI4/A  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/schedule_1_RNID0LE1\[2\]/B  memory_controller_0/schedule_1_RNID0LE1\[2\]/Y  memory_controller_0/schedule_1_RNIQMV74\[2\]/A  memory_controller_0/schedule_1_RNIQMV74\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[0\]/C  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[32\]/C  i2c_interface2_0/data_b_RNO_1\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/C  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[35\]/C  i2c_interface2_0/data_b_RNO_1\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/C  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[43\]/C  i2c_interface2_0/data_b_RNO_1\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/C  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[33\]/C  i2c_interface2_0/data_b_RNO_1\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/C  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[34\]/C  i2c_interface2_0/data_b_RNO_1\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/C  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[40\]/C  i2c_interface2_0/data_b_RNO_1\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[41\]/C  i2c_interface2_0/data_b_RNO_1\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/C  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[42\]/C  i2c_interface2_0/data_b_RNO_1\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/C  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/A  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[32\]/C  i2c_interface2_0/data_b_RNO_1\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/C  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/A  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[32\]/B  i2c_interface2_0/data_b_RNO_1\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/C  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12\[3\]/B  memory_controller_0/schedule_1_RNIASRO12\[3\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/B  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNID4BH\[2\]/A  spi_mode_config2_0/read_data_RNID4BH\[2\]/Y  spi_mode_config2_0/read_data_RNI2HM21\[2\]/B  spi_mode_config2_0/read_data_RNI2HM21\[2\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/C  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/A  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/S  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[6\]/A  i2c_interface2_0/data_b_RNO_0\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/S  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIUQUT1\[0\]/C  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/init_RNIMLAE4/A  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[26\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[46\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[9\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[8\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[7\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[6\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[5\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[4\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[3\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[2\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[0\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[25\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[24\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[23\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[22\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[21\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[20\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[19\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[18\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[17\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[16\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[15\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[14\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[13\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[12\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[11\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[10\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[45\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[44\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[43\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[42\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[41\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[40\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[39\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[38\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[37\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[36\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[35\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[34\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[33\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[32\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[31\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[30\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[29\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[28\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[27\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNILCBH\[6\]/A  spi_mode_config2_0/read_data_RNILCBH\[6\]/Y  spi_mode_config2_0/read_data_RNI2HM21\[2\]/A  spi_mode_config2_0/read_data_RNI2HM21\[2\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/C  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[2\]/B  i2c_interface2_0/data_b_RNO_0\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/A  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[10\]/B  i2c_interface2_0/data_b_RNO_0\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/A  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[9\]/B  i2c_interface2_0/data_b_RNO_0\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/A  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[8\]/B  i2c_interface2_0/data_b_RNO_0\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/A  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[11\]/B  i2c_interface2_0/data_b_RNO_0\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/A  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[1\]/B  i2c_interface2_0/data_b_RNO_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/A  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[0\]/B  i2c_interface2_0/data_b_RNO_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/A  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[3\]/B  i2c_interface2_0/data_b_RNO_0\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/A  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/C  memory_controller_0/schedule_1_RNIASRO12_1\[3\]/Y  memory_controller_0/schedule_1_RNILUPQ42\[3\]/B  memory_controller_0/schedule_1_RNILUPQ42\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/B  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[29\]/C  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/S  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/Y  memory_controller_0/mag_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/S  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/Y  memory_controller_0/mag_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/S  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/Y  memory_controller_0/mag_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_0\[17\]/Y  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/S  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/Y  memory_controller_0/mag_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/A  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[8\]/B  i2c_interface2_0/data_b_RNO_1\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/C  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[46\]/C  i2c_interface2_0/data_b_RNO_0\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/S  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[6\]/C  i2c_interface2_0/data_b_RNO_0\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/S  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[32\]/A  i2c_interface2_0/data_b_RNO_0\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/A  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[36\]/A  i2c_interface2_0/data_b_RNO_0\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/A  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[37\]/A  i2c_interface2_0/data_b_RNO_0\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/A  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[34\]/A  i2c_interface2_0/data_b_RNO_0\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/A  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[33\]/A  i2c_interface2_0/data_b_RNO_0\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/A  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[35\]/A  i2c_interface2_0/data_b_RNO_0\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/A  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/C  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[37\]/C  i2c_interface2_0/data_b_RNO_1\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/C  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[45\]/C  i2c_interface2_0/data_b_RNO_1\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/C  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[36\]/C  i2c_interface2_0/data_b_RNO_1\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/C  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[38\]/C  i2c_interface2_0/data_b_RNO_1\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/C  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[44\]/C  i2c_interface2_0/data_b_RNO_1\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/C  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[47\]/A  i2c_interface2_0/data_b_RNO_0\[47\]/Y  i2c_interface2_0/data_b_RNO\[47\]/S  i2c_interface2_0/data_b_RNO\[47\]/Y  i2c_interface2_0/data_b\[47\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[46\]/A  i2c_interface2_0/data_b_RNO_0\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/S  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[2\]/A  i2c_interface2_0/data_b_RNO_0\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/A  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[39\]/A  i2c_interface2_0/data_b_RNO_0\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/A  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[38\]/A  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/A  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[7\]/A  i2c_interface2_0/data_b_RNO_0\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/A  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/A  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/A  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[1\]/A  i2c_interface2_0/data_b_RNO_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/A  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[0\]/A  i2c_interface2_0/data_b_RNO_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/A  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[3\]/A  i2c_interface2_0/data_b_RNO_0\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/A  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[6\]/B  i2c_interface2_0/data_b_RNO_0\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/S  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[21\]/B  i2c_interface2_0/data_b_RNO_0\[21\]/Y  i2c_interface2_0/data_b_RNO\[21\]/S  i2c_interface2_0/data_b_RNO\[21\]/Y  i2c_interface2_0/data_b\[21\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/B  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/S  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/A  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/B  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/A  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[2\]/C  i2c_interface2_0/data_b_RNO_0\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/A  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[18\]/C  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[26\]/C  i2c_interface2_0/data_b_RNO_0\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/A  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/C  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[30\]/C  i2c_interface2_0/data_b_RNO_0\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/A  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[38\]/C  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/A  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[34\]/C  i2c_interface2_0/data_b_RNO_0\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/A  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[42\]/C  i2c_interface2_0/data_b_RNO_0\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/A  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[10\]/C  i2c_interface2_0/data_b_RNO_0\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/A  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/C  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/B  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/A  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/A  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[4\]/C  i2c_interface2_0/data_b_RNO_1\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[10\]/A  i2c_interface2_0/data_b_RNO_0\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/A  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/B  i2c_interface2_0/data_cntr_RNIQ4EL\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[11\]/A  i2c_interface2_0/data_b_RNO_0\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/A  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[42\]/A  i2c_interface2_0/data_b_RNO_0\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/A  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[41\]/A  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/A  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/A  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/A  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[43\]/A  i2c_interface2_0/data_b_RNO_0\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/A  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[9\]/A  i2c_interface2_0/data_b_RNO_0\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/A  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[8\]/A  i2c_interface2_0/data_b_RNO_0\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/A  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[45\]/A  i2c_interface2_0/data_b_RNO_0\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/A  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[44\]/A  i2c_interface2_0/data_b_RNO_0\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/A  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[22\]/C  i2c_interface2_0/data_b_RNO_1\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/C  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[23\]/C  i2c_interface2_0/data_b_RNO_1\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/C  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[20\]/C  i2c_interface2_0/data_b_RNO_1\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/C  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[7\]/B  i2c_interface2_0/data_b_RNO_0\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/A  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/B  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/A  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[14\]/B  i2c_interface2_0/data_b_RNO_1\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/C  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[22\]/B  i2c_interface2_0/data_b_RNO_1\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/C  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[30\]/B  i2c_interface2_0/data_b_RNO_1\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/C  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[12\]/B  i2c_interface2_0/data_b_RNO_1\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/C  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[15\]/B  i2c_interface2_0/data_b_RNO_1\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[23\]/B  i2c_interface2_0/data_b_RNO_1\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/C  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[13\]/B  i2c_interface2_0/data_b_RNO_1\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[31\]/B  i2c_interface2_0/data_b_RNO_1\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/C  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[20\]/B  i2c_interface2_0/data_b_RNO_1\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/C  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[28\]/B  i2c_interface2_0/data_b_RNO_1\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/C  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[39\]/B  i2c_interface2_0/data_b_RNO_0\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/A  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[38\]/B  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/A  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[36\]/B  i2c_interface2_0/data_b_RNO_0\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/A  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[37\]/B  i2c_interface2_0/data_b_RNO_0\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/A  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[45\]/B  i2c_interface2_0/data_b_RNO_0\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/A  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[44\]/B  i2c_interface2_0/data_b_RNO_0\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/A  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/srbs0/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/srbs2/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/B  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/A  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/A  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/B  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/A  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNI1ER\[4\]/B  timestamp_0/TIMESTAMP_RNI1ER\[4\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[32\]/B  i2c_interface2_0/data_b_RNO_0\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/A  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[34\]/B  i2c_interface2_0/data_b_RNO_0\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/A  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[33\]/B  i2c_interface2_0/data_b_RNO_0\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/A  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[35\]/B  i2c_interface2_0/data_b_RNO_0\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/A  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[42\]/B  i2c_interface2_0/data_b_RNO_0\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/A  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[41\]/B  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/A  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/B  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/A  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[43\]/B  i2c_interface2_0/data_b_RNO_0\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/A  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/B  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/A  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[47\]/B  i2c_interface2_0/data_b_RNO_0\[47\]/Y  i2c_interface2_0/data_b_RNO\[47\]/S  i2c_interface2_0/data_b_RNO\[47\]/Y  i2c_interface2_0/data_b\[47\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[46\]/B  i2c_interface2_0/data_b_RNO_0\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/S  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/C  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/S  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/data_b\[26\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_5\[2\]/Y  i2c_interface2_0/data_b\[46\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/A  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[24\]/C  i2c_interface2_0/data_b_RNO_0\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/S  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/B  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/A  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[19\]/C  i2c_interface2_0/data_b_RNO_0\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/A  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[23\]/C  i2c_interface2_0/data_b_RNO_0\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/A  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[31\]/C  i2c_interface2_0/data_b_RNO_0\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/A  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[35\]/C  i2c_interface2_0/data_b_RNO_0\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/A  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[43\]/C  i2c_interface2_0/data_b_RNO_0\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/A  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[11\]/C  i2c_interface2_0/data_b_RNO_0\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/A  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/C  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/A  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[7\]/C  i2c_interface2_0/data_b_RNO_0\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/A  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[3\]/C  i2c_interface2_0/data_b_RNO_0\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/A  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[39\]/C  i2c_interface2_0/data_b_RNO_0\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/A  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[27\]/C  i2c_interface2_0/data_b_RNO_0\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/A  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[16\]/C  i2c_interface2_0/data_b_RNO_0\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/A  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[36\]/C  i2c_interface2_0/data_b_RNO_0\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/A  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/C  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/A  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[8\]/C  i2c_interface2_0/data_b_RNO_0\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/A  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[12\]/C  i2c_interface2_0/data_b_RNO_0\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/A  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/C  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/A  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[0\]/C  i2c_interface2_0/data_b_RNO_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/A  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[44\]/C  i2c_interface2_0/data_b_RNO_0\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/A  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[28\]/C  i2c_interface2_0/data_b_RNO_0\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/A  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[20\]/C  i2c_interface2_0/data_b_RNO_0\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/A  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[32\]/C  i2c_interface2_0/data_b_RNO_0\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/A  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/B  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/Y  i2c_interface2_0/sda_a_RNO_12/C  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/A  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[22\]/C  i2c_interface2_0/data_b_RNO_1\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/C  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[17\]/C  i2c_interface2_0/data_b_RNO_0\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/A  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[25\]/C  i2c_interface2_0/data_b_RNO_0\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/A  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[37\]/C  i2c_interface2_0/data_b_RNO_0\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/A  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[33\]/C  i2c_interface2_0/data_b_RNO_0\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/A  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[41\]/C  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/A  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[9\]/C  i2c_interface2_0/data_b_RNO_0\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/A  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[13\]/C  i2c_interface2_0/data_b_RNO_0\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/A  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[1\]/C  i2c_interface2_0/data_b_RNO_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/A  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[45\]/C  i2c_interface2_0/data_b_RNO_0\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/A  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/C  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNIQHD952/A  memory_controller_0/busy_hold_RNIQHD952/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[47\]/C  i2c_interface2_0/data_b_RNO_0\[47\]/Y  i2c_interface2_0/data_b_RNO\[47\]/S  i2c_interface2_0/data_b_RNO\[47\]/Y  i2c_interface2_0/data_b\[47\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/B  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/A  i2c_interface2_0/ctr_a_RNI7P1I_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[29\]/C  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/A  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/B  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/A  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/A  i2c_interface2_0/ctr_a_RNI7P1I\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/C  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/A  memory_controller_0/schedule_1_RNIQJ7N4\[3\]/Y  memory_controller_0/read_prev_RNIER0E72/A  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI4C3D1/A  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_2/A  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNIRDOQC4/B  memory_controller_0/busy_hold_RNIRDOQC4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[30\]/C  i2c_interface2_0/data_b_RNO_1\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/C  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[31\]/C  i2c_interface2_0/data_b_RNO_1\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/C  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[28\]/C  i2c_interface2_0/data_b_RNO_1\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/C  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/B  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[3\]/CLK  i2c_interface2_0/data_cntr\[3\]/Q  i2c_interface2_0/data_cntr_RNIFU7G\[3\]/A  i2c_interface2_0/data_cntr_RNIFU7G\[3\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/A  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/init_RNIGEQE5/A  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/B  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNI9MR\[7\]/B  timestamp_0/TIMESTAMP_RNI9MR\[7\]/Y  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/C  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI4C3D1/C  memory_controller_0/busy_hold_RNI4C3D1/Y  memory_controller_0/busy_hold_RNIQHD952_2/A  memory_controller_0/busy_hold_RNIQHD952_2/Y  memory_controller_0/busy_hold_RNI2NBJ74/B  memory_controller_0/busy_hold_RNI2NBJ74/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/B  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNI1ER\[4\]/A  timestamp_0/TIMESTAMP_RNI1ER\[4\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/C  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/C  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/C  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/C  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/ss_b_RNO_3/A  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/read_prev_RNI4V4L5/B  memory_controller_0/read_prev_RNI4V4L5/Y  memory_controller_0/read_prev_RNIER0E72/S  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[23\]/B  i2c_interface2_0/data_b_RNO_0\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/A  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/B  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[20\]/B  i2c_interface2_0/data_b_RNO_0\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/A  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[31\]/B  i2c_interface2_0/data_b_RNO_0\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/A  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[30\]/B  i2c_interface2_0/data_b_RNO_0\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/A  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[28\]/B  i2c_interface2_0/data_b_RNO_0\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/A  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[23\]/A  i2c_interface2_0/data_b_RNO_0\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/A  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/A  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[31\]/A  i2c_interface2_0/data_b_RNO_0\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/A  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[30\]/A  i2c_interface2_0/data_b_RNO_0\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/A  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/A  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/A  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[12\]/A  i2c_interface2_0/data_b_RNO_0\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/A  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/A  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[13\]/A  i2c_interface2_0/data_b_RNO_0\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/A  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[28\]/A  i2c_interface2_0/data_b_RNO_0\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/A  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/B  i2c_interface2_0/ctr_a_RNI7P1I_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[20\]/A  i2c_interface2_0/data_b_RNO_0\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/A  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/A  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/B  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/address_out_1_sqmuxa_RNI92SP/B  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/A  i2c_interface2_0/data_cntr_RNIBQ7G\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[30\]/C  i2c_interface2_0/data_b_RNO_1\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/C  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out_RNO\[0\]/B  i2c_interface2_0/data_out_RNO\[0\]/Y  i2c_interface2_0/data_out\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/C  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/B  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75\[0\]/C  i2c_interface2_0/data_mode_RNICOI75\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/A  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/C  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/Y  i2c_interface2_0/data_mode_RNI228T3\[0\]/A  i2c_interface2_0/data_mode_RNI228T3\[0\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/B  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/A  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/A  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/Y  spi_mode_config2_0/byte_out_a_1_sqmuxa/B  spi_mode_config2_0/byte_out_a_1_sqmuxa/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI5DSD2/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI5DSD2/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNIF55R6/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNIF55R6/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/C  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[18\]/CLK  spi_mode_config2_0/tx_ss_counter\[18\]/Q  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/A  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/B  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/C  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/C  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI9MR\[7\]/A  timestamp_0/TIMESTAMP_RNI9MR\[7\]/Y  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/C  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU_1\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  read_buffer_0/init_stage_tr3_2_o3/A  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNINFFS\[13\]/C  timestamp_0/TIMESTAMP_RNINFFS\[13\]/Y  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/C  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/init_RNI7NCOK/S  i2c_interface2_0/init_RNI7NCOK/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/C  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/A  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/state_hold_RNIUDOT\[1\]/C  i2c_interface2_0/state_hold_RNIUDOT\[1\]/Y  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/B  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/A  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/C  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/A  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[19\]/B  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/B  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/C  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIQVCI/B  i2c_interface2_0/init_RNIQVCI/Y  i2c_interface2_0/init_RNIOQBG2_2/A  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/B  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/data_cntr_RNO\[2\]/C  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/data_cntr_RNO\[3\]/C  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNIMLAE4/B  i2c_interface2_0/init_RNIMLAE4/Y  i2c_interface2_0/init_RNIGEQE5/B  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/data_cntr_RNO\[1\]/S  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIQVCI/B  i2c_interface2_0/init_RNIQVCI/Y  i2c_interface2_0/init_RNIOQBG2_2/A  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNI48GE5\[0\]/B  i2c_interface2_0/init_ctr_a_RNI48GE5\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/A  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/C  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/B  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/C  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNINFFS\[13\]/B  timestamp_0/TIMESTAMP_RNINFFS\[13\]/Y  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/C  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNIJABH\[5\]/A  spi_mode_config2_0/read_data_RNIJABH\[5\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/B  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/C  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[1\]/C  i2c_interface2_0/state_a_RNO_2\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/C  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/C  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/A  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/C  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNO\[10\]/A  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/B  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/C  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/A  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/C  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIEJPB32\[0\]/A  memory_controller_0/write_count_RNIEJPB32\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/B  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[10\]/A  geig_data_handling_0/geig_counts_RNO\[10\]/Y  geig_data_handling_0/geig_counts\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/C  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNINFFS\[13\]/A  timestamp_0/TIMESTAMP_RNINFFS\[13\]/Y  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/C  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_1\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/A  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/B  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/B  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1\[17\]/Y  memory_controller_0/mag_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNI2QRQ\[67\]/A  memory_controller_0/mag_prev_RNI2QRQ\[67\]/Y  memory_controller_0/mag_prev_RNIM3LL1\[51\]/C  memory_controller_0/mag_prev_RNIM3LL1\[51\]/Y  memory_controller_0/mag_prev_RNIANRA3\[19\]/C  memory_controller_0/mag_prev_RNIANRA3\[19\]/Y  memory_controller_0/mag_prev_RNI20RL6\[20\]/C  memory_controller_0/mag_prev_RNI20RL6\[20\]/Y  memory_controller_0/mag_prev_RNI44QBD\[20\]/C  memory_controller_0/mag_prev_RNI44QBD\[20\]/Y  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/C  memory_controller_0/mag_prev_RNI4HKPQ\[24\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/B  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/A  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_3\[2\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/A  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNIUD66\[8\]/B  i2c_interface2_0/wait_ctr_RNIUD66\[8\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/A  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/A  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/A  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNO\[0\]/B  sram_interface_0/write_counter_RNO\[0\]/Y  sram_interface_0/write_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/C  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/sda_a_RNO_0/A  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/A  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/A  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/A  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/C  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_5\[17\]/Y  memory_controller_0/mag_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNIIVGQ\[14\]/A  memory_controller_0/mag_prev_RNIIVGQ\[14\]/Y  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/C  memory_controller_0/mag_prev_RNIQ1FL1\[79\]/Y  memory_controller_0/mag_prev_RNIS0N54\[30\]/C  memory_controller_0/mag_prev_RNIS0N54\[30\]/Y  memory_controller_0/mag_prev_RNIO7GG7\[15\]/C  memory_controller_0/mag_prev_RNIO7GG7\[15\]/Y  memory_controller_0/mag_prev_RNI26URK\[15\]/C  memory_controller_0/mag_prev_RNI26URK\[15\]/Y  memory_controller_0/mag_prev_RNICNV721\[17\]/C  memory_controller_0/mag_prev_RNICNV721\[17\]/Y  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/A  memory_controller_0/mag_prev_RNIG8K1T1_4\[17\]/Y  memory_controller_0/mag_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/B  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIVV195\[2\]/B  i2c_interface2_0/state_a_RNIVV195\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/A  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIDIO472\[5\]/B  memory_controller_0/schedule_RNIDIO472\[5\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/B  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/B  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[21\]/CLK  spi_mode_config2_0/tx_ss_counter\[21\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/B  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[24\]/CLK  spi_mode_config2_0/tx_ss_counter\[24\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/C  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIUD66\[8\]/A  i2c_interface2_0/wait_ctr_RNIUD66\[8\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/A  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/B  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/C  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNIUD66\[9\]/B  i2c_interface2_0/wait_ctr_RNIUD66\[9\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/B  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNIH8BH\[4\]/A  spi_mode_config2_0/read_data_RNIH8BH\[4\]/Y  spi_mode_config2_0/read_data_RNI64D52\[4\]/A  spi_mode_config2_0/read_data_RNI64D52\[4\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/A  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/B  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/B  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_cycle_RNO/A  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/C  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/state_a_RNIVV195\[2\]/C  i2c_interface2_0/state_a_RNIVV195\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/A  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/A  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/B  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[6\]/CLK  geig_data_handling_0/geig_counts\[6\]/Q  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/A  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2_0\[2\]/A  spi_mode_config2_0/tx_state_RNIEA6P2_0\[2\]/Y  spi_mode_config2_0/tx_state_RNIOFCU4\[2\]/B  spi_mode_config2_0/tx_state_RNIOFCU4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/A  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/A  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m6_0/B  i2c_interface2_0/un1_data_cntr_1_m6_0/Y  i2c_interface2_0/data_cntr_RNO\[2\]/B  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNIVOHR\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/tx_state_RNO_0\[0\]/B  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/A  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/A  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/B  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/Y  i2c_interface2_0/data_mode_RNIP49A5\[0\]/C  i2c_interface2_0/data_mode_RNIP49A5\[0\]/Y  i2c_interface2_0/data_mode_RNI4C168\[0\]/A  i2c_interface2_0/data_mode_RNI4C168\[0\]/Y  i2c_interface2_0/init_RNINGAOA1/C  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNIUD66\[9\]/B  i2c_interface2_0/wait_ctr_RNIUD66\[9\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[11\]/A  i2c_interface2_0/wait_ctr_RNI7EIC\[11\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/A  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/C  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/A  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/C  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/A  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/C  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIUD66\[9\]/A  i2c_interface2_0/wait_ctr_RNIUD66\[9\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/B  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/C  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[2\]/B  i2c_interface2_0/state_a_RNIHFVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/A  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/B  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/sda_a_RNO_17/A  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_12/A  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/A  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIJFVR\[1\]/A  i2c_interface2_0/data_cntr_RNIJFVR\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[29\]/B  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/next_a_RNO_0/C  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI4V4L5/A  memory_controller_0/read_prev_RNI4V4L5/Y  memory_controller_0/read_prev_RNIER0E72/S  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/A  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/A  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[28\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/A  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/A  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/A  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/A  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/A  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[47\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[44\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[43\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[42\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[41\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[40\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[39\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[38\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[37\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[36\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[35\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[34\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[33\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[32\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[31\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[30\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/A  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[29\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[66\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[63\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[62\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[61\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[60\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[59\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[58\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[57\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[56\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[55\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[54\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[53\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[52\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[51\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[50\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[49\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/A  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[48\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNIUDOT\[1\]/B  i2c_interface2_0/state_hold_RNIUDOT\[1\]/Y  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/B  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/A  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNISU541\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNISU541\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/A  i2c_interface2_0/wait_ctr_RNIIU09\[4\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNISU541\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNISU541\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/B  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/C  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/S  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[78\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[77\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[76\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[75\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[74\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[73\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[72\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[71\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[70\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[69\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[68\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[67\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/A  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out\[79\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU\[2\]/A  i2c_interface2_0/state_a_RNIHFVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/A  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/B  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_2\[0\]/B  i2c_interface2_0/state_a_RNIDBVU_2\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/C  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/state_hold_RNIUDOT\[1\]/A  i2c_interface2_0/state_hold_RNIUDOT\[1\]/Y  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/B  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/A  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNISU541\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNISU541\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/A  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/B  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/B  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/B  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/C  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/C  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/C  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/C  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/C  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/C  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/C  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/C  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[0\]/A  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_state_RNIKQN29\[3\]/A  spi_mode_config2_0/tx_state_RNIKQN29\[3\]/Y  spi_mode_config2_0/state_b_RNI857GF\[1\]/C  spi_mode_config2_0/state_b_RNI857GF\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/S  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/A  timestamp_0/TIMESTAMP_RNIE8N1\[5\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/B  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/state_a_RNIMEGN5\[2\]/C  i2c_interface2_0/state_a_RNIMEGN5\[2\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/C  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/S  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_1/A  i2c_interface2_0/init_RNIOQBG2_1/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/A  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/B  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/C  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/Y  i2c_interface2_0/data_mode_RNI228T3\[0\]/A  i2c_interface2_0/data_mode_RNI228T3\[0\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/B  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/A  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/state_a_RNIMEGN5\[2\]/C  i2c_interface2_0/state_a_RNIMEGN5\[2\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/C  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/S  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/state_a_RNIMEGN5\[2\]/C  i2c_interface2_0/state_a_RNIMEGN5\[2\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/C  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/S  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/B  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/B  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/read_prev/CLK  memory_controller_0/read_prev/Q  memory_controller_0/read_prev_RNIABTT/A  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI4V4L5/A  memory_controller_0/read_prev_RNI4V4L5/Y  memory_controller_0/read_prev_RNIER0E72/S  memory_controller_0/read_prev_RNIER0E72/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/A  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/C  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/A  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/B  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIDBVU_2\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_2\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/C  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/B  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75\[0\]/C  i2c_interface2_0/data_mode_RNICOI75\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/A  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNO\[9\]/A  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/C  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/Y  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/C  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/A  spi_mode_config2_0/chip_state_RNI8SKT6\[1\]/Y  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/B  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/B  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/C  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/Y  i2c_interface2_0/data_mode_RNI228T3\[0\]/A  i2c_interface2_0/data_mode_RNI228T3\[0\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/B  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNI5OIO3\[3\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/A  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/A  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL_0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[0\]/A  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/A  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/C  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/C  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/B  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/Y  memory_controller_0/schedule_0_RNIE0076\[6\]/B  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/C  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/A  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIG20Q4\[4\]/C  memory_controller_0/schedule_2_RNIG20Q4\[4\]/Y  memory_controller_0/schedule_RNIDIO472_0\[5\]/A  memory_controller_0/schedule_RNIDIO472_0\[5\]/Y  memory_controller_0/schedule_RNITKOUB2\[5\]/A  memory_controller_0/schedule_RNITKOUB2\[5\]/Y  memory_controller_0/read_prev_RNIBJHTI4/B  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3\[2\]/B  i2c_interface2_0/state_a_RNISLTR3\[2\]/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/B  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/A  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/A  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/A  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/A  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/A  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/A  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/B  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/C  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/state_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/C  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/state_a\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/C  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/state_a\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/C  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/state_a\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNICH1L7\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/C  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/state_hold\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[13\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[13\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/C  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/A  timestamp_0/TIMESTAMP_RNIKUGO1\[11\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_2\[20\]/Y  memory_controller_0/geig_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNIQKT3\[27\]/C  memory_controller_0/geig_prev_RNIQKT3\[27\]/Y  memory_controller_0/geig_prev_RNIIKP9\[24\]/C  memory_controller_0/geig_prev_RNIIKP9\[24\]/Y  memory_controller_0/geig_prev_RNIOIVK\[44\]/C  memory_controller_0/geig_prev_RNIOIVK\[44\]/Y  memory_controller_0/geig_prev_RNIETQQ1\[12\]/C  memory_controller_0/geig_prev_RNIETQQ1\[12\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/C  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/B  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/A  i2c_interface2_0/init_ctr_a_RNID0LL5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/B  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNIM5CL\[3\]/A  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/begin_pass_a_RNO_4/C  spi_mode_config2_0/begin_pass_a_RNO_4/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/B  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out_RNO\[0\]/B  i2c_interface2_0/data_out_RNO\[0\]/Y  i2c_interface2_0/data_out\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNIB3TQ4\[2\]/C  i2c_interface2_0/state_a_RNIB3TQ4\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/A  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/B  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/Y  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/C  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[13\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[13\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/C  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNI3IPR\[15\]/B  spi_mode_config2_0/miso_high_counter_RNI3IPR\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/B  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[11\]/B  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/data_mode_RNICOI75\[0\]/B  i2c_interface2_0/data_mode_RNICOI75\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/A  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/A  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/A  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNI7EIC\[11\]/C  i2c_interface2_0/wait_ctr_RNI7EIC\[11\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/B  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[0\]/C  i2c_interface2_0/state_a_RNIQGSP5\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/C  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/init_RNIOQBG2/A  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/un1_data_cntr_1_m9/B  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/init_RNI7NCOK/A  i2c_interface2_0/init_RNI7NCOK/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/B  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m8/A  i2c_interface2_0/un1_data_cntr_1_m8/Y  i2c_interface2_0/data_cntr_RNO\[1\]/A  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/B  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/A  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNILLA21\[6\]/B  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/A  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/state_a_RNO_1\[1\]/A  i2c_interface2_0/state_a_RNO_1\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/B  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2/A  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/state_a_RNO_1\[0\]/A  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[17\]/B  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/C  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/B  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/C  i2c_interface2_0/state_hold_RNIP5LD1\[0\]/Y  i2c_interface2_0/state_hold_RNI28SH4\[0\]/A  i2c_interface2_0/state_hold_RNI28SH4\[0\]/Y  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/A  i2c_interface2_0/state_hold_RNIIMM0A\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/state_b_RNI22PU4\[0\]/B  spi_mode_config2_0/state_b_RNI22PU4\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_12/B  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNIMEGN5\[2\]/B  i2c_interface2_0/state_a_RNIMEGN5\[2\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/C  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/S  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_cntr_RNI759U1\[3\]/B  i2c_interface2_0/data_cntr_RNI759U1\[3\]/Y  i2c_interface2_0/state_a_RNI508S3_2\[2\]/A  i2c_interface2_0/state_a_RNI508S3_2\[2\]/Y  i2c_interface2_0/data_out_RNO\[0\]/B  i2c_interface2_0/data_out_RNO\[0\]/Y  i2c_interface2_0/data_out\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNIUCPR\[11\]/B  spi_mode_config2_0/miso_high_counter_RNIUCPR\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/sda_a_RNO_8/B  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/state_a_RNISLTR3\[0\]/A  i2c_interface2_0/state_a_RNISLTR3\[0\]/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/A  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/B  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/A  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/ss_b_RNO_0/A  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIUCPR\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIUCPR\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[2\]/B  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/A  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/B  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/address_n17_0/B  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/B  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/B  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[25\]/A  i2c_interface2_0/data_b_RNO_1\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/C  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[26\]/A  i2c_interface2_0/data_b_RNO_1\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/C  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[27\]/A  i2c_interface2_0/data_b_RNO_1\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/C  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[21\]/C  i2c_interface2_0/data_b_RNO_0\[21\]/Y  i2c_interface2_0/data_b_RNO\[21\]/S  i2c_interface2_0/data_b_RNO\[21\]/Y  i2c_interface2_0/data_b\[21\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32_0/A  i2c_interface2_0/init_RNIF9N32_0/Y  i2c_interface2_0/init_RNI11CJ3/B  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/A  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/Y  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/C  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIDBVU_1\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/A  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_mode_RNIP49A5\[0\]/B  i2c_interface2_0/data_mode_RNIP49A5\[0\]/Y  i2c_interface2_0/data_mode_RNI4C168\[0\]/A  i2c_interface2_0/data_mode_RNI4C168\[0\]/Y  i2c_interface2_0/init_RNINGAOA1/C  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/begin_pass_a_RNO_3/C  spi_mode_config2_0/begin_pass_a_RNO_3/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNI7EIC\[11\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[11\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[19\]/B  i2c_interface2_0/data_b_RNO_1\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/C  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[16\]/B  i2c_interface2_0/data_b_RNO_1\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/C  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[17\]/B  i2c_interface2_0/data_b_RNO_1\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/C  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[18\]/B  i2c_interface2_0/data_b_RNO_1\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/C  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n3_0_o2/A  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[24\]/A  i2c_interface2_0/data_b_RNO_0\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/S  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/A  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/B  memory_controller_0/schedule_2_RNIBC2P5_0\[4\]/Y  memory_controller_0/schedule_0_RNIE0076\[6\]/B  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/C  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNI3IPR\[15\]/A  spi_mode_config2_0/miso_high_counter_RNI3IPR\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/B  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/B  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[1\]/B  i2c_interface2_0/state_a_RNO_2\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/C  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/state_a_RNISLTR3\[0\]/B  i2c_interface2_0/state_a_RNISLTR3\[0\]/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/A  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n3_0_o2/A  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNID62I\[6\]/A  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/C  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/Y  i2c_interface2_0/state_a_RNO_1\[1\]/B  i2c_interface2_0/state_a_RNO_1\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/B  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2_0\[2\]/A  spi_mode_config2_0/tx_state_RNIEA6P2_0\[2\]/Y  spi_mode_config2_0/tx_state_RNIOFCU4\[2\]/B  spi_mode_config2_0/tx_state_RNIOFCU4\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/S  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/sda_a_RNO_8/A  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO_2/B  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_m6_0_a2_2/A  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/B  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/A  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/A  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[3\]/B  i2c_interface2_0/state_a_RNO_2\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/A  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/B  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_m6_0_a2_4/B  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n14_0_o2/A  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNIVQJU\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNIVQJU\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/A  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/C  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_2/B  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC_0/B  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/B  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNIF55R6/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNIF55R6/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/C  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[0\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/C  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/state_a_RNO_1\[1\]/C  i2c_interface2_0/state_a_RNO_1\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/B  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIH55G5\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3\[2\]/A  i2c_interface2_0/state_a_RNISLTR3\[2\]/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/B  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_1/A  i2c_interface2_0/init_RNIOQBG2_1/Y  i2c_interface2_0/scl_enable_RNO_1/C  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_1\[0\]/B  i2c_interface2_0/state_a_RNIDBVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[2\]/A  i2c_interface2_0/state_a_RNIQGSP5\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/C  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2\[2\]/Y  i2c_interface2_0/scl_enable_RNO_2/C  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[26\]/A  i2c_interface2_0/data_b_RNO_0\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/A  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[25\]/A  i2c_interface2_0/data_b_RNO_0\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/A  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[27\]/A  i2c_interface2_0/data_b_RNO_0\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/A  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[29\]/A  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[10\]/A  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32_0/A  i2c_interface2_0/init_RNIF9N32_0/Y  i2c_interface2_0/sda_a_RNO_7/A  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_2/A  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/C  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/Y  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/A  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/B  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/B  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIBUAU1\[0\]/A  spi_mode_config2_0/tx_state_RNIBUAU1\[0\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI5DSD2/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI5DSD2/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNIF55R6/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNIF55R6/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/C  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[2\]/C  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/B  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_m6_0_a2_4/A  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNI6FE64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/A  i2c_interface2_0/wait_ctr_RNI1B3U\[9\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[18\]/A  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[17\]/A  i2c_interface2_0/data_b_RNO_0\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/A  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[16\]/A  i2c_interface2_0/data_b_RNO_0\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/A  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_0\[19\]/A  i2c_interface2_0/data_b_RNO_0\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/A  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_m6_0_a2_1/B  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[2\]/C  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/state_a_RNIB3TQ4\[2\]/A  i2c_interface2_0/state_a_RNIB3TQ4\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/A  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNO\[8\]/A  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_1/A  i2c_interface2_0/init_RNIOQBG2_1/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/A  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/A  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/A  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/B  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNIVQJU\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNIVQJU\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  read_address_traversal_0/address_m6_0_a2_1/A  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/A  spi_mode_config2_0/tx_state_RNINEMD4\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/A  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_4\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_4\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNO\[8\]/A  geig_data_handling_0/geig_counts_RNO\[8\]/Y  geig_data_handling_0/geig_counts\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs0_RNO/B  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNIGIQ81\[1\]/B  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/A  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/C  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/Y  memory_controller_0/cmd_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/A  i2c_interface2_0/init_ctr_a_RNIL5953\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs2_RNO/B  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/A  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_1\[0\]/Y  i2c_interface2_0/data_mode_RNI4C168\[0\]/B  i2c_interface2_0/data_mode_RNI4C168\[0\]/Y  i2c_interface2_0/init_RNINGAOA1/C  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/state_a_RNO_1\[2\]/A  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/A  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_out\[0\]/CLK  i2c_interface2_0/data_out\[0\]/Q  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/A  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/C  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNICE541\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNICE541\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/C  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/A  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/C  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/Y  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/A  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/B  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNICE541\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNICE541\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_1\[12\]/B  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/B  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/sda_a_RNO_3/B  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[4\]/S  sram_interface_0/dread_RNO\[4\]/Y  sram_interface_0/dread\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[5\]/S  sram_interface_0/dread_RNO\[5\]/Y  sram_interface_0/dread\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[7\]/S  sram_interface_0/dread_RNO\[7\]/Y  sram_interface_0/dread\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[10\]/S  sram_interface_0/dread_RNO\[10\]/Y  sram_interface_0/dread\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[12\]/S  sram_interface_0/dread_RNO\[12\]/Y  sram_interface_0/dread\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[13\]/S  sram_interface_0/dread_RNO\[13\]/Y  sram_interface_0/dread\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[14\]/S  sram_interface_0/dread_RNO\[14\]/Y  sram_interface_0/dread\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[9\]/S  sram_interface_0/dread_RNO\[9\]/Y  sram_interface_0/dread\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[1\]/S  sram_interface_0/dread_RNO\[1\]/Y  sram_interface_0/dread\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[8\]/S  sram_interface_0/dread_RNO\[8\]/Y  sram_interface_0/dread\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[0\]/S  sram_interface_0/dread_RNO\[0\]/Y  sram_interface_0/dread\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[2\]/S  sram_interface_0/dread_RNO\[2\]/Y  sram_interface_0/dread\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[3\]/S  sram_interface_0/dread_RNO\[3\]/Y  sram_interface_0/dread\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[15\]/S  sram_interface_0/dread_RNO\[15\]/Y  sram_interface_0/dread\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[11\]/S  sram_interface_0/dread_RNO\[11\]/Y  sram_interface_0/dread\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[6\]/S  sram_interface_0/dread_RNO\[6\]/Y  sram_interface_0/dread\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/A  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/C  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNO\[7\]/B  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/C  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/C  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNI11S96\[5\]/B  memory_controller_0/schedule_RNI11S96\[5\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/B  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNIM9NQ\[4\]/A  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0L792\[0\]/B  spi_mode_config2_0/read_data_RNI0L792\[0\]/Y  spi_mode_config2_0/poll_interupt_RNO_1/C  spi_mode_config2_0/poll_interupt_RNO_1/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[28\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/B  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[47\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/B  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[66\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[27\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[26\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[25\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[24\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[22\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[21\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[20\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[19\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[18\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3\[2\]/B  i2c_interface2_0/state_a_RNI508S3\[2\]/Y  i2c_interface2_0/data_out\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/B  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[46\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_1\[2\]/B  i2c_interface2_0/state_a_RNI508S3_1\[2\]/Y  i2c_interface2_0/data_out\[45\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/B  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[65\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_6\[2\]/Y  i2c_interface2_0/state_a_RNI508S3_0\[2\]/B  i2c_interface2_0/state_a_RNI508S3_0\[2\]/Y  i2c_interface2_0/data_out\[64\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_2\[0\]/Y  i2c_interface2_0/sda_a_RNO_4/B  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/B  i2c_interface2_0/wait_ctr_RNIK9911\[10\]/Y  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/A  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b_RNO_6/B  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO/B  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIM3FE1\[3\]/A  i2c_interface2_0/state_a_RNIM3FE1\[3\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/B  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[3\]/CLK  spi_mode_config2_0/poll_ss_counter\[3\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_interupt_RNIOONN/B  spi_mode_config2_0/poll_interupt_RNIOONN/Y  spi_mode_config2_0/ss_b_RNO_10/B  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/C  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNIU7I61\[18\]/C  spi_mode_config2_0/miso_high_counter_RNIU7I61\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNICE541\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNICE541\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[2\]/C  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/state_a_RNIVV195\[2\]/A  i2c_interface2_0/state_a_RNIVV195\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/A  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/B  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/B  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/B  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNITV7B3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/C  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/A  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_exit_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNISO28\[32\]/C  memory_controller_0/geig_prev_RNISO28\[32\]/Y  memory_controller_0/geig_prev_RNIE1VF\[20\]/C  memory_controller_0/geig_prev_RNIE1VF\[20\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/B  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n16_0/A  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIRH1E/C  spi_mode_config2_0/read_tracker_RNIRH1E/Y  spi_mode_config2_0/read_tracker_RNI3EMB7/A  spi_mode_config2_0/read_tracker_RNI3EMB7/Y  spi_mode_config2_0/read_tracker_RNILPCDH/B  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0/B  write_address_traversal_0/address_n13_0/Y  write_address_traversal_0/address\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/B  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/C  i2c_interface2_0/wait_ctr_RNI3PQ84_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/B  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO_0/B  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/C  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/B  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/B  spi_mode_config2_0/read_data_RNI0SPA4\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/A  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/sda_a_RNO_10/C  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_interupt_RNIOONN/B  spi_mode_config2_0/poll_interupt_RNIOONN/Y  spi_mode_config2_0/ss_b_RNO_10/B  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/B  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/Y  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/C  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/A  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/B  spi_mode_config2_0/miso_high_counter_RNI1MCL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNIU7I61\[18\]/A  spi_mode_config2_0/miso_high_counter_RNIU7I61\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_6/B  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNIU9T01\[2\]/A  spi_mode_config2_0/read_data_RNIU9T01\[2\]/Y  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/B  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/A  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93\[0\]/Y  i2c_interface2_0/state_hold_RNO\[2\]/C  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2_0\[2\]/A  spi_mode_config2_0/tx_state_RNIEA6P2_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO_2\[2\]/A  spi_mode_config2_0/tx_state_RNO_2\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/C  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/S  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/S  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/S  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/S  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/S  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/S  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/S  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/S  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNIU9T01\[2\]/B  spi_mode_config2_0/read_data_RNIU9T01\[2\]/Y  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/B  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/A  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/ss_b_RNO_13/B  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_10/A  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/sda_a_RNO_15/B  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_9/C  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNIK5T42\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/A  i2c_interface2_0/state_a_RNI7CJA2_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_0/A  i2c_interface2_0/init_RNIOQBG2_0/Y  i2c_interface2_0/init_RNI7NCOK/B  i2c_interface2_0/init_RNI7NCOK/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/S  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_4\[2\]/Y  i2c_interface2_0/sda_a_RNO_2/B  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/ss_b_RNO_12/C  spi_mode_config2_0/ss_b_RNO_12/Y  spi_mode_config2_0/ss_b_RNO_9/A  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_7/A  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[2\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[0\]/A  i2c_interface2_0/state_a_RNIQGSP5\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/C  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/A  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/C  i2c_interface2_0/wait_ctr_RNIKU7K\[15\]/Y  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/C  i2c_interface2_0/wait_ctr_RNI45R51\[17\]/Y  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/B  i2c_interface2_0/wait_ctr_RNI3PQ84\[17\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/C  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/A  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_4\[20\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI03EF\[28\]/C  memory_controller_0/geig_prev_RNI03EF\[28\]/Y  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/A  memory_controller_0/geig_prev_RNIS18Q2_3\[20\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[9\]/B  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n4_0_o2/A  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/B  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/A  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/scl_enable_RNO_1/B  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNIU9T01\[2\]/C  spi_mode_config2_0/read_data_RNIU9T01\[2\]/Y  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/B  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/A  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_3\[0\]/Y  i2c_interface2_0/state_a_RNIQGSP5\[0\]/B  i2c_interface2_0/state_a_RNIQGSP5\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/C  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/B  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/A  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/C  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/A  i2c_interface2_0/wait_ctr_RNIF9BS\[15\]/Y  i2c_interface2_0/state_a_RNO_2\[3\]/C  i2c_interface2_0/state_a_RNO_2\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/A  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/B  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIUQUT1\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/B  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/B  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/B  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/chip_state_RNI8FSR7\[6\]/B  spi_mode_config2_0/chip_state_RNI8FSR7\[6\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/C  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNIU7I61\[18\]/B  spi_mode_config2_0/miso_high_counter_RNIU7I61\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/C  spi_mode_config2_0/miso_high_counter_RNI0I298\[18\]/Y  spi_mode_config2_0/state_b_RNITR8F9\[0\]/B  spi_mode_config2_0/state_b_RNITR8F9\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_15/A  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_9/C  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/B  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/A  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/S  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/ss_b_RNO_13/A  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_10/A  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNICOI75\[0\]/A  i2c_interface2_0/data_mode_RNICOI75\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/A  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[2\]/CLK  spi_mode_config2_0/tx_free_bytes\[2\]/Q  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/C  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/Y  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/A  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n14_0_o2/A  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/write_cycle/CLK  sram_interface_0/write_cycle/Q  sram_interface_0/write_cycle_RNIMVIL/A  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNICGV23\[10\]/A  spi_mode_config2_0/rst_cntr_RNICGV23\[10\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/A  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/state_b_RNIA5652\[0\]/A  spi_mode_config2_0/state_b_RNIA5652\[0\]/Y  spi_mode_config2_0/tx_state_RNIOFCU4\[2\]/A  spi_mode_config2_0/tx_state_RNIOFCU4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/A  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/A  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/scl_enable_RNO_2/B  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[1\]/C  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[2\]/C  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[3\]/C  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[4\]/C  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[5\]/C  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[6\]/C  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[7\]/C  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[8\]/C  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[9\]/C  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[10\]/C  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[11\]/C  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[0\]/CLK  spi_mode_config2_0/tx_free_bytes\[0\]/Q  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/B  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/Y  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/A  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/C  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/C  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/B  i2c_interface2_0/wait_ctr_RNIMR2R\[7\]/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/B  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/A  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/A  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93\[0\]/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/A  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/S  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_0\[8\]/B  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[0\]/B  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[2\]/B  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/B  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/B  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/Y  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/B  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/Y  spi_mode_config2_0/byte_out_a_cnst_i_o14\[1\]/A  spi_mode_config2_0/byte_out_a_cnst_i_o14\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/ss_b_RNO_10/C  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/A  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/B  i2c_interface2_0/wait_ctr_RNI89F41\[11\]/Y  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/A  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[7\]/A  geig_data_handling_0/geig_counts_RNO\[7\]/Y  geig_data_handling_0/geig_counts\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/ss_b_RNO_12/A  spi_mode_config2_0/ss_b_RNO_12/Y  spi_mode_config2_0/ss_b_RNO_9/A  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_7/A  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_m6_0_a2_6/B  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_7/C  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_2/A  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/ss_b_RNO_8/A  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_6/A  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/B  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIRBS42\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNIQ4614\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/A  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/C  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_m6_0_a2_6/A  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIUQUT1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/state_a_RNICJ5J6\[2\]/B  i2c_interface2_0/state_a_RNICJ5J6\[2\]/Y  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/B  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIBC2P5\[4\]/C  memory_controller_0/schedule_2_RNIBC2P5\[4\]/Y  memory_controller_0/schedule_RNIEJKED2\[5\]/C  memory_controller_0/schedule_RNIEJKED2\[5\]/Y  memory_controller_0/schedule_RNIP66C07\[5\]/A  memory_controller_0/schedule_RNIP66C07\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/S  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/B  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/S  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[0\]/A  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIC9GN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[1\]/CLK  spi_mode_config2_0/tx_free_bytes\[1\]/Q  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/A  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/Y  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/A  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/state_b_RNITV7B3\[2\]/B  spi_mode_config2_0/state_b_RNITV7B3\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/sda_a_RNO_13/C  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_9/A  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/ctr_a_RNO_0\[2\]/A  i2c_interface2_0/ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/B  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/A  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/B  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/B  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/Y  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/A  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/B  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/B  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_2\[2\]/Y  i2c_interface2_0/ctr_a_RNO_0\[0\]/A  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_n6_0_o2_0/B  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[8\]/B  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/B  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n6_0_o2_0/A  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/B  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/B  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_15/A  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_9/C  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNILUCH2\[1\]/S  spi_mode_config2_0/chip_state_RNILUCH2\[1\]/Y  spi_mode_config2_0/chip_state_RNILFEK5\[1\]/C  spi_mode_config2_0/chip_state_RNILFEK5\[1\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNITLOSB/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNITLOSB/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/A  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/S  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/B  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/B  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNIBGVPD/C  spi_mode_config2_0/byte_tracker_b_0_RNIBGVPD/Y  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/B  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI942M\[9\]/A  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNI302L\[6\]/B  i2c_interface2_0/wait_ctr_RNI302L\[6\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[7\]/B  i2c_interface2_0/wait_ctr_RNO_0\[7\]/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/B  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m6_0_a2_4/C  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIB3TQ4\[2\]/B  i2c_interface2_0/state_a_RNIB3TQ4\[2\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/A  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/B  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/B  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/B  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/Y  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/B  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/Y  spi_mode_config2_0/byte_out_a_cnst_0_1\[5\]/B  spi_mode_config2_0/byte_out_a_cnst_0_1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/B  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNIVO9S1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/B  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/Y  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/B  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/Y  spi_mode_config2_0/byte_out_a_cnst_i_o14\[1\]/A  spi_mode_config2_0/byte_out_a_cnst_i_o14\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNO\[6\]/B  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_m6_0_a2_4/B  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIBJHTI4/C  memory_controller_0/read_prev_RNIBJHTI4/Y  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/B  memory_controller_0/schedule_2_RNIQIFNU6\[4\]/Y  memory_controller_0/schedule_RNINCH45G\[5\]/A  memory_controller_0/schedule_RNINCH45G\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/B  i2c_interface2_0/state_a_RNISLTR3_0\[0\]/Y  i2c_interface2_0/wait_ctr\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/A  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/Y  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/A  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/Y  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/B  spi_mode_config2_0/state_b_RNIVL6HA\[0\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/B  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/B  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/C  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIEJPB32\[0\]/A  memory_controller_0/write_count_RNIEJPB32\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/B  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/sda_a_RNO_16/B  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_m6_0_a2_2/B  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/A  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/ss_b_RNO_12/B  spi_mode_config2_0/ss_b_RNO_12/Y  spi_mode_config2_0/ss_b_RNO_9/A  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_7/A  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2_0\[0\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/A  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/S  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/A  timestamp_0/TIMESTAMP_RNIFDDA2\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/A  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/ss_b_RNO_10/C  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/B  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/A  i2c_interface2_0/wait_ctr_RNI7AGT2\[17\]/Y  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/A  i2c_interface2_0/wait_ctr_RNIA3B67\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_1\[17\]/B  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/C  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/C  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/B  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[8\]/A  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/C  memory_controller_0/schedule_1_RNIASRO12_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/B  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNIBGVPD/C  spi_mode_config2_0/byte_tracker_b_0_RNIBGVPD/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/B  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/A  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI6V8S1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI04FT5\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_m6_0_a2_2/A  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  write_address_traversal_0/address_m6_0_a2_4/A  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[9\]/CLK  geig_data_handling_0/geig_counts\[9\]/Q  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIBUAU1\[0\]/A  spi_mode_config2_0/tx_state_RNIBUAU1\[0\]/Y  spi_mode_config2_0/tx_state_RNIHR522\[0\]/A  spi_mode_config2_0/tx_state_RNIHR522\[0\]/Y  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/C  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNINE201\[5\]/A  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNIRG8E\[1\]/C  spi_mode_config2_0/chip_state_RNIRG8E\[1\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/A  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/A  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[1\]/A  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/A  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/A  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/A  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/A  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/A  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/A  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/A  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/A  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/A  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/B  spi_mode_config2_0/miso_high_counter_RNICIMP\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIL1DJ1\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/C  spi_mode_config2_0/miso_high_counter_RNIM00B3\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/A  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/C  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNICGV23\[10\]/A  spi_mode_config2_0/rst_cntr_RNICGV23\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/A  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIBUAU1\[0\]/A  spi_mode_config2_0/tx_state_RNIBUAU1\[0\]/Y  spi_mode_config2_0/tx_state_RNIHR522\[0\]/A  spi_mode_config2_0/tx_state_RNIHR522\[0\]/Y  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/C  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI48GE5\[0\]/C  i2c_interface2_0/init_ctr_a_RNI48GE5\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/A  i2c_interface2_0/init_ctr_a_RNIH854B\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/A  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/chip_state_RNI3EB78\[6\]/A  spi_mode_config2_0/chip_state_RNI3EB78\[6\]/Y  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/A  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/C  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/A  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[2\]/Y  i2c_interface2_0/init_RNIOQBG2_2/B  i2c_interface2_0/init_RNIOQBG2_2/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/ss_b_RNO_8/A  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_6/A  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n5_0_x2/A  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/B  spi_mode_config2_0/miso_high_counter_RNI4S725\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIMEGN5\[2\]/A  i2c_interface2_0/state_a_RNIMEGN5\[2\]/Y  i2c_interface2_0/state_a_RNIVG7HA\[0\]/C  i2c_interface2_0/state_a_RNIVG7HA\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/S  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/A  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/A  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNID9F76\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/S  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_1\[8\]/B  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_15/A  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_9/C  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[2\]/C  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/data_mode_RNIP49A5\[0\]/A  i2c_interface2_0/data_mode_RNIP49A5\[0\]/Y  i2c_interface2_0/data_mode_RNI4C168\[0\]/A  i2c_interface2_0/data_mode_RNI4C168\[0\]/Y  i2c_interface2_0/init_RNINGAOA1/C  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/B  spi_mode_config2_0/tx_state_RNIEA6P2\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/A  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/A  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNILFEK5\[1\]/A  spi_mode_config2_0/chip_state_RNILFEK5\[1\]/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNITLOSB/B  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNITLOSB/Y  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/A  spi_mode_config2_0/config_cntr_a_2_sqmuxa_RNIAV74I/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/S  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/B  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/A  spi_mode_config2_0/read_data_RNIGMVG1\[6\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/A  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/read_data_RNIIE796\[6\]/A  spi_mode_config2_0/read_data_RNIIE796\[6\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[8\]/B  read_buffer_0/init_wait_RNIM49T\[8\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/sda_a_RNO_14/A  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/state_b_RNIA5652\[0\]/A  spi_mode_config2_0/state_b_RNIA5652\[0\]/Y  spi_mode_config2_0/tx_state_RNIKQN29\[3\]/C  spi_mode_config2_0/tx_state_RNIKQN29\[3\]/Y  spi_mode_config2_0/state_b_RNI857GF\[1\]/C  spi_mode_config2_0/state_b_RNI857GF\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/S  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/state_hold_RNO\[2\]/B  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/C  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/Y  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/A  spi_mode_config2_0/tx_state_RNIJ6RF2\[3\]/Y  spi_mode_config2_0/tx_state_RNIKQN29\[3\]/B  spi_mode_config2_0/tx_state_RNIKQN29\[3\]/Y  spi_mode_config2_0/state_b_RNI857GF\[1\]/C  spi_mode_config2_0/state_b_RNI857GF\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/S  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/C  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_cycle_RNI7ANR/A  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/C  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/C  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIEJPB32\[0\]/A  memory_controller_0/write_count_RNIEJPB32\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/B  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51_0\[0\]/B  read_buffer_0/init_stage_RNIE9K51_0\[0\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/C  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNILJMJ4\[0\]/A  read_buffer_0/position_RNILJMJ4\[0\]/Y  read_buffer_0/position_RNI68LO8\[1\]/A  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2_0/B  i2c_interface2_0/start_ctr_RNIQ74E2_0/Y  i2c_interface2_0/start_ctr_RNO/C  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNO_2\[1\]/A  i2c_interface2_0/state_a_RNO_2\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[1\]/C  i2c_interface2_0/state_a_RNO_0\[1\]/Y  i2c_interface2_0/state_a_RNO\[1\]/A  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_2\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_6/A  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIEJKED2_0\[5\]/C  memory_controller_0/schedule_RNIEJKED2_0\[5\]/Y  memory_controller_0/schedule_RNIQEM2QB\[5\]/A  memory_controller_0/schedule_RNIQEM2QB\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/C  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/Y  i2c_interface2_0/sda_a_RNO_7/B  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_2/A  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_6/A  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_23/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_23/Y  spi_mode_config2_0/tx_packet_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/B  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/C  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIKS1J_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/B  i2c_interface2_0/init_ctr_a_RNIUQIS\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/A  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/C  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/B  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/S  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/A  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/B  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[2\]/CLK  spi_mode_config2_0/tx_free_bytes\[2\]/Q  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/C  spi_mode_config2_0/tx_free_bytes_RNIGR4F1\[0\]/Y  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/C  spi_mode_config2_0/tx_free_bytes_RNIIBM1A_0\[3\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/A  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/B  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNI0FM21\[0\]/B  spi_mode_config2_0/read_data_RNI0FM21\[0\]/Y  spi_mode_config2_0/read_data_RNIQNC52\[0\]/B  spi_mode_config2_0/read_data_RNIQNC52\[0\]/Y  spi_mode_config2_0/read_data_RNIAECM3\[6\]/B  spi_mode_config2_0/read_data_RNIAECM3\[6\]/Y  spi_mode_config2_0/poll_interupt_RNO/A  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/A  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[1\]/B  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/A  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/A  i2c_interface2_0/data_mode_RNI1HQB2\[0\]/Y  i2c_interface2_0/sda_a_RNO_12/C  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/B  i2c_interface2_0/data_mode_RNI1HQB2_0\[0\]/Y  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/A  i2c_interface2_0/data_mode_RNIETJ93_0\[0\]/Y  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/B  i2c_interface2_0/data_mode_RNICOI75_0\[0\]/Y  i2c_interface2_0/data_mode_RNINVA38\[0\]/A  i2c_interface2_0/data_mode_RNINVA38\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/C  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/A  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/Y  spi_mode_config2_0/byte_out_a_cnst_i_o14\[1\]/A  spi_mode_config2_0/byte_out_a_cnst_i_o14\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNIPKD51\[6\]/B  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/A  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/scl_enable_RNO_2/A  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/ss_b_RNO_11/B  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/C  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/A  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/Y  spi_mode_config2_0/tx_state_RNIIS522\[1\]/A  spi_mode_config2_0/tx_state_RNIIS522\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/sda_a_RNO_13/B  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_9/A  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIRG8E\[1\]/A  spi_mode_config2_0/chip_state_RNIRG8E\[1\]/Y  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/A  spi_mode_config2_0/chip_state_RNI2OE25\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/C  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/B  i2c_interface2_0/wait_ctr_RNIT9L71\[12\]/Y  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/A  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/B  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[8\]/B  read_buffer_0/init_wait_RNIM49T\[8\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/B  spi_mode_config2_0/tx_state_RNIPV8M2\[2\]/Y  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/A  spi_mode_config2_0/tx_state_RNIS4D84\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/A  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/A  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/C  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIEJPB32\[0\]/A  memory_controller_0/write_count_RNIEJPB32\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/B  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/C  i2c_interface2_0/init_ctr_a_RNIAUG9\[0\]/Y  i2c_interface2_0/sda_a_RNO_11/B  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNO_0/B  i2c_interface2_0/start_ctr_RNO_0/Y  i2c_interface2_0/start_ctr_RNO/A  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/B  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_stage_RNO_11\[1\]/C  read_buffer_0/init_stage_RNO_11\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/A  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/B  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/B  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[1\]/B  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[5\]/B  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI984F62\[4\]/B  memory_controller_0/schedule_2_RNI984F62\[4\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/B  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/B  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/A  i2c_interface2_0/init_ctr_a_RNIV3QE3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/C  i2c_interface2_0/init_ctr_a_RNIC1G1C\[1\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/A  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIRH1E/C  spi_mode_config2_0/read_tracker_RNIRH1E/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/A  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/A  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/C  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIEJPB32\[0\]/A  memory_controller_0/write_count_RNIEJPB32\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/B  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQGA91\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNIQGA91\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/B  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIOQBG2/B  i2c_interface2_0/init_RNIOQBG2/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/B  spi_mode_config2_0/chip_state_RNIQ5K31\[1\]/Y  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/B  spi_mode_config2_0/chip_state_RNI07HPA\[1\]/Y  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/B  spi_mode_config2_0/un1_byte_out_a_2_sqmuxa/Y  spi_mode_config2_0/byte_out_a_cnst_i\[4\]/A  spi_mode_config2_0/byte_out_a_cnst_i\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/B  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNIBGVPD/B  spi_mode_config2_0/byte_tracker_b_0_RNIBGVPD/Y  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/B  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/B  i2c_interface2_0/init_ctr_a_RNIAUG9\[1\]/Y  i2c_interface2_0/sda_a_RNO_11/A  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_n12_0_o2/C  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_n6_0_o2_0/A  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[7\]/B  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[3\]/CLK  spi_mode_config2_0/rx_ss_counter\[3\]/Q  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_6/A  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/A  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[3\]/CLK  spi_mode_config2_0/tx_free_bytes\[3\]/Q  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/A  spi_mode_config2_0/tx_free_bytes_RNIUIPD4\[3\]/Y  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/A  spi_mode_config2_0/tx_free_bytes_RNIIBM1A\[3\]/Y  spi_mode_config2_0/read_tracker_RNILPCDH/A  spi_mode_config2_0/read_tracker_RNILPCDH/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[2\]/CLK  spi_mode_config2_0/tx_exit_counter\[2\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNIVE8B4\[2\]/Y  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/C  spi_mode_config2_0/state_b_RNIGG5UO\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/A  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_31/A  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/A  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/A  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m5_0_a2_3/B  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/A  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/Y  spi_mode_config2_0/tx_state_RNIIS522\[1\]/A  spi_mode_config2_0/tx_state_RNIIS522\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m6_0_a2_6/B  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_4\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/ctr_a_RNO_0\[0\]/B  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNO\[8\]/A  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSAE3\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNO\[5\]/B  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNIE24N1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/S  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/S  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/S  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n6_0_o2/A  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/ctr_a_RNO_0\[2\]/B  i2c_interface2_0/ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/B  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/B  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/B  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/C  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNI80QQ\[0\]/B  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_4\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/B  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/A  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/B  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNITMD91\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/C  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[1\]/C  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[5\]/C  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[4\]/C  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/C  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[6\]/C  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[3\]/C  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[7\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[7\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/B  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_m5_0_a2_1/A  write_address_traversal_0/address_m5_0_a2_1/Y  write_address_traversal_0/address_m5_0_a2_4/C  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/A  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/B  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4\[1\]/Y  i2c_interface2_0/sda_a_RNO_14/B  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/A  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/C  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[1\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4\[1\]/Y  i2c_interface2_0/sda_a_RNO_14/B  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4\[1\]/A  i2c_interface2_0/init_ctr_a_RNI5FO4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/A  i2c_interface2_0/init_ctr_a_RNIKS1J\[1\]/Y  i2c_interface2_0/init_RNI11CJ3/C  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[9\]/CLK  spi_mode_config2_0/rst_cntr\[9\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[7\]/B  spi_mode_config2_0/rst_cntr_RNIPRTR\[7\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/B  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_m5_0_a2_3/A  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_m6_0_a2_6/A  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[0\]/A  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/B  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI833F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m6_0_a2_5/A  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/B  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNIM49T\[8\]/A  read_buffer_0/init_wait_RNIM49T\[8\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m6_0_a2_5/B  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNI9T6K\[4\]/A  geig_data_handling_0/min_counter_RNI9T6K\[4\]/Y  geig_data_handling_0/min_counter_RNIJRD81\[2\]/A  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m5_0_a2_1/B  write_address_traversal_0/address_m5_0_a2_1/Y  write_address_traversal_0/address_m5_0_a2_4/C  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/B  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[34\]/CLK  memory_controller_0/geig_buffer\[34\]/Q  memory_controller_0/geig_buffer_RNI35UV2\[34\]/A  memory_controller_0/geig_buffer_RNI35UV2\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/A  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/A  timestamp_0/TIMESTAMP_RNI4OD3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[34\]/CLK  memory_controller_0/mag_buffer\[34\]/Q  memory_controller_0/mag_buffer_RNI3C7HT1\[34\]/A  memory_controller_0/mag_buffer_RNI3C7HT1\[34\]/Y  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/B  memory_controller_0/mag_buffer_RNIEM3R24\[34\]/Y  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/A  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO/C  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/B  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[6\]/B  i2c_interface2_0/wait_ctr_RNO_0\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/A  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/B  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[8\]/B  read_buffer_0/init_wait_RNIM49T\[8\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/B  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/chip_rdy_0/G  spi_master_0/chip_rdy_0/Q  spi_master_0/sck_q_RNIGKR3\[1\]/A  spi_master_0/sck_q_RNIGKR3\[1\]/Y  spi_master_0/state_q_RNIB6A31\[1\]/B  spi_master_0/state_q_RNIB6A31\[1\]/Y  spi_master_0/state_q_RNILKEI2\[1\]/B  spi_master_0/state_q_RNILKEI2\[1\]/Y  spi_master_0/mosi_d_RNO/C  spi_master_0/mosi_d_RNO/Y  spi_master_0/mosi_d/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[2\]/A  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/byte_tracker_b_RNIQ5RP4/A  spi_mode_config2_0/byte_tracker_b_RNIQ5RP4/Y  spi_mode_config2_0/read_data\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIB7OR2\[0\]/C  i2c_interface2_0/state_a_RNIB7OR2\[0\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/C  timestamp_0/TIMESTAMP_RNIDICS1\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/A  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIM3FE1\[3\]/B  i2c_interface2_0/state_a_RNIM3FE1\[3\]/Y  i2c_interface2_0/state_a_RNIRN83C\[3\]/B  i2c_interface2_0/state_a_RNIRN83C\[3\]/Y  i2c_interface2_0/state_a_RNIL85TH\[3\]/B  i2c_interface2_0/state_a_RNIL85TH\[3\]/Y  i2c_interface2_0/init_RNINGAOA1/A  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNIGIQ81_0\[1\]/B  read_buffer_0/init_stage_RNIGIQ81_0\[1\]/Y  read_buffer_0/read_cmd_RNO_1/A  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n4_0_x2/A  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/chip_rdy_0/G  spi_master_0/chip_rdy_0/Q  spi_master_0/sck_q_RNIGKR3\[1\]/A  spi_master_0/sck_q_RNIGKR3\[1\]/Y  spi_master_0/state_q_RNIB6A31\[1\]/B  spi_master_0/state_q_RNIB6A31\[1\]/Y  spi_master_0/state_q_RNILKEI2\[1\]/B  spi_master_0/state_q_RNILKEI2\[1\]/Y  spi_master_0/state_d_RNO\[1\]/B  spi_master_0/state_d_RNO\[1\]/Y  spi_master_0/state_d\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/byte_out_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNI9Q594\[2\]/B  spi_mode_config2_0/state_b_RNI9Q594\[2\]/Y  spi_mode_config2_0/start_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/B  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/Y  i2c_interface2_0/data_mode_RNI228T3\[0\]/A  i2c_interface2_0/data_mode_RNI228T3\[0\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/B  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[0\]/CLK  i2c_interface2_0/data_b\[0\]/Q  i2c_interface2_0/data_out\[32\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[1\]/CLK  i2c_interface2_0/data_b\[1\]/Q  i2c_interface2_0/data_out\[33\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[2\]/CLK  i2c_interface2_0/data_b\[2\]/Q  i2c_interface2_0/data_out\[34\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[3\]/CLK  i2c_interface2_0/data_b\[3\]/Q  i2c_interface2_0/data_out\[35\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[4\]/CLK  i2c_interface2_0/data_b\[4\]/Q  i2c_interface2_0/data_out\[36\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[5\]/CLK  i2c_interface2_0/data_b\[5\]/Q  i2c_interface2_0/data_out\[37\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[6\]/CLK  i2c_interface2_0/data_b\[6\]/Q  i2c_interface2_0/data_out\[38\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[7\]/CLK  i2c_interface2_0/data_b\[7\]/Q  i2c_interface2_0/data_out\[39\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[8\]/CLK  i2c_interface2_0/data_b\[8\]/Q  i2c_interface2_0/data_out\[40\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[9\]/CLK  i2c_interface2_0/data_b\[9\]/Q  i2c_interface2_0/data_out\[41\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[10\]/CLK  i2c_interface2_0/data_b\[10\]/Q  i2c_interface2_0/data_out\[42\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[11\]/CLK  i2c_interface2_0/data_b\[11\]/Q  i2c_interface2_0/data_out\[43\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[12\]/CLK  i2c_interface2_0/data_b\[12\]/Q  i2c_interface2_0/data_out\[44\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[13\]/CLK  i2c_interface2_0/data_b\[13\]/Q  i2c_interface2_0/data_out\[45\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[14\]/CLK  i2c_interface2_0/data_b\[14\]/Q  i2c_interface2_0/data_out\[46\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[15\]/CLK  i2c_interface2_0/data_b\[15\]/Q  i2c_interface2_0/data_out\[47\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[16\]/CLK  i2c_interface2_0/data_b\[16\]/Q  i2c_interface2_0/data_out\[48\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[17\]/CLK  i2c_interface2_0/data_b\[17\]/Q  i2c_interface2_0/data_out\[49\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[18\]/CLK  i2c_interface2_0/data_b\[18\]/Q  i2c_interface2_0/data_out\[50\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[19\]/CLK  i2c_interface2_0/data_b\[19\]/Q  i2c_interface2_0/data_out\[51\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[20\]/CLK  i2c_interface2_0/data_b\[20\]/Q  i2c_interface2_0/data_out\[52\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[21\]/CLK  i2c_interface2_0/data_b\[21\]/Q  i2c_interface2_0/data_out\[53\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[22\]/CLK  i2c_interface2_0/data_b\[22\]/Q  i2c_interface2_0/data_out\[54\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[23\]/CLK  i2c_interface2_0/data_b\[23\]/Q  i2c_interface2_0/data_out\[55\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[24\]/CLK  i2c_interface2_0/data_b\[24\]/Q  i2c_interface2_0/data_out\[56\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[25\]/CLK  i2c_interface2_0/data_b\[25\]/Q  i2c_interface2_0/data_out\[57\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[26\]/CLK  i2c_interface2_0/data_b\[26\]/Q  i2c_interface2_0/data_out\[58\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[27\]/CLK  i2c_interface2_0/data_b\[27\]/Q  i2c_interface2_0/data_out\[59\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[28\]/CLK  i2c_interface2_0/data_b\[28\]/Q  i2c_interface2_0/data_out\[60\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[29\]/CLK  i2c_interface2_0/data_b\[29\]/Q  i2c_interface2_0/data_out\[61\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[30\]/CLK  i2c_interface2_0/data_b\[30\]/Q  i2c_interface2_0/data_out\[62\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[31\]/CLK  i2c_interface2_0/data_b\[31\]/Q  i2c_interface2_0/data_out\[63\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[32\]/CLK  i2c_interface2_0/data_b\[32\]/Q  i2c_interface2_0/data_out\[64\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[33\]/CLK  i2c_interface2_0/data_b\[33\]/Q  i2c_interface2_0/data_out\[65\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[34\]/CLK  i2c_interface2_0/data_b\[34\]/Q  i2c_interface2_0/data_out\[66\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[35\]/CLK  i2c_interface2_0/data_b\[35\]/Q  i2c_interface2_0/data_out\[67\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[36\]/CLK  i2c_interface2_0/data_b\[36\]/Q  i2c_interface2_0/data_out\[68\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[37\]/CLK  i2c_interface2_0/data_b\[37\]/Q  i2c_interface2_0/data_out\[69\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[38\]/CLK  i2c_interface2_0/data_b\[38\]/Q  i2c_interface2_0/data_out\[70\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[39\]/CLK  i2c_interface2_0/data_b\[39\]/Q  i2c_interface2_0/data_out\[71\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[40\]/CLK  i2c_interface2_0/data_b\[40\]/Q  i2c_interface2_0/data_out\[72\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[41\]/CLK  i2c_interface2_0/data_b\[41\]/Q  i2c_interface2_0/data_out\[73\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[42\]/CLK  i2c_interface2_0/data_b\[42\]/Q  i2c_interface2_0/data_out\[74\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[43\]/CLK  i2c_interface2_0/data_b\[43\]/Q  i2c_interface2_0/data_out\[75\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[44\]/CLK  i2c_interface2_0/data_b\[44\]/Q  i2c_interface2_0/data_out\[76\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[45\]/CLK  i2c_interface2_0/data_b\[45\]/Q  i2c_interface2_0/data_out\[77\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[46\]/CLK  i2c_interface2_0/data_b\[46\]/Q  i2c_interface2_0/data_out\[78\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[47\]/CLK  i2c_interface2_0/data_b\[47\]/Q  i2c_interface2_0/data_out\[79\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/min_counter_RNIJRD81\[2\]/C  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/C  memory_controller_0/schedule_1_RNIASRO12_3\[3\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/C  memory_controller_0/schedule_1_RNIASRO12_2\[3\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/C  memory_controller_0/schedule_1_RNIASRO12_4\[3\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G_0/A  i2c_interface2_0/start_ctr_RNISC5G_0/Y  i2c_interface2_0/start_ctr_RNIQ74E2/B  i2c_interface2_0/start_ctr_RNIQ74E2/Y  i2c_interface2_0/state_a_RNIIJV5A\[0\]/C  i2c_interface2_0/state_a_RNIIJV5A\[0\]/Y  i2c_interface2_0/init_RNIUR3LG/B  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_out\[0\]/CLK  memory_controller_0/data_out\[0\]/Q  sram_interface_0/dout\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[1\]/CLK  memory_controller_0/data_out\[1\]/Q  sram_interface_0/dout\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[2\]/CLK  memory_controller_0/data_out\[2\]/Q  sram_interface_0/dout\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[3\]/CLK  memory_controller_0/data_out\[3\]/Q  sram_interface_0/dout\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[4\]/CLK  memory_controller_0/data_out\[4\]/Q  sram_interface_0/dout\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[5\]/CLK  memory_controller_0/data_out\[5\]/Q  sram_interface_0/dout\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[6\]/CLK  memory_controller_0/data_out\[6\]/Q  sram_interface_0/dout\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[7\]/CLK  memory_controller_0/data_out\[7\]/Q  sram_interface_0/dout\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[8\]/CLK  memory_controller_0/data_out\[8\]/Q  sram_interface_0/dout\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[9\]/CLK  memory_controller_0/data_out\[9\]/Q  sram_interface_0/dout\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[10\]/CLK  memory_controller_0/data_out\[10\]/Q  sram_interface_0/dout\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[11\]/CLK  memory_controller_0/data_out\[11\]/Q  sram_interface_0/dout\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[12\]/CLK  memory_controller_0/data_out\[12\]/Q  sram_interface_0/dout\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[13\]/CLK  memory_controller_0/data_out\[13\]/Q  sram_interface_0/dout\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[14\]/CLK  memory_controller_0/data_out\[14\]/Q  sram_interface_0/dout\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[15\]/CLK  memory_controller_0/data_out\[15\]/Q  sram_interface_0/dout\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[0\]/CLK  memory_controller_0/address_out\[0\]/Q  sram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[1\]/CLK  memory_controller_0/address_out\[1\]/Q  sram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[2\]/CLK  memory_controller_0/address_out\[2\]/Q  sram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[3\]/CLK  memory_controller_0/address_out\[3\]/Q  sram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[4\]/CLK  memory_controller_0/address_out\[4\]/Q  sram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[5\]/CLK  memory_controller_0/address_out\[5\]/Q  sram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[6\]/CLK  memory_controller_0/address_out\[6\]/Q  sram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[7\]/CLK  memory_controller_0/address_out\[7\]/Q  sram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[8\]/CLK  memory_controller_0/address_out\[8\]/Q  sram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[9\]/CLK  memory_controller_0/address_out\[9\]/Q  sram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[10\]/CLK  memory_controller_0/address_out\[10\]/Q  sram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[11\]/CLK  memory_controller_0/address_out\[11\]/Q  sram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[12\]/CLK  memory_controller_0/address_out\[12\]/Q  sram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[13\]/CLK  memory_controller_0/address_out\[13\]/Q  sram_interface_0/address\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[14\]/CLK  memory_controller_0/address_out\[14\]/Q  sram_interface_0/address\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[15\]/CLK  memory_controller_0/address_out\[15\]/Q  sram_interface_0/address\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[16\]/CLK  memory_controller_0/address_out\[16\]/Q  sram_interface_0/address\[16\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[17\]/CLK  memory_controller_0/address_out\[17\]/Q  sram_interface_0/address\[17\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[7\]/A  spi_mode_config2_0/rst_cntr_RNIPRTR\[7\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/B  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[2\]/C  i2c_interface2_0/state_a_RNIUQUT1\[2\]/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/A  i2c_interface2_0/data_mode_RNIVBCF3\[0\]/Y  i2c_interface2_0/data_mode_RNI228T3\[0\]/A  i2c_interface2_0/data_mode_RNI228T3\[0\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/B  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/B  i2c_interface2_0/state_a_RNIHFVU_2\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[0\]/Y  i2c_interface2_0/start_ctr_RNIQ74E2_0/B  i2c_interface2_0/start_ctr_RNIQ74E2_0/Y  i2c_interface2_0/start_ctr/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNI1AE81\[9\]/A  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/B  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/sda_a_RNO_17/B  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_12/A  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIMMOD1\[4\]/C  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[6\]/A  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNIBB101\[1\]/B  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m5_0_a2_3/B  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n10_0/B  write_address_traversal_0/address_n10_0/Y  write_address_traversal_0/address\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/B  i2c_interface2_0/data_cntr_RNIBQ7G_2\[0\]/Y  i2c_interface2_0/data_mode_RNO_1\[0\]/C  i2c_interface2_0/data_mode_RNO_1\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_0/A  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/C  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52_0/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/A  i2c_interface2_0/state_a_RNIDBVU_0\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[2\]/Y  i2c_interface2_0/start_ctr_RNO/B  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNILUCH2\[1\]/S  spi_mode_config2_0/chip_state_RNILUCH2\[1\]/Y  spi_mode_config2_0/chip_state_RNILFEK5\[1\]/C  spi_mode_config2_0/chip_state_RNILFEK5\[1\]/Y  spi_mode_config2_0/start_a_RNO_1/A  spi_mode_config2_0/start_a_RNO_1/Y  spi_mode_config2_0/start_a_RNO/B  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/A  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/A  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/A  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNISROA1\[7\]/B  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1_0\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNIITIV1_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_1\[1\]/C  read_buffer_0/init_stage_RNO_1\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIESNR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[4\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/B  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/B  i2c_interface2_0/wait_ctr_RNIJBRA1\[13\]/Y  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/A  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_m3_0_a2/A  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNIOOCM\[12\]/A  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_a\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_a\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_a\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_a\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_a\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_a\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_a\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_a\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_a\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_a\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_a\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_a\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_a\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_a\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_a\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_a\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/B  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/read_cmd_RNO_1/B  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[1\]/CLK  spi_mode_config2_0/miso_ss_counter\[1\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n5_0_x2/A  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNIQD3N1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/min_counter_RNIJRD81\[2\]/B  geig_data_handling_0/min_counter_RNIJRD81\[2\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/B  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[6\]/CLK  spi_mode_config2_0/chip_state\[6\]/Q  spi_mode_config2_0/chip_state_RNI8FSR7\[6\]/A  spi_mode_config2_0/chip_state_RNI8FSR7\[6\]/Y  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/C  spi_mode_config2_0/chip_state_RNIBTI7F\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNIMO541\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[3\]/CLK  spi_mode_config2_0/poll_ss_counter\[3\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_interupt_RNIOONN/B  spi_mode_config2_0/poll_interupt_RNIOONN/Y  spi_mode_config2_0/ss_b_RNO_4/B  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/B  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/init_RNO/B  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_m3_0_a2_0/B  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/sda_a_RNO_13/A  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_9/A  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO_4\[23\]/B  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_3\[23\]/C  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/ctr_a_RNO_0\[2\]/C  i2c_interface2_0/ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/B  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNIBL142\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/S  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIEK4O\[0\]/A  spi_mode_config2_0/tx_state_RNIEK4O\[0\]/Y  spi_mode_config2_0/tx_state_RNO_7\[0\]/A  spi_mode_config2_0/tx_state_RNO_7\[0\]/Y  spi_mode_config2_0/tx_state_RNO_5\[0\]/C  spi_mode_config2_0/tx_state_RNO_5\[0\]/Y  spi_mode_config2_0/tx_state_RNO_1\[0\]/C  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/B  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO_17\[1\]/B  read_buffer_0/init_stage_RNO_17\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/C  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  read_address_traversal_0/address_m3_0_a2_2/B  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_10/C  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/A  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIQCG7\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIQCG7\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m5_0_a2/C  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIMMOD1\[4\]/A  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO_4\[22\]/B  timestamp_0/TIMESTAMP_RNO_4\[22\]/Y  timestamp_0/TIMESTAMP_RNO_3\[22\]/C  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[5\]/B  geig_data_handling_0/geig_counts_RNO\[5\]/Y  geig_data_handling_0/geig_counts\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_m3_0_a2_2/A  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNI3Q3O\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/A  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[2\]/S  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[3\]/S  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/S  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1_2\[0\]/Y  i2c_interface2_0/state_a_RNO\[1\]/S  i2c_interface2_0/state_a_RNO\[1\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_13/A  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_n6_0_o2/A  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/B  i2c_interface2_0/wait_ctr_RNIK81F\[4\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[5\]/A  i2c_interface2_0/wait_ctr_RNO_0\[5\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/B  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/ss_b_RNO_0/B  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[16\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/B  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_27/A  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_11/B  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m1/C  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr_0\[0\]/CLK  i2c_interface2_0/data_cntr_0\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m1/C  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m8/C  i2c_interface2_0/un1_data_cntr_1_m8/Y  i2c_interface2_0/data_cntr_RNO\[1\]/A  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/B  i2c_interface2_0/init_ctr_a_RNIBATMD\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO_4\[22\]/A  timestamp_0/TIMESTAMP_RNO_4\[22\]/Y  timestamp_0/TIMESTAMP_RNO_3\[22\]/C  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/A  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_m3_0_a2_1/B  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO_17\[1\]/A  read_buffer_0/init_stage_RNO_17\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/C  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/address_out_1_sqmuxa_RNI92SP/A  memory_controller_0/address_out_1_sqmuxa_RNI92SP/Y  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/C  memory_controller_0/address_out_1_sqmuxa_RNIFDICD6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/tx_state_RNO_3\[2\]/C  spi_mode_config2_0/tx_state_RNO_3\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/B  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNO\[6\]/A  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNIRG8E\[1\]/C  spi_mode_config2_0/chip_state_RNIRG8E\[1\]/Y  spi_mode_config2_0/begin_pass_a_RNO_3/A  spi_mode_config2_0/begin_pass_a_RNO_3/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m5_0_a2_5/B  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO_4\[23\]/A  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_3\[23\]/C  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[2\]/CLK  spi_mode_config2_0/miso_ss_counter\[2\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/C  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/A  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/Y  spi_mode_config2_0/tx_state_RNIIS522\[1\]/A  spi_mode_config2_0/tx_state_RNIIS522\[1\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/A  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/B  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_n13_0_o2/A  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNO\[7\]/A  spi_mode_config2_0/rst_cntr_RNO\[7\]/Y  spi_mode_config2_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNIQGA91\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNIQGA91\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_stage_RNO_16\[1\]/B  read_buffer_0/init_stage_RNO_16\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/B  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/ss_b_RNO_0/B  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIF9N32_0/B  i2c_interface2_0/init_RNIF9N32_0/Y  i2c_interface2_0/init_RNI11CJ3/B  i2c_interface2_0/init_RNI11CJ3/Y  i2c_interface2_0/init_RNIUR3LG/A  i2c_interface2_0/init_RNIUR3LG/Y  i2c_interface2_0/init_RNINGAOA1/B  i2c_interface2_0/init_RNINGAOA1/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[11\]/CLK  geig_data_handling_0/geig_counts\[11\]/Q  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFDVU\[2\]/B  i2c_interface2_0/state_a_RNIFDVU\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[0\]/B  i2c_interface2_0/state_a_RNIUQUT1\[0\]/Y  i2c_interface2_0/data_cntr_RNO\[1\]/B  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_m3_0_a2_1/A  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/A  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/ss_b_RNO_0/B  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_m3_0_a2_0/A  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/A  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/A  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/C  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/B  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m5_0_a2_3/B  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m5_0_a2_5/A  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m12_d/B  i2c_interface2_0/un1_data_cntr_1_m12_d/Y  i2c_interface2_0/un1_data_cntr_1_m12/A  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNIRNSF\[1\]/B  i2c_interface2_0/state_hold_RNIRNSF\[1\]/Y  i2c_interface2_0/state_hold_RNIMFPV\[0\]/B  i2c_interface2_0/state_hold_RNIMFPV\[0\]/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/B  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/min_counter_RNI1AE81\[9\]/B  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNO\[4\]/B  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/A  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/A  spi_mode_config2_0/miso_high_counter_RNI4ULA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/A  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIDBUR5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/A  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/next_a_RNO_0/B  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[42\]/CLK  memory_controller_0/mag_buffer\[42\]/Q  memory_controller_0/mag_buffer_RNI1C9HT1\[42\]/A  memory_controller_0/mag_buffer_RNI1C9HT1\[42\]/Y  memory_controller_0/mag_buffer_RNI645I64\[42\]/A  memory_controller_0/mag_buffer_RNI645I64\[42\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/A  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[44\]/CLK  memory_controller_0/mag_buffer\[44\]/Q  memory_controller_0/mag_buffer_RNI5G9HT1\[44\]/A  memory_controller_0/mag_buffer_RNI5G9HT1\[44\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/A  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNIVL3O\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/C  spi_mode_config2_0/tx_ss_counter_RNIA0F9A\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/B  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/B  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/B  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m12_s/A  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[42\]/CLK  memory_controller_0/geig_buffer\[42\]/Q  memory_controller_0/geig_buffer_RNI15003\[42\]/A  memory_controller_0/geig_buffer_RNI15003\[42\]/Y  memory_controller_0/mag_buffer_RNI645I64\[42\]/B  memory_controller_0/mag_buffer_RNI645I64\[42\]/Y  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/A  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[44\]/CLK  memory_controller_0/geig_buffer\[44\]/Q  memory_controller_0/geig_buffer_RNI59003\[44\]/A  memory_controller_0/geig_buffer_RNI59003\[44\]/Y  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/B  memory_controller_0/mag_buffer_RNIEC5I64\[44\]/Y  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/A  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[9\]/CLK  geig_data_handling_0/min_counter\[9\]/Q  geig_data_handling_0/min_counter_RNI1AE81\[9\]/C  geig_data_handling_0/min_counter_RNI1AE81\[9\]/Y  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/A  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/B  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[38\]/CLK  memory_controller_0/geig_buffer\[38\]/Q  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/A  memory_controller_0/geig_buffer_RNIBDUV2\[38\]/Y  memory_controller_0/mag_buffer_RNIU64R24\[38\]/A  memory_controller_0/mag_buffer_RNIU64R24\[38\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/A  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[40\]/CLK  memory_controller_0/geig_buffer\[40\]/Q  memory_controller_0/geig_buffer_RNIT0003\[40\]/A  memory_controller_0/geig_buffer_RNIT0003\[40\]/Y  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/A  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/A  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[46\]/CLK  memory_controller_0/geig_buffer\[46\]/Q  memory_controller_0/geig_buffer_RNI9D003\[46\]/A  memory_controller_0/geig_buffer_RNI9D003\[46\]/Y  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/A  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/A  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[38\]/CLK  memory_controller_0/mag_buffer\[38\]/Q  memory_controller_0/mag_buffer_RNIBK7HT1\[38\]/A  memory_controller_0/mag_buffer_RNIBK7HT1\[38\]/Y  memory_controller_0/mag_buffer_RNIU64R24\[38\]/B  memory_controller_0/mag_buffer_RNIU64R24\[38\]/Y  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/A  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[40\]/CLK  memory_controller_0/mag_buffer\[40\]/Q  memory_controller_0/mag_buffer_RNIT79HT1\[40\]/A  memory_controller_0/mag_buffer_RNIT79HT1\[40\]/Y  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/B  memory_controller_0/mag_buffer_RNI2E7R24\[40\]/Y  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/A  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[46\]/CLK  memory_controller_0/mag_buffer\[46\]/Q  memory_controller_0/mag_buffer_RNI9K9HT1\[46\]/A  memory_controller_0/mag_buffer_RNI9K9HT1\[46\]/Y  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/B  memory_controller_0/mag_buffer_RNIQ68R24\[46\]/Y  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/A  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_stage_RNO_16\[1\]/A  read_buffer_0/init_stage_RNO_16\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/B  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n4_0_x2/A  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_18/C  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_2/B  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[6\]/CLK  spi_mode_config2_0/chip_state\[6\]/Q  spi_mode_config2_0/chip_state_RNI3EB78\[6\]/B  spi_mode_config2_0/chip_state_RNI3EB78\[6\]/Y  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/A  spi_mode_config2_0/chip_state_RNIBA05F\[6\]/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/C  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_m5_0_a2_4/B  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIEBB41\[0\]/B  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_n7_0_o2/A  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIQCG7\[2\]/A  spi_mode_config2_0/poll_interupt_counter_RNIQCG7\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIQCG7\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNIQCG7\[2\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/Y  spi_mode_config2_0/poll_interupt_RNO_0/B  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/B  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/state_hold_RNIRNSF\[1\]/A  i2c_interface2_0/state_hold_RNIRNSF\[1\]/Y  i2c_interface2_0/state_hold_RNIMFPV\[0\]/B  i2c_interface2_0/state_hold_RNIMFPV\[0\]/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/B  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI2SCJ\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI2SCJ\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/next_a_RNO_0/A  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIOQBG2_1/B  i2c_interface2_0/init_RNIOQBG2_1/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/A  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/C  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIHI3G2\[8\]/C  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[1\]/C  read_buffer_0/position_RNI68LO8\[1\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[36\]/CLK  memory_controller_0/geig_buffer\[36\]/Q  memory_controller_0/geig_buffer_RNI79UV2\[36\]/A  memory_controller_0/geig_buffer_RNI79UV2\[36\]/Y  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/A  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/A  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_m5_0_a2_4/A  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[36\]/CLK  memory_controller_0/mag_buffer\[36\]/Q  memory_controller_0/mag_buffer_RNI7G7HT1\[36\]/A  memory_controller_0/mag_buffer_RNI7G7HT1\[36\]/Y  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/B  memory_controller_0/mag_buffer_RNIMU3R24\[36\]/Y  memory_controller_0/data_buffer_RNI45NKA6\[36\]/A  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIO6N81\[6\]/C  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/read_tracker_RNO/B  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/B  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/A  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/A  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIKK6P1\[4\]/B  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/C  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/B  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[7\]/B  spi_mode_config2_0/byte_out_b_RNO\[7\]/Y  spi_mode_config2_0/byte_out_b\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[0\]/B  spi_mode_config2_0/byte_out_b_RNO\[0\]/Y  spi_mode_config2_0/byte_out_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[6\]/B  spi_mode_config2_0/byte_out_b_RNO\[6\]/Y  spi_mode_config2_0/byte_out_b\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[3\]/B  spi_mode_config2_0/byte_out_b_RNO\[3\]/Y  spi_mode_config2_0/byte_out_b\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[2\]/B  spi_mode_config2_0/byte_out_b_RNO\[2\]/Y  spi_mode_config2_0/byte_out_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[1\]/B  spi_mode_config2_0/byte_out_b_RNO\[1\]/Y  spi_mode_config2_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNI5FO4_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNIAUG9_0\[1\]/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[2\]/Y  i2c_interface2_0/data_mode_RNO_1\[0\]/A  i2c_interface2_0/data_mode_RNO_1\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/C  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[21\]/CLK  memory_controller_0/geig_buffer\[21\]/Q  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/A  memory_controller_0/geig_buffer_RNIRQRV2\[21\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/A  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/S  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/S  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/S  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/S  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/S  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/S  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/S  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/C  geig_data_handling_0/min_counter_RNILGVQ2_0\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[21\]/CLK  memory_controller_0/mag_buffer\[21\]/Q  memory_controller_0/mag_buffer_RNIR15HT1\[21\]/A  memory_controller_0/mag_buffer_RNIR15HT1\[21\]/Y  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/B  memory_controller_0/mag_buffer_RNIU1VQ24\[21\]/Y  memory_controller_0/data_buffer_RNI61HKA6\[21\]/A  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/A  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/C  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/state_a_RNO_2\[3\]/A  i2c_interface2_0/state_a_RNO_2\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/A  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/B  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_m1_0_a2_1/C  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[6\]/B  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/S  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/num_cycles\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/un1_data_cntr_1_m12_s/B  i2c_interface2_0/un1_data_cntr_1_m12_s/Y  i2c_interface2_0/un1_data_cntr_1_m12/S  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n11_0/B  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNI90B91\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI044G1\[8\]/B  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5VHR\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5VHR\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/C  spi_mode_config2_0/state_b_RNIT9661_2\[2\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/C  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNI1I318\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n11_0/A  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/S  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[32\]/CLK  memory_controller_0/geig_buffer\[32\]/Q  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/A  memory_controller_0/geig_buffer_RNIV0UV2\[32\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/A  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[6\]/CLK  spi_mode_config2_0/chip_state\[6\]/Q  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/A  spi_mode_config2_0/chip_state_RNIVETS4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[32\]/CLK  memory_controller_0/mag_buffer\[32\]/Q  memory_controller_0/mag_buffer_RNIV77HT1\[32\]/A  memory_controller_0/mag_buffer_RNIV77HT1\[32\]/Y  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/B  memory_controller_0/mag_buffer_RNI6E3R24\[32\]/Y  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/A  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/start_b_RNO/A  spi_mode_config2_0/start_b_RNO/Y  spi_mode_config2_0/start_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[4\]/A  spi_mode_config2_0/byte_out_b_RNO\[4\]/Y  spi_mode_config2_0/byte_out_b\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[5\]/A  spi_mode_config2_0/byte_out_b_RNO\[5\]/Y  spi_mode_config2_0/byte_out_b\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/B  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/A  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/B  i2c_interface2_0/wait_ctr_RNIAE1E1\[14\]/Y  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/A  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNIFG94\[9\]/C  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/A  geig_data_handling_0/geig_counts_RNIQG8K\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/A  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/A  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNITOJR\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNIH20U8\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_m1_0_a2_1/B  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNI331P3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNO_0\[0\]/B  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/C  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[22\]/CLK  memory_controller_0/geig_buffer\[22\]/Q  memory_controller_0/geig_buffer_RNITSRV2\[22\]/A  memory_controller_0/geig_buffer_RNITSRV2\[22\]/Y  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/A  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/A  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIQGA91\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNIQGA91\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[22\]/CLK  memory_controller_0/mag_buffer\[22\]/Q  memory_controller_0/mag_buffer_RNIT35HT1\[22\]/A  memory_controller_0/mag_buffer_RNIT35HT1\[22\]/Y  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/B  memory_controller_0/mag_buffer_RNI26VQ24\[22\]/Y  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/A  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/state_hold_RNIMFPV\[0\]/A  i2c_interface2_0/state_hold_RNIMFPV\[0\]/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/B  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_1/A  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[4\]/B  i2c_interface2_0/wait_ctr_RNO_0\[4\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/start_a_RNO_3/B  spi_mode_config2_0/start_a_RNO_3/Y  spi_mode_config2_0/start_a_RNO_1/B  spi_mode_config2_0/start_a_RNO_1/Y  spi_mode_config2_0/start_a_RNO/B  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNII3UT5\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[6\]/CLK  memory_controller_0/geig_buffer\[6\]/Q  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/A  memory_controller_0/geig_buffer_RNIRKDA3\[6\]/Y  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/C  memory_controller_0/geig_buffer_RNIKBQH8\[6\]/Y  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/C  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/A  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_m1_0_a2_1/A  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNI2SCJ\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI2SCJ\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/A  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/address\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n3_0_x2/A  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[5\]/A  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_13/A  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/A  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_16/A  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_19/A  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_22/A  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/A  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5VHR\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNI5VHR\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_3\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/C  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/C  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[3\]/CLK  spi_mode_config2_0/miso_ss_counter\[3\]/Q  spi_mode_config2_0/miso_ss_counter_RNIITIV1_0\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNIITIV1_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNIFPREB\[3\]/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNIRNSF\[1\]/B  i2c_interface2_0/state_hold_RNIRNSF\[1\]/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/B  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/A  spi_mode_config2_0/tx_state_RNIAO8D4\[3\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/un2_min_counter_I_21/B  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/A  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIEK4O\[0\]/A  spi_mode_config2_0/tx_state_RNIEK4O\[0\]/Y  spi_mode_config2_0/tx_state_RNO_1\[0\]/A  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/B  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/A  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO_3\[22\]/B  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO_3\[23\]/B  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_stage_RNO_13\[1\]/C  read_buffer_0/init_stage_RNO_13\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNI5VHR\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNI5VHR\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n3_0_x2/A  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/B  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/C  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/B  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/B  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/B  spi_mode_config2_0/miso_high_counter_RNIR0KP2\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNI228T3\[0\]/B  i2c_interface2_0/data_mode_RNI228T3\[0\]/Y  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/B  i2c_interface2_0/data_mode_RNIE3OUF\[0\]/Y  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/A  i2c_interface2_0/data_mode_RNIPAGQI\[0\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/A  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_n7_0_o2/A  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[12\]/CLK  geig_data_handling_0/geig_counts\[12\]/Q  geig_data_handling_0/geig_counts_RNIKM382\[12\]/B  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/begin_pass_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_tracker_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/next_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_tracker_b_0/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_1\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO_3\[23\]/A  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/B  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[3\]/CLK  spi_mode_config2_0/poll_ss_counter\[3\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[64\]/CLK  memory_controller_0/mag_buffer\[64\]/Q  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/A  memory_controller_0/mag_buffer_RNI9ODHT1\[64\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[66\]/CLK  memory_controller_0/mag_buffer\[66\]/Q  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/A  memory_controller_0/mag_buffer_RNIDSDHT1\[66\]/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[68\]/CLK  memory_controller_0/mag_buffer\[68\]/Q  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/A  memory_controller_0/mag_buffer_RNIH0EHT1\[68\]/Y  memory_controller_0/data_buffer_RNO_3\[52\]/B  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[70\]/CLK  memory_controller_0/mag_buffer\[70\]/Q  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/A  memory_controller_0/mag_buffer_RNI3KFHT1\[70\]/Y  memory_controller_0/data_buffer_RNO_3\[54\]/B  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[72\]/CLK  memory_controller_0/mag_buffer\[72\]/Q  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/A  memory_controller_0/mag_buffer_RNI7OFHT1\[72\]/Y  memory_controller_0/data_buffer_RNO_3\[56\]/B  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[76\]/CLK  memory_controller_0/mag_buffer\[76\]/Q  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/A  memory_controller_0/mag_buffer_RNIF0GHT1\[76\]/Y  memory_controller_0/data_buffer_RNO_3\[60\]/B  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_5\[2\]/B  spi_mode_config2_0/tx_state_RNO_5\[2\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/B  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/B  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/C  geig_data_handling_0/min_counter_RNIMHVQ2\[1\]/Y  geig_data_handling_0/min_counter_RNO\[1\]/B  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/begin_pass_a_RNO_4/A  spi_mode_config2_0/begin_pass_a_RNO_4/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_0_RNIF1076\[7\]/A  memory_controller_0/schedule_0_RNIF1076\[7\]/Y  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/C  memory_controller_0/schedule_0_RNITKKLJ2\[7\]/Y  memory_controller_0/schedule_0_RNI9GM90C\[7\]/A  memory_controller_0/schedule_0_RNI9GM90C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/A  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO_2\[23\]/B  timestamp_0/TIMESTAMP_RNO_2\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/B  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO_2\[22\]/B  timestamp_0/TIMESTAMP_RNO_2\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/B  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[3\]/CLK  spi_mode_config2_0/miso_ss_counter\[3\]/Q  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNIITIV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNIPRPC1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/B  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/B  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO_3\[22\]/A  timestamp_0/TIMESTAMP_RNO_3\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/C  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/state_hold_RNIMFPV\[0\]/C  i2c_interface2_0/state_hold_RNIMFPV\[0\]/Y  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/B  i2c_interface2_0/state_hold_RNIEA5G3\[0\]/Y  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/A  i2c_interface2_0/state_hold_RNIJ2Q5C\[0\]/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[5\]/A  spi_mode_config2_0/rst_cntr_RNO\[5\]/Y  spi_mode_config2_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO_1\[22\]/B  timestamp_0/TIMESTAMP_RNO_1\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/A  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO_1\[23\]/B  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/A  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/B  spi_mode_config2_0/miso_high_counter_RNIJKP86\[13\]/Y  spi_mode_config2_0/miso_high_counter_344_RNO/B  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/un1_data_cntr_1_m12_d/A  i2c_interface2_0/un1_data_cntr_1_m12_d/Y  i2c_interface2_0/un1_data_cntr_1_m12/A  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNIFU7G\[3\]/B  i2c_interface2_0/data_cntr_RNIFU7G\[3\]/Y  i2c_interface2_0/data_mode_RNO_1\[0\]/B  i2c_interface2_0/data_mode_RNO_1\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_n14_0_o2/A  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNI3VJR\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[3\]/CLK  spi_mode_config2_0/poll_interupt_counter\[3\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIMR0F\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIA2NQB\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNO_2\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO_2\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO_1\[22\]/A  timestamp_0/TIMESTAMP_RNO_1\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/A  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_read_counter_2_I_1/A  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO_2\[22\]/A  timestamp_0/TIMESTAMP_RNO_2\[22\]/Y  timestamp_0/TIMESTAMP_RNO_0\[22\]/B  timestamp_0/TIMESTAMP_RNO_0\[22\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNIBKHF1\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[34\]/CLK  memory_controller_0/data_buffer\[34\]/Q  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/B  memory_controller_0/data_buffer_RNIQQMKA6\[34\]/Y  memory_controller_0/data_buffer_9_0_a3\[34\]/A  memory_controller_0/data_buffer_9_0_a3\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/B  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNO\[3\]/B  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO_1\[23\]/A  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/A  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_5\[0\]/A  spi_mode_config2_0/tx_state_RNO_5\[0\]/Y  spi_mode_config2_0/tx_state_RNO_1\[0\]/C  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/B  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_22/B  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_19/B  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/C  spi_mode_config2_0/tx_state_RNI6BRG1\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/A  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO_2\[23\]/A  timestamp_0/TIMESTAMP_RNO_2\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/B  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_1\[1\]/Y  spi_mode_config2_0/poll_interupt/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIIARQ1\[0\]/A  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/B  i2c_interface2_0/wait_ctr_RNI9L09\[2\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[3\]/A  i2c_interface2_0/wait_ctr_RNO_0\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/B  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_n8_0_o2/A  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_4\[2\]/B  spi_mode_config2_0/tx_state_RNO_4\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/C  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIRRK42\[5\]/B  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_1\[1\]/A  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/A  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/C  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[79\]/CLK  memory_controller_0/geig_buffer\[79\]/Q  memory_controller_0/geig_buffer_RNILG3V2\[79\]/A  memory_controller_0/geig_buffer_RNILG3V2\[79\]/Y  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/A  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/A  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[65\]/CLK  memory_controller_0/mag_buffer\[65\]/Q  memory_controller_0/mag_buffer_RNIBQDHT1\[65\]/A  memory_controller_0/mag_buffer_RNIBQDHT1\[65\]/Y  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/A  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/A  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/read_cmd_RNO_1/C  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[65\]/CLK  memory_controller_0/geig_buffer\[65\]/Q  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/A  memory_controller_0/geig_buffer_RNIGA2V2\[65\]/Y  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/B  memory_controller_0/mag_buffer_RNIVNBH64\[65\]/Y  memory_controller_0/data_buffer_RNIF32BE6\[65\]/A  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[67\]/CLK  memory_controller_0/mag_buffer\[67\]/Q  memory_controller_0/mag_buffer_RNIFUDHT1\[67\]/A  memory_controller_0/mag_buffer_RNIFUDHT1\[67\]/Y  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/A  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/B  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[69\]/CLK  memory_controller_0/mag_buffer\[69\]/Q  memory_controller_0/mag_buffer_RNIJ2EHT1\[69\]/A  memory_controller_0/mag_buffer_RNIJ2EHT1\[69\]/Y  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/A  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/B  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[71\]/CLK  memory_controller_0/mag_buffer\[71\]/Q  memory_controller_0/mag_buffer_RNI5MFHT1\[71\]/A  memory_controller_0/mag_buffer_RNI5MFHT1\[71\]/Y  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/A  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/B  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[73\]/CLK  memory_controller_0/mag_buffer\[73\]/Q  memory_controller_0/mag_buffer_RNI9QFHT1\[73\]/A  memory_controller_0/mag_buffer_RNI9QFHT1\[73\]/Y  memory_controller_0/mag_buffer_RNISNEH64\[73\]/A  memory_controller_0/mag_buffer_RNISNEH64\[73\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/B  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[75\]/CLK  memory_controller_0/mag_buffer\[75\]/Q  memory_controller_0/mag_buffer_RNIDUFHT1\[75\]/A  memory_controller_0/mag_buffer_RNIDUFHT1\[75\]/Y  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/A  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/B  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[77\]/CLK  memory_controller_0/mag_buffer\[77\]/Q  memory_controller_0/mag_buffer_RNIH2GHT1\[77\]/A  memory_controller_0/mag_buffer_RNIH2GHT1\[77\]/Y  memory_controller_0/mag_buffer_RNI84FH64\[77\]/A  memory_controller_0/mag_buffer_RNI84FH64\[77\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/B  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[79\]/CLK  memory_controller_0/mag_buffer\[79\]/Q  memory_controller_0/mag_buffer_RNIL6GHT1\[79\]/A  memory_controller_0/mag_buffer_RNIL6GHT1\[79\]/Y  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/B  memory_controller_0/mag_buffer_RNIISHQ24\[79\]/Y  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/A  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[67\]/CLK  memory_controller_0/geig_buffer\[67\]/Q  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/A  memory_controller_0/geig_buffer_RNIIC2V2\[67\]/Y  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/B  memory_controller_0/mag_buffer_RNI5UBH64\[67\]/Y  memory_controller_0/data_buffer_RNILIS974\[67\]/B  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[69\]/CLK  memory_controller_0/geig_buffer\[69\]/Q  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/A  memory_controller_0/geig_buffer_RNIKE2V2\[69\]/Y  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/B  memory_controller_0/mag_buffer_RNIB4CH64\[69\]/Y  memory_controller_0/data_buffer_RNITQS974\[69\]/B  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[71\]/CLK  memory_controller_0/geig_buffer\[71\]/Q  memory_controller_0/geig_buffer_RNID83V2\[71\]/A  memory_controller_0/geig_buffer_RNID83V2\[71\]/Y  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/B  memory_controller_0/mag_buffer_RNIMHEH64\[71\]/Y  memory_controller_0/data_buffer_RNI120A74\[71\]/B  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[73\]/CLK  memory_controller_0/geig_buffer\[73\]/Q  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/A  memory_controller_0/geig_buffer_RNIFA3V2\[73\]/Y  memory_controller_0/mag_buffer_RNISNEH64\[73\]/B  memory_controller_0/mag_buffer_RNISNEH64\[73\]/Y  memory_controller_0/data_buffer_RNI9A0A74\[73\]/B  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[75\]/CLK  memory_controller_0/geig_buffer\[75\]/Q  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/A  memory_controller_0/geig_buffer_RNIHC3V2\[75\]/Y  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/B  memory_controller_0/mag_buffer_RNI2UEH64\[75\]/Y  memory_controller_0/data_buffer_RNIHI0A74\[75\]/B  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[77\]/CLK  memory_controller_0/geig_buffer\[77\]/Q  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/A  memory_controller_0/geig_buffer_RNIJE3V2\[77\]/Y  memory_controller_0/mag_buffer_RNI84FH64\[77\]/B  memory_controller_0/mag_buffer_RNI84FH64\[77\]/Y  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/B  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_3\[0\]/B  spi_mode_config2_0/tx_state_RNO_3\[0\]/Y  spi_mode_config2_0/tx_state_RNO_0\[0\]/C  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[18\]/CLK  spi_mode_config2_0/tx_ss_counter\[18\]/Q  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNI85Q64\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_1\[1\]/B  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/A  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/C  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI2H70R6/B  memory_controller_0/read_prev_RNI2H70R6/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI51FLO4/B  memory_controller_0/read_prev_RNI51FLO4/Y  memory_controller_0/schedule_2_RNO\[0\]/A  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[0\]/CLK  memory_controller_0/geig_buffer\[0\]/Q  memory_controller_0/geig_buffer_RNILEDA3\[0\]/A  memory_controller_0/geig_buffer_RNILEDA3\[0\]/Y  memory_controller_0/mag_buffer_RNIITD734\[0\]/A  memory_controller_0/mag_buffer_RNIITD734\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/A  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[2\]/CLK  memory_controller_0/geig_buffer\[2\]/Q  memory_controller_0/geig_buffer_RNINGDA3\[2\]/A  memory_controller_0/geig_buffer_RNINGDA3\[2\]/Y  memory_controller_0/mag_buffer_RNIM1E734\[2\]/A  memory_controller_0/mag_buffer_RNIM1E734\[2\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/A  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[8\]/CLK  memory_controller_0/geig_buffer\[8\]/Q  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/A  memory_controller_0/geig_buffer_RNI5VDA3\[8\]/Y  memory_controller_0/mag_buffer_RNIIUE734\[8\]/A  memory_controller_0/mag_buffer_RNIIUE734\[8\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/A  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[11\]/CLK  memory_controller_0/geig_buffer\[11\]/Q  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/A  memory_controller_0/geig_buffer_RNIPMPV2\[11\]/Y  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/A  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/A  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[13\]/CLK  memory_controller_0/geig_buffer\[13\]/Q  memory_controller_0/geig_buffer_RNITQPV2\[13\]/A  memory_controller_0/geig_buffer_RNITQPV2\[13\]/Y  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/A  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/A  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[14\]/CLK  memory_controller_0/geig_buffer\[14\]/Q  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/A  memory_controller_0/geig_buffer_RNIVSPV2\[14\]/Y  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/A  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/A  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[15\]/CLK  memory_controller_0/geig_buffer\[15\]/Q  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/A  memory_controller_0/geig_buffer_RNI1VPV2\[15\]/Y  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/A  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/A  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[16\]/CLK  memory_controller_0/geig_buffer\[16\]/Q  memory_controller_0/geig_buffer_RNI31QV2\[16\]/A  memory_controller_0/geig_buffer_RNI31QV2\[16\]/Y  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/A  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/A  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[18\]/CLK  memory_controller_0/geig_buffer\[18\]/Q  memory_controller_0/geig_buffer_RNI75QV2\[18\]/A  memory_controller_0/geig_buffer_RNI75QV2\[18\]/Y  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/A  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/A  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[19\]/CLK  memory_controller_0/geig_buffer\[19\]/Q  memory_controller_0/geig_buffer_RNI97QV2\[19\]/A  memory_controller_0/geig_buffer_RNI97QV2\[19\]/Y  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/A  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/A  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[20\]/CLK  memory_controller_0/geig_buffer\[20\]/Q  memory_controller_0/geig_buffer_RNIPORV2\[20\]/A  memory_controller_0/geig_buffer_RNIPORV2\[20\]/Y  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/A  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/A  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[25\]/CLK  memory_controller_0/geig_buffer\[25\]/Q  memory_controller_0/geig_buffer_RNI33SV2\[25\]/A  memory_controller_0/geig_buffer_RNI33SV2\[25\]/Y  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/A  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/A  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[26\]/CLK  memory_controller_0/geig_buffer\[26\]/Q  memory_controller_0/geig_buffer_RNI55SV2\[26\]/A  memory_controller_0/geig_buffer_RNI55SV2\[26\]/Y  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/A  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/A  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[27\]/CLK  memory_controller_0/geig_buffer\[27\]/Q  memory_controller_0/geig_buffer_RNI77SV2\[27\]/A  memory_controller_0/geig_buffer_RNI77SV2\[27\]/Y  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/A  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/A  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[29\]/CLK  memory_controller_0/geig_buffer\[29\]/Q  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/A  memory_controller_0/geig_buffer_RNIBBSV2\[29\]/Y  memory_controller_0/mag_buffer_RNIU20R24\[29\]/A  memory_controller_0/mag_buffer_RNIU20R24\[29\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/A  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[30\]/CLK  memory_controller_0/geig_buffer\[30\]/Q  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/A  memory_controller_0/geig_buffer_RNIRSTV2\[30\]/Y  memory_controller_0/mag_buffer_RNIU53R24\[30\]/A  memory_controller_0/mag_buffer_RNIU53R24\[30\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/A  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[31\]/CLK  memory_controller_0/geig_buffer\[31\]/Q  memory_controller_0/geig_buffer_RNITUTV2\[31\]/A  memory_controller_0/geig_buffer_RNITUTV2\[31\]/Y  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/A  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/A  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[35\]/CLK  memory_controller_0/geig_buffer\[35\]/Q  memory_controller_0/geig_buffer_RNI57UV2\[35\]/A  memory_controller_0/geig_buffer_RNI57UV2\[35\]/Y  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/A  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/A  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[37\]/CLK  memory_controller_0/geig_buffer\[37\]/Q  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/A  memory_controller_0/geig_buffer_RNI9BUV2\[37\]/Y  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/A  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/A  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[41\]/CLK  memory_controller_0/geig_buffer\[41\]/Q  memory_controller_0/geig_buffer_RNIV2003\[41\]/A  memory_controller_0/geig_buffer_RNIV2003\[41\]/Y  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/A  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/A  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[43\]/CLK  memory_controller_0/geig_buffer\[43\]/Q  memory_controller_0/geig_buffer_RNI37003\[43\]/A  memory_controller_0/geig_buffer_RNI37003\[43\]/Y  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/A  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/A  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[47\]/CLK  memory_controller_0/geig_buffer\[47\]/Q  memory_controller_0/geig_buffer_RNIBF003\[47\]/A  memory_controller_0/geig_buffer_RNIBF003\[47\]/Y  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/A  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/A  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[49\]/CLK  memory_controller_0/geig_buffer\[49\]/Q  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/A  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/A  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/A  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[63\]/CLK  memory_controller_0/geig_buffer\[63\]/Q  memory_controller_0/geig_buffer_RNIE82V2\[63\]/A  memory_controller_0/geig_buffer_RNIE82V2\[63\]/Y  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/A  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/A  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[9\]/CLK  memory_controller_0/mag_buffer\[9\]/Q  memory_controller_0/mag_buffer_RNI7S2JT1\[9\]/A  memory_controller_0/mag_buffer_RNI7S2JT1\[9\]/Y  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/A  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/A  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[10\]/CLK  memory_controller_0/mag_buffer\[10\]/Q  memory_controller_0/mag_buffer_RNINR2HT1\[10\]/A  memory_controller_0/mag_buffer_RNINR2HT1\[10\]/Y  memory_controller_0/mag_buffer_RNII3OH64\[10\]/A  memory_controller_0/mag_buffer_RNII3OH64\[10\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/A  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[12\]/CLK  memory_controller_0/mag_buffer\[12\]/Q  memory_controller_0/mag_buffer_RNIRV2HT1\[12\]/A  memory_controller_0/mag_buffer_RNIRV2HT1\[12\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/A  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[23\]/CLK  memory_controller_0/mag_buffer\[23\]/Q  memory_controller_0/mag_buffer_RNIV55HT1\[23\]/A  memory_controller_0/mag_buffer_RNIV55HT1\[23\]/Y  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/A  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/A  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[24\]/CLK  memory_controller_0/mag_buffer\[24\]/Q  memory_controller_0/mag_buffer_RNI185HT1\[24\]/A  memory_controller_0/mag_buffer_RNI185HT1\[24\]/Y  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/A  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/A  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[33\]/CLK  memory_controller_0/mag_buffer\[33\]/Q  memory_controller_0/mag_buffer_RNI1A7HT1\[33\]/A  memory_controller_0/mag_buffer_RNI1A7HT1\[33\]/Y  memory_controller_0/mag_buffer_RNI601I64\[33\]/A  memory_controller_0/mag_buffer_RNI601I64\[33\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/A  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[39\]/CLK  memory_controller_0/mag_buffer\[39\]/Q  memory_controller_0/mag_buffer_RNIDM7HT1\[39\]/A  memory_controller_0/mag_buffer_RNIDM7HT1\[39\]/Y  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/A  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/A  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[45\]/CLK  memory_controller_0/mag_buffer\[45\]/Q  memory_controller_0/mag_buffer_RNI7I9HT1\[45\]/A  memory_controller_0/mag_buffer_RNI7I9HT1\[45\]/Y  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/A  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/A  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[51\]/CLK  memory_controller_0/mag_buffer\[51\]/Q  memory_controller_0/mag_buffer_RNI1EBHT1\[51\]/A  memory_controller_0/mag_buffer_RNI1EBHT1\[51\]/Y  memory_controller_0/mag_buffer_RNIG58H64\[51\]/A  memory_controller_0/mag_buffer_RNIG58H64\[51\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/A  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[53\]/CLK  memory_controller_0/mag_buffer\[53\]/Q  memory_controller_0/mag_buffer_RNI5IBHT1\[53\]/A  memory_controller_0/mag_buffer_RNI5IBHT1\[53\]/Y  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/A  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/A  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[55\]/CLK  memory_controller_0/mag_buffer\[55\]/Q  memory_controller_0/mag_buffer_RNI9MBHT1\[55\]/A  memory_controller_0/mag_buffer_RNI9MBHT1\[55\]/Y  memory_controller_0/mag_buffer_RNISH8H64\[55\]/A  memory_controller_0/mag_buffer_RNISH8H64\[55\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/A  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[57\]/CLK  memory_controller_0/mag_buffer\[57\]/Q  memory_controller_0/mag_buffer_RNIDQBHT1\[57\]/A  memory_controller_0/mag_buffer_RNIDQBHT1\[57\]/Y  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/A  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/A  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[59\]/CLK  memory_controller_0/mag_buffer\[59\]/Q  memory_controller_0/mag_buffer_RNIHUBHT1\[59\]/A  memory_controller_0/mag_buffer_RNIHUBHT1\[59\]/Y  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/A  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/A  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI2H70R6/B  memory_controller_0/read_prev_RNI2H70R6/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI51FLO4/B  memory_controller_0/read_prev_RNI51FLO4/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[9\]/CLK  memory_controller_0/geig_buffer\[9\]/Q  memory_controller_0/geig_buffer_RNI71EA3\[9\]/A  memory_controller_0/geig_buffer_RNI71EA3\[9\]/Y  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/B  memory_controller_0/mag_buffer_RNIIGCU64\[9\]/Y  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/A  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[10\]/CLK  memory_controller_0/geig_buffer\[10\]/Q  memory_controller_0/geig_buffer_RNINKPV2\[10\]/A  memory_controller_0/geig_buffer_RNINKPV2\[10\]/Y  memory_controller_0/mag_buffer_RNII3OH64\[10\]/B  memory_controller_0/mag_buffer_RNII3OH64\[10\]/Y  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/A  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[12\]/CLK  memory_controller_0/geig_buffer\[12\]/Q  memory_controller_0/geig_buffer_RNIROPV2\[12\]/A  memory_controller_0/geig_buffer_RNIROPV2\[12\]/Y  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/B  memory_controller_0/mag_buffer_RNIQBOH64\[12\]/Y  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/A  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[23\]/CLK  memory_controller_0/geig_buffer\[23\]/Q  memory_controller_0/geig_buffer_RNIVURV2\[23\]/A  memory_controller_0/geig_buffer_RNIVURV2\[23\]/Y  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/B  memory_controller_0/mag_buffer_RNI2OSH64\[23\]/Y  memory_controller_0/data_buffer_RNICPEBE6\[23\]/A  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[24\]/CLK  memory_controller_0/geig_buffer\[24\]/Q  memory_controller_0/geig_buffer_RNI11SV2\[24\]/A  memory_controller_0/geig_buffer_RNI11SV2\[24\]/Y  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/B  memory_controller_0/mag_buffer_RNI6SSH64\[24\]/Y  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/A  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[33\]/CLK  memory_controller_0/geig_buffer\[33\]/Q  memory_controller_0/geig_buffer_RNI13UV2\[33\]/A  memory_controller_0/geig_buffer_RNI13UV2\[33\]/Y  memory_controller_0/mag_buffer_RNI601I64\[33\]/B  memory_controller_0/mag_buffer_RNI601I64\[33\]/Y  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/A  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[39\]/CLK  memory_controller_0/geig_buffer\[39\]/Q  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/A  memory_controller_0/geig_buffer_RNIDFUV2\[39\]/Y  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/B  memory_controller_0/mag_buffer_RNIUO1I64\[39\]/Y  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/A  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[45\]/CLK  memory_controller_0/geig_buffer\[45\]/Q  memory_controller_0/geig_buffer_RNI7B003\[45\]/A  memory_controller_0/geig_buffer_RNI7B003\[45\]/Y  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/B  memory_controller_0/mag_buffer_RNIIG5I64\[45\]/Y  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/A  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[51\]/CLK  memory_controller_0/geig_buffer\[51\]/Q  memory_controller_0/geig_buffer_RNIB41V2\[51\]/A  memory_controller_0/geig_buffer_RNIB41V2\[51\]/Y  memory_controller_0/mag_buffer_RNIG58H64\[51\]/B  memory_controller_0/mag_buffer_RNIG58H64\[51\]/Y  memory_controller_0/data_buffer_RNIRATAE6\[51\]/A  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[53\]/CLK  memory_controller_0/geig_buffer\[53\]/Q  memory_controller_0/geig_buffer_RNID61V2\[53\]/A  memory_controller_0/geig_buffer_RNID61V2\[53\]/Y  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/B  memory_controller_0/mag_buffer_RNIMB8H64\[53\]/Y  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/A  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[55\]/CLK  memory_controller_0/geig_buffer\[55\]/Q  memory_controller_0/geig_buffer_RNIF81V2\[55\]/A  memory_controller_0/geig_buffer_RNIF81V2\[55\]/Y  memory_controller_0/mag_buffer_RNISH8H64\[55\]/B  memory_controller_0/mag_buffer_RNISH8H64\[55\]/Y  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/A  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[57\]/CLK  memory_controller_0/geig_buffer\[57\]/Q  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/A  memory_controller_0/geig_buffer_RNIHA1V2\[57\]/Y  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/B  memory_controller_0/mag_buffer_RNI2O8H64\[57\]/Y  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/A  memory_controller_0/data_buffer_RNIJ3UAE6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[59\]/CLK  memory_controller_0/geig_buffer\[59\]/Q  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/A  memory_controller_0/geig_buffer_RNIJC1V2\[59\]/Y  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/B  memory_controller_0/mag_buffer_RNI8U8H64\[59\]/Y  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/A  memory_controller_0/data_buffer_RNIRBUAE6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[0\]/CLK  memory_controller_0/mag_buffer\[0\]/Q  memory_controller_0/mag_buffer_RNIL92JT1\[0\]/A  memory_controller_0/mag_buffer_RNIL92JT1\[0\]/Y  memory_controller_0/mag_buffer_RNIITD734\[0\]/B  memory_controller_0/mag_buffer_RNIITD734\[0\]/Y  memory_controller_0/data_buffer_RNI7F90B6\[0\]/A  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[2\]/CLK  memory_controller_0/mag_buffer\[2\]/Q  memory_controller_0/mag_buffer_RNINB2JT1\[2\]/A  memory_controller_0/mag_buffer_RNINB2JT1\[2\]/Y  memory_controller_0/mag_buffer_RNIM1E734\[2\]/B  memory_controller_0/mag_buffer_RNIM1E734\[2\]/Y  memory_controller_0/data_buffer_RNIDL90B6\[2\]/A  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[8\]/CLK  memory_controller_0/mag_buffer\[8\]/Q  memory_controller_0/mag_buffer_RNI5Q2JT1\[8\]/A  memory_controller_0/mag_buffer_RNI5Q2JT1\[8\]/Y  memory_controller_0/mag_buffer_RNIIUE734\[8\]/B  memory_controller_0/mag_buffer_RNIIUE734\[8\]/Y  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/A  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[11\]/CLK  memory_controller_0/mag_buffer\[11\]/Q  memory_controller_0/mag_buffer_RNIPT2HT1\[11\]/A  memory_controller_0/mag_buffer_RNIPT2HT1\[11\]/Y  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/B  memory_controller_0/mag_buffer_RNIQPQQ24\[11\]/Y  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/A  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[13\]/CLK  memory_controller_0/mag_buffer\[13\]/Q  memory_controller_0/mag_buffer_RNIT13HT1\[13\]/A  memory_controller_0/mag_buffer_RNIT13HT1\[13\]/Y  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/B  memory_controller_0/mag_buffer_RNI22RQ24\[13\]/Y  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/A  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[14\]/CLK  memory_controller_0/mag_buffer\[14\]/Q  memory_controller_0/mag_buffer_RNIV33HT1\[14\]/A  memory_controller_0/mag_buffer_RNIV33HT1\[14\]/Y  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/B  memory_controller_0/mag_buffer_RNI66RQ24\[14\]/Y  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/A  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[15\]/CLK  memory_controller_0/mag_buffer\[15\]/Q  memory_controller_0/mag_buffer_RNI163HT1\[15\]/A  memory_controller_0/mag_buffer_RNI163HT1\[15\]/Y  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/B  memory_controller_0/mag_buffer_RNIAARQ24\[15\]/Y  memory_controller_0/data_buffer_RNILBCKA6\[15\]/A  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[16\]/CLK  memory_controller_0/mag_buffer\[16\]/Q  memory_controller_0/mag_buffer_RNI383HT1\[16\]/A  memory_controller_0/mag_buffer_RNI383HT1\[16\]/Y  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/B  memory_controller_0/mag_buffer_RNIEERQ24\[16\]/Y  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/A  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[17\]/CLK  memory_controller_0/mag_buffer\[17\]/Q  memory_controller_0/mag_buffer_RNI5A3HT1\[17\]/A  memory_controller_0/mag_buffer_RNI5A3HT1\[17\]/Y  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/A  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/B  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[18\]/CLK  memory_controller_0/mag_buffer\[18\]/Q  memory_controller_0/mag_buffer_RNI7C3HT1\[18\]/A  memory_controller_0/mag_buffer_RNI7C3HT1\[18\]/Y  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/B  memory_controller_0/mag_buffer_RNIMMRQ24\[18\]/Y  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/A  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[19\]/CLK  memory_controller_0/mag_buffer\[19\]/Q  memory_controller_0/mag_buffer_RNI9E3HT1\[19\]/A  memory_controller_0/mag_buffer_RNI9E3HT1\[19\]/Y  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/B  memory_controller_0/mag_buffer_RNIQQRQ24\[19\]/Y  memory_controller_0/data_buffer_RNI90DKA6\[19\]/A  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[20\]/CLK  memory_controller_0/mag_buffer\[20\]/Q  memory_controller_0/mag_buffer_RNIPV4HT1\[20\]/A  memory_controller_0/mag_buffer_RNIPV4HT1\[20\]/Y  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/B  memory_controller_0/mag_buffer_RNIQTUQ24\[20\]/Y  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/A  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[25\]/CLK  memory_controller_0/mag_buffer\[25\]/Q  memory_controller_0/mag_buffer_RNI3A5HT1\[25\]/A  memory_controller_0/mag_buffer_RNI3A5HT1\[25\]/Y  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/B  memory_controller_0/mag_buffer_RNIEIVQ24\[25\]/Y  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/A  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[26\]/CLK  memory_controller_0/mag_buffer\[26\]/Q  memory_controller_0/mag_buffer_RNI5C5HT1\[26\]/A  memory_controller_0/mag_buffer_RNI5C5HT1\[26\]/Y  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/B  memory_controller_0/mag_buffer_RNIIMVQ24\[26\]/Y  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/A  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[27\]/CLK  memory_controller_0/mag_buffer\[27\]/Q  memory_controller_0/mag_buffer_RNI7E5HT1\[27\]/A  memory_controller_0/mag_buffer_RNI7E5HT1\[27\]/Y  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/B  memory_controller_0/mag_buffer_RNIMQVQ24\[27\]/Y  memory_controller_0/data_buffer_RNI40IKA6\[27\]/A  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[28\]/CLK  memory_controller_0/mag_buffer\[28\]/Q  memory_controller_0/mag_buffer_RNI9G5HT1\[28\]/A  memory_controller_0/mag_buffer_RNI9G5HT1\[28\]/Y  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/A  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/B  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[29\]/CLK  memory_controller_0/mag_buffer\[29\]/Q  memory_controller_0/mag_buffer_RNIBI5HT1\[29\]/A  memory_controller_0/mag_buffer_RNIBI5HT1\[29\]/Y  memory_controller_0/mag_buffer_RNIU20R24\[29\]/B  memory_controller_0/mag_buffer_RNIU20R24\[29\]/Y  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/A  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[30\]/CLK  memory_controller_0/mag_buffer\[30\]/Q  memory_controller_0/mag_buffer_RNIR37HT1\[30\]/A  memory_controller_0/mag_buffer_RNIR37HT1\[30\]/Y  memory_controller_0/mag_buffer_RNIU53R24\[30\]/B  memory_controller_0/mag_buffer_RNIU53R24\[30\]/Y  memory_controller_0/data_buffer_RNI66MKA6\[30\]/A  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[31\]/CLK  memory_controller_0/mag_buffer\[31\]/Q  memory_controller_0/mag_buffer_RNIT57HT1\[31\]/A  memory_controller_0/mag_buffer_RNIT57HT1\[31\]/Y  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/B  memory_controller_0/mag_buffer_RNI2A3R24\[31\]/Y  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/A  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[35\]/CLK  memory_controller_0/mag_buffer\[35\]/Q  memory_controller_0/mag_buffer_RNI5E7HT1\[35\]/A  memory_controller_0/mag_buffer_RNI5E7HT1\[35\]/Y  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/B  memory_controller_0/mag_buffer_RNIIQ3R24\[35\]/Y  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/A  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[37\]/CLK  memory_controller_0/mag_buffer\[37\]/Q  memory_controller_0/mag_buffer_RNI9I7HT1\[37\]/A  memory_controller_0/mag_buffer_RNI9I7HT1\[37\]/Y  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/B  memory_controller_0/mag_buffer_RNIQ24R24\[37\]/Y  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/A  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[41\]/CLK  memory_controller_0/mag_buffer\[41\]/Q  memory_controller_0/mag_buffer_RNIV99HT1\[41\]/A  memory_controller_0/mag_buffer_RNIV99HT1\[41\]/Y  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/B  memory_controller_0/mag_buffer_RNI6I7R24\[41\]/Y  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/A  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[43\]/CLK  memory_controller_0/mag_buffer\[43\]/Q  memory_controller_0/mag_buffer_RNI3E9HT1\[43\]/A  memory_controller_0/mag_buffer_RNI3E9HT1\[43\]/Y  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/B  memory_controller_0/mag_buffer_RNIEQ7R24\[43\]/Y  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/A  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[47\]/CLK  memory_controller_0/mag_buffer\[47\]/Q  memory_controller_0/mag_buffer_RNIBM9HT1\[47\]/A  memory_controller_0/mag_buffer_RNIBM9HT1\[47\]/Y  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/B  memory_controller_0/mag_buffer_RNIUA8R24\[47\]/Y  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/A  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[49\]/CLK  memory_controller_0/mag_buffer\[49\]/Q  memory_controller_0/mag_buffer_RNIFQ9HT1\[49\]/A  memory_controller_0/mag_buffer_RNIFQ9HT1\[49\]/Y  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/B  memory_controller_0/mag_buffer_RNI7LEQ24\[49\]/Y  memory_controller_0/data_buffer_RNIP03KA6\[49\]/A  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[63\]/CLK  memory_controller_0/mag_buffer\[63\]/Q  memory_controller_0/mag_buffer_RNI7MDHT1\[63\]/A  memory_controller_0/mag_buffer_RNI7MDHT1\[63\]/Y  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/B  memory_controller_0/mag_buffer_RNIT3EQ24\[63\]/Y  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/A  memory_controller_0/data_buffer_RNIBD4KA6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[17\]/CLK  memory_controller_0/geig_buffer\[17\]/Q  memory_controller_0/geig_buffer_RNI53QV2\[17\]/A  memory_controller_0/geig_buffer_RNI53QV2\[17\]/Y  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/B  memory_controller_0/mag_buffer_RNIE0PH64\[17\]/Y  memory_controller_0/data_buffer_RNIPA4A74\[17\]/B  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[28\]/CLK  memory_controller_0/geig_buffer\[28\]/Q  memory_controller_0/geig_buffer_RNI99SV2\[28\]/A  memory_controller_0/geig_buffer_RNI99SV2\[28\]/Y  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/B  memory_controller_0/mag_buffer_RNIMCTH64\[28\]/Y  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/B  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/B  spi_mode_config2_0/rst_cntr_RNIKFEA2\[7\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[61\]/CLK  memory_controller_0/geig_buffer\[61\]/Q  memory_controller_0/geig_buffer_RNIC62V2\[61\]/A  memory_controller_0/geig_buffer_RNIC62V2\[61\]/Y  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/A  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/A  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_3\[0\]/A  spi_mode_config2_0/tx_state_RNO_3\[0\]/Y  spi_mode_config2_0/tx_state_RNO_0\[0\]/C  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[61\]/CLK  memory_controller_0/mag_buffer\[61\]/Q  memory_controller_0/mag_buffer_RNI3IDHT1\[61\]/A  memory_controller_0/mag_buffer_RNI3IDHT1\[61\]/Y  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/B  memory_controller_0/mag_buffer_RNINTDQ24\[61\]/Y  memory_controller_0/data_buffer_RNI354KA6\[61\]/A  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNIRKHR\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_6\[0\]/A  spi_mode_config2_0/tx_state_RNO_6\[0\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/C  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI5DFL1\[9\]/B  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[24\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[24\]/Y  spi_mode_config2_0/tx_ss_counter\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNILH5D8\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[1\]/CLK  memory_controller_0/geig_buffer\[1\]/Q  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/A  memory_controller_0/geig_buffer_RNIMFDA3\[1\]/Y  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/A  memory_controller_0/geig_buffer_RNIQ29B92\[1\]/Y  memory_controller_0/data_buffer_RNIGL44H4\[1\]/A  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[3\]/CLK  memory_controller_0/mag_buffer\[3\]/Q  memory_controller_0/mag_buffer_RNIOC2JT1\[3\]/A  memory_controller_0/mag_buffer_RNIOC2JT1\[3\]/Y  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/A  memory_controller_0/mag_buffer_RNI0I0TV3\[3\]/Y  memory_controller_0/data_buffer_RNIO6SL76\[3\]/A  memory_controller_0/data_buffer_RNIO6SL76\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/C  geig_data_handling_0/min_counter_RNILGVQ2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/B  i2c_interface2_0/wait_ctr_RNI2I7H1\[15\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/B  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/A  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_15/B  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNII0NB6\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIDBVU\[0\]/B  i2c_interface2_0/state_a_RNIDBVU\[0\]/Y  i2c_interface2_0/data_mode_RNO_0\[0\]/A  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/A  spi_mode_config2_0/chip_state_RNI80RI2_0\[1\]/Y  spi_mode_config2_0/ss_a_RNO/B  spi_mode_config2_0/ss_a_RNO/Y  spi_mode_config2_0/ss_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_13/B  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_0_RNIE0076\[6\]/A  memory_controller_0/schedule_0_RNIE0076\[6\]/Y  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/C  memory_controller_0/schedule_0_RNISJKLJ2\[6\]/Y  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/A  memory_controller_0/schedule_2_RNIU2VGQB\[4\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNIGIQ81_0\[1\]/B  read_buffer_0/init_stage_RNIGIQ81_0\[1\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n17_0_o2/C  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_m1_0_a2_1/C  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n16_0/B  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_1/A  read_buffer_0/un1_position_2_I_1/Y  read_buffer_0/un1_position_2_I_10/B  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/C  spi_mode_config2_0/miso_high_counter_RNIBMBF7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_15/B  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIRH1E/C  spi_mode_config2_0/read_tracker_RNIRH1E/Y  spi_mode_config2_0/read_tracker_RNO/A  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/sda_a_RNO_5/A  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_4\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_4\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[18\]/CLK  spi_mode_config2_0/tx_ss_counter\[18\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[19\]/CLK  spi_mode_config2_0/tx_ss_counter\[19\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[19\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[19\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[19\]/Y  spi_mode_config2_0/tx_ss_counter\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_13/C  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_15/A  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[4\]/B  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m4/C  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_11/A  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/C  spi_mode_config2_0/tx_ss_counter_RNO_2\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[2\]/B  i2c_interface2_0/state_a_RNIHFVU\[2\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/A  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_3\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE/B  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/C  memory_controller_0/address_out_1_sqmuxa_RNIU0MK52/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_22/C  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO_2/A  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNO_6\[0\]/B  spi_mode_config2_0/tx_state_RNO_6\[0\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/C  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/A  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO/B  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_3\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/poll_interupt_RNO_1/A  spi_mode_config2_0/poll_interupt_RNO_1/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m8/B  i2c_interface2_0/un1_data_cntr_1_m8/Y  i2c_interface2_0/data_cntr_RNO\[1\]/A  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNO_1\[17\]/A  i2c_interface2_0/wait_ctr_RNO_1\[17\]/Y  i2c_interface2_0/wait_ctr_RNO_0\[17\]/A  i2c_interface2_0/wait_ctr_RNO_0\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNO\[4\]/A  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[4\]/S  read_buffer_0/byte_out_RNO_1\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/B  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[5\]/S  read_buffer_0/byte_out_RNO_1\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/B  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[1\]/S  read_buffer_0/byte_out_RNO_1\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/B  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[2\]/S  read_buffer_0/byte_out_RNO_1\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/B  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[0\]/S  read_buffer_0/byte_out_RNO_1\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/B  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[7\]/S  read_buffer_0/byte_out_RNO_1\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/B  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[6\]/S  read_buffer_0/byte_out_RNO_1\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/B  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[3\]/S  read_buffer_0/byte_out_RNO_1\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/B  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[11\]/CLK  spi_mode_config2_0/tx_ss_counter\[11\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/C  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[5\]/S  read_buffer_0/byte_out_RNO_0\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/A  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[4\]/S  read_buffer_0/byte_out_RNO_0\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/A  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[1\]/S  read_buffer_0/byte_out_RNO_0\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/A  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[2\]/S  read_buffer_0/byte_out_RNO_0\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/A  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[0\]/S  read_buffer_0/byte_out_RNO_0\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/A  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[7\]/S  read_buffer_0/byte_out_RNO_0\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/A  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[6\]/S  read_buffer_0/byte_out_RNO_0\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/A  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[3\]/S  read_buffer_0/byte_out_RNO_0\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/A  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNI90BH\[0\]/S  spi_mode_config2_0/read_data_RNI90BH\[0\]/Y  spi_mode_config2_0/read_data_RNO\[0\]/A  spi_mode_config2_0/read_data_RNO\[0\]/Y  spi_mode_config2_0/read_data\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF6BH\[3\]/S  spi_mode_config2_0/read_data_RNIF6BH\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/A  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNO\[7\]/A  spi_mode_config2_0/read_data_RNO\[7\]/Y  spi_mode_config2_0/read_data\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIB2BH\[1\]/S  spi_mode_config2_0/read_data_RNIB2BH\[1\]/Y  spi_mode_config2_0/read_data_RNO\[1\]/A  spi_mode_config2_0/read_data_RNO\[1\]/Y  spi_mode_config2_0/read_data\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNID4BH\[2\]/S  spi_mode_config2_0/read_data_RNID4BH\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/A  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNILCBH\[6\]/S  spi_mode_config2_0/read_data_RNILCBH\[6\]/Y  spi_mode_config2_0/read_data_RNO\[6\]/A  spi_mode_config2_0/read_data_RNO\[6\]/Y  spi_mode_config2_0/read_data\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIJABH\[5\]/S  spi_mode_config2_0/read_data_RNIJABH\[5\]/Y  spi_mode_config2_0/read_data_RNO\[5\]/A  spi_mode_config2_0/read_data_RNO\[5\]/Y  spi_mode_config2_0/read_data\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIH8BH\[4\]/S  spi_mode_config2_0/read_data_RNIH8BH\[4\]/Y  spi_mode_config2_0/read_data_RNO\[4\]/A  spi_mode_config2_0/read_data_RNO\[4\]/Y  spi_mode_config2_0/read_data\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_11/A  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[16\]/CLK  spi_mode_config2_0/tx_ss_counter\[16\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n2_0_x2/A  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[4\]/B  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[13\]/CLK  geig_data_handling_0/geig_counts\[13\]/Q  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/B  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[11\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[11\]/Y  spi_mode_config2_0/tx_ss_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_16/C  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m9/C  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/init_RNI7NCOK/A  i2c_interface2_0/init_RNI7NCOK/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[6\]/CLK  spi_mode_config2_0/tx_ss_counter\[6\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[6\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[6\]/Y  spi_mode_config2_0/tx_ss_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNICVA01\[11\]/C  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[24\]/CLK  spi_mode_config2_0/tx_ss_counter\[24\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_3\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO_3\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[18\]/CLK  spi_mode_config2_0/tx_ss_counter\[18\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO_2\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[18\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[18\]/Y  spi_mode_config2_0/tx_ss_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/A  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[74\]/CLK  memory_controller_0/mag_buffer\[74\]/Q  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/A  memory_controller_0/mag_buffer_RNIBSFHT1\[74\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/A  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[78\]/CLK  memory_controller_0/mag_buffer\[78\]/Q  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/A  memory_controller_0/mag_buffer_RNIJ4GHT1\[78\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/A  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/A  memory_controller_0/mag_buffer_RNIRF2JT1\[6\]/Y  memory_controller_0/data_buffer_RNO_1\[6\]/A  memory_controller_0/data_buffer_RNO_1\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/un1_data_cntr_1_m6_0/A  i2c_interface2_0/un1_data_cntr_1_m6_0/Y  i2c_interface2_0/data_cntr_RNO\[2\]/B  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8_0\[1\]/A  sram_interface_0/read_counter_RNI71K8_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8_0\[1\]/B  sram_interface_0/read_counter_RNI71K8_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_25/A  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[48\]/CLK  memory_controller_0/mag_buffer\[48\]/Q  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/A  memory_controller_0/mag_buffer_RNIDO9HT1\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[32\]/B  memory_controller_0/data_buffer_RNO_2\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[54\]/CLK  memory_controller_0/mag_buffer\[54\]/Q  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/A  memory_controller_0/mag_buffer_RNI7KBHT1\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[38\]/B  memory_controller_0/data_buffer_RNO_2\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[56\]/CLK  memory_controller_0/mag_buffer\[56\]/Q  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/A  memory_controller_0/mag_buffer_RNIBOBHT1\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[40\]/B  memory_controller_0/data_buffer_RNO_2\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[62\]/CLK  memory_controller_0/mag_buffer\[62\]/Q  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/A  memory_controller_0/mag_buffer_RNI5KDHT1\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[46\]/B  memory_controller_0/data_buffer_RNO_2\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNI343G2\[6\]/B  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[42\]/CLK  memory_controller_0/data_buffer\[42\]/Q  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/B  memory_controller_0/data_buffer_RNIH8PBE6\[42\]/Y  memory_controller_0/data_buffer_RNO_2\[42\]/A  memory_controller_0/data_buffer_RNO_2\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/C  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[44\]/CLK  memory_controller_0/data_buffer\[44\]/Q  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/B  memory_controller_0/data_buffer_RNIRIPBE6\[44\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[14\]/CLK  geig_data_handling_0/geig_counts\[14\]/Q  geig_data_handling_0/geig_counts_RNO_1\[15\]/A  geig_data_handling_0/geig_counts_RNO_1\[15\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/A  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[50\]/CLK  memory_controller_0/mag_buffer\[50\]/Q  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/A  memory_controller_0/mag_buffer_RNIVBBHT1\[50\]/Y  memory_controller_0/data_buffer_RNO_1\[50\]/B  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[52\]/CLK  memory_controller_0/mag_buffer\[52\]/Q  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/A  memory_controller_0/mag_buffer_RNI3GBHT1\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[58\]/CLK  memory_controller_0/mag_buffer\[58\]/Q  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/A  memory_controller_0/mag_buffer_RNIFSBHT1\[58\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/B  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[60\]/CLK  memory_controller_0/mag_buffer\[60\]/Q  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/A  memory_controller_0/mag_buffer_RNI1GDHT1\[60\]/Y  memory_controller_0/data_buffer_RNO_1\[60\]/B  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/A  spi_mode_config2_0/miso_high_counter_RNI5SRT\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[2\]/B  i2c_interface2_0/wait_ctr_RNO_0\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIETJ93\[0\]/B  i2c_interface2_0/data_mode_RNIETJ93\[0\]/Y  i2c_interface2_0/state_hold_RNO\[2\]/C  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[38\]/CLK  memory_controller_0/data_buffer\[38\]/Q  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/B  memory_controller_0/data_buffer_RNIEFNKA6\[38\]/Y  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[40\]/CLK  memory_controller_0/data_buffer\[40\]/Q  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/B  memory_controller_0/data_buffer_RNIBGRKA6\[40\]/Y  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[46\]/CLK  memory_controller_0/data_buffer\[46\]/Q  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/B  memory_controller_0/data_buffer_RNI9FSKA6\[46\]/Y  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[4\]/A  i2c_interface2_0/wait_ctr_RNO_0\[4\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[6\]/A  i2c_interface2_0/wait_ctr_RNO_0\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[8\]/A  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/B  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[74\]/CLK  memory_controller_0/data_buffer\[74\]/Q  memory_controller_0/data_buffer_RNO_3\[58\]/A  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[78\]/CLK  memory_controller_0/data_buffer\[78\]/Q  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[3\]/B  i2c_interface2_0/wait_ctr_RNO_0\[3\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/B  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[5\]/B  i2c_interface2_0/wait_ctr_RNO_0\[5\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/B  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI0AKL1\[0\]/B  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_n15_0_o2/A  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNO_0\[0\]/C  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_12/B  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_5/B  geig_data_handling_0/un2_min_counter_I_5/Y  geig_data_handling_0/min_counter_RNO\[1\]/A  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[3\]/A  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/A  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[16\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[16\]/Y  spi_mode_config2_0/tx_ss_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_14/B  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter_RNO\[5\]/A  geig_data_handling_0/min_counter_RNO\[5\]/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[36\]/CLK  memory_controller_0/data_buffer\[36\]/Q  memory_controller_0/data_buffer_RNI45NKA6\[36\]/B  memory_controller_0/data_buffer_RNI45NKA6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[16\]/C  spi_mode_config2_0/miso_high_counter_RNO_1\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_344_RNO/A  spi_mode_config2_0/miso_high_counter_344_RNO/Y  spi_mode_config2_0/miso_high_counter_344/B  spi_mode_config2_0/miso_high_counter_344/Y  spi_mode_config2_0/miso_high_counter_n15/A  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[52\]/CLK  memory_controller_0/data_buffer\[52\]/Q  memory_controller_0/data_buffer_RNO_1\[36\]/A  memory_controller_0/data_buffer_RNO_1\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/C  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[50\]/CLK  memory_controller_0/data_buffer\[50\]/Q  memory_controller_0/data_buffer_9_0_a3_0\[34\]/B  memory_controller_0/data_buffer_9_0_a3_0\[34\]/Y  memory_controller_0/data_buffer_9_0_0\[34\]/A  memory_controller_0/data_buffer_9_0_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[17\]/CLK  spi_mode_config2_0/tx_ss_counter\[17\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/B  spi_mode_config2_0/tx_ss_counter_RNO_2\[17\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[17\]/Y  spi_mode_config2_0/tx_ss_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_0\[3\]/B  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/A  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n2_0_x2/A  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_12/B  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_23/B  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_17/B  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_26/B  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO_0\[8\]/A  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNO/C  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_n9_0_o2/A  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[21\]/CLK  memory_controller_0/data_buffer\[21\]/Q  memory_controller_0/data_buffer_RNI61HKA6\[21\]/B  memory_controller_0/data_buffer_RNI61HKA6\[21\]/Y  memory_controller_0/data_buffer_RNO_0\[5\]/A  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNIHSFP6\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIIVPL1\[10\]/B  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[8\]/CLK  spi_mode_config2_0/tx_ss_counter\[8\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[8\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[8\]/Y  spi_mode_config2_0/tx_ss_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[9\]/CLK  spi_mode_config2_0/tx_ss_counter\[9\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[9\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[9\]/Y  spi_mode_config2_0/tx_ss_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[3\]/CLK  spi_mode_config2_0/poll_ss_counter\[3\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_6/B  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[1\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[1\]/B  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[4\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/B  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G_0/A  i2c_interface2_0/start_ctr_RNISC5G_0/Y  i2c_interface2_0/start_ctr_RNO_0/A  i2c_interface2_0/start_ctr_RNO_0/Y  i2c_interface2_0/start_ctr_RNO/A  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[3\]/CLK  spi_mode_config2_0/tx_ss_counter\[3\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/tx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[32\]/CLK  memory_controller_0/data_buffer\[32\]/Q  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/B  memory_controller_0/data_buffer_RNIGGMKA6\[32\]/Y  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/B  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/start_ctr_RNIQ74E2_0/A  i2c_interface2_0/start_ctr_RNIQ74E2_0/Y  i2c_interface2_0/start_ctr_RNO/C  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[15\]/CLK  spi_mode_config2_0/tx_ss_counter\[15\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[15\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[15\]/Y  spi_mode_config2_0/tx_ss_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNIB64A\[1\]/A  geig_data_handling_0/geig_counts_RNIB64A\[1\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/A  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_5/A  geig_data_handling_0/un2_min_counter_I_5/Y  geig_data_handling_0/min_counter_RNO\[1\]/A  geig_data_handling_0/min_counter_RNO\[1\]/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO_1\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[2\]/A  i2c_interface2_0/wait_ctr_RNO_0\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[5\]/CLK  spi_mode_config2_0/tx_ss_counter\[5\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[5\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_ss_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[3\]/A  spi_mode_config2_0/rst_cntr_RNO\[3\]/Y  spi_mode_config2_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/A  spi_mode_config2_0/tx_state_RNIE1BU1\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[7\]/CLK  spi_mode_config2_0/tx_ss_counter\[7\]/Q  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNI8G7P8\[7\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[7\]/Y  spi_mode_config2_0/tx_ss_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/B  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO_1\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[13\]/CLK  spi_mode_config2_0/tx_ss_counter\[13\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[13\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[13\]/Y  spi_mode_config2_0/tx_ss_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/B  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO_0\[12\]/A  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/C  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_36/C  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_19/C  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/C  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[22\]/CLK  memory_controller_0/data_buffer\[22\]/Q  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/B  memory_controller_0/data_buffer_RNIB6HKA6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_8/A  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8_0\[1\]/B  sram_interface_0/read_counter_RNI71K8_0\[1\]/Y  sram_interface_0/read_cycle_RNO/B  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/A  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/A  geig_data_handling_0/G_DATA_STACK_1_RNIODGR2\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_0_0\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/B  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/B  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_8/B  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/B  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/C  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_16/C  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_8/C  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_19/C  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/C  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[7\]/A  i2c_interface2_0/wait_ctr_RNO_0\[7\]/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/B  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[8\]/C  i2c_interface2_0/wait_ctr_RNO_0\[8\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/B  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNO_2\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO_2\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/C  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[1\]/CLK  spi_mode_config2_0/miso_ss_counter\[1\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_40/B  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_43/B  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/chip_select_RNO/B  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_n5_0_x2/B  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/A  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_6/A  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[2\]/CLK  spi_mode_config2_0/miso_high_counter\[2\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/B  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[6\]/CLK  memory_controller_0/data_buffer\[6\]/Q  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/A  memory_controller_0/data_buffer_RNIF3MAG2\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNO\[3\]/A  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/un1_position_2_I_10/A  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/B  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[10\]/CLK  spi_mode_config2_0/tx_ss_counter\[10\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[10\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[10\]/Y  spi_mode_config2_0/tx_ss_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[14\]/CLK  spi_mode_config2_0/tx_ss_counter\[14\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[14\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[14\]/Y  spi_mode_config2_0/tx_ss_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[0\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/B  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[22\]/CLK  spi_mode_config2_0/tx_ss_counter\[22\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/B  spi_mode_config2_0/tx_ss_counter_RNO_1\[22\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[22\]/Y  spi_mode_config2_0/tx_ss_counter\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[3\]/CLK  spi_mode_config2_0/poll_interupt_counter\[3\]/Q  spi_mode_config2_0/poll_interupt_RNO_0/A  spi_mode_config2_0/poll_interupt_RNO_0/Y  spi_mode_config2_0/poll_interupt_RNO/B  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNO_0\[4\]/A  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[12\]/CLK  spi_mode_config2_0/tx_ss_counter\[12\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[12\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[12\]/Y  spi_mode_config2_0/tx_ss_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/un1_read_counter_2_I_10/A  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/A  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/A  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNO\[0\]/B  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[16\]/B  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[23\]/CLK  spi_mode_config2_0/tx_ss_counter\[23\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[23\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[23\]/Y  spi_mode_config2_0/tx_ss_counter\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_n4_0_x2/B  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n4_0_x2/B  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[4\]/CLK  spi_mode_config2_0/tx_ss_counter\[4\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[4\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_ss_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n3_0_x2/B  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  read_address_traversal_0/chip_select_RNO/A  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/A  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[9\]/A  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[7\]/A  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[11\]/A  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[21\]/A  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/B  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/B  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/B  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/B  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_9/B  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_9/B  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_45/C  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_345/B  spi_mode_config2_0/miso_high_counter_345/Y  spi_mode_config2_0/miso_high_counter_n15/B  spi_mode_config2_0/miso_high_counter_n15/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n2_0_x2/B  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n3_0_x2/B  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[4\]/C  i2c_interface2_0/wait_ctr_RNO_0\[4\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[6\]/C  i2c_interface2_0/wait_ctr_RNO_0\[6\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/wait_ctr_RNO\[1\]/B  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNO\[13\]/B  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/wait_ctr_RNO\[14\]/B  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNO\[12\]/B  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNO\[16\]/B  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNO\[15\]/B  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/A  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNO_1\[8\]/A  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_8/A  read_buffer_0/un1_position_2_I_8/Y  read_buffer_0/position\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNO\[17\]/B  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[4\]/S  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[5\]/S  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[1\]/S  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[2\]/S  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[0\]/S  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[7\]/S  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[6\]/S  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[3\]/S  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNI8KPJ\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNO/C  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/B  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/enable_buffer\[0\]/CLK  orbit_control_0/enable_buffer\[0\]/Q  orbit_control_0/enable_buffer_RNIL2GO\[0\]/A  orbit_control_0/enable_buffer_RNIL2GO\[0\]/Y  orbit_control_0/tx_enable_reg_RNO/C  orbit_control_0/tx_enable_reg_RNO/Y  orbit_control_0/tx_enable_reg/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  write_address_traversal_0/address_n1_0_x2/B  write_address_traversal_0/address_n1_0_x2/Y  write_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n5_0_x2/B  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/un1_write_count_4_I_14/A  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_9/A  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[4\]/A  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[13\]/A  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[3\]/B  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[5\]/B  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/B  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_35/B  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_out\[0\]/CLK  i2c_interface2_0/data_out\[0\]/Q  i2c_interface2_0/data_out_RNO\[0\]/A  i2c_interface2_0/data_out_RNO\[0\]/Y  i2c_interface2_0/data_out\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNO\[1\]/A  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/C  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/un2_min_counter_I_25/A  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_n9_0_o2/A  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNO\[6\]/B  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[1\]/B  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n2_0_x2/B  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_7/B  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_14/B  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_20/B  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_7/B  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_17/B  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_28/B  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_37/B  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_n15_0_o2/A  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[3\]/CLK  spi_mode_config2_0/miso_ss_counter\[3\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/state_hold_RNO\[2\]/A  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[3\]/CLK  i2c_interface2_0/data_cntr\[3\]/Q  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/A  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/Y  i2c_interface2_0/data_cntr_RNO\[3\]/B  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[58\]/CLK  memory_controller_0/data_buffer\[58\]/Q  memory_controller_0/data_buffer_RNO_1\[42\]/A  memory_controller_0/data_buffer_RNO_1\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[60\]/CLK  memory_controller_0/data_buffer\[60\]/Q  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/ctr_a_RNO\[2\]/A  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/ctr_a_RNO\[1\]/A  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/ctr_a_RNO\[0\]/A  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[64\]/CLK  memory_controller_0/data_buffer\[64\]/Q  memory_controller_0/data_buffer_RNO_2\[48\]/A  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[66\]/CLK  memory_controller_0/data_buffer\[66\]/Q  memory_controller_0/data_buffer_RNO_2\[50\]/A  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[68\]/CLK  memory_controller_0/data_buffer\[68\]/Q  memory_controller_0/data_buffer_RNO_2\[52\]/A  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[70\]/CLK  memory_controller_0/data_buffer\[70\]/Q  memory_controller_0/data_buffer_RNO_2\[54\]/A  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[72\]/CLK  memory_controller_0/data_buffer\[72\]/Q  memory_controller_0/data_buffer_RNO_2\[56\]/A  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[76\]/CLK  memory_controller_0/data_buffer\[76\]/Q  memory_controller_0/data_buffer_RNO_2\[60\]/A  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO\[7\]/B  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_RNO\[8\]/A  write_address_traversal_0/address_RNO\[8\]/Y  write_address_traversal_0/address\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_RNO\[7\]/A  write_address_traversal_0/address_RNO\[7\]/Y  write_address_traversal_0/address\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[67\]/CLK  memory_controller_0/data_buffer\[67\]/Q  memory_controller_0/data_buffer_RNILIS974\[67\]/A  memory_controller_0/data_buffer_RNILIS974\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[69\]/CLK  memory_controller_0/data_buffer\[69\]/Q  memory_controller_0/data_buffer_RNITQS974\[69\]/A  memory_controller_0/data_buffer_RNITQS974\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[71\]/CLK  memory_controller_0/data_buffer\[71\]/Q  memory_controller_0/data_buffer_RNI120A74\[71\]/A  memory_controller_0/data_buffer_RNI120A74\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[73\]/CLK  memory_controller_0/data_buffer\[73\]/Q  memory_controller_0/data_buffer_RNI9A0A74\[73\]/A  memory_controller_0/data_buffer_RNI9A0A74\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[75\]/CLK  memory_controller_0/data_buffer\[75\]/Q  memory_controller_0/data_buffer_RNIHI0A74\[75\]/A  memory_controller_0/data_buffer_RNIHI0A74\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[77\]/CLK  memory_controller_0/data_buffer\[77\]/Q  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/A  memory_controller_0/data_buffer_RNIPQ0A74\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/A  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[1\]/CLK  spi_mode_config2_0/miso_ss_counter\[1\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[20\]/CLK  spi_mode_config2_0/tx_ss_counter\[20\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[20\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[20\]/Y  spi_mode_config2_0/tx_ss_counter\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[65\]/CLK  memory_controller_0/data_buffer\[65\]/Q  memory_controller_0/data_buffer_RNIF32BE6\[65\]/B  memory_controller_0/data_buffer_RNIF32BE6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[79\]/CLK  memory_controller_0/data_buffer\[79\]/Q  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/B  memory_controller_0/data_buffer_RNI7E9KA6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  read_address_traversal_0/address_n1_0_x2/B  read_address_traversal_0/address_n1_0_x2/Y  read_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO\[1\]/B  spi_mode_config2_0/rst_cntr_RNO\[1\]/Y  spi_mode_config2_0/rst_cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_n13_0/A  write_address_traversal_0/address_n13_0/Y  write_address_traversal_0/address\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_n16_0_o2/A  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_RNO\[12\]/A  write_address_traversal_0/address_RNO\[12\]/Y  write_address_traversal_0/address\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_RNO\[9\]/A  write_address_traversal_0/address_RNO\[9\]/Y  write_address_traversal_0/address\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_RNO\[6\]/A  write_address_traversal_0/address_RNO\[6\]/Y  write_address_traversal_0/address\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_RNO\[14\]/A  write_address_traversal_0/address_RNO\[14\]/Y  write_address_traversal_0/address\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[21\]/CLK  spi_mode_config2_0/tx_ss_counter\[21\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[21\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[21\]/Y  spi_mode_config2_0/tx_ss_counter\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[61\]/CLK  memory_controller_0/data_buffer\[61\]/Q  memory_controller_0/data_buffer_RNI354KA6\[61\]/B  memory_controller_0/data_buffer_RNI354KA6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/B  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_n10_0/A  write_address_traversal_0/address_n10_0/Y  write_address_traversal_0/address\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n16_0/C  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/address_n17_0/A  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_RNO\[15\]/A  write_address_traversal_0/address_RNO\[15\]/Y  write_address_traversal_0/address\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_read_counter_2_I_8/A  sram_interface_0/un1_read_counter_2_I_8/Y  sram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[17\]/CLK  memory_controller_0/data_buffer\[17\]/Q  memory_controller_0/data_buffer_RNIPA4A74\[17\]/A  memory_controller_0/data_buffer_RNIPA4A74\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[28\]/CLK  memory_controller_0/data_buffer\[28\]/Q  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/A  memory_controller_0/data_buffer_RNI3Q9A74\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/wait_ctr_RNO_0\[2\]/C  i2c_interface2_0/wait_ctr_RNO_0\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[0\]/CLK  memory_controller_0/data_buffer\[0\]/Q  memory_controller_0/data_buffer_RNI7F90B6\[0\]/B  memory_controller_0/data_buffer_RNI7F90B6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[1\]/CLK  memory_controller_0/data_buffer\[1\]/Q  memory_controller_0/data_buffer_RNIGL44H4\[1\]/B  memory_controller_0/data_buffer_RNIGL44H4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[2\]/CLK  memory_controller_0/data_buffer\[2\]/Q  memory_controller_0/data_buffer_RNIDL90B6\[2\]/B  memory_controller_0/data_buffer_RNIDL90B6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[3\]/CLK  memory_controller_0/data_buffer\[3\]/Q  memory_controller_0/data_buffer_RNIO6SL76\[3\]/B  memory_controller_0/data_buffer_RNIO6SL76\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[8\]/CLK  memory_controller_0/data_buffer\[8\]/Q  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/B  memory_controller_0/data_buffer_RNIFOA0B6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[9\]/CLK  memory_controller_0/data_buffer\[9\]/Q  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/B  memory_controller_0/data_buffer_RNIGB8NE6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[10\]/CLK  memory_controller_0/data_buffer\[10\]/Q  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/B  memory_controller_0/data_buffer_RNIOV8BE6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[11\]/CLK  memory_controller_0/data_buffer\[11\]/Q  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/B  memory_controller_0/data_buffer_RNI1NBKA6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[12\]/CLK  memory_controller_0/data_buffer\[12\]/Q  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/B  memory_controller_0/data_buffer_RNI2A9BE6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[13\]/CLK  memory_controller_0/data_buffer\[13\]/Q  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/B  memory_controller_0/data_buffer_RNIB1CKA6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[14\]/CLK  memory_controller_0/data_buffer\[14\]/Q  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/B  memory_controller_0/data_buffer_RNIG6CKA6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[15\]/CLK  memory_controller_0/data_buffer\[15\]/Q  memory_controller_0/data_buffer_RNILBCKA6\[15\]/B  memory_controller_0/data_buffer_RNILBCKA6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[16\]/CLK  memory_controller_0/data_buffer\[16\]/Q  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/B  memory_controller_0/data_buffer_RNIQGCKA6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[18\]/CLK  memory_controller_0/data_buffer\[18\]/Q  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/B  memory_controller_0/data_buffer_RNI4RCKA6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[19\]/CLK  memory_controller_0/data_buffer\[19\]/Q  memory_controller_0/data_buffer_RNI90DKA6\[19\]/B  memory_controller_0/data_buffer_RNI90DKA6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[20\]/CLK  memory_controller_0/data_buffer\[20\]/Q  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/B  memory_controller_0/data_buffer_RNI1SGKA6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[23\]/CLK  memory_controller_0/data_buffer\[23\]/Q  memory_controller_0/data_buffer_RNICPEBE6\[23\]/B  memory_controller_0/data_buffer_RNICPEBE6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[24\]/CLK  memory_controller_0/data_buffer\[24\]/Q  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/B  memory_controller_0/data_buffer_RNIHUEBE6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[25\]/CLK  memory_controller_0/data_buffer\[25\]/Q  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/B  memory_controller_0/data_buffer_RNIQLHKA6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[26\]/CLK  memory_controller_0/data_buffer\[26\]/Q  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/B  memory_controller_0/data_buffer_RNIVQHKA6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[27\]/CLK  memory_controller_0/data_buffer\[27\]/Q  memory_controller_0/data_buffer_RNI40IKA6\[27\]/B  memory_controller_0/data_buffer_RNI40IKA6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[29\]/CLK  memory_controller_0/data_buffer\[29\]/Q  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/B  memory_controller_0/data_buffer_RNIEAIKA6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[30\]/CLK  memory_controller_0/data_buffer\[30\]/Q  memory_controller_0/data_buffer_RNI66MKA6\[30\]/B  memory_controller_0/data_buffer_RNI66MKA6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[31\]/CLK  memory_controller_0/data_buffer\[31\]/Q  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/B  memory_controller_0/data_buffer_RNIBBMKA6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[33\]/CLK  memory_controller_0/data_buffer\[33\]/Q  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/B  memory_controller_0/data_buffer_RNIH3KBE6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[35\]/CLK  memory_controller_0/data_buffer\[35\]/Q  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/B  memory_controller_0/data_buffer_RNIVVMKA6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[37\]/CLK  memory_controller_0/data_buffer\[37\]/Q  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/B  memory_controller_0/data_buffer_RNI9ANKA6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[39\]/CLK  memory_controller_0/data_buffer\[39\]/Q  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/B  memory_controller_0/data_buffer_RNIF2LBE6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[41\]/CLK  memory_controller_0/data_buffer\[41\]/Q  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/B  memory_controller_0/data_buffer_RNIGLRKA6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[43\]/CLK  memory_controller_0/data_buffer\[43\]/Q  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/B  memory_controller_0/data_buffer_RNIQVRKA6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[45\]/CLK  memory_controller_0/data_buffer\[45\]/Q  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/B  memory_controller_0/data_buffer_RNI0OPBE6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[47\]/CLK  memory_controller_0/data_buffer\[47\]/Q  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/B  memory_controller_0/data_buffer_RNIEKSKA6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[49\]/CLK  memory_controller_0/data_buffer\[49\]/Q  memory_controller_0/data_buffer_RNIP03KA6\[49\]/B  memory_controller_0/data_buffer_RNIP03KA6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[51\]/CLK  memory_controller_0/data_buffer\[51\]/Q  memory_controller_0/data_buffer_RNIRATAE6\[51\]/B  memory_controller_0/data_buffer_RNIRATAE6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[53\]/CLK  memory_controller_0/data_buffer\[53\]/Q  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/B  memory_controller_0/data_buffer_RNI3JTAE6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[55\]/CLK  memory_controller_0/data_buffer\[55\]/Q  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/B  memory_controller_0/data_buffer_RNIBRTAE6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

  )
)
)
