* TLV9062S - Rev. D
* Created by Paul Goedeke; July 27, 2018
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
* Copyright 2018 by Texas Instruments Corporation
******************************************************
* MACRO-MODEL SIMULATED PARAMETERS:
******************************************************
* OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* UNITY GAIN BANDWIDTH (GBW)
* INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* DIFFERENTIAL INPUT IMPEDANCE (Zid)
* COMMON-MODE INPUT IMPEDANCE (Zic)
* OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* QUIESCENT CURRENT (Iq)
* SETTLING TIME VS. CAPACITIVE LOAD (ts)
* SLEW RATE (SR)
* SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* LARGE SIGNAL RESPONSE
* OVERLOAD RECOVERY TIME (tor)
* INPUT BIAS CURRENT (Ib)
* INPUT OFFSET CURRENT (Ios)
* INPUT OFFSET VOLTAGE (Vos)
* INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
* SHUTDOWN FUNCTIONALITY
******************************************************
.subckt TLV9062S ENABLE IN+ IN- VCC VEE OUT
******************************************************
* MODEL DEFINITIONS:
.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************


V_GRp       62 MID 60
V_GRn       63 MID -60
V_ISCp      56 MID 54
V_ISCn      57 MID -54
V_ORn       44 VCLP -1.5
V11         61 43 0
V_ORp       42 VCLP 1.5
V12         60 41 0
V4          24 OUT 0
VCM_MIN     84 VEE_B -100M
VCM_MAX     85 VCC_B 100M
V_OS        36 45 282.259U
XU2         ENABLE VCC VEE MID EN CNTL_0
SW2         VEE ENABLE VEE ENABLE  S_VSWITCH_1
SW1         ENABLE VCC ENABLE VCC  S_VSWITCH_2
R61         EN MID R_NOISELESS 1 
C_out       24 MID 8.5P 
R53         N_IIBN MID R_NOISELESS 1T 
R52         MID ESDp R_NOISELESS 1T 
C_CMn       N_IIBN MID 4P 
SRdummy     MID 24 EN MID  S_VSWITCH_3
SRx         24 25 EN MID  S_VSWITCH_4
C31         26 27 15.92F 
XU9         VCC VEE EN MID MID N_IIBN IBIAS_ENABLE_N_0
XU8         VCC VEE EN MID MID IIBP IBIAS_ENABLE_P_0
XU5         VCC VEE MID EN VCCS_IQ_W_EN_0
XU7         28 MID 29 MID EN MID G2_ZO_0
XU6         30 MID CL_CLAMP 24 EN MID G1_ZO_0
XU3         31 MID MID CLAMP EN MID VCCS_LIM_2_EN_0
C30         32 MID  3.18000000000000E-0016 
R69         MID 32 R_NOISELESS 1MEG 
G7          32 MID 33 MID  -1U
C29         33 MID 1.56F 
R80         MID 33 R_NOISELESS 1MEG 
G19         33 MID 34 MID  -1U
R56         ESDp 35 R_NOISELESS 1M 
XVOS_VCM    IIBP 36 VCC VEE VOS_SRC_0
S5          VEE ESDp VEE ESDp  S_VSWITCH_5
S4          VEE N_IIBN VEE N_IIBN  S_VSWITCH_6
S2          N_IIBN VCC N_IIBN VCC  S_VSWITCH_7
S3          ESDp VCC ESDp VCC  S_VSWITCH_8
C28         37 MID 1P 
R51         38 37 R_NOISELESS 100 
C27         39 MID 1P 
R71         40 39 R_NOISELESS 100 
R75         MID 41 R_NOISELESS 1 
G14         41 MID 42 MID  -1
R74         43 MID R_NOISELESS 1 
G13         43 MID 44 MID  -1
R89         25 MID R_NOISELESS 1 
XVCCS_LIM_ZO 26 MID MID 25 VCCS_LIM_ZO_0
Xi_nn       N_IIBN MID FEMT_0
Xi_np       MID 45 FEMT_0
Xe_n        35 45 VNSE_0
C26         34 MID 3.18F 
R79         MID 34 R_NOISELESS 1MEG 
G18         34 MID VSENSE MID  -1U
C36         CLAMP MID 39.2N 
R68         MID CLAMP R_NOISELESS 1MEG 
R44         MID 31 R_NOISELESS 1MEG 
XVCCS_LIM_1 46 47 MID 31 VCCS_LIM_1_0
R72         26 MID R_NOISELESS 1.11K 
R87         26 27 R_NOISELESS 10K 
R86         27 MID R_NOISELESS 1 
Gb1         27 MID 48 MID  -1
C22         49 MID 110F 
R85         48 49 R_NOISELESS 10K 
R84         48 28 R_NOISELESS 90K 
R83         28 MID R_NOISELESS 1 
C21         30 29 1.59U 
R55         29 MID R_NOISELESS 1.82K 
R54         29 30 R_NOISELESS 10K 
Rdc2        30 MID R_NOISELESS 1 
R46         MID 50 R_NOISELESS 3.572K 
C14         50 51 15.9P 
R48         51 50 R_NOISELESS 100MEG 
G6          51 MID VEE_B MID  -99.34M
Rsrc1       MID 51 R_NOISELESS 1 
R49         MID 52 R_NOISELESS 3.572K 
C16         52 53 15.9P 
R50         53 52 R_NOISELESS 100MEG 
G9          53 MID VCC_B MID  -99.34M
Rsrc2       MID 53 R_NOISELESS 1 
R81         MID 54 R_NOISELESS 6K 
C20         54 55 256.3F 
R82         55 54 R_NOISELESS 100MEG 
G20         55 MID ESDp MID  -2.089
Rsrc3       MID 55 R_NOISELESS 1 
XIQPos      VIMON MID MID VCC VCCS_LIMIT_IQ_0
XIQNeg      MID VIMON VEE MID VCCS_LIMIT_IQ_0
C_DIFF      ESDp N_IIBN 2P 
XCL_AMP     56 57 VIMON MID 58 59 CLAMP_AMP_LO_0
S8          CLAMP 60 CLAMP 60  S_VSWITCH_9
S9          61 CLAMP 61 CLAMP  S_VSWITCH_10
XGR_AMP     62 63 64 MID 65 66 CLAMP_AMP_HI_0
R39         62 MID R_NOISELESS 1T 
R37         63 MID R_NOISELESS 1T 
R42         VSENSE 64 R_NOISELESS 1M 
C19         64 MID 1F 
R38         65 MID R_NOISELESS 1 
R36         MID 66 R_NOISELESS 1 
R40         65 67 R_NOISELESS 1M 
R41         66 68 R_NOISELESS 1M 
C17         67 MID 1F 
C18         MID 68 1F 
XGR_SRC     67 68 CLAMP MID VCCS_LIM_GR_0
R21         58 MID R_NOISELESS 1 
R20         MID 59 R_NOISELESS 1 
R29         58 69 R_NOISELESS 1M 
R30         59 70 R_NOISELESS 1M 
C9          69 MID 1F 
C8          MID 70 1F 
XCL_SRC     69 70 CL_CLAMP MID VCCS_LIM_4_0
R22         56 MID R_NOISELESS 1T 
R19         MID 57 R_NOISELESS 1T 
XCLAWp      VIMON MID 71 VCC_B VCCS_LIM_CLAWP_0
XCLAWn      MID VIMON VEE_B 72 VCCS_LIM_CLAWN_0
R12         71 VCC_B R_NOISELESS 1K 
R16         71 73 R_NOISELESS 1M 
R13         VEE_B 72 R_NOISELESS 1K 
R17         74 72 R_NOISELESS 1M 
C6          74 MID 1F 
C5          MID 73 1F 
G2          VCC_CLP MID 73 MID  -1M
R15         VCC_CLP MID R_NOISELESS 1K 
G3          VEE_CLP MID 74 MID  -1M
R14         MID VEE_CLP R_NOISELESS 1K 
XCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 75 76 CLAMP_AMP_LO_0
R26         VCC_CLP MID R_NOISELESS 1T 
R23         VEE_CLP MID R_NOISELESS 1T 
R25         75 MID R_NOISELESS 1 
R24         MID 76 R_NOISELESS 1 
R27         75 77 R_NOISELESS 1M 
R28         76 78 R_NOISELESS 1M 
C11         77 MID 1F 
C10         MID 78 1F 
XCLAW_SRC   77 78 CLAW_CLAMP MID VCCS_LIM_3_0
H2          40 MID V11 -1
H3          38 MID V12 1
C12         SW_OL MID 1N 
R32         79 SW_OL R_NOISELESS 100 
R31         79 MID R_NOISELESS 1 
XOL_SENSE   MID 79 39 37 OL_SENSE_0
S1          30 29 SW_OL MID  S_VSWITCH_11
H1          80 MID V4 1K
S7          VEE OUT VEE OUT  S_VSWITCH_12
S6          OUT VCC OUT VCC  S_VSWITCH_13
R11         MID 81 R_NOISELESS 1T 
R18         81 VOUT_S R_NOISELESS 100 
C7          VOUT_S MID 1P 
E5          81 MID OUT MID  1
C13         VIMON MID 1N 
R33         80 VIMON R_NOISELESS 100 
R10         MID 80 R_NOISELESS 1T 
R47         82 VCLP R_NOISELESS 100 
C24         VCLP MID 100P 
E4          82 MID CL_CLAMP MID  1
R62         MID CL_CLAMP R_NOISELESS 1K 
G4          CL_CLAMP MID CLAW_CLAMP MID  -1M
R45         MID CLAW_CLAMP R_NOISELESS 1K 
G8          CLAW_CLAMP MID 32 MID  -1M
R43         MID VSENSE R_NOISELESS 1K 
G15         VSENSE MID CLAMP MID  -1M
C4          46 MID 1F 
R9          46 83 R_NOISELESS 1M 
R7          MID 84 R_NOISELESS 1T 
R6          85 MID R_NOISELESS 1T 
R8          MID 83 R_NOISELESS 1 
XVCM_CLAMP  86 MID 83 MID 85 84 VCCS_EXT_LIM_0
E1          MID 0 87 0  1
R77         VEE_B 0 R_NOISELESS 1 
R5          88 VEE_B R_NOISELESS 1M 
C3          88 0 1F 
R60         87 88 R_NOISELESS 1MEG 
C1          87 0 1 
R3          87 0 R_NOISELESS 1T 
R59         89 87 R_NOISELESS 1MEG 
C2          89 0 1F 
R4          VCC_B 89 R_NOISELESS 1M 
R76         VCC_B 0 R_NOISELESS 1 
G17         VEE_B 0 VEE 0  -1
G16         VCC_B 0 VCC 0  -1
R67         90 86 R_NOISELESS 1K 
G1          86 90 52 50  -1M
R2          47 N_IIBN R_NOISELESS 1M 
R1          90 91 R_NOISELESS 1M 
R58         IIBP 91 R_NOISELESS 1K 
G5          91 IIBP 54 MID  -1M
C_CMp       MID ESDp 4P 
R35         IN- N_IIBN R_NOISELESS 10M 
R34         IN+ ESDp R_NOISELESS 10M 

.MODEL S_VSWITCH_1 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_2 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_3 VSWITCH (RON=4K ROFF=16.612G VON=500M VOFF=400M)
.MODEL S_VSWITCH_4 VSWITCH (RON=40K ROFF=1T VON=500M VOFF=400M)
.MODEL S_VSWITCH_5 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_6 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_7 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_8 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_9 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)
.MODEL S_VSWITCH_10 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)
.MODEL S_VSWITCH_11 VSWITCH (RON=1M ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_12 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_13 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)

.ENDS TLV9062S
*
.SUBCKT CNTL_0  EN_IN VCC VEE MID OUT

.PARAM VSMAX = 6
.PARAM VSMIN = 1.7
.PARAM ENLH = 0.8

E1 N1 MID VALUE = {IF(V(VCC,VEE)<=VSMAX & V(VCC,VEE)>=VSMIN & V(EN_IN,VEE)>=ENLH, 1, 0)}

RS1 N1 N2 5K
RS2 N1 N3 3K
D1  N2 N3 DD
C1  N2 MID 2N
VREF NR MID 0.5

GCOMP MID OUT VALUE = {0.5*(SGN(V(N2,NR)) - ABS(SGN(V(N2,NR))) + 2)}
R1 N4 OUT 1M
C2 OUT MID 1P
.MODEL DD D RS=0.001 N = 0.001 
.ENDS CNTL_0 
*


.SUBCKT IBIAS_ENABLE_N_0  VCC VEE EN MID VIN IOUT
.PARAM IIB_EN = 0.450P
.PARAM IIB_DIS = 49F
G1 IOUT MID VALUE = {V(EN,MID)*IIB_EN + (1 - V(EN,MID))*IIB_DIS}
.ENDS
*


.SUBCKT IBIAS_ENABLE_P_0  VCC VEE EN MID VIN IOUT
.PARAM IIB_EN = 0.5P
.PARAM IIB_DIS = 49F
G1 IOUT MID VALUE = {V(EN,MID)*IIB_EN + (1 - V(EN,MID))*IIB_DIS}
.ENDS
*


.SUBCKT VCCS_IQ_W_EN_0  VCC VEE MID EN
.PARAM IQ_EN = 538U
.PARAM IQ_DIS = 0.5U
G1 VCC VEE VALUE = {V(EN,MID)*IQ_EN + (1- V(EN,MID))*IQ_DIS}
.ENDS
*


.SUBCKT G2_ZO_0  IOUTP IOUTN VINP VINN EN MID
.PARAM GAIN = -6.5
G1 IOUTP IOUTN VALUE = {GAIN*V(EN,MID)*V(VINP,VINN)}
.ENDS
*


.SUBCKT G1_ZO_0  IOUTP IOUTN VINP VINN EN MID
.PARAM GAIN = -60.61
G1 IOUTP IOUTN VALUE = {GAIN*V(EN,MID)*V(VINP,VINN)}
.ENDS
*


.SUBCKT VCCS_LIM_2_EN_0  VC+ VC- IOUT+ IOUT- EN MID
.PARAM GAIN = 24.63E-3
.PARAM IPOS = 0.247
.PARAM INEG = -0.247
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(EN,MID)*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VOS_SRC_0  V+ V- REF+ REF-
E1 V+ 1 TABLE {(V(REF+, V-))} =
+(0, 1.6E-3)
+(1, 1.6E-3)
+(1.3, 0)
+(5.5, 0)
E2 1 V- TABLE {(V(V-, REF-))}=
+(-0.7, -2E-4)
+(-0.5, -2E-4)
+(-0.4, 0)
+(5.5, 0)
.ENDS VOS_SRC_0 
*


.SUBCKT VCCS_LIM_ZO_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 10
.PARAM IPOS = 10E3
.PARAM INEG = -10E3
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT FEMT_0  1 2
.PARAM FLWF=1E-3
.PARAM NLFF=7
.PARAM NVRF=7
.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}
.PARAM RNVF={1.184*PWR(NVRF,2)}
.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVNF
D2 8 0 DVNF
E1 3 6 7 8 {GLFF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNVF}
R5 5 0 {RNVF}
R6 3 4 1E9
R7 4 0 1E9
G1 1 2 3 4 1E-6
.ENDS FEMT_0 
*


.SUBCKT VNSE_0  1 2
.PARAM FLW=10
.PARAM NLF=100
.PARAM NVR=11
.PARAM GLF={PWR(FLW,0.25)*NLF/1164}
.PARAM RNV={1.184*PWR(NVR,2)}
.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ENDS VNSE_0 
*


.SUBCKT VCCS_LIM_1_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-4
.PARAM IPOS = .5
.PARAM INEG = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIMIT_IQ_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-3
G1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}
.ENDS
*


.SUBCKT CLAMP_AMP_LO_0  VC+ VC- VIN COM VO+ VO-
.PARAM G=1
GVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS
*


.SUBCKT CLAMP_AMP_HI_0  VC+ VC- VIN COM VO+ VO-
.PARAM G=10
GVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS
*


.SUBCKT VCCS_LIM_GR_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.494
.PARAM INEG = -0.494
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIM_4_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.228
.PARAM INEG = -0.228
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIM_CLAWP_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(0, 5E-5)
+(10, 1.38E-4 )
+(20, 2.93E-4)
+(30, 4.78E-4)
+(40, 7.21E-4)
+(45, 8.95E-4)
+(47, 9.92E-4)
+(50, 1.24E-3)
+(52, 1.59E-3)
+(54, 2.23E-3)
.ENDS VCCS_LIM_CLAWP_0 
*


.SUBCKT VCCS_LIM_CLAWN_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(0, 5E-5 )
+(10, 1.29E-4)
+(20, 2.77E-4)
+(30, 4.52E-4)
+(40, 6.77E-4)
+(45, 8.31E-4)
+(47, 9.09E-4)
+(50, 1.08E-3)
+(52, 1.3E-3)
+(54, 2.25E-3)
.ENDS VCCS_LIM_CLAWN_0 
*


.SUBCKT VCCS_LIM_3_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.114
.PARAM INEG = -0.114
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS VCCS_LIM_3_0 
*


.SUBCKT OL_SENSE_0  COM SW+ OLN  OLP
GSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}
.ENDS
*


.SUBCKT VCCS_EXT_LIM_0  VIN+ VIN- IOUT- IOUT+ VP+ VP-
.PARAM GAIN = 1
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ENDS
*


