git clone --depth 1 --no-tags https://github.com/xunthi2710/Traffic-Light-System.git f:/verilog_sva_gh_scraper/data/full_repos/617610831
git clone --depth 1 --no-tags https://github.com/h1dk/AXI_STREAM_INSERT_HEADE.git f:/verilog_sva_gh_scraper/data/full_repos/619163474
git clone --depth 1 --no-tags https://github.com/omgronny/verilog-2.git f:/verilog_sva_gh_scraper/data/full_repos/619285505
git clone --depth 1 --no-tags https://github.com/singhDnaveen45/ROUTER_3X1.git f:/verilog_sva_gh_scraper/data/full_repos/619247798
git clone --depth 1 --no-tags https://github.com/Birger99/freq_to_dig.git f:/verilog_sva_gh_scraper/data/full_repos/618417837
git clone --depth 1 --no-tags https://github.com/PrinceOfPuppers/icestick-bench.git f:/verilog_sva_gh_scraper/data/full_repos/612489090
git clone --depth 1 --no-tags https://github.com/Ting011/5_stages_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/614230570
git clone --depth 1 --no-tags https://github.com/Kihyun11/MARS-ROVER.git f:/verilog_sva_gh_scraper/data/full_repos/612989518
git clone --depth 1 --no-tags https://github.com/Btremaine/Baysys3_Project3.git f:/verilog_sva_gh_scraper/data/full_repos/614144653
git clone --depth 1 --no-tags https://github.com/alexanderjhughes/FPGA-Board-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/614466466
git clone --depth 1 --no-tags https://github.com/nikhil-vasi/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/616107124
git clone --depth 1 --no-tags https://github.com/alpha-karthik/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/614352286
git clone --depth 1 --no-tags https://github.com/q1317540161/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/614286848
git clone --depth 1 --no-tags https://github.com/bixuligelo/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/614449737
git clone --depth 1 --no-tags https://github.com/ScriptNewbie/procesor_studia.git f:/verilog_sva_gh_scraper/data/full_repos/613779073
git clone --depth 1 --no-tags https://github.com/0marAmr/Digital_Blocks.git f:/verilog_sva_gh_scraper/data/full_repos/613937985
git clone --depth 1 --no-tags https://github.com/Pharmakilo/Verilog_Cyborg.git f:/verilog_sva_gh_scraper/data/full_repos/614068664
git clone --depth 1 --no-tags https://github.com/MujahidBilalOrakzai/Adder_piplining.git f:/verilog_sva_gh_scraper/data/full_repos/614879255
git clone --depth 1 --no-tags https://github.com/Karthikeya1409/washing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/615822674
git clone --depth 1 --no-tags https://github.com/AkshayD13/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/616065805
git clone --depth 1 --no-tags https://github.com/gwbeip/PCADCS0.git f:/verilog_sva_gh_scraper/data/full_repos/615126757
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/4-bit-Overlapping-Pattern-Detector-using-FSM-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/615542360
git clone --depth 1 --no-tags https://github.com/MahmoudHanno/SPI-Slave-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/617865499
git clone --depth 1 --no-tags https://github.com/sness23/cello-sequential.git f:/verilog_sva_gh_scraper/data/full_repos/618027293
git clone --depth 1 --no-tags https://github.com/nazrul0/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/617536713
git clone --depth 1 --no-tags https://github.com/aberica/3-1.git f:/verilog_sva_gh_scraper/data/full_repos/618912905
git clone --depth 1 --no-tags https://github.com/DaniR1337/IE0523-Circuitos-Digitales-II.git f:/verilog_sva_gh_scraper/data/full_repos/618480448
git clone --depth 1 --no-tags https://github.com/HazorTremz/Swatchhta_BOT.git f:/verilog_sva_gh_scraper/data/full_repos/618606894
git clone --depth 1 --no-tags https://github.com/mymermer/Computer_Organization_Project_1.git f:/verilog_sva_gh_scraper/data/full_repos/619059052
git clone --depth 1 --no-tags https://github.com/AAboulsaad/fir-cnn-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/617270809
git clone --depth 1 --no-tags https://github.com/ausef-collab/pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/617746707
git clone --depth 1 --no-tags https://github.com/include-jacopo/OpenTimer-CaseStudy.git f:/verilog_sva_gh_scraper/data/full_repos/617571150
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/Floating-Point-Adder-For-16Bit-DL-Floats.git f:/verilog_sva_gh_scraper/data/full_repos/617772889
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Multiplier_32.git f:/verilog_sva_gh_scraper/data/full_repos/617020673
git clone --depth 1 --no-tags https://github.com/VSMuley/Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/613181390
git clone --depth 1 --no-tags https://github.com/carolinejjohnson/encoderHLS4ML.git f:/verilog_sva_gh_scraper/data/full_repos/612358130
git clone --depth 1 --no-tags https://github.com/chiangkd/dic-2023.git f:/verilog_sva_gh_scraper/data/full_repos/613494985
git clone --depth 1 --no-tags https://github.com/sikeclown/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/612953707
git clone --depth 1 --no-tags https://github.com/Tom-McDermott/TSDR-Dev-1B.git f:/verilog_sva_gh_scraper/data/full_repos/612671403
git clone --depth 1 --no-tags https://github.com/VitorGuedes22/Calculadora_LCL_2022-2.git f:/verilog_sva_gh_scraper/data/full_repos/616177979
git clone --depth 1 --no-tags https://github.com/iloudaros/VLSI-Systems-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/618462066
git clone --depth 1 --no-tags https://github.com/MaiAnh871/cla-adder.git f:/verilog_sva_gh_scraper/data/full_repos/616773303
git clone --depth 1 --no-tags https://github.com/PrasadGandikota7/test_project.git f:/verilog_sva_gh_scraper/data/full_repos/613820017
git clone --depth 1 --no-tags https://github.com/BourgeoisLenin/NOC-Ring.git f:/verilog_sva_gh_scraper/data/full_repos/613579015
git clone --depth 1 --no-tags https://github.com/ClaudioGlez21/Programmable-logic.git f:/verilog_sva_gh_scraper/data/full_repos/614087558
git clone --depth 1 --no-tags https://github.com/Darshil-2002/arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/618361041
git clone --depth 1 --no-tags https://github.com/samjohnduke/4bitCPU-vivado.git f:/verilog_sva_gh_scraper/data/full_repos/617633780
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/RAM-Unit-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/617651312
git clone --depth 1 --no-tags https://github.com/hyunmila/SR.git f:/verilog_sva_gh_scraper/data/full_repos/617662129
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/ALU-Arithmetic-Logic-Unit--Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/617659655
git clone --depth 1 --no-tags https://github.com/shengtang87/logicdesign_final.git f:/verilog_sva_gh_scraper/data/full_repos/615348596
git clone --depth 1 --no-tags https://github.com/miket6000/tinytapeout03.git f:/verilog_sva_gh_scraper/data/full_repos/617788794
git clone --depth 1 --no-tags https://github.com/AlvaroGS03/Arbitrary_Counter_COMPI_22-23.git f:/verilog_sva_gh_scraper/data/full_repos/617887541
git clone --depth 1 --no-tags https://github.com/joyjason/MIPS-5-stage-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/617567339
git clone --depth 1 --no-tags https://github.com/AryanAhadinia/DigitalSystemsDesignCodes.git f:/verilog_sva_gh_scraper/data/full_repos/618743871
git clone --depth 1 --no-tags https://github.com/MauleshGandhi/Intro-to-Processor-Architecture-IIITH.git f:/verilog_sva_gh_scraper/data/full_repos/618618905
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_breathing_led.git f:/verilog_sva_gh_scraper/data/full_repos/612829026
git clone --depth 1 --no-tags https://github.com/chenwei0129/AES_128_Circuit_Design.git f:/verilog_sva_gh_scraper/data/full_repos/612518747
git clone --depth 1 --no-tags https://github.com/juan-728/photon-beetle-chisel.git f:/verilog_sva_gh_scraper/data/full_repos/612469132
git clone --depth 1 --no-tags https://github.com/NathanAW24/demo-checkoff1-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/612893819
git clone --depth 1 --no-tags https://github.com/homaung/basis.git f:/verilog_sva_gh_scraper/data/full_repos/613218769
git clone --depth 1 --no-tags https://github.com/biwa1400/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/616984496
git clone --depth 1 --no-tags https://github.com/YongDaSu/DIC2023.git f:/verilog_sva_gh_scraper/data/full_repos/616338853
git clone --depth 1 --no-tags https://github.com/MinaaSobhy/UART-Transmitter-Based-on-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/615734756
git clone --depth 1 --no-tags https://github.com/Karthikeya1409/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/615823680
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP16_FPU.git f:/verilog_sva_gh_scraper/data/full_repos/617027204
git clone --depth 1 --no-tags https://github.com/fishop0304/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/616775845
git clone --depth 1 --no-tags https://github.com/thenishudixit/Automatic_washing_machine_using_HDL_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/615196538
git clone --depth 1 --no-tags https://github.com/alok-karn/VerilogLabPrograms.git f:/verilog_sva_gh_scraper/data/full_repos/615178635
git clone --depth 1 --no-tags https://github.com/minhtritran2308/LSI.git f:/verilog_sva_gh_scraper/data/full_repos/615978707
git clone --depth 1 --no-tags https://github.com/FrontmanDylan/7segReg.git f:/verilog_sva_gh_scraper/data/full_repos/616223415
git clone --depth 1 --no-tags https://github.com/robin7g/rg-iceFUN.git f:/verilog_sva_gh_scraper/data/full_repos/615563019
git clone --depth 1 --no-tags https://github.com/redEddie/knu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/612479632
git clone --depth 1 --no-tags https://github.com/NoNounknow/Code-Test.git f:/verilog_sva_gh_scraper/data/full_repos/612611555
git clone --depth 1 --no-tags https://github.com/C0L/Homa-NIC.git f:/verilog_sva_gh_scraper/data/full_repos/617143288
git clone --depth 1 --no-tags https://github.com/GongGuangyu/FPGAjingsai.git f:/verilog_sva_gh_scraper/data/full_repos/617929944
git clone --depth 1 --no-tags https://github.com/TheSonders/XERA4_DRAM.git f:/verilog_sva_gh_scraper/data/full_repos/618654578
git clone --depth 1 --no-tags https://github.com/SriKrishna74/Digital-System-Design-Using-verilog-Hdl.git f:/verilog_sva_gh_scraper/data/full_repos/618860046
git clone --depth 1 --no-tags https://github.com/dc-base/soc_projects.git f:/verilog_sva_gh_scraper/data/full_repos/616211130
git clone --depth 1 --no-tags https://github.com/erendrcnn/32-bit-RISC-V-Cpu-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/616085833
git clone --depth 1 --no-tags https://github.com/SURA-SAI-SWAROOP/COUNTERS.git f:/verilog_sva_gh_scraper/data/full_repos/616335476
git clone --depth 1 --no-tags https://github.com/Phoebe-www/LC4_PROCESSOR_DESIGN_AND_IMPLEMENTATION.git f:/verilog_sva_gh_scraper/data/full_repos/618215816
git clone --depth 1 --no-tags https://github.com/matheusalsi/miniMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/613978456
git clone --depth 1 --no-tags https://github.com/ked-source/MIPS-Processor-Stalling.git f:/verilog_sva_gh_scraper/data/full_repos/613914240
git clone --depth 1 --no-tags https://github.com/BreazuLaura/Image-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/614002442
git clone --depth 1 --no-tags https://github.com/NDTU676/fengniao.git f:/verilog_sva_gh_scraper/data/full_repos/613652847
git clone --depth 1 --no-tags https://github.com/qiu-p/learn.git f:/verilog_sva_gh_scraper/data/full_repos/612079909
git clone --depth 1 --no-tags https://github.com/tien2032002/lab1_LSI.git f:/verilog_sva_gh_scraper/data/full_repos/612148456
git clone --depth 1 --no-tags https://github.com/Yahia-EL-Alfy/verilog-HDL-project.git f:/verilog_sva_gh_scraper/data/full_repos/612228863
git clone --depth 1 --no-tags https://github.com/Hiep-20192834/kien-truc-may-tinh-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/612203667
git clone --depth 1 --no-tags https://github.com/Karan345/caravel_new.git f:/verilog_sva_gh_scraper/data/full_repos/612222222
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/4-bit-Carry-Lookahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/612874877
git clone --depth 1 --no-tags https://github.com/slopezruben/EC_PRAC1_2023.git f:/verilog_sva_gh_scraper/data/full_repos/614305786
git clone --depth 1 --no-tags https://github.com/Eqehan/Verilog_Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/614218338
git clone --depth 1 --no-tags https://github.com/gacu068/Electric-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/617074737
git clone --depth 1 --no-tags https://github.com/MetinErenOktay/Designing-a-Controller-Module-For-A-Virtual-Cyborg-Using-Verilog-And-Behavioral-Design..git f:/verilog_sva_gh_scraper/data/full_repos/612749050
git clone --depth 1 --no-tags https://github.com/TJURoll/piano.git f:/verilog_sva_gh_scraper/data/full_repos/612959389
git clone --depth 1 --no-tags https://github.com/matthewuhthoff/temp.git f:/verilog_sva_gh_scraper/data/full_repos/612392225
git clone --depth 1 --no-tags https://github.com/Yahia785/7-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/613072167
git clone --depth 1 --no-tags https://github.com/youssefnashaatt/GPIO_UART_APB-BUS.git f:/verilog_sva_gh_scraper/data/full_repos/614862762
