Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'M_LcdDis'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx100-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o M_LcdDis_map.ncd M_LcdDis.ngd M_LcdDis.pcf 
Target Device  : xc6slx100
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue May 16 17:47:52 2017

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP  | SETUP       |     0.753ns|     9.767ns|       0|           0
  "U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 0. | HOLD        |    -0.869ns|            |     208|      123800
  7 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_U_M_DdrCtrl_0_memc3_infrastructure_ins | SETUP       |    -0.689ns|    15.217ns|       1|         689
  t_mcb_drp_clk_bufg_in = PERIOD TIMEGRP "U | HOLD        |     0.060ns|            |       0|           0
  _M_DdrCtrl_0_memc3_infrastructure_inst_mc |             |            |            |        |            
  b_drp_clk_bufg_in" TS_CpSl_Clk_i * 1.2 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_memc3_infrastructure_ins | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  t_clk_2x_180 = PERIOD TIMEGRP "U_M_DdrCtr |             |            |            |        |            
  l_0_memc3_infrastructure_inst_clk_2x_180" |             |            |            |        |            
   TS_CpSl_Clk_i * 6 PHASE 0.833333333 ns H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_memc3_infrastructure_ins | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  t_clk_2x_0 = PERIOD TIMEGRP "U_M_DdrCtrl_ |             |            |            |        |            
  0_memc3_infrastructure_inst_clk_2x_0" TS_ |             |            |            |        |            
  CpSl_Clk_i * 6 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  Clk_i" 100 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_C | SETUP       |     4.390ns|     1.670ns|       0|           0
  pSl_Dvi0Clk_i" 165 MHz HIGH 50%           | HOLD        |     0.132ns|            |       0|           0
                                            | MINPERIOD   |     2.490ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_memc3_infrastructure_ins | SETUP       |     7.025ns|     3.421ns|       0|           0
  t_clk0_bufg_in = PERIOD TIMEGRP "U_M_DdrC | HOLD        |     0.071ns|            |       0|           0
  trl_0_memc3_infrastructure_inst_clk0_bufg | MINPERIOD   |    13.096ns|     3.570ns|       0|           0
  _in" TS_CpSl_Clk_i * 0.6 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PrSl_ClkFmc_s = PERIOD TIMEGRP "PrSl_C | N/A         |         N/A|         N/A|     N/A|         N/A
  lkFmc_s" TS_CpSl_Clk_i * 4.9 HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CpSl_Clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CpSl_Clk_i                  |     10.000ns|      3.334ns|     18.260ns|            0|          209|            0|   
    27811|
| TS_U_M_DdrCtrl_0_memc3_infrast|      8.333ns|     15.217ns|          N/A|            1|            0|        21233|   
        0|
| ructure_inst_mcb_drp_clk_bufg_|             |             |             |             |             |             |   
         |
| in                            |             |             |             |             |             |             |   
         |
| TS_U_M_DdrCtrl_0_memc3_infrast|      1.667ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| ructure_inst_clk_2x_180       |             |             |             |             |             |             |   
         |
| TS_U_M_DdrCtrl_0_memc3_infrast|      1.667ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| ructure_inst_clk_2x_0         |             |             |             |             |             |             |   
         |
| TS_U_M_DdrCtrl_0_memc3_infrast|     16.667ns|      3.570ns|          N/A|            0|            0|         1269|   
        0|
| ructure_inst_clk0_bufg_in     |             |             |             |             |             |             |   
         |
| TS_U_M_ClkPll_0_clkout1       |     14.286ns|      9.767ns|          N/A|          208|            0|         5309|   
        0|
| TS_PrSl_ClkFmc_s              |      2.041ns|          N/A|          N/A|            0|            0|            0|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1832c058) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 198 IOs, 194 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS15, VREF = NR, VCCO = 1.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	CpSv_Gpio_o<0>
   	CpSv_Gpio_o<1>
   	CpSv_Gpio_o<2>
   	CpSv_Gpio_o<3>
   	CpSv_Gpio_o<4>
   	CpSv_Gpio_o<5>
   	CpSv_Gpio_o<6>
   	CpSv_Gpio_o<7>
   	CpSv_Led_o<0>
   	CpSv_Led_o<1>
   	CpSv_Led_o<2>
   	CpSv_Led_o<3>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = 12
   List of locked IOB's:
   	mcb3_dram_dq<0>
   	mcb3_dram_dq<1>
   	mcb3_dram_dq<2>
   	mcb3_dram_dq<3>
   	mcb3_dram_dq<4>
   	mcb3_dram_dq<5>
   	mcb3_dram_dq<6>
   	mcb3_dram_dq<7>
   	mcb3_dram_dq<8>
   	mcb3_dram_dq<9>
   	mcb3_dram_dq<10>
   	mcb3_dram_dq<11>
   	mcb3_dram_dq<12>
   	mcb3_dram_dq<13>
   	mcb3_dram_dq<14>
   	mcb3_dram_dq<15>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS15, VREF = NR, VCCO = 1.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	CpSv_Gpio_o<0>
   	CpSv_Gpio_o<1>
   	CpSv_Gpio_o<2>
   	CpSv_Gpio_o<3>
   	CpSv_Gpio_o<4>
   	CpSv_Gpio_o<5>
   	CpSv_Gpio_o<6>
   	CpSv_Gpio_o<7>
   	CpSv_Led_o<0>
   	CpSv_Led_o<1>
   	CpSv_Led_o<2>
   	CpSv_Led_o<3>

   IO Standard 2: Name = LVDS_25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	mcb3_dram_udqs
   	mcb3_dram_dqs_n
   	mcb3_dram_dqs
   	mcb3_dram_udqs_n

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS15, VREF = NR, VCCO = 1.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	CpSv_Gpio_o<0>
   	CpSv_Gpio_o<1>
   	CpSv_Gpio_o<2>
   	CpSv_Gpio_o<3>
   	CpSv_Gpio_o<4>
   	CpSv_Gpio_o<5>
   	CpSv_Gpio_o<6>
   	CpSv_Gpio_o<7>
   	CpSv_Led_o<0>
   	CpSv_Led_o<1>
   	CpSv_Led_o<2>
   	CpSv_Led_o<3>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	mcb3_dram_a<0>
   	mcb3_dram_a<1>
   	mcb3_dram_a<2>
   	mcb3_dram_a<3>
   	mcb3_dram_a<4>
   	mcb3_dram_a<5>
   	mcb3_dram_a<6>
   	mcb3_dram_a<7>
   	mcb3_dram_a<8>
   	mcb3_dram_a<9>
   	mcb3_dram_we_n
   	mcb3_dram_dm
   	mcb3_dram_a<10>
   	mcb3_dram_a<11>
   	mcb3_dram_a<12>
   	mcb3_dram_a<13>
   	mcb3_dram_ba<0>
   	mcb3_dram_ba<1>
   	mcb3_dram_ba<2>
   	mcb3_dram_cas_n
   	mcb3_dram_ras_n
   	mcb3_dram_cke
   	mcb3_dram_odt
   	mcb3_dram_udm
   	mcb3_dram_reset_n

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:1333 - Following IOB's that have input/output programming are locked
   to the bank 3 that does not support such values
   IO Standard: Name = LVDS_25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	mcb3_dram_udqs
   	mcb3_dram_dqs_n
   	mcb3_dram_dqs
   	mcb3_dram_udqs_n


Phase 2.7  Design Feasibility Check (Checksum:1832c058) REAL time: 12 secs 

Total REAL time to Placer completion: 12 secs 
Total CPU  time to Placer completion: 12 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "M_LcdDis_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   5
Number of warnings :   1
