MIG: 17:15:09 : xml_input_file: mig_a.prj
MIG: 17:15:09 : Absolute path of xml_input_file: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
MIG: 17:15:09 : xml_input_file: mig_a.prj
MIG: 17:15:09 : Absolute path of xml_input_file: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
MIG: 17:15:09 : In updateAllModelParams
MIG: 17:15:09 : ################# RUNNING MIG BATCH ###################
MIG: 17:15:09 : Writing IN file for 'c2c_top_mig_7series_0_0'...compDirPath: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0
MIG: 17:15:09 : synp_flow:  -- synthesis_mode: Other
MIG: 17:15:09 : outputDirectory: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/_tmp/
MIG: 17:15:09 : vivado_mode: xpg_bd
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 1
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 : isPortInterface: 0
MIG: 17:15:09 :  locked false  
MIG: 17:15:09 : HDL Language: Verilog
MIG: 17:15:09 : compInfo: true
MIG: 17:15:09 : Vivado Options xc7vx690t ffg1930 -2
MIG: 17:15:09 : 1: xc7vx690t 2: ffg1930 3: -2
MIG: 17:15:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:15:09 : xilinx_path: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE
MIG: 17:15:09 : I am in catch area
MIG: 17:15:09 : Running /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.in -cg_exc_out /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.out ... 
MIG: 17:15:25 : XML_INPUT_FILE: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
MIG: 17:15:25 : Component_Name: c2c_top_mig_7series_0_0
MIG: 17:15:25 : Moving c2c_top_mig_7series_0_0 ...
MIG: 17:15:25 : Moving c2c_top_mig_7series_0_0.veo ...
MIG: 17:15:25 : Moving c2c_top_mig_7series_0_0_xmdf.tcl ...
MIG: 17:15:25 : XGUI hdlLanguage: Verilog
MIG: 17:15:25 : xgui vivado_mode: xpg_bd
MIG: 17:15:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:15:25 : Reading /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/c2c_top_mig_7series_0_0/user_design/rtl/c2c_top_mig_7series_0_0_mig.v ...
MIG: 17:15:26 : 1
MIG: 17:15:26 : Inside fn mem: DDR3
MIG: 17:15:26 : Inside fn detect_uiclk: 200000000
MIG: 17:15:26 : cntrl:  memtype: DDR3
MIG: 17:15:26 : 800
MIG: 17:15:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:15:26 : 
MIG: 17:15:26 : 1
MIG: 17:15:26 : 200000000
MIG: 17:15:26 : 
MIG: 17:15:26 :  polarity_value: 1
MIG: 17:15:26 : 
MIG: 17:15:26 : 
MIG: 17:15:26 : cntrl:  memtype: DDR3
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:15:26 : TRUE
MIG: 17:15:26 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 17:15:26 : TRUE
MIG: 17:15:26 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:15:26 : 
MIG: 17:15:26 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:15:26 : 
MIG: 17:15:26 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:15:26 : 
MIG: 17:15:26 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 16.000
MIG: 17:15:26 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:15:26 : 50000000
MIG: 17:15:26 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 50000000
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 20
MIG: 17:15:26 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:15:26 : 40000000
MIG: 17:15:26 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 40000000
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:15:26 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:15:26 : 800000000
MIG: 17:15:26 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:15:26 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:15:26 : 800000000
MIG: 17:15:26 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:15:26 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:15:26 : Prasad ----: possibleMaxVcoVal:: 800
MIG: 17:15:26 : 800000000
MIG: 17:15:26 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:15:26 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:15:26 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:15:26 : 8
MIG: 17:15:26 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:15:26 : 64
MIG: 17:15:26 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:15:26 : 8
MIG: 17:15:26 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:15:26 : 3
MIG: 17:15:26 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:15:26 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: ECC ==> OFF
MIG: 17:15:26 : 64
MIG: 17:15:26 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:15:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:15:26 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:15:26 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:15:26 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:15:26 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:15:26 : 13
MIG: 17:15:26 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 17:15:26 : 27
MIG: 17:15:26 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:15:26 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:15:26 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:15:26 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:15:26 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:15:26 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:15:26 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:15:26 :  Invalid Param: DDR3_CL ==> 11
MIG: 17:15:26 :  Invalid Param: DDR3_CWL ==> 8
MIG: 17:15:26 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:15:26 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:15:26 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:15:26 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:15:26 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:15:26 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:15:26 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 2000
MIG: 17:15:26 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 16
MIG: 17:15:26 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 5
MIG: 17:15:26 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:15:26 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:15:26 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:15:26 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:15:26 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 16.000
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 20
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:15:26 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:15:26 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:15:26 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:15:26 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:15:26 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:15:26 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:15:26 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:15:26 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:15:26 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:15:26 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:15:26 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:15:26 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:15:26 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1111
MIG: 17:15:26 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:15:26 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:15:26 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:15:26 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_3FE_2FF
MIG: 17:15:26 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hC2E_FEF_C18_040
MIG: 17:15:26 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_37F_3F7_2FF
MIG: 17:15:26 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 17:15:26 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_12B_114_131_13B_13A_11A_11B_133_123_127_113_132_122
MIG: 17:15:26 :  Invalid Param: DDR3_BANK_MAP ==> 36'h128_12A_125
MIG: 17:15:26 :  Invalid Param: DDR3_CAS_MAP ==> 12'h135
MIG: 17:15:26 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:15:26 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_129
MIG: 17:15:26 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_121
MIG: 17:15:26 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_126
MIG: 17:15:26 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:15:26 :  Invalid Param: DDR3_RAS_MAP ==> 12'h106
MIG: 17:15:26 :  Invalid Param: DDR3_WE_MAP ==> 12'h120
MIG: 17:15:26 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_00_01_02_03
MIG: 17:15:26 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_034_033_031_037_036_038_039
MIG: 17:15:26 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h027_028_021_020_022_026_023_024
MIG: 17:15:26 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h018_014_011_012_017_016_015_013
MIG: 17:15:26 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h009_005_000_001_006_004_002_003
MIG: 17:15:26 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h232_235_231_236_233_238_234_237
MIG: 17:15:26 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h225_220_221_223_222_228_224_226
MIG: 17:15:26 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h211_214_215_212_210_217_218_219
MIG: 17:15:26 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h205_204_207_202_206_203_200_201
MIG: 17:15:26 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_209_216_229_239_007_019_025_032
MIG: 17:15:26 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:15:26 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:15:26 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:15:26 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:15:26 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:15:26 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:15:26 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:15:26 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:15:26 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:15:26 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:15:26 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:15:26 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "C2C_TOP_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:15:26 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "C2C_TOP_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:15:26 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:15:26 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:15:26 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:15:26 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:15:26 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:15:26 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:15:26 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:15:26 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:15:26 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 17:15:26 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:15:26 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:15:26 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 17:15:26 : 4
MIG: 17:15:26 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:15:26 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:15:26 : TRUE
MIG: 17:15:26 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:15:26 : 6
MIG: 17:15:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 6
MIG: 17:15:26 : 536870912
MIG: 17:15:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:15:26 : 29
MIG: 17:15:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:15:26 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:15:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:15:26 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:15:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:15:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:15:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:15:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:15:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:15:26 : 
MIG: 17:15:26 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:15:26 : 
MIG: 17:15:26 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:15:26 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:15:26 : 
MIG: 17:15:26 : NOBUF
MIG: 17:15:26 : 
MIG: 17:15:26 : Same Interface
MIG: 17:16:30 : Running synthesis.xit
MIG: 17:16:30 : IGN:     <ModuleName>c2c_top_mig_7series_0_0</ModuleName> <==>     <ModuleName>c2c_top_mig_7series_0_0</ModuleName> 
MIG: 17:16:30 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 17:16:30 : ERR: </Project> <==>  
MIG: 17:16:30 : ################# RUNNING MIG BATCH ###################
MIG: 17:16:30 : Writing IN file for 'c2c_top_mig_7series_0_0'...compDirPath: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0
MIG: 17:16:30 : synp_flow:  -- synthesis_mode: Other
MIG: 17:16:30 : outputDirectory: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/_tmp/
MIG: 17:16:30 : vivado_mode: xpg_bd
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 1
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 : isPortInterface: 0
MIG: 17:16:30 :  locked false  
MIG: 17:16:30 : HDL Language: Verilog
MIG: 17:16:30 : compInfo: false
MIG: 17:16:30 : Vivado Options xc7vx690t ffg1930 -2
MIG: 17:16:30 : 1: xc7vx690t 2: ffg1930 3: -2
MIG: 17:16:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:16:30 : xilinx_path: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE
MIG: 17:16:30 : I am in catch area
MIG: 17:16:30 : Running /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.in -cg_exc_out /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.out ... 
MIG: 17:16:46 : XML_INPUT_FILE: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
MIG: 17:16:46 : Component_Name: c2c_top_mig_7series_0_0
MIG: 17:16:46 : Moving c2c_top_mig_7series_0_0 ...
MIG: 17:16:46 : Moving c2c_top_mig_7series_0_0.veo ...
MIG: 17:16:46 : Moving c2c_top_mig_7series_0_0_xmdf.tcl ...
MIG: 17:16:46 : Running vhdl_synth_rpr.xit
MIG: 17:16:46 : IGN:     <ModuleName>c2c_top_mig_7series_0_0</ModuleName> <==>     <ModuleName>c2c_top_mig_7series_0_0</ModuleName> 
MIG: 17:16:46 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 17:16:46 : ERR: </Project> <==>  
MIG: 17:16:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:16:46 : Writing IN file for 'c2c_top_mig_7series_0_0'...compDirPath: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0
MIG: 17:16:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:16:46 : outputDirectory: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/_tmp/
MIG: 17:16:46 : vivado_mode: xpg_bd
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 1
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 : isPortInterface: 0
MIG: 17:16:46 :  locked false  
MIG: 17:16:46 : HDL Language: Verilog
MIG: 17:16:46 : compInfo: false
MIG: 17:16:46 : Vivado Options xc7vx690t ffg1930 -2
MIG: 17:16:46 : 1: xc7vx690t 2: ffg1930 3: -2
MIG: 17:16:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:16:46 : xilinx_path: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE
MIG: 17:16:46 : I am in catch area
MIG: 17:16:46 : Running /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.in -cg_exc_out /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.out ... 
MIG: 17:17:02 : XML_INPUT_FILE: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
MIG: 17:17:02 : Component_Name: c2c_top_mig_7series_0_0
MIG: 17:17:02 : Moving c2c_top_mig_7series_0_0 ...
MIG: 17:17:02 : Moving c2c_top_mig_7series_0_0.veo ...
MIG: 17:17:02 : Moving c2c_top_mig_7series_0_0_xmdf.tcl ...
MIG: 17:17:02 : Running implementation.xit
MIG: 17:17:02 : IGN:     <ModuleName>c2c_top_mig_7series_0_0</ModuleName> <==>     <ModuleName>c2c_top_mig_7series_0_0</ModuleName> 
MIG: 17:17:02 : IGN:         <InputClkFreq>500</InputClkFreq> <==>         <InputClkFreq>500</InputClkFreq> 
MIG: 17:17:02 : ERR: </Project> <==>  
MIG: 17:17:02 : ################# RUNNING MIG BATCH ###################
MIG: 17:17:02 : Writing IN file for 'c2c_top_mig_7series_0_0'...compDirPath: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0
MIG: 17:17:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:17:02 : outputDirectory: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/_tmp/
MIG: 17:17:02 : vivado_mode: xpg_bd
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 1
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 : isPortInterface: 0
MIG: 17:17:02 :  locked false  
MIG: 17:17:02 : HDL Language: Verilog
MIG: 17:17:02 : compInfo: false
MIG: 17:17:02 : Vivado Options xc7vx690t ffg1930 -2
MIG: 17:17:02 : 1: xc7vx690t 2: ffg1930 3: -2
MIG: 17:17:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:17:02 : xilinx_path: /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE
MIG: 17:17:02 : I am in catch area
MIG: 17:17:02 : Running /aeg_sw/tools/CentOS7-x86_64/xilinx/2015.2/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.in -cg_exc_out /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/xil_txt.out ... 
MIG: 17:17:18 : XML_INPUT_FILE: /scratch/qem/adam/development/fem-ii-embedded-system/Femii_V7_Reference_Design/chip2chip_v1/chip2chip_v1.srcs/sources_1/bd/c2c_top/ip/c2c_top_mig_7series_0_0/mig_a.prj
MIG: 17:17:18 : Component_Name: c2c_top_mig_7series_0_0
MIG: 17:17:18 : Moving c2c_top_mig_7series_0_0 ...
MIG: 17:17:18 : Moving c2c_top_mig_7series_0_0.veo ...
MIG: 17:17:18 : Moving c2c_top_mig_7series_0_0_xmdf.tcl ...
