{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@530:540@HdlIdDef", "  wire            up_ch_rst;\n  wire            up_ch_user_ready;\n  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n  wire            up_ch_pll_locked_2_s;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@534:544", "  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n  wire            up_ch_pll_locked_2_s;\n  wire            up_ch_rst_done_2_s;\n  wire            up_ch_pll_locked_3_s;\n  wire            up_ch_rst_done_3_s;\n  wire            up_ch_pll_locked_4_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@528:538", "  wire    [15:0]  up_es_rdata_15_s;\n  wire            up_es_ready_15_s;\n  wire            up_ch_rst;\n  wire            up_ch_user_ready;\n  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@526:536", "  wire    [15:0]  up_es_rdata_14_s;\n  wire            up_es_ready_14_s;\n  wire    [15:0]  up_es_rdata_15_s;\n  wire            up_es_ready_15_s;\n  wire            up_ch_rst;\n  wire            up_ch_user_ready;\n  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@533:543", "  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n  wire            up_ch_pll_locked_2_s;\n  wire            up_ch_rst_done_2_s;\n  wire            up_ch_pll_locked_3_s;\n  wire            up_ch_rst_done_3_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@535:545", "  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n  wire            up_ch_pll_locked_2_s;\n  wire            up_ch_rst_done_2_s;\n  wire            up_ch_pll_locked_3_s;\n  wire            up_ch_rst_done_3_s;\n  wire            up_ch_pll_locked_4_s;\n  wire            up_ch_rst_done_4_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@527:537", "  wire            up_es_ready_14_s;\n  wire    [15:0]  up_es_rdata_15_s;\n  wire            up_es_ready_15_s;\n  wire            up_ch_rst;\n  wire            up_ch_user_ready;\n  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@531:541", "  wire            up_ch_user_ready;\n  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n  wire            up_ch_pll_locked_2_s;\n  wire            up_ch_rst_done_2_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@529:539", "  wire            up_es_ready_15_s;\n  wire            up_ch_rst;\n  wire            up_ch_user_ready;\n  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@532:542", "  wire            up_ch_lpm_dfe_n;\n  wire    [ 2:0]  up_ch_rate;\n  wire    [ 1:0]  up_ch_sys_clk_sel;\n  wire    [ 2:0]  up_ch_out_clk_sel;\n  wire            up_ch_pll_locked_0_s;\n  wire            up_ch_rst_done_0_s;\n  wire            up_ch_pll_locked_1_s;\n  wire            up_ch_rst_done_1_s;\n  wire            up_ch_pll_locked_2_s;\n  wire            up_ch_rst_done_2_s;\n  wire            up_ch_pll_locked_3_s;\n"]], "Diff Content": {"Delete": [], "Add": [[535, "  wire    [ 3:0]  up_ch_tx_diffctrl;\n"], [535, "  wire    [ 4:0]  up_ch_tx_postcursor;\n"], [535, "  wire    [ 4:0]  up_ch_tx_precursor;\n"]]}}