#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Thu Jun  1 21:39:08 2023
# Process ID: 10408
# Current directory: /home/gianluca/OS_project/OS_project.runs/impl_1
# Command line: vivado -log aes_block_diagram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source aes_block_diagram_wrapper.tcl -notrace
# Log file: /home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper.vdi
# Journal file: /home/gianluca/OS_project/OS_project.runs/impl_1/vivado.jou
# Running On: gianluca-Yoga-Slim-7-14ARE05, OS: Linux, CPU Frequency: 1247.168 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source aes_block_diagram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gianluca/ip_repo/myip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gianluca/ip_repo/axi4_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/gianluca/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gianluca/ip_repo/myip_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/gianluca/ip_repo/axi4_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gianluca/ip_repo/axi4_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gianluca/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top aes_block_diagram_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_myip_0_0/aes_block_diagram_myip_0_0.dcp' for cell 'aes_block_diagram_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_processing_system7_0_0/aes_block_diagram_processing_system7_0_0.dcp' for cell 'aes_block_diagram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_rst_ps7_0_100M_0/aes_block_diagram_rst_ps7_0_100M_0.dcp' for cell 'aes_block_diagram_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_auto_pc_0/aes_block_diagram_auto_pc_0.dcp' for cell 'aes_block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1640.441 ; gain = 0.000 ; free physical = 6766 ; free virtual = 12600
INFO: [Netlist 29-17] Analyzing 1514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_processing_system7_0_0/aes_block_diagram_processing_system7_0_0.xdc] for cell 'aes_block_diagram_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_processing_system7_0_0/aes_block_diagram_processing_system7_0_0.xdc] for cell 'aes_block_diagram_i/processing_system7_0/inst'
Parsing XDC File [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_rst_ps7_0_100M_0/aes_block_diagram_rst_ps7_0_100M_0_board.xdc] for cell 'aes_block_diagram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_rst_ps7_0_100M_0/aes_block_diagram_rst_ps7_0_100M_0_board.xdc] for cell 'aes_block_diagram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_rst_ps7_0_100M_0/aes_block_diagram_rst_ps7_0_100M_0.xdc] for cell 'aes_block_diagram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gianluca/OS_project/OS_project.gen/sources_1/bd/aes_block_diagram/ip/aes_block_diagram_rst_ps7_0_100M_0/aes_block_diagram_rst_ps7_0_100M_0.xdc] for cell 'aes_block_diagram_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1929.863 ; gain = 0.000 ; free physical = 6649 ; free virtual = 12484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.863 ; gain = 597.555 ; free physical = 6649 ; free virtual = 12484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 1929.863 ; gain = 0.000 ; free physical = 6641 ; free virtual = 12475

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b18e89d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2370.422 ; gain = 440.559 ; free physical = 6236 ; free virtual = 12084

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: af32a452

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2660.242 ; gain = 0.000 ; free physical = 5986 ; free virtual = 11835
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ab8b3bec

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2660.242 ; gain = 0.000 ; free physical = 5986 ; free virtual = 11835
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aa14ba1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2660.242 ; gain = 0.000 ; free physical = 5986 ; free virtual = 11835
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 235 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aa14ba1e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2692.258 ; gain = 32.016 ; free physical = 5986 ; free virtual = 11834
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: aa14ba1e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2692.258 ; gain = 32.016 ; free physical = 5986 ; free virtual = 11834
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dfe68db3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2692.258 ; gain = 32.016 ; free physical = 5986 ; free virtual = 11834
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             235  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2692.258 ; gain = 0.000 ; free physical = 5986 ; free virtual = 11834
Ending Logic Optimization Task | Checksum: 175833fff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.258 ; gain = 32.016 ; free physical = 5986 ; free virtual = 11834

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 140 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 20 Total Ports: 280
Ending PowerOpt Patch Enables Task | Checksum: 1c6d782b2

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2995.180 ; gain = 0.000 ; free physical = 5947 ; free virtual = 11800
Ending Power Optimization Task | Checksum: 1c6d782b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2995.180 ; gain = 302.922 ; free physical = 5971 ; free virtual = 11824

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c6d782b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2995.180 ; gain = 0.000 ; free physical = 5971 ; free virtual = 11824

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2995.180 ; gain = 0.000 ; free physical = 5971 ; free virtual = 11824
Ending Netlist Obfuscation Task | Checksum: 1433b98e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2995.180 ; gain = 0.000 ; free physical = 5971 ; free virtual = 11824
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2995.180 ; gain = 1065.316 ; free physical = 5971 ; free virtual = 11824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2995.180 ; gain = 0.000 ; free physical = 5960 ; free virtual = 11815
INFO: [Common 17-1381] The checkpoint '/home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file aes_block_diagram_wrapper_drc_opted.rpt -pb aes_block_diagram_wrapper_drc_opted.pb -rpx aes_block_diagram_wrapper_drc_opted.rpx
Command: report_drc -file aes_block_diagram_wrapper_drc_opted.rpt -pb aes_block_diagram_wrapper_drc_opted.pb -rpx aes_block_diagram_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5935 ; free virtual = 11793
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dc541996

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5935 ; free virtual = 11793
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5935 ; free virtual = 11793

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: be337be3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5925 ; free virtual = 11784

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dcfca561

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5926 ; free virtual = 11785

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dcfca561

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5926 ; free virtual = 11785
Phase 1 Placer Initialization | Checksum: dcfca561

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5926 ; free virtual = 11785

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a2513d44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5920 ; free virtual = 11780

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ced037b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5928 ; free virtual = 11788

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ced037b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5928 ; free virtual = 11788

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: ee507852

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5881 ; free virtual = 11742

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5878 ; free virtual = 11741

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19225e35e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5878 ; free virtual = 11741
Phase 2.4 Global Placement Core | Checksum: 1559d59de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5876 ; free virtual = 11739
Phase 2 Global Placement | Checksum: 1559d59de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5876 ; free virtual = 11739

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16d1bc5fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5876 ; free virtual = 11739

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 137ea9b12

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5873 ; free virtual = 11736

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 154059769

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5873 ; free virtual = 11736

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f35a969c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5873 ; free virtual = 11736

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1683fb659

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5871 ; free virtual = 11735

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15d3a016e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11717

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bdd302b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
Phase 3 Detail Placement | Checksum: 1bdd302b3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f56c3cff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.306 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f39fd2df

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11716
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18ae180d3

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f56c3cff

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.306. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a6a539b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
Phase 4.1 Post Commit Optimization | Checksum: 1a6a539b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6a539b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a6a539b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
Phase 4.3 Placer Reporting | Checksum: 1a6a539b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18dc4cb9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
Ending Placer Task | Checksum: 10b19936f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5852 ; free virtual = 11716
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5876 ; free virtual = 11739
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5866 ; free virtual = 11745
INFO: [Common 17-1381] The checkpoint '/home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file aes_block_diagram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5872 ; free virtual = 11741
INFO: [runtcl-4] Executing : report_utilization -file aes_block_diagram_wrapper_utilization_placed.rpt -pb aes_block_diagram_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file aes_block_diagram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5882 ; free virtual = 11751
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5857 ; free virtual = 11726
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5832 ; free virtual = 11717
INFO: [Common 17-1381] The checkpoint '/home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 68b3e971 ConstDB: 0 ShapeSum: a265a9fe RouteDB: 0
Post Restoration Checksum: NetGraph: 8b353a0 NumContArr: c64f5d11 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cf02b0b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5732 ; free virtual = 11607

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cf02b0b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5699 ; free virtual = 11575

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cf02b0b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5697 ; free virtual = 11573
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29846b4b6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5673 ; free virtual = 11549
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.377  | TNS=0.000  | WHS=-0.191 | THS=-69.737|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9112
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9112
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 260096d74

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5665 ; free virtual = 11540

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 260096d74

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5665 ; free virtual = 11540
Phase 3 Initial Routing | Checksum: 205f6af36

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5666 ; free virtual = 11542

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1be8ce90a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11538

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12f951f26

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11538
Phase 4 Rip-up And Reroute | Checksum: 12f951f26

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11538

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12f951f26

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12f951f26

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539
Phase 5 Delay and Skew Optimization | Checksum: 12f951f26

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d6e7399

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.778  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ab09b14

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539
Phase 6 Post Hold Fix | Checksum: 15ab09b14

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.0292 %
  Global Horizontal Routing Utilization  = 3.8521 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14e1f7bb5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5663 ; free virtual = 11539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14e1f7bb5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5668 ; free virtual = 11544

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1339f82e6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5660 ; free virtual = 11536

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.778  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1339f82e6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5657 ; free virtual = 11533
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5693 ; free virtual = 11569

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5693 ; free virtual = 11569
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3010.211 ; gain = 0.000 ; free physical = 5660 ; free virtual = 11554
INFO: [Common 17-1381] The checkpoint '/home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file aes_block_diagram_wrapper_drc_routed.rpt -pb aes_block_diagram_wrapper_drc_routed.pb -rpx aes_block_diagram_wrapper_drc_routed.rpx
Command: report_drc -file aes_block_diagram_wrapper_drc_routed.rpt -pb aes_block_diagram_wrapper_drc_routed.pb -rpx aes_block_diagram_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file aes_block_diagram_wrapper_methodology_drc_routed.rpt -pb aes_block_diagram_wrapper_methodology_drc_routed.pb -rpx aes_block_diagram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file aes_block_diagram_wrapper_methodology_drc_routed.rpt -pb aes_block_diagram_wrapper_methodology_drc_routed.pb -rpx aes_block_diagram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gianluca/OS_project/OS_project.runs/impl_1/aes_block_diagram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file aes_block_diagram_wrapper_power_routed.rpt -pb aes_block_diagram_wrapper_power_summary_routed.pb -rpx aes_block_diagram_wrapper_power_routed.rpx
Command: report_power -file aes_block_diagram_wrapper_power_routed.rpt -pb aes_block_diagram_wrapper_power_summary_routed.pb -rpx aes_block_diagram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file aes_block_diagram_wrapper_route_status.rpt -pb aes_block_diagram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file aes_block_diagram_wrapper_timing_summary_routed.rpt -pb aes_block_diagram_wrapper_timing_summary_routed.pb -rpx aes_block_diagram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file aes_block_diagram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file aes_block_diagram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file aes_block_diagram_wrapper_bus_skew_routed.rpt -pb aes_block_diagram_wrapper_bus_skew_routed.pb -rpx aes_block_diagram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force aes_block_diagram_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./aes_block_diagram_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3352.141 ; gain = 273.301 ; free physical = 5595 ; free virtual = 11491
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 21:41:01 2023...
