

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 02:35:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |      170|     1578|  1.700 us|  15.780 us|  171|  1579|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+-----------+-----+------+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +--------------------------+-----------------------+---------+---------+----------+-----------+-----+------+---------+
        |Loop_1_proc1_U0           |Loop_1_proc1           |      170|     1578|  1.700 us|  15.780 us|  170|  1578|       no|
        |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |       14|       14|  0.140 us|   0.140 us|   14|    14|       no|
        +--------------------------+-----------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   48|    6731|  25838|    0|
|Memory           |        0|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   48|    6861|  25884|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   21|       6|     48|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+-------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------+-----------------------+---------+----+------+-------+-----+
    |Loop_1_proc1_U0           |Loop_1_proc1           |        4|  48|  4729|   2425|    0|
    |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |        0|   0|  2002|  23413|    0|
    +--------------------------+-----------------------+---------+----+------+-------+-----+
    |Total                     |                       |        4|  48|  6731|  25838|    0|
    +--------------------------+-----------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |AB_U   |AB_RAM_AUTO_1R1W  |        0|  128|  16|    0|    16|   32|     1|          512|
    +-------+------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |                  |        0|  128|  16|    0|    16|   32|     1|          512|
    +-------+------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_1_proc1_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |Loop_writeoutput_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_1_proc1_U0_ap_ready           |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_writeoutput_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  12|           6|           6|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_1_proc1_U0_ap_ready           |   9|          2|    1|          2|
    |ap_sync_reg_Loop_writeoutput_proc_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  18|          4|    2|          4|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_1_proc1_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_Loop_writeoutput_proc_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  128|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  128|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_i         |   in|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o         |  out|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o_ap_vld  |  out|    1|     ap_ovld|     ABpartial|       pointer|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

