\doxysection{DIO\+\_\+reg.\+h File Reference}
\hypertarget{_d_i_o__reg_8h}{}\label{_d_i_o__reg_8h}\index{DIO\_reg.h@{DIO\_reg.h}}


Register definitions for the Digital Input/\+Output (DIO) module.  


This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=145pt]{_d_i_o__reg_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_ada011c5bf95ab91774eee5c29b45fd06}{DDRA}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X3A)
\begin{DoxyCompactList}\small\item\em Data Direction Register Address for Port A. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a7c8a7f98a98d8cb125dd57a66720ab30}{PORTA}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X3B)
\begin{DoxyCompactList}\small\item\em Data Register Address for Port A. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_aa5b59706bf235bbd1936ae801f125507}{PINA}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X39)
\begin{DoxyCompactList}\small\item\em Input Pins Register Address for Port A. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a924a54df722121bc98383bdec5ae1898}{DDRB}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X37)
\begin{DoxyCompactList}\small\item\em Data Direction Register Address for Port B. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}{PORTB}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X38)
\begin{DoxyCompactList}\small\item\em Data Register Address for Port B. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a49f0e8289e962c02128f24b94d7aea7c}{PINB}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X36)
\begin{DoxyCompactList}\small\item\em Input Pins Register Address for Port B. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}{DDRC}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X34)
\begin{DoxyCompactList}\small\item\em Data Direction Register Address for Port C. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a68fea88642279a70246e026e7221b0a5}{PORTC}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X35)
\begin{DoxyCompactList}\small\item\em Data Register Address for Port B. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a0545e73dc7ae14b1f62293c1feba3983}{PINC}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X33)
\begin{DoxyCompactList}\small\item\em Input Pins Register Address for Port C. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_ae24189eeb3ce4bccd97d46e88f494e0a}{DDRD}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X31)
\begin{DoxyCompactList}\small\item\em Data Register Address for Port D. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}{PORTD}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X32)
\begin{DoxyCompactList}\small\item\em Input Pins Register Address for Port D. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_d_i_o__reg_8h_a50997bc44119b844ceaab463c564bfb7}{PIND}}~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X30)
\begin{DoxyCompactList}\small\item\em Input Pins Register Address for Port D. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Register definitions for the Digital Input/\+Output (DIO) module. 

\DoxyHorRuler{0}


This file contains the definitions for the registers associated with the Digital Input/\+Output (DIO) module of the microcontroller. It provides access to the Data Direction Register (DDR), Port Register (PORT), and Input Pins Register (PIN) for each port. \begin{DoxyAuthor}{Author}
Walid Megherbi ~\newline
 {\itshape  Github\+: \href{https://github.com/walid31000}{\texttt{ https\+://github.\+com/walid31000}} } 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
31/5/2023 
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Walid Megherbi 
\end{DoxyCopyright}


Definition in file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.



\doxysubsection{Macro Definition Documentation}
\Hypertarget{_d_i_o__reg_8h_ada011c5bf95ab91774eee5c29b45fd06}\index{DIO\_reg.h@{DIO\_reg.h}!DDRA@{DDRA}}
\index{DDRA@{DDRA}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{DDRA}{DDRA}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_ada011c5bf95ab91774eee5c29b45fd06} 
\#define DDRA~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X3A)}



Data Direction Register Address for Port A. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00022}{22}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a924a54df722121bc98383bdec5ae1898}\index{DIO\_reg.h@{DIO\_reg.h}!DDRB@{DDRB}}
\index{DDRB@{DDRB}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{DDRB}{DDRB}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a924a54df722121bc98383bdec5ae1898} 
\#define DDRB~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X37)}



Data Direction Register Address for Port B. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00041}{41}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}\index{DIO\_reg.h@{DIO\_reg.h}!DDRC@{DDRC}}
\index{DDRC@{DDRC}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{DDRC}{DDRC}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a13004c90aa4b54f1bc3fbd25ad3fd645} 
\#define DDRC~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X34)}



Data Direction Register Address for Port C. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00060}{60}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_ae24189eeb3ce4bccd97d46e88f494e0a}\index{DIO\_reg.h@{DIO\_reg.h}!DDRD@{DDRD}}
\index{DDRD@{DDRD}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{DDRD}{DDRD}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_ae24189eeb3ce4bccd97d46e88f494e0a} 
\#define DDRD~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X31)}



Data Register Address for Port D. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00076}{76}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_aa5b59706bf235bbd1936ae801f125507}\index{DIO\_reg.h@{DIO\_reg.h}!PINA@{PINA}}
\index{PINA@{PINA}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PINA}{PINA}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_aa5b59706bf235bbd1936ae801f125507} 
\#define PINA~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X39)}



Input Pins Register Address for Port A. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00033}{33}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a49f0e8289e962c02128f24b94d7aea7c}\index{DIO\_reg.h@{DIO\_reg.h}!PINB@{PINB}}
\index{PINB@{PINB}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PINB}{PINB}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a49f0e8289e962c02128f24b94d7aea7c} 
\#define PINB~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X36)}



Input Pins Register Address for Port B. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00052}{52}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a0545e73dc7ae14b1f62293c1feba3983}\index{DIO\_reg.h@{DIO\_reg.h}!PINC@{PINC}}
\index{PINC@{PINC}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PINC}{PINC}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a0545e73dc7ae14b1f62293c1feba3983} 
\#define PINC~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X33)}



Input Pins Register Address for Port C. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00071}{71}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a50997bc44119b844ceaab463c564bfb7}\index{DIO\_reg.h@{DIO\_reg.h}!PIND@{PIND}}
\index{PIND@{PIND}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PIND}{PIND}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a50997bc44119b844ceaab463c564bfb7} 
\#define PIND~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X30)}



Input Pins Register Address for Port D. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00086}{86}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a7c8a7f98a98d8cb125dd57a66720ab30}\index{DIO\_reg.h@{DIO\_reg.h}!PORTA@{PORTA}}
\index{PORTA@{PORTA}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PORTA}{PORTA}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a7c8a7f98a98d8cb125dd57a66720ab30} 
\#define PORTA~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X3B)}



Data Register Address for Port A. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00028}{28}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}\index{DIO\_reg.h@{DIO\_reg.h}!PORTB@{PORTB}}
\index{PORTB@{PORTB}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PORTB}{PORTB}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77} 
\#define PORTB~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X38)}



Data Register Address for Port B. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00047}{47}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a68fea88642279a70246e026e7221b0a5}\index{DIO\_reg.h@{DIO\_reg.h}!PORTC@{PORTC}}
\index{PORTC@{PORTC}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PORTC}{PORTC}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a68fea88642279a70246e026e7221b0a5} 
\#define PORTC~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X35)}



Data Register Address for Port B. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00066}{66}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

\Hypertarget{_d_i_o__reg_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}\index{DIO\_reg.h@{DIO\_reg.h}!PORTD@{PORTD}}
\index{PORTD@{PORTD}!DIO\_reg.h@{DIO\_reg.h}}
\doxysubsubsection{\texorpdfstring{PORTD}{PORTD}}
{\footnotesize\ttfamily \label{_d_i_o__reg_8h_a3e6a2517db4f9cb7c9037adf0aefe79b} 
\#define PORTD~\texorpdfstring{$\ast$}{*}((volatile \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}}\texorpdfstring{$\ast$}{*}) 0\+X32)}



Input Pins Register Address for Port D. 



Definition at line \mbox{\hyperlink{_d_i_o__reg_8h_source_l00081}{81}} of file \mbox{\hyperlink{_d_i_o__reg_8h_source}{DIO\+\_\+reg.\+h}}.

