/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /workspace/01.Emotiv/nrf7002/nrf7002_edge_impulse_test/SPI_sample/build/SPI_sample/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   /workspace/.emotiv/nrfconnect/v2.8.0/nrf/dts/bindings, $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /global-power-domain
 *   3   /soc
 *   4   /soc/peripheral@5f000000
 *   5   /cpuapp-ppb-bus
 *   6   /cpuapp-ppb-bus/interrupt-controller@e000e100
 *   7   /soc/peripheral@5f000000/gpiote@934000
 *   8   /soc/peripheral@5f000000/gpio@938200
 *   9   /soc/peripheral@5f000000/gpio@938400
 *   10  /soc/peripheral@5f000000/gpio@938c00
 *   11  /soc/peripheral@5f000000/gpio@938e00
 *   12  /soc/peripheral@5f000000/gpio@939200
 *   13  /bicr@fff87b0
 *   14  /chosen
 *   15  /entropy_bt_hci
 *   16  /prng
 *   17  /temp
 *   18  /soc/peripheral@5f000000/gpio@938000
 *   19  /buttons
 *   20  /buttons/button_0
 *   21  /buttons/button_1
 *   22  /buttons/button_2
 *   23  /buttons/button_3
 *   24  /cpuapp-ppb-bus/timer@e000e010
 *   25  /cpuflpr-private-bus
 *   26  /cpuflpr-private-bus/interrupt-controller@f0000000
 *   27  /cpuppr-private-bus
 *   28  /cpuppr-private-bus/interrupt-controller@f0000000
 *   29  /cpus
 *   30  /cpus/power-states
 *   31  /cpus/power-states/idle_cache_disabled
 *   32  /cpus/power-states/s2ram
 *   33  /clocks
 *   34  /clocks/hfxo
 *   35  /clocks/lfxo
 *   36  /clocks/fll16m
 *   37  /soc/ficr@fffe000
 *   38  /soc/peripheral@52000000
 *   39  /soc/peripheral@52000000/clock@d000
 *   40  /cpus/cpu@2
 *   41  /ipc
 *   42  /reserved-memory
 *   43  /reserved-memory/memory@2f010000
 *   44  /reserved-memory/memory@2f010000/memory@0
 *   45  /reserved-memory/memory@2f010000/memory@800
 *   46  /soc/peripheral@5f000000/mailbox@99000
 *   47  /soc/peripheral@5f000000/mailbox@9a000
 *   48  /ipc/ipc-1-2
 *   49  /reserved-memory/memory@2f88fce0
 *   50  /reserved-memory/memory@2f88fd60
 *   51  /soc/peripheral@5f000000/mailbox@8c8000
 *   52  /ipc/ipc-2-12
 *   53  /reserved-memory/memory@2fc00000
 *   54  /reserved-memory/memory@2fc00000/memory@f800
 *   55  /reserved-memory/memory@2fc00000/memory@fc00
 *   56  /reserved-memory/memory@2fc00000/memory@0
 *   57  /soc/mram@e000000
 *   58  /soc/mram@e000000/cpuapp-rx-partitions
 *   59  /soc/mram@e000000/cpuapp-rx-partitions/partition@e4000
 *   60  /soc/peripheral@5f000000/vpr@908000
 *   61  /soc/peripheral@5f000000/vpr@908000/mailbox@0
 *   62  /ipc/ipc-2-13
 *   63  /reserved-memory/memory@2f890000
 *   64  /reserved-memory/memory@2f890000/memory@b800
 *   65  /reserved-memory/memory@2f890000/memory@bc00
 *   66  /reserved-memory/memory@2f890000/memory@0
 *   67  /soc/mram@e000000/cpuapp-rx-partitions/partition@f4000
 *   68  /soc/peripheral@5f000000/vpr@8d4000
 *   69  /soc/peripheral@5f000000/vpr@8d4000/mailbox@0
 *   70  /ipc/ipc-2-14
 *   71  /reserved-memory/memory@2f0bf000
 *   72  /reserved-memory/memory@2f0bf000/memory@0
 *   73  /reserved-memory/memory@2f0bf000/memory@800
 *   74  /soc/peripheral@5f000000/mailbox@9b000
 *   75  /ipc/ipc-2-3
 *   76  /ipc/ipc-2-3/bt_hci_ipc0
 *   77  /leds
 *   78  /leds/led_0
 *   79  /leds/led_1
 *   80  /leds/led_2
 *   81  /leds/led_3
 *   82  /pin-controller
 *   83  /pin-controller/can120_default
 *   84  /pin-controller/can120_default/group1
 *   85  /pin-controller/exmif_default
 *   86  /pin-controller/exmif_default/group1
 *   87  /pin-controller/pwm130_default
 *   88  /pin-controller/pwm130_default/group1
 *   89  /pin-controller/pwm130_sleep
 *   90  /pin-controller/pwm130_sleep/group1
 *   91  /pin-controller/spi121_default_alt
 *   92  /pin-controller/spi121_default_alt/group1
 *   93  /pin-controller/spi121_sleep_alt
 *   94  /pin-controller/spi121_sleep_alt/group1
 *   95  /pin-controller/spis131_default_alt
 *   96  /pin-controller/spis131_default_alt/group1
 *   97  /pin-controller/spis131_sleep_alt
 *   98  /pin-controller/spis131_sleep_alt/group1
 *   99  /pin-controller/uart120_default
 *   100 /pin-controller/uart120_default/group1
 *   101 /pin-controller/uart120_default/group2
 *   102 /pin-controller/uart120_sleep
 *   103 /pin-controller/uart120_sleep/group1
 *   104 /pin-controller/uart135_default
 *   105 /pin-controller/uart135_default/group1
 *   106 /pin-controller/uart135_default/group3
 *   107 /pin-controller/uart135_sleep
 *   108 /pin-controller/uart135_sleep/group1
 *   109 /pin-controller/uart136_default
 *   110 /pin-controller/uart136_default/group1
 *   111 /pin-controller/uart136_default/group3
 *   112 /pin-controller/uart136_sleep
 *   113 /pin-controller/uart136_sleep/group1
 *   114 /reserved-memory/memory@2fc12000
 *   115 /soc/peripheral@5f000000/pwm@9a4000
 *   116 /pwmleds
 *   117 /pwmleds/pwm_led_2
 *   118 /reserved-memory/memory@e1ed000
 *   119 /reserved-memory/memory@2f88fe00
 *   120 /reserved-memory/memory@2f88fe80
 *   121 /reserved-memory/memory@2fc13000
 *   122 /reserved-memory/memory@2f010000/memory@1000
 *   123 /reserved-memory/memory@2f051000
 *   124 /reserved-memory/memory@2f051000/memory@0
 *   125 /reserved-memory/memory@2f051000/memory@800
 *   126 /reserved-memory/memory@2f0be000
 *   127 /reserved-memory/memory@2f0be000/memory@0
 *   128 /soc/memory@a2000000
 *   129 /soc/sram@22000000
 *   130 /soc/uicr@fff8000
 *   131 /soc/uicr@fffa000
 *   132 /soc/mram@e000000/cpuapp-rw-partitions
 *   133 /soc/mram@e000000/cpuapp-rw-partitions/partition@100000
 *   134 /soc/mram@e000000/cpuapp-rw-partitions/partition@1e3000
 *   135 /soc/mram@e000000/cpuapp-rx-partitions/partition@a6000
 *   136 /soc/mram@e000000/cpurad-rx-partitions
 *   137 /soc/mram@e000000/cpurad-rx-partitions/partition@66000
 *   138 /soc/peripheral@52000000/ieee802154
 *   139 /soc/peripheral@52000000/ipct@13000
 *   140 /soc/peripheral@52000000/resetinfo@1e000
 *   141 /clocks/lfclk
 *   142 /soc/peripheral@52000000/watchdog@14000
 *   143 /soc/peripheral@52000000/watchdog@15000
 *   144 /soc/peripheral@5f000000/adc@982000
 *   145 /soc/peripheral@5f000000/clock-controller@8c2000
 *   146 /soc/peripheral@5f000000/can@8d8000
 *   147 /soc/peripheral@5f000000/comparator@983000
 *   148 /soc/peripheral@5f000000/dppic@8e1000
 *   149 /soc/peripheral@5f000000/dppic@922000
 *   150 /soc/peripheral@5f000000/dppic@981000
 *   151 /soc/peripheral@5f000000/dppic@991000
 *   152 /soc/peripheral@5f000000/dppic@9a1000
 *   153 /soc/peripheral@5f000000/dppic@9b1000
 *   154 /soc/peripheral@5f000000/dppic@9c1000
 *   155 /soc/peripheral@5f000000/dppic@9d1000
 *   156 /soc/peripheral@5f000000/egu@92d000
 *   157 /soc/peripheral@5f000000/grtc@99c000
 *   158 /soc/peripheral@5f000000/i2c@9a5000
 *   159 /soc/peripheral@5f000000/i2c@9a6000
 *   160 /soc/peripheral@5f000000/i2c@9b5000
 *   161 /soc/peripheral@5f000000/i2c@9b6000
 *   162 /soc/peripheral@5f000000/i2c@9c5000
 *   163 /soc/peripheral@5f000000/i2c@9c6000
 *   164 /soc/peripheral@5f000000/i2c@9d5000
 *   165 /soc/peripheral@5f000000/i2c@9d6000
 *   166 /soc/peripheral@5f000000/ipct@8d1000
 *   167 /soc/peripheral@5f000000/ipct@921000
 *   168 /soc/peripheral@5f000000/nfct@985000
 *   169 /clocks/hsfll120
 *   170 /soc/peripheral@5f000000/pwm@8e4000
 *   171 /soc/peripheral@5f000000/pwm@9b4000
 *   172 /soc/peripheral@5f000000/pwm@9c4000
 *   173 /soc/peripheral@5f000000/pwm@9d4000
 *   174 /soc/peripheral@5f000000/qdec@994000
 *   175 /soc/peripheral@5f000000/qdec@995000
 *   176 /soc/peripheral@5f000000/rtc@928000
 *   177 /soc/peripheral@5f000000/rtc@929000
 *   178 /soc/peripheral@5f000000/spi@8e6000
 *   179 /soc/peripheral@5f000000/spi@9a5000
 *   180 /soc/peripheral@5f000000/spi@9a6000
 *   181 /soc/peripheral@5f000000/spi@9b5000
 *   182 /soc/peripheral@5f000000/spi@9b6000
 *   183 /soc/peripheral@5f000000/spi@9c5000
 *   184 /soc/peripheral@5f000000/spi@9c6000
 *   185 /soc/peripheral@5f000000/spi@9d5000
 *   186 /soc/peripheral@5f000000/spi@9d6000
 *   187 /soc/peripheral@5f000000/temperature-sensor@984000
 *   188 /soc/peripheral@5f000000/timer@8e2000
 *   189 /soc/peripheral@5f000000/timer@8e3000
 *   190 /soc/peripheral@5f000000/timer@9a2000
 *   191 /soc/peripheral@5f000000/timer@9a3000
 *   192 /soc/peripheral@5f000000/timer@9b2000
 *   193 /soc/peripheral@5f000000/timer@9b3000
 *   194 /soc/peripheral@5f000000/timer@9c2000
 *   195 /soc/peripheral@5f000000/timer@9c3000
 *   196 /soc/peripheral@5f000000/timer@9d2000
 *   197 /soc/peripheral@5f000000/timer@9d3000
 *   198 /soc/peripheral@5f000000/uart@8e6000
 *   199 /soc/peripheral@5f000000/uart@9a5000
 *   200 /soc/peripheral@5f000000/uart@9a6000
 *   201 /soc/peripheral@5f000000/uart@9b5000
 *   202 /soc/peripheral@5f000000/uart@9b6000
 *   203 /soc/peripheral@5f000000/uart@9c5000
 *   204 /soc/peripheral@5f000000/uart@9c6000
 *   205 /soc/peripheral@5f000000/uart@9d5000
 *   206 /soc/peripheral@5f000000/uart@9d6000
 *   207 /soc/peripheral@5f000000/usbhs@86000
 *   208 /soc/peripheral@5f000000/watchdog@92b000
 *   209 /soc/peripheral@5f000000/watchdog@92c000
 *   210 /reserved-memory/memory@2f890000/memory@c000
 *   211 /soc/peripheral@5f000000/spi@8e7000
 *   212 /soc/peripheral@5f000000/spi@8e7000/bme280@0
 *   213 /soc/peripheral@5f000000/spi@8e7000/test-spi-dev@0
 *   214 /soc/peripheral@5f000000/spi@95000
 *   215 /soc/peripheral@5f000000/spi@95000/mx25uw6345g@0
 *   216 /soc/peripheral@bf000000
 *   217 /soc/peripheral@bf000000/tbm@3000
 *   218 /soc/peripheral@bf000000/tddconf@1000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 19
#define DT_N_CHILD_NUM_STATUS_OKAY 18
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller) fn(DT_N_S_entropy_bt_hci) fn(DT_N_S_cpus) fn(DT_N_S_reserved_memory) fn(DT_N_S_clocks) fn(DT_N_S_global_power_domain) fn(DT_N_S_soc) fn(DT_N_S_cpuapp_ppb_bus) fn(DT_N_S_cpuppr_private_bus) fn(DT_N_S_cpuflpr_private_bus) fn(DT_N_S_temp) fn(DT_N_S_ipc) fn(DT_N_S_bicr_fff87b0) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_buttons) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_prng)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_entropy_bt_hci) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_global_power_domain) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuapp_ppb_bus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuppr_private_bus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuflpr_private_bus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bicr_fff87b0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_prng)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_entropy_bt_hci, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_global_power_domain, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__) fn(DT_N_S_cpuppr_private_bus, __VA_ARGS__) fn(DT_N_S_cpuflpr_private_bus, __VA_ARGS__) fn(DT_N_S_temp, __VA_ARGS__) fn(DT_N_S_ipc, __VA_ARGS__) fn(DT_N_S_bicr_fff87b0, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_prng, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_entropy_bt_hci, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_global_power_domain, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuppr_private_bus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuflpr_private_bus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_temp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bicr_fff87b0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_prng, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller) fn(DT_N_S_entropy_bt_hci) fn(DT_N_S_cpus) fn(DT_N_S_reserved_memory) fn(DT_N_S_clocks) fn(DT_N_S_global_power_domain) fn(DT_N_S_soc) fn(DT_N_S_cpuapp_ppb_bus) fn(DT_N_S_cpuppr_private_bus) fn(DT_N_S_cpuflpr_private_bus) fn(DT_N_S_ipc) fn(DT_N_S_bicr_fff87b0) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_buttons) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_prng)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_entropy_bt_hci) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_global_power_domain) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuapp_ppb_bus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuppr_private_bus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuflpr_private_bus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bicr_fff87b0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_prng)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_entropy_bt_hci, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_global_power_domain, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__) fn(DT_N_S_cpuppr_private_bus, __VA_ARGS__) fn(DT_N_S_cpuflpr_private_bus, __VA_ARGS__) fn(DT_N_S_ipc, __VA_ARGS__) fn(DT_N_S_bicr_fff87b0, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_prng, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_entropy_bt_hci, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_global_power_domain, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuppr_private_bus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuflpr_private_bus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_bicr_fff87b0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_prng, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /global-power-domain */ \
	3, /* /soc */ \
	5, /* /cpuapp-ppb-bus */ \
	13, /* /bicr@fff87b0 */ \
	14, /* /chosen */ \
	15, /* /entropy_bt_hci */ \
	16, /* /prng */ \
	17, /* /temp */ \
	19, /* /buttons */ \
	25, /* /cpuflpr-private-bus */ \
	27, /* /cpuppr-private-bus */ \
	29, /* /cpus */ \
	33, /* /clocks */ \
	41, /* /ipc */ \
	42, /* /reserved-memory */ \
	77, /* /leds */ \
	82, /* /pin-controller */ \
	116, /* /pwmleds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nordic_nrf54h20dk_nrf54h20_cpuapp DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_nordic_nrf54h20dk_nrf54h20_cpuapp 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "nrf54h20dk_nrf54h20-cpuapp"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nordic,nrf54h20dk_nrf54h20-cpuapp"}
#define DT_N_P_compatible_IDX_0 "nordic,nrf54h20dk_nrf54h20-cpuapp"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf54h20dk_nrf54h20-cpuapp
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nordic_nrf54h20dk_nrf54h20_cpuapp
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF54H20DK_NRF54H20_CPUAPP
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /global-power-domain
 *
 * Node identifier: DT_N_S_global_power_domain
 *
 * Binding (compatible = nordic,nrf-gpd):
 *   $ZEPHYR_BASE/dts/bindings/power/nordic,nrf-gpd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_global_power_domain_PATH "/global-power-domain"

/* Node's name with unit-address: */
#define DT_N_S_global_power_domain_FULL_NAME "global-power-domain"

/* Node parent (/) identifier: */
#define DT_N_S_global_power_domain_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_global_power_domain_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_global_power_domain_NODELABEL_NUM 1
#define DT_N_S_global_power_domain_FOREACH_NODELABEL(fn) fn(gpd)
#define DT_N_S_global_power_domain_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpd, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_global_power_domain_CHILD_NUM 0
#define DT_N_S_global_power_domain_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_global_power_domain_FOREACH_CHILD(fn) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_global_power_domain_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_global_power_domain_ORD 2
#define DT_N_S_global_power_domain_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_global_power_domain_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_global_power_domain_SUPPORTS_ORDS \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */ \
	8, /* /soc/peripheral@5f000000/gpio@938200 */ \
	9, /* /soc/peripheral@5f000000/gpio@938400 */ \
	10, /* /soc/peripheral@5f000000/gpio@938c00 */ \
	11, /* /soc/peripheral@5f000000/gpio@938e00 */ \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	46, /* /soc/peripheral@5f000000/mailbox@99000 */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	57, /* /soc/mram@e000000 */ \
	60, /* /soc/peripheral@5f000000/vpr@908000 */ \
	68, /* /soc/peripheral@5f000000/vpr@8d4000 */ \
	74, /* /soc/peripheral@5f000000/mailbox@9b000 */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */ \
	144, /* /soc/peripheral@5f000000/adc@982000 */ \
	146, /* /soc/peripheral@5f000000/can@8d8000 */ \
	147, /* /soc/peripheral@5f000000/comparator@983000 */ \
	148, /* /soc/peripheral@5f000000/dppic@8e1000 */ \
	149, /* /soc/peripheral@5f000000/dppic@922000 */ \
	150, /* /soc/peripheral@5f000000/dppic@981000 */ \
	151, /* /soc/peripheral@5f000000/dppic@991000 */ \
	152, /* /soc/peripheral@5f000000/dppic@9a1000 */ \
	153, /* /soc/peripheral@5f000000/dppic@9b1000 */ \
	154, /* /soc/peripheral@5f000000/dppic@9c1000 */ \
	155, /* /soc/peripheral@5f000000/dppic@9d1000 */ \
	156, /* /soc/peripheral@5f000000/egu@92d000 */ \
	157, /* /soc/peripheral@5f000000/grtc@99c000 */ \
	158, /* /soc/peripheral@5f000000/i2c@9a5000 */ \
	159, /* /soc/peripheral@5f000000/i2c@9a6000 */ \
	160, /* /soc/peripheral@5f000000/i2c@9b5000 */ \
	161, /* /soc/peripheral@5f000000/i2c@9b6000 */ \
	162, /* /soc/peripheral@5f000000/i2c@9c5000 */ \
	163, /* /soc/peripheral@5f000000/i2c@9c6000 */ \
	164, /* /soc/peripheral@5f000000/i2c@9d5000 */ \
	165, /* /soc/peripheral@5f000000/i2c@9d6000 */ \
	167, /* /soc/peripheral@5f000000/ipct@921000 */ \
	168, /* /soc/peripheral@5f000000/nfct@985000 */ \
	170, /* /soc/peripheral@5f000000/pwm@8e4000 */ \
	171, /* /soc/peripheral@5f000000/pwm@9b4000 */ \
	172, /* /soc/peripheral@5f000000/pwm@9c4000 */ \
	173, /* /soc/peripheral@5f000000/pwm@9d4000 */ \
	174, /* /soc/peripheral@5f000000/qdec@994000 */ \
	175, /* /soc/peripheral@5f000000/qdec@995000 */ \
	176, /* /soc/peripheral@5f000000/rtc@928000 */ \
	177, /* /soc/peripheral@5f000000/rtc@929000 */ \
	178, /* /soc/peripheral@5f000000/spi@8e6000 */ \
	179, /* /soc/peripheral@5f000000/spi@9a5000 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */ \
	181, /* /soc/peripheral@5f000000/spi@9b5000 */ \
	182, /* /soc/peripheral@5f000000/spi@9b6000 */ \
	183, /* /soc/peripheral@5f000000/spi@9c5000 */ \
	184, /* /soc/peripheral@5f000000/spi@9c6000 */ \
	185, /* /soc/peripheral@5f000000/spi@9d5000 */ \
	186, /* /soc/peripheral@5f000000/spi@9d6000 */ \
	187, /* /soc/peripheral@5f000000/temperature-sensor@984000 */ \
	188, /* /soc/peripheral@5f000000/timer@8e2000 */ \
	189, /* /soc/peripheral@5f000000/timer@8e3000 */ \
	190, /* /soc/peripheral@5f000000/timer@9a2000 */ \
	191, /* /soc/peripheral@5f000000/timer@9a3000 */ \
	192, /* /soc/peripheral@5f000000/timer@9b2000 */ \
	193, /* /soc/peripheral@5f000000/timer@9b3000 */ \
	194, /* /soc/peripheral@5f000000/timer@9c2000 */ \
	195, /* /soc/peripheral@5f000000/timer@9c3000 */ \
	196, /* /soc/peripheral@5f000000/timer@9d2000 */ \
	197, /* /soc/peripheral@5f000000/timer@9d3000 */ \
	198, /* /soc/peripheral@5f000000/uart@8e6000 */ \
	199, /* /soc/peripheral@5f000000/uart@9a5000 */ \
	200, /* /soc/peripheral@5f000000/uart@9a6000 */ \
	201, /* /soc/peripheral@5f000000/uart@9b5000 */ \
	202, /* /soc/peripheral@5f000000/uart@9b6000 */ \
	203, /* /soc/peripheral@5f000000/uart@9c5000 */ \
	204, /* /soc/peripheral@5f000000/uart@9c6000 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */ \
	206, /* /soc/peripheral@5f000000/uart@9d6000 */ \
	207, /* /soc/peripheral@5f000000/usbhs@86000 */ \
	208, /* /soc/peripheral@5f000000/watchdog@92b000 */ \
	209, /* /soc/peripheral@5f000000/watchdog@92c000 */ \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */ \
	214, /* /soc/peripheral@5f000000/spi@95000 */

/* Existence and alternate IDs: */
#define DT_N_S_global_power_domain_EXISTS 1
#define DT_N_INST_0_nordic_nrf_gpd DT_N_S_global_power_domain
#define DT_N_NODELABEL_gpd         DT_N_S_global_power_domain

/* Macros for properties that are special in the specification: */
#define DT_N_S_global_power_domain_REG_NUM 0
#define DT_N_S_global_power_domain_RANGES_NUM 0
#define DT_N_S_global_power_domain_FOREACH_RANGE(fn) 
#define DT_N_S_global_power_domain_IRQ_NUM 0
#define DT_N_S_global_power_domain_IRQ_LEVEL 0
#define DT_N_S_global_power_domain_COMPAT_MATCHES_nordic_nrf_gpd 1
#define DT_N_S_global_power_domain_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_global_power_domain_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_global_power_domain_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_global_power_domain_COMPAT_MODEL_IDX_0 "nrf-gpd"
#define DT_N_S_global_power_domain_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_global_power_domain_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_global_power_domain_P_wakeup_source 0
#define DT_N_S_global_power_domain_P_wakeup_source_EXISTS 1
#define DT_N_S_global_power_domain_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_global_power_domain_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_global_power_domain_P_compatible {"nordic,nrf-gpd"}
#define DT_N_S_global_power_domain_P_compatible_IDX_0 "nordic,nrf-gpd"
#define DT_N_S_global_power_domain_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpd
#define DT_N_S_global_power_domain_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpd
#define DT_N_S_global_power_domain_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPD
#define DT_N_S_global_power_domain_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_global_power_domain_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_global_power_domain, compatible, 0)
#define DT_N_S_global_power_domain_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_global_power_domain, compatible, 0)
#define DT_N_S_global_power_domain_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_global_power_domain, compatible, 0, __VA_ARGS__)
#define DT_N_S_global_power_domain_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_global_power_domain, compatible, 0, __VA_ARGS__)
#define DT_N_S_global_power_domain_P_compatible_LEN 1
#define DT_N_S_global_power_domain_P_compatible_EXISTS 1
#define DT_N_S_global_power_domain_P_zephyr_deferred_init 0
#define DT_N_S_global_power_domain_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 9
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 9
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mram_e000000) fn(DT_N_S_soc_S_uicr_fff8000) fn(DT_N_S_soc_S_uicr_fffa000) fn(DT_N_S_soc_S_ficr_fffe000) fn(DT_N_S_soc_S_sram_22000000) fn(DT_N_S_soc_S_peripheral_52000000) fn(DT_N_S_soc_S_peripheral_bf000000) fn(DT_N_S_soc_S_peripheral_5f000000) fn(DT_N_S_soc_S_memory_a2000000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fff8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fffa000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ficr_fffe000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_22000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_bf000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_a2000000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__) fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_bf000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mram_e000000) fn(DT_N_S_soc_S_uicr_fff8000) fn(DT_N_S_soc_S_uicr_fffa000) fn(DT_N_S_soc_S_ficr_fffe000) fn(DT_N_S_soc_S_sram_22000000) fn(DT_N_S_soc_S_peripheral_52000000) fn(DT_N_S_soc_S_peripheral_bf000000) fn(DT_N_S_soc_S_peripheral_5f000000) fn(DT_N_S_soc_S_memory_a2000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fff8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fffa000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ficr_fffe000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_22000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_bf000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_a2000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__) fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_bf000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 3
#define DT_N_S_soc_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	4, /* /soc/peripheral@5f000000 */ \
	37, /* /soc/ficr@fffe000 */ \
	38, /* /soc/peripheral@52000000 */ \
	57, /* /soc/mram@e000000 */ \
	128, /* /soc/memory@a2000000 */ \
	129, /* /soc/sram@22000000 */ \
	130, /* /soc/uicr@fff8000 */ \
	131, /* /soc/uicr@fffa000 */ \
	216, /* /soc/peripheral@bf000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_PATH "/soc/peripheral@5f000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_FULL_NAME "peripheral@5f000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_NODELABEL(fn) fn(global_peripherals)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(global_peripherals, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_CHILD_NUM 81
#define DT_N_S_soc_S_peripheral_5f000000_CHILD_NUM_STATUS_OKAY 17
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_ORD 4
#define DT_N_S_soc_S_peripheral_5f000000_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_SUPPORTS_ORDS \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */ \
	8, /* /soc/peripheral@5f000000/gpio@938200 */ \
	9, /* /soc/peripheral@5f000000/gpio@938400 */ \
	10, /* /soc/peripheral@5f000000/gpio@938c00 */ \
	11, /* /soc/peripheral@5f000000/gpio@938e00 */ \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	46, /* /soc/peripheral@5f000000/mailbox@99000 */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	51, /* /soc/peripheral@5f000000/mailbox@8c8000 */ \
	60, /* /soc/peripheral@5f000000/vpr@908000 */ \
	68, /* /soc/peripheral@5f000000/vpr@8d4000 */ \
	74, /* /soc/peripheral@5f000000/mailbox@9b000 */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */ \
	144, /* /soc/peripheral@5f000000/adc@982000 */ \
	145, /* /soc/peripheral@5f000000/clock-controller@8c2000 */ \
	146, /* /soc/peripheral@5f000000/can@8d8000 */ \
	147, /* /soc/peripheral@5f000000/comparator@983000 */ \
	148, /* /soc/peripheral@5f000000/dppic@8e1000 */ \
	149, /* /soc/peripheral@5f000000/dppic@922000 */ \
	150, /* /soc/peripheral@5f000000/dppic@981000 */ \
	151, /* /soc/peripheral@5f000000/dppic@991000 */ \
	152, /* /soc/peripheral@5f000000/dppic@9a1000 */ \
	153, /* /soc/peripheral@5f000000/dppic@9b1000 */ \
	154, /* /soc/peripheral@5f000000/dppic@9c1000 */ \
	155, /* /soc/peripheral@5f000000/dppic@9d1000 */ \
	156, /* /soc/peripheral@5f000000/egu@92d000 */ \
	157, /* /soc/peripheral@5f000000/grtc@99c000 */ \
	158, /* /soc/peripheral@5f000000/i2c@9a5000 */ \
	159, /* /soc/peripheral@5f000000/i2c@9a6000 */ \
	160, /* /soc/peripheral@5f000000/i2c@9b5000 */ \
	161, /* /soc/peripheral@5f000000/i2c@9b6000 */ \
	162, /* /soc/peripheral@5f000000/i2c@9c5000 */ \
	163, /* /soc/peripheral@5f000000/i2c@9c6000 */ \
	164, /* /soc/peripheral@5f000000/i2c@9d5000 */ \
	165, /* /soc/peripheral@5f000000/i2c@9d6000 */ \
	166, /* /soc/peripheral@5f000000/ipct@8d1000 */ \
	167, /* /soc/peripheral@5f000000/ipct@921000 */ \
	168, /* /soc/peripheral@5f000000/nfct@985000 */ \
	170, /* /soc/peripheral@5f000000/pwm@8e4000 */ \
	171, /* /soc/peripheral@5f000000/pwm@9b4000 */ \
	172, /* /soc/peripheral@5f000000/pwm@9c4000 */ \
	173, /* /soc/peripheral@5f000000/pwm@9d4000 */ \
	174, /* /soc/peripheral@5f000000/qdec@994000 */ \
	175, /* /soc/peripheral@5f000000/qdec@995000 */ \
	176, /* /soc/peripheral@5f000000/rtc@928000 */ \
	177, /* /soc/peripheral@5f000000/rtc@929000 */ \
	178, /* /soc/peripheral@5f000000/spi@8e6000 */ \
	179, /* /soc/peripheral@5f000000/spi@9a5000 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */ \
	181, /* /soc/peripheral@5f000000/spi@9b5000 */ \
	182, /* /soc/peripheral@5f000000/spi@9b6000 */ \
	183, /* /soc/peripheral@5f000000/spi@9c5000 */ \
	184, /* /soc/peripheral@5f000000/spi@9c6000 */ \
	185, /* /soc/peripheral@5f000000/spi@9d5000 */ \
	186, /* /soc/peripheral@5f000000/spi@9d6000 */ \
	187, /* /soc/peripheral@5f000000/temperature-sensor@984000 */ \
	188, /* /soc/peripheral@5f000000/timer@8e2000 */ \
	189, /* /soc/peripheral@5f000000/timer@8e3000 */ \
	190, /* /soc/peripheral@5f000000/timer@9a2000 */ \
	191, /* /soc/peripheral@5f000000/timer@9a3000 */ \
	192, /* /soc/peripheral@5f000000/timer@9b2000 */ \
	193, /* /soc/peripheral@5f000000/timer@9b3000 */ \
	194, /* /soc/peripheral@5f000000/timer@9c2000 */ \
	195, /* /soc/peripheral@5f000000/timer@9c3000 */ \
	196, /* /soc/peripheral@5f000000/timer@9d2000 */ \
	197, /* /soc/peripheral@5f000000/timer@9d3000 */ \
	198, /* /soc/peripheral@5f000000/uart@8e6000 */ \
	199, /* /soc/peripheral@5f000000/uart@9a5000 */ \
	200, /* /soc/peripheral@5f000000/uart@9a6000 */ \
	201, /* /soc/peripheral@5f000000/uart@9b5000 */ \
	202, /* /soc/peripheral@5f000000/uart@9b6000 */ \
	203, /* /soc/peripheral@5f000000/uart@9c5000 */ \
	204, /* /soc/peripheral@5f000000/uart@9c6000 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */ \
	206, /* /soc/peripheral@5f000000/uart@9d6000 */ \
	207, /* /soc/peripheral@5f000000/usbhs@86000 */ \
	208, /* /soc/peripheral@5f000000/watchdog@92b000 */ \
	209, /* /soc/peripheral@5f000000/watchdog@92c000 */ \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */ \
	214, /* /soc/peripheral@5f000000/spi@95000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_EXISTS 1
#define DT_N_NODELABEL_global_peripherals DT_N_S_soc_S_peripheral_5f000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_5f000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1593835520 /* 0x5f000000 */
#define DT_N_S_soc_S_peripheral_5f000000_RANGES_IDX_0_VAL_LENGTH 16777216 /* 0x1000000 */
#define DT_N_S_soc_S_peripheral_5f000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_5f000000, 0)
#define DT_N_S_soc_S_peripheral_5f000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /cpuapp-ppb-bus
 *
 * Node identifier: DT_N_S_cpuapp_ppb_bus
 */

/* Node's full path: */
#define DT_N_S_cpuapp_ppb_bus_PATH "/cpuapp-ppb-bus"

/* Node's name with unit-address: */
#define DT_N_S_cpuapp_ppb_bus_FULL_NAME "cpuapp-ppb-bus"

/* Node parent (/) identifier: */
#define DT_N_S_cpuapp_ppb_bus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuapp_ppb_bus_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuapp_ppb_bus_NODELABEL_NUM 1
#define DT_N_S_cpuapp_ppb_bus_FOREACH_NODELABEL(fn) fn(cpuapp_ppb)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_ppb, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuapp_ppb_bus_CHILD_NUM 2
#define DT_N_S_cpuapp_ppb_bus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD(fn) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpuapp_ppb_bus_ORD 5
#define DT_N_S_cpuapp_ppb_bus_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuapp_ppb_bus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuapp_ppb_bus_SUPPORTS_ORDS \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	24, /* /cpuapp-ppb-bus/timer@e000e010 */

/* Existence and alternate IDs: */
#define DT_N_S_cpuapp_ppb_bus_EXISTS 1
#define DT_N_INST_1_simple_bus    DT_N_S_cpuapp_ppb_bus
#define DT_N_NODELABEL_cpuapp_ppb DT_N_S_cpuapp_ppb_bus

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuapp_ppb_bus_REG_NUM 0
#define DT_N_S_cpuapp_ppb_bus_RANGES_NUM 0
#define DT_N_S_cpuapp_ppb_bus_FOREACH_RANGE(fn) 
#define DT_N_S_cpuapp_ppb_bus_IRQ_NUM 0
#define DT_N_S_cpuapp_ppb_bus_IRQ_LEVEL 0
#define DT_N_S_cpuapp_ppb_bus_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_cpuapp_ppb_bus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuapp_ppb_bus_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpuapp_ppb_bus_P_compatible {"simple-bus"}
#define DT_N_S_cpuapp_ppb_bus_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_cpuapp_ppb_bus_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_cpuapp_ppb_bus_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_cpuapp_ppb_bus_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_cpuapp_ppb_bus_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuapp_ppb_bus, compatible, 0)
#define DT_N_S_cpuapp_ppb_bus_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuapp_ppb_bus, compatible, 0)
#define DT_N_S_cpuapp_ppb_bus_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuapp_ppb_bus, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuapp_ppb_bus, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_P_compatible_LEN 1
#define DT_N_S_cpuapp_ppb_bus_P_compatible_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_P_ranges_EXISTS 1

/*
 * Devicetree node: /cpuapp-ppb-bus/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_PATH "/cpuapp-ppb-bus/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/cpuapp-ppb-bus) identifier: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_PARENT DT_N_S_cpuapp_ppb_bus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_NODELABEL_NUM 2
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(cpuapp_nvic) fn(nvic)
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_nvic, __VA_ARGS__) fn(nvic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_ORD 6
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	5, /* /cpuapp-ppb-bus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */ \
	139, /* /soc/peripheral@52000000/ipct@13000 */ \
	142, /* /soc/peripheral@52000000/watchdog@14000 */ \
	143, /* /soc/peripheral@52000000/watchdog@15000 */ \
	144, /* /soc/peripheral@5f000000/adc@982000 */ \
	145, /* /soc/peripheral@5f000000/clock-controller@8c2000 */ \
	146, /* /soc/peripheral@5f000000/can@8d8000 */ \
	147, /* /soc/peripheral@5f000000/comparator@983000 */ \
	156, /* /soc/peripheral@5f000000/egu@92d000 */ \
	157, /* /soc/peripheral@5f000000/grtc@99c000 */ \
	158, /* /soc/peripheral@5f000000/i2c@9a5000 */ \
	159, /* /soc/peripheral@5f000000/i2c@9a6000 */ \
	160, /* /soc/peripheral@5f000000/i2c@9b5000 */ \
	161, /* /soc/peripheral@5f000000/i2c@9b6000 */ \
	162, /* /soc/peripheral@5f000000/i2c@9c5000 */ \
	163, /* /soc/peripheral@5f000000/i2c@9c6000 */ \
	164, /* /soc/peripheral@5f000000/i2c@9d5000 */ \
	165, /* /soc/peripheral@5f000000/i2c@9d6000 */ \
	168, /* /soc/peripheral@5f000000/nfct@985000 */ \
	170, /* /soc/peripheral@5f000000/pwm@8e4000 */ \
	171, /* /soc/peripheral@5f000000/pwm@9b4000 */ \
	172, /* /soc/peripheral@5f000000/pwm@9c4000 */ \
	173, /* /soc/peripheral@5f000000/pwm@9d4000 */ \
	174, /* /soc/peripheral@5f000000/qdec@994000 */ \
	175, /* /soc/peripheral@5f000000/qdec@995000 */ \
	176, /* /soc/peripheral@5f000000/rtc@928000 */ \
	177, /* /soc/peripheral@5f000000/rtc@929000 */ \
	178, /* /soc/peripheral@5f000000/spi@8e6000 */ \
	179, /* /soc/peripheral@5f000000/spi@9a5000 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */ \
	181, /* /soc/peripheral@5f000000/spi@9b5000 */ \
	182, /* /soc/peripheral@5f000000/spi@9b6000 */ \
	183, /* /soc/peripheral@5f000000/spi@9c5000 */ \
	184, /* /soc/peripheral@5f000000/spi@9c6000 */ \
	185, /* /soc/peripheral@5f000000/spi@9d5000 */ \
	186, /* /soc/peripheral@5f000000/spi@9d6000 */ \
	187, /* /soc/peripheral@5f000000/temperature-sensor@984000 */ \
	188, /* /soc/peripheral@5f000000/timer@8e2000 */ \
	189, /* /soc/peripheral@5f000000/timer@8e3000 */ \
	190, /* /soc/peripheral@5f000000/timer@9a2000 */ \
	191, /* /soc/peripheral@5f000000/timer@9a3000 */ \
	192, /* /soc/peripheral@5f000000/timer@9b2000 */ \
	193, /* /soc/peripheral@5f000000/timer@9b3000 */ \
	194, /* /soc/peripheral@5f000000/timer@9c2000 */ \
	195, /* /soc/peripheral@5f000000/timer@9c3000 */ \
	196, /* /soc/peripheral@5f000000/timer@9d2000 */ \
	197, /* /soc/peripheral@5f000000/timer@9d3000 */ \
	198, /* /soc/peripheral@5f000000/uart@8e6000 */ \
	199, /* /soc/peripheral@5f000000/uart@9a5000 */ \
	200, /* /soc/peripheral@5f000000/uart@9a6000 */ \
	201, /* /soc/peripheral@5f000000/uart@9b5000 */ \
	202, /* /soc/peripheral@5f000000/uart@9b6000 */ \
	203, /* /soc/peripheral@5f000000/uart@9c5000 */ \
	204, /* /soc/peripheral@5f000000/uart@9c6000 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */ \
	206, /* /soc/peripheral@5f000000/uart@9d6000 */ \
	207, /* /soc/peripheral@5f000000/usbhs@86000 */ \
	208, /* /soc/peripheral@5f000000/watchdog@92b000 */ \
	209, /* /soc/peripheral@5f000000/watchdog@92c000 */ \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */ \
	214, /* /soc/peripheral@5f000000/spi@95000 */ \
	217, /* /soc/peripheral@bf000000/tbm@3000 */

/* Existence and alternate IDs: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic   DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_cpuapp_nvic DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic        DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpiote@934000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
 *
 * Binding (compatible = nordic,nrf-gpiote):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpiote.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_PATH "/soc/peripheral@5f000000/gpiote@934000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FULL_NAME "gpiote@934000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_NODELABEL(fn) fn(gpiote130)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiote130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_ORD 7
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_SUPPORTS_ORDS \
	8, /* /soc/peripheral@5f000000/gpio@938200 */ \
	9, /* /soc/peripheral@5f000000/gpio@938400 */ \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	18, /* /soc/peripheral@5f000000/gpio@938000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_gpiote DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_NODELABEL_gpiote130      DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_REG_IDX_0_VAL_ADDRESS 1603485696 /* 0x5f934000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_VAL_irq 105
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_COMPAT_MATCHES_nordic_nrf_gpiote 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_COMPAT_MODEL_IDX_0 "nrf-gpiote"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible {"nordic,nrf-gpiote"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_IDX_0 "nordic,nrf-gpiote"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpiote
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpiote
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIOTE
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_reg {9650176 /* 0x934000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_reg_IDX_0 9650176
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_interrupts {105 /* 0x69 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_interrupts_IDX_0 105
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels {0 /* 0x0 */, 1 /* 0x1 */, 2 /* 0x2 */, 3 /* 0x3 */, 4 /* 0x4 */, 5 /* 0x5 */, 6 /* 0x6 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_2 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_3 3
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_4 4
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_5 5
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_6 6
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_7 7
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 3) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 4) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 5) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 6) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 7)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 7)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, owned_channels, 7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_LEN 8
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_owned_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_instance 130
#define DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000_P_instance_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpio@938200
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_PATH "/soc/peripheral@5f000000/gpio@938200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FULL_NAME "gpio@938200"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_NODELABEL(fn) fn(gpio1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_ORD 8
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_SUPPORTS_ORDS \
	13, /* /bicr@fff87b0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_EXISTS 1
#define DT_N_INST_3_nordic_nrf_gpio DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200
#define DT_N_NODELABEL_gpio1        DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_REG_IDX_0_VAL_ADDRESS 1603502592 /* 0x5f938200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_COMPAT_MATCHES_nordic_nrf_gpio 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_COMPAT_MODEL_IDX_0 "nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_ngpios 12
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible {"nordic,nrf-gpio"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_IDX_0 "nordic,nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIO
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_reg {9667072 /* 0x938200 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_reg_IDX_0 9667072
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_IDX_0 DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_gpiote_instance_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_port 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200_P_port_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpio@938400
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_PATH "/soc/peripheral@5f000000/gpio@938400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FULL_NAME "gpio@938400"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_NODELABEL(fn) fn(gpio2)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_ORD 9
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_SUPPORTS_ORDS \
	13, /* /bicr@fff87b0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_EXISTS 1
#define DT_N_INST_4_nordic_nrf_gpio DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400
#define DT_N_NODELABEL_gpio2        DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_REG_IDX_0_VAL_ADDRESS 1603503104 /* 0x5f938400 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_COMPAT_MATCHES_nordic_nrf_gpio 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_COMPAT_MODEL_IDX_0 "nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_ngpios 12
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible {"nordic,nrf-gpio"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_IDX_0 "nordic,nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIO
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_reg {9667584 /* 0x938400 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_reg_IDX_0 9667584
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_IDX_0 DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_gpiote_instance_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_port 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400_P_port_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpio@938c00
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_PATH "/soc/peripheral@5f000000/gpio@938c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FULL_NAME "gpio@938c00"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_NODELABEL(fn) fn(gpio6)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio6, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_ORD 10
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_SUPPORTS_ORDS \
	13, /* /bicr@fff87b0 */ \
	214, /* /soc/peripheral@5f000000/spi@95000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_EXISTS 1
#define DT_N_INST_1_nordic_nrf_gpio DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00
#define DT_N_NODELABEL_gpio6        DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_REG_IDX_0_VAL_ADDRESS 1603505152 /* 0x5f938c00 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_COMPAT_MATCHES_nordic_nrf_gpio 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_COMPAT_MODEL_IDX_0 "nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_ngpios 14
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible {"nordic,nrf-gpio"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_IDX_0 "nordic,nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIO
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_reg {9669632 /* 0x938c00 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_reg_IDX_0 9669632
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_0_NAME "peripheral"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_peripheral_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_peripheral_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_peripheral_VAL_id DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_0_VAL_id
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_peripheral_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_1_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_1_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_1_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_1_NAME "pad"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_pad_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_pad_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_pad_VAL_id DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_IDX_1_VAL_id
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_NAME_pad_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domains, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names {"peripheral", "pad"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_0 "peripheral"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_0_STRING_UNQUOTED peripheral
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_0_STRING_TOKEN peripheral
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_0_STRING_UPPER_TOKEN PERIPHERAL
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_1 "pad"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_1_STRING_UNQUOTED pad
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_1_STRING_TOKEN pad
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_1_STRING_UPPER_TOKEN PAD
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, power_domain_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_power_domain_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_port 6
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00_P_port_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpio@938e00
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_PATH "/soc/peripheral@5f000000/gpio@938e00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FULL_NAME "gpio@938e00"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_NODELABEL(fn) fn(gpio7)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_ORD 11
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_SUPPORTS_ORDS \
	13, /* /bicr@fff87b0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_EXISTS 1
#define DT_N_INST_5_nordic_nrf_gpio DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00
#define DT_N_NODELABEL_gpio7        DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_REG_IDX_0_VAL_ADDRESS 1603505664 /* 0x5f938e00 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_COMPAT_MATCHES_nordic_nrf_gpio 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_COMPAT_MODEL_IDX_0 "nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_ngpios 8
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible {"nordic,nrf-gpio"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_IDX_0 "nordic,nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIO
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_reg {9670144 /* 0x938e00 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_reg_IDX_0 9670144
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_0_NAME "peripheral"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_peripheral_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_peripheral_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_peripheral_VAL_id DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_0_VAL_id
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_peripheral_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_1_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_1_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_1_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_1_NAME "pad"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_pad_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_pad_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_pad_VAL_id DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_IDX_1_VAL_id
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_NAME_pad_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domains, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names {"peripheral", "pad"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_0 "peripheral"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_0_STRING_UNQUOTED peripheral
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_0_STRING_TOKEN peripheral
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_0_STRING_UPPER_TOKEN PERIPHERAL
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_1 "pad"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_1_STRING_UNQUOTED pad
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_1_STRING_TOKEN pad
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_1_STRING_UPPER_TOKEN PAD
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, power_domain_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_power_domain_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_port 7
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00_P_port_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpio@939200
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_PATH "/soc/peripheral@5f000000/gpio@939200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FULL_NAME "gpio@939200"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_NODELABEL(fn) fn(gpio9)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio9, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_ORD 12
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_SUPPORTS_ORDS \
	13, /* /bicr@fff87b0 */ \
	77, /* /leds */ \
	78, /* /leds/led_0 */ \
	79, /* /leds/led_1 */ \
	80, /* /leds/led_2 */ \
	81, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_EXISTS 1
#define DT_N_INST_2_nordic_nrf_gpio DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
#define DT_N_NODELABEL_gpio9        DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_REG_IDX_0_VAL_ADDRESS 1603506688 /* 0x5f939200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_COMPAT_MATCHES_nordic_nrf_gpio 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_COMPAT_MODEL_IDX_0 "nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_ngpios 6
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible {"nordic,nrf-gpio"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_IDX_0 "nordic,nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIO
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_reg {9671168 /* 0x939200 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_reg_IDX_0 9671168
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_IDX_0 DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_gpiote_instance_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_port 9
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200_P_port_EXISTS 1

/*
 * Devicetree node: /bicr@fff87b0
 *
 * Node identifier: DT_N_S_bicr_fff87b0
 *
 * Binding (compatible = nordic,nrf-bicr):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-bicr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_bicr_fff87b0_PATH "/bicr@fff87b0"

/* Node's name with unit-address: */
#define DT_N_S_bicr_fff87b0_FULL_NAME "bicr@fff87b0"

/* Node parent (/) identifier: */
#define DT_N_S_bicr_fff87b0_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_bicr_fff87b0_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_bicr_fff87b0_NODELABEL_NUM 1
#define DT_N_S_bicr_fff87b0_FOREACH_NODELABEL(fn) fn(bicr)
#define DT_N_S_bicr_fff87b0_FOREACH_NODELABEL_VARGS(fn, ...) fn(bicr, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_bicr_fff87b0_CHILD_NUM 0
#define DT_N_S_bicr_fff87b0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD(fn) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_bicr_fff87b0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_bicr_fff87b0_ORD 13
#define DT_N_S_bicr_fff87b0_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_bicr_fff87b0_REQUIRES_ORDS \
	0, /* / */ \
	8, /* /soc/peripheral@5f000000/gpio@938200 */ \
	9, /* /soc/peripheral@5f000000/gpio@938400 */ \
	10, /* /soc/peripheral@5f000000/gpio@938c00 */ \
	11, /* /soc/peripheral@5f000000/gpio@938e00 */ \
	12, /* /soc/peripheral@5f000000/gpio@939200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_bicr_fff87b0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_bicr_fff87b0_EXISTS 1
#define DT_N_INST_0_nordic_nrf_bicr DT_N_S_bicr_fff87b0
#define DT_N_NODELABEL_bicr         DT_N_S_bicr_fff87b0

/* Macros for properties that are special in the specification: */
#define DT_N_S_bicr_fff87b0_REG_NUM 1
#define DT_N_S_bicr_fff87b0_REG_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_REG_IDX_0_VAL_ADDRESS 268404656 /* 0xfff87b0 */
#define DT_N_S_bicr_fff87b0_REG_IDX_0_VAL_SIZE 72 /* 0x48 */
#define DT_N_S_bicr_fff87b0_RANGES_NUM 0
#define DT_N_S_bicr_fff87b0_FOREACH_RANGE(fn) 
#define DT_N_S_bicr_fff87b0_IRQ_NUM 0
#define DT_N_S_bicr_fff87b0_IRQ_LEVEL 0
#define DT_N_S_bicr_fff87b0_COMPAT_MATCHES_nordic_nrf_bicr 1
#define DT_N_S_bicr_fff87b0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_bicr_fff87b0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_COMPAT_MODEL_IDX_0 "nrf-bicr"
#define DT_N_S_bicr_fff87b0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_bicr_fff87b0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_bicr_fff87b0_P_wakeup_source 0
#define DT_N_S_bicr_fff87b0_P_wakeup_source_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_bicr_fff87b0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_compatible {"nordic,nrf-bicr"}
#define DT_N_S_bicr_fff87b0_P_compatible_IDX_0 "nordic,nrf-bicr"
#define DT_N_S_bicr_fff87b0_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-bicr
#define DT_N_S_bicr_fff87b0_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_bicr
#define DT_N_S_bicr_fff87b0_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_BICR
#define DT_N_S_bicr_fff87b0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, compatible, 0)
#define DT_N_S_bicr_fff87b0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, compatible, 0)
#define DT_N_S_bicr_fff87b0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, compatible, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, compatible, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_compatible_LEN 1
#define DT_N_S_bicr_fff87b0_P_compatible_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_reg {268404656 /* 0xfff87b0 */, 72 /* 0x48 */}
#define DT_N_S_bicr_fff87b0_P_reg_IDX_0 268404656
#define DT_N_S_bicr_fff87b0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_reg_IDX_1 72
#define DT_N_S_bicr_fff87b0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_reg_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_zephyr_deferred_init 0
#define DT_N_S_bicr_fff87b0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_0_VAL_rail 2
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_0_VAL_rail_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_1_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_1_VAL_rail 2
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_1_VAL_rail_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_2_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_2_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_2_VAL_rail 2
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_2_VAL_rail_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_3_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_3_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_3_VAL_rail 2
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_3_VAL_rail_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_4_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_4_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_4_VAL_rail 4
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_IDX_4_VAL_rail_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 0) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 1) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 2) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 3) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 4)
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 4)
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 0, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 1, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 2, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 3, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 4, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_power_rails, 4, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_LEN 5
#define DT_N_S_bicr_fff87b0_P_ioport_power_rails_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_0_VAL_resistance 50
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_0_VAL_resistance_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_1_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_1_VAL_resistance 50
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_IDX_1_VAL_resistance_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 0) \
	fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 1)
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 1)
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 0, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 1, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, ioport_drivectrls, 1, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_LEN 2
#define DT_N_S_bicr_fff87b0_P_ioport_drivectrls_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0 "external"
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_STRING_UNQUOTED external
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_STRING_TOKEN external
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_STRING_UPPER_TOKEN EXTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_IDX_0 "external"
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_ENUM_VAL_external_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_ENUM_TOKEN external
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_ENUM_UPPER_TOKEN EXTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, power_vddao5v0, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, power_vddao5v0, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, power_vddao5v0, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, power_vddao5v0, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_LEN 1
#define DT_N_S_bicr_fff87b0_P_power_vddao5v0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_STRING_UNQUOTED internal
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_STRING_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_IDX_0 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_ENUM_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_ENUM_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, power_vddao1v8, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, power_vddao1v8, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, power_vddao1v8, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, power_vddao1v8, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_LEN 1
#define DT_N_S_bicr_fff87b0_P_power_vddao1v8_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_STRING_UNQUOTED internal
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_STRING_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_IDX_0 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_ENUM_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_ENUM_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, power_vdd1v0, 0)
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, power_vdd1v0, 0)
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, power_vdd1v0, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, power_vdd1v0, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_LEN 1
#define DT_N_S_bicr_fff87b0_P_power_vdd1v0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0 "shorted"
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_STRING_UNQUOTED shorted
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_STRING_TOKEN shorted
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_STRING_UPPER_TOKEN SHORTED
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_IDX_0 "shorted"
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_ENUM_IDX 1
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_ENUM_VAL_shorted_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_ENUM_TOKEN shorted
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_ENUM_UPPER_TOKEN SHORTED
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, power_vddrf1v0, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, power_vddrf1v0, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, power_vddrf1v0, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, power_vddrf1v0, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_LEN 1
#define DT_N_S_bicr_fff87b0_P_power_vddrf1v0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_STRING_UNQUOTED internal
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_STRING_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_IDX_0 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_ENUM_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_ENUM_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, power_vddao0v8, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, power_vddao0v8, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, power_vddao0v8, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, power_vddao0v8, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_LEN 1
#define DT_N_S_bicr_fff87b0_P_power_vddao0v8_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_STRING_UNQUOTED internal
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_STRING_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_STRING_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_IDX_0 "internal"
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_ENUM_VAL_internal_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_ENUM_TOKEN internal
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_ENUM_UPPER_TOKEN INTERNAL
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, power_vddvs0v8, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, power_vddvs0v8, 0)
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, power_vddvs0v8, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, power_vddvs0v8, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_LEN 1
#define DT_N_S_bicr_fff87b0_P_power_vddvs0v8_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_inductor_present 1
#define DT_N_S_bicr_fff87b0_P_inductor_present_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfosc_mode "crystal"
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_STRING_UNQUOTED crystal
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_STRING_TOKEN crystal
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_STRING_UPPER_TOKEN CRYSTAL
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_IDX_0 "crystal"
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_ENUM_VAL_crystal_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_ENUM_TOKEN crystal
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_ENUM_UPPER_TOKEN CRYSTAL
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, lfosc_mode, 0)
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, lfosc_mode, 0)
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, lfosc_mode, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, lfosc_mode, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_LEN 1
#define DT_N_S_bicr_fff87b0_P_lfosc_mode_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfosc_loadcap 15
#define DT_N_S_bicr_fff87b0_P_lfosc_loadcap_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration {20 /* 0x14 */, 40 /* 0x28 */, 3 /* 0x3 */}
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_IDX_0 20
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_IDX_1 40
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_IDX_1_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_IDX_2 3
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_IDX_2_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 0) \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 1) \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 2)
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 2)
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 0, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 1, __VA_ARGS__) \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 2, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_bicr_fff87b0, lfrc_autocalibration, 2, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_LEN 3
#define DT_N_S_bicr_fff87b0_P_lfrc_autocalibration_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_hfxo_mode "crystal"
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_STRING_UNQUOTED crystal
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_STRING_TOKEN crystal
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_STRING_UPPER_TOKEN CRYSTAL
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_IDX_0 "crystal"
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_IDX_0_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_ENUM_IDX 0
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_ENUM_VAL_crystal_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_ENUM_TOKEN crystal
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_ENUM_UPPER_TOKEN CRYSTAL
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_bicr_fff87b0, hfxo_mode, 0)
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_bicr_fff87b0, hfxo_mode, 0)
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_bicr_fff87b0, hfxo_mode, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_bicr_fff87b0, hfxo_mode, 0, __VA_ARGS__)
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_LEN 1
#define DT_N_S_bicr_fff87b0_P_hfxo_mode_EXISTS 1
#define DT_N_S_bicr_fff87b0_P_hfxo_loadcap 56
#define DT_N_S_bicr_fff87b0_P_hfxo_loadcap_EXISTS 1

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 14
#define DT_N_S_chosen_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /entropy_bt_hci
 *
 * Node identifier: DT_N_S_entropy_bt_hci
 *
 * Binding (compatible = zephyr,bt-hci-entropy):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/zephyr,bt-hci-entropy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_entropy_bt_hci_PATH "/entropy_bt_hci"

/* Node's name with unit-address: */
#define DT_N_S_entropy_bt_hci_FULL_NAME "entropy_bt_hci"

/* Node parent (/) identifier: */
#define DT_N_S_entropy_bt_hci_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_entropy_bt_hci_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_entropy_bt_hci_NODELABEL_NUM 1
#define DT_N_S_entropy_bt_hci_FOREACH_NODELABEL(fn) fn(rng_hci)
#define DT_N_S_entropy_bt_hci_FOREACH_NODELABEL_VARGS(fn, ...) fn(rng_hci, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_entropy_bt_hci_CHILD_NUM 0
#define DT_N_S_entropy_bt_hci_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD(fn) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_entropy_bt_hci_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_entropy_bt_hci_ORD 15
#define DT_N_S_entropy_bt_hci_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_entropy_bt_hci_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_entropy_bt_hci_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_entropy_bt_hci_EXISTS 1
#define DT_N_INST_0_zephyr_bt_hci_entropy DT_N_S_entropy_bt_hci
#define DT_N_NODELABEL_rng_hci            DT_N_S_entropy_bt_hci

/* Macros for properties that are special in the specification: */
#define DT_N_S_entropy_bt_hci_REG_NUM 0
#define DT_N_S_entropy_bt_hci_RANGES_NUM 0
#define DT_N_S_entropy_bt_hci_FOREACH_RANGE(fn) 
#define DT_N_S_entropy_bt_hci_IRQ_NUM 0
#define DT_N_S_entropy_bt_hci_IRQ_LEVEL 0
#define DT_N_S_entropy_bt_hci_COMPAT_MATCHES_zephyr_bt_hci_entropy 1
#define DT_N_S_entropy_bt_hci_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_entropy_bt_hci_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_entropy_bt_hci_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_entropy_bt_hci_COMPAT_MODEL_IDX_0 "bt-hci-entropy"
#define DT_N_S_entropy_bt_hci_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_entropy_bt_hci_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_entropy_bt_hci_P_wakeup_source 0
#define DT_N_S_entropy_bt_hci_P_wakeup_source_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_entropy_bt_hci_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_status "okay"
#define DT_N_S_entropy_bt_hci_P_status_STRING_UNQUOTED okay
#define DT_N_S_entropy_bt_hci_P_status_STRING_TOKEN okay
#define DT_N_S_entropy_bt_hci_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_entropy_bt_hci_P_status_IDX_0 "okay"
#define DT_N_S_entropy_bt_hci_P_status_IDX_0_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_status_ENUM_IDX 1
#define DT_N_S_entropy_bt_hci_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_status_ENUM_TOKEN okay
#define DT_N_S_entropy_bt_hci_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_entropy_bt_hci_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_entropy_bt_hci, status, 0)
#define DT_N_S_entropy_bt_hci_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_entropy_bt_hci, status, 0)
#define DT_N_S_entropy_bt_hci_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_entropy_bt_hci, status, 0, __VA_ARGS__)
#define DT_N_S_entropy_bt_hci_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_entropy_bt_hci, status, 0, __VA_ARGS__)
#define DT_N_S_entropy_bt_hci_P_status_LEN 1
#define DT_N_S_entropy_bt_hci_P_status_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_compatible {"zephyr,bt-hci-entropy"}
#define DT_N_S_entropy_bt_hci_P_compatible_IDX_0 "zephyr,bt-hci-entropy"
#define DT_N_S_entropy_bt_hci_P_compatible_IDX_0_STRING_UNQUOTED zephyr,bt-hci-entropy
#define DT_N_S_entropy_bt_hci_P_compatible_IDX_0_STRING_TOKEN zephyr_bt_hci_entropy
#define DT_N_S_entropy_bt_hci_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_BT_HCI_ENTROPY
#define DT_N_S_entropy_bt_hci_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_entropy_bt_hci, compatible, 0)
#define DT_N_S_entropy_bt_hci_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_entropy_bt_hci, compatible, 0)
#define DT_N_S_entropy_bt_hci_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_entropy_bt_hci, compatible, 0, __VA_ARGS__)
#define DT_N_S_entropy_bt_hci_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_entropy_bt_hci, compatible, 0, __VA_ARGS__)
#define DT_N_S_entropy_bt_hci_P_compatible_LEN 1
#define DT_N_S_entropy_bt_hci_P_compatible_EXISTS 1
#define DT_N_S_entropy_bt_hci_P_zephyr_deferred_init 0
#define DT_N_S_entropy_bt_hci_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /prng
 *
 * Node identifier: DT_N_S_prng
 *
 * Binding (compatible = nordic,entropy-prng):
 *   $ZEPHYR_BASE/dts/bindings/rng/nordic,nrf-prng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_prng_PATH "/prng"

/* Node's name with unit-address: */
#define DT_N_S_prng_FULL_NAME "prng"

/* Node parent (/) identifier: */
#define DT_N_S_prng_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_prng_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_prng_NODELABEL_NUM 1
#define DT_N_S_prng_FOREACH_NODELABEL(fn) fn(prng)
#define DT_N_S_prng_FOREACH_NODELABEL_VARGS(fn, ...) fn(prng, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_prng_CHILD_NUM 0
#define DT_N_S_prng_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_prng_FOREACH_CHILD(fn) 
#define DT_N_S_prng_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_prng_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_prng_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_prng_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_prng_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_prng_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_prng_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_prng_ORD 16
#define DT_N_S_prng_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_prng_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_prng_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_prng_EXISTS 1
#define DT_N_INST_0_nordic_entropy_prng DT_N_S_prng
#define DT_N_NODELABEL_prng             DT_N_S_prng

/* Macros for properties that are special in the specification: */
#define DT_N_S_prng_REG_NUM 0
#define DT_N_S_prng_RANGES_NUM 0
#define DT_N_S_prng_FOREACH_RANGE(fn) 
#define DT_N_S_prng_IRQ_NUM 0
#define DT_N_S_prng_IRQ_LEVEL 0
#define DT_N_S_prng_COMPAT_MATCHES_nordic_entropy_prng 1
#define DT_N_S_prng_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_prng_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_prng_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_prng_COMPAT_MODEL_IDX_0 "entropy-prng"
#define DT_N_S_prng_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_prng_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_prng_P_wakeup_source 0
#define DT_N_S_prng_P_wakeup_source_EXISTS 1
#define DT_N_S_prng_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_prng_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_prng_P_status "okay"
#define DT_N_S_prng_P_status_STRING_UNQUOTED okay
#define DT_N_S_prng_P_status_STRING_TOKEN okay
#define DT_N_S_prng_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_prng_P_status_IDX_0 "okay"
#define DT_N_S_prng_P_status_IDX_0_EXISTS 1
#define DT_N_S_prng_P_status_ENUM_IDX 1
#define DT_N_S_prng_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_prng_P_status_ENUM_TOKEN okay
#define DT_N_S_prng_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_prng_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_prng, status, 0)
#define DT_N_S_prng_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_prng, status, 0)
#define DT_N_S_prng_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_prng, status, 0, __VA_ARGS__)
#define DT_N_S_prng_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_prng, status, 0, __VA_ARGS__)
#define DT_N_S_prng_P_status_LEN 1
#define DT_N_S_prng_P_status_EXISTS 1
#define DT_N_S_prng_P_compatible {"nordic,entropy-prng"}
#define DT_N_S_prng_P_compatible_IDX_0 "nordic,entropy-prng"
#define DT_N_S_prng_P_compatible_IDX_0_STRING_UNQUOTED nordic,entropy-prng
#define DT_N_S_prng_P_compatible_IDX_0_STRING_TOKEN nordic_entropy_prng
#define DT_N_S_prng_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_ENTROPY_PRNG
#define DT_N_S_prng_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_prng_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_prng, compatible, 0)
#define DT_N_S_prng_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_prng, compatible, 0)
#define DT_N_S_prng_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_prng, compatible, 0, __VA_ARGS__)
#define DT_N_S_prng_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_prng, compatible, 0, __VA_ARGS__)
#define DT_N_S_prng_P_compatible_LEN 1
#define DT_N_S_prng_P_compatible_EXISTS 1
#define DT_N_S_prng_P_zephyr_deferred_init 0
#define DT_N_S_prng_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /temp
 *
 * Node identifier: DT_N_S_temp
 *
 * Binding (compatible = nordic,nrf-temp-nrfs):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nordic,nrf-temp-nrfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_temp_PATH "/temp"

/* Node's name with unit-address: */
#define DT_N_S_temp_FULL_NAME "temp"

/* Node parent (/) identifier: */
#define DT_N_S_temp_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_temp_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_temp_NODELABEL_NUM 1
#define DT_N_S_temp_FOREACH_NODELABEL(fn) fn(temp_nrfs)
#define DT_N_S_temp_FOREACH_NODELABEL_VARGS(fn, ...) fn(temp_nrfs, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_temp_CHILD_NUM 0
#define DT_N_S_temp_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_temp_FOREACH_CHILD(fn) 
#define DT_N_S_temp_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_temp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_temp_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_temp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_temp_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_temp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_temp_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_temp_ORD 17
#define DT_N_S_temp_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_temp_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_temp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_temp_EXISTS 1
#define DT_N_INST_0_nordic_nrf_temp_nrfs DT_N_S_temp
#define DT_N_NODELABEL_temp_nrfs         DT_N_S_temp

/* Macros for properties that are special in the specification: */
#define DT_N_S_temp_REG_NUM 0
#define DT_N_S_temp_RANGES_NUM 0
#define DT_N_S_temp_FOREACH_RANGE(fn) 
#define DT_N_S_temp_IRQ_NUM 0
#define DT_N_S_temp_IRQ_LEVEL 0
#define DT_N_S_temp_COMPAT_MATCHES_nordic_nrf_temp_nrfs 1
#define DT_N_S_temp_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_temp_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_temp_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_temp_COMPAT_MODEL_IDX_0 "nrf-temp-nrfs"
#define DT_N_S_temp_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_temp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_temp_P_wakeup_source 0
#define DT_N_S_temp_P_wakeup_source_EXISTS 1
#define DT_N_S_temp_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_temp_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_temp_P_status "disabled"
#define DT_N_S_temp_P_status_STRING_UNQUOTED disabled
#define DT_N_S_temp_P_status_STRING_TOKEN disabled
#define DT_N_S_temp_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_temp_P_status_IDX_0 "disabled"
#define DT_N_S_temp_P_status_IDX_0_EXISTS 1
#define DT_N_S_temp_P_status_ENUM_IDX 2
#define DT_N_S_temp_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_temp_P_status_ENUM_TOKEN disabled
#define DT_N_S_temp_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_temp_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp, status, 0)
#define DT_N_S_temp_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp, status, 0)
#define DT_N_S_temp_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp, status, 0, __VA_ARGS__)
#define DT_N_S_temp_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp, status, 0, __VA_ARGS__)
#define DT_N_S_temp_P_status_LEN 1
#define DT_N_S_temp_P_status_EXISTS 1
#define DT_N_S_temp_P_compatible {"nordic,nrf-temp-nrfs"}
#define DT_N_S_temp_P_compatible_IDX_0 "nordic,nrf-temp-nrfs"
#define DT_N_S_temp_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-temp-nrfs
#define DT_N_S_temp_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_temp_nrfs
#define DT_N_S_temp_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TEMP_NRFS
#define DT_N_S_temp_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_temp_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_temp, compatible, 0)
#define DT_N_S_temp_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_temp, compatible, 0)
#define DT_N_S_temp_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_temp, compatible, 0, __VA_ARGS__)
#define DT_N_S_temp_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_temp, compatible, 0, __VA_ARGS__)
#define DT_N_S_temp_P_compatible_LEN 1
#define DT_N_S_temp_P_compatible_EXISTS 1
#define DT_N_S_temp_P_zephyr_deferred_init 0
#define DT_N_S_temp_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/gpio@938000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_PATH "/soc/peripheral@5f000000/gpio@938000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FULL_NAME "gpio@938000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_ORD 18
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	7, /* /soc/peripheral@5f000000/gpiote@934000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_SUPPORTS_ORDS \
	19, /* /buttons */ \
	20, /* /buttons/button_0 */ \
	21, /* /buttons/button_1 */ \
	22, /* /buttons/button_2 */ \
	23, /* /buttons/button_3 */ \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_gpio DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
#define DT_N_NODELABEL_gpio0        DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_REG_IDX_0_VAL_ADDRESS 1603502080 /* 0x5f938000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_COMPAT_MATCHES_nordic_nrf_gpio 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_COMPAT_MODEL_IDX_0 "nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_ngpios 12
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible {"nordic,nrf-gpio"}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_IDX_0 "nordic,nrf-gpio"
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_gpio
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GPIO
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_reg {9666560 /* 0x938000 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_reg_IDX_0 9666560
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_reg_IDX_1 512
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_IDX_0 DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, gpiote_instance, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, gpiote_instance, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_gpiote_instance_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_port 0
#define DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000_P_port_EXISTS 1

/*
 * Devicetree node: /buttons
 *
 * Node identifier: DT_N_S_buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_PATH "/buttons"

/* Node's name with unit-address: */
#define DT_N_S_buttons_FULL_NAME "buttons"

/* Node parent (/) identifier: */
#define DT_N_S_buttons_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_NODELABEL_NUM 0
#define DT_N_S_buttons_FOREACH_NODELABEL(fn) 
#define DT_N_S_buttons_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_CHILD_NUM 4
#define DT_N_S_buttons_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_buttons_FOREACH_CHILD(fn) fn(DT_N_S_buttons_S_button_0) fn(DT_N_S_buttons_S_button_1) fn(DT_N_S_buttons_S_button_2) fn(DT_N_S_buttons_S_button_3)
#define DT_N_S_buttons_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_3)
#define DT_N_S_buttons_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__) fn(DT_N_S_buttons_S_button_1, __VA_ARGS__) fn(DT_N_S_buttons_S_button_2, __VA_ARGS__) fn(DT_N_S_buttons_S_button_3, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_3, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_buttons_S_button_0) fn(DT_N_S_buttons_S_button_1) fn(DT_N_S_buttons_S_button_2) fn(DT_N_S_buttons_S_button_3)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_3)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__) fn(DT_N_S_buttons_S_button_1, __VA_ARGS__) fn(DT_N_S_buttons_S_button_2, __VA_ARGS__) fn(DT_N_S_buttons_S_button_3, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_button_3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_buttons_ORD 19
#define DT_N_S_buttons_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_REQUIRES_ORDS \
	0, /* / */ \
	18, /* /soc/peripheral@5f000000/gpio@938000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_SUPPORTS_ORDS \
	20, /* /buttons/button_0 */ \
	21, /* /buttons/button_1 */ \
	22, /* /buttons/button_2 */ \
	23, /* /buttons/button_3 */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_buttons

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_REG_NUM 0
#define DT_N_S_buttons_RANGES_NUM 0
#define DT_N_S_buttons_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_IRQ_NUM 0
#define DT_N_S_buttons_IRQ_LEVEL 0
#define DT_N_S_buttons_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_buttons_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_P_wakeup_source 0
#define DT_N_S_buttons_P_wakeup_source_EXISTS 1
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_buttons_P_compatible {"gpio-keys"}
#define DT_N_S_buttons_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_buttons_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_LEN 1
#define DT_N_S_buttons_P_compatible_EXISTS 1
#define DT_N_S_buttons_P_zephyr_deferred_init 0
#define DT_N_S_buttons_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_buttons_P_debounce_interval_ms 30
#define DT_N_S_buttons_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_buttons_P_polling_mode 0
#define DT_N_S_buttons_P_polling_mode_EXISTS 1

/*
 * Devicetree node: /buttons/button_0
 *
 * Node identifier: DT_N_S_buttons_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_button_0_PATH "/buttons/button_0"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_button_0_FULL_NAME "button_0"

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_button_0_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_button_0_NODELABEL_NUM 1
#define DT_N_S_buttons_S_button_0_FOREACH_NODELABEL(fn) fn(button0)
#define DT_N_S_buttons_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(button0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_button_0_CHILD_NUM 0
#define DT_N_S_buttons_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_button_0_ORD 20
#define DT_N_S_buttons_S_button_0_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_button_0_REQUIRES_ORDS \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	19, /* /buttons */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0         DT_N_S_buttons_S_button_0
#define DT_N_NODELABEL_button0 DT_N_S_buttons_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_button_0_REG_NUM 0
#define DT_N_S_buttons_S_button_0_RANGES_NUM 0
#define DT_N_S_buttons_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_button_0_IRQ_NUM 0
#define DT_N_S_buttons_S_button_0_IRQ_LEVEL 0
#define DT_N_S_buttons_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_pin 8
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_0, gpios, 0)
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0, gpios, 0)
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_gpios_LEN 1
#define DT_N_S_buttons_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_label "Push button 0"
#define DT_N_S_buttons_S_button_0_P_label_STRING_UNQUOTED Push button 0
#define DT_N_S_buttons_S_button_0_P_label_STRING_TOKEN Push_button_0
#define DT_N_S_buttons_S_button_0_P_label_STRING_UPPER_TOKEN PUSH_BUTTON_0
#define DT_N_S_buttons_S_button_0_P_label_IDX_0 "Push button 0"
#define DT_N_S_buttons_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_0, label, 0)
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0, label, 0)
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_label_LEN 1
#define DT_N_S_buttons_S_button_0_P_label_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_zephyr_code 11
#define DT_N_S_buttons_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /buttons/button_1
 *
 * Node identifier: DT_N_S_buttons_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_button_1_PATH "/buttons/button_1"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_button_1_FULL_NAME "button_1"

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_button_1_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_button_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_button_1_NODELABEL_NUM 1
#define DT_N_S_buttons_S_button_1_FOREACH_NODELABEL(fn) fn(button1)
#define DT_N_S_buttons_S_button_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(button1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_button_1_CHILD_NUM 0
#define DT_N_S_buttons_S_button_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_button_1_ORD 21
#define DT_N_S_buttons_S_button_1_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_button_1_REQUIRES_ORDS \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	19, /* /buttons */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw1         DT_N_S_buttons_S_button_1
#define DT_N_NODELABEL_button1 DT_N_S_buttons_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_button_1_REG_NUM 0
#define DT_N_S_buttons_S_button_1_RANGES_NUM 0
#define DT_N_S_buttons_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_button_1_IRQ_NUM 0
#define DT_N_S_buttons_S_button_1_IRQ_LEVEL 0
#define DT_N_S_buttons_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
#define DT_N_S_buttons_S_button_1_P_gpios_IDX_0_VAL_pin 9
#define DT_N_S_buttons_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_button_1_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_1, gpios, 0)
#define DT_N_S_buttons_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_1, gpios, 0)
#define DT_N_S_buttons_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_1_P_gpios_LEN 1
#define DT_N_S_buttons_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_button_1_P_label "Push button 1"
#define DT_N_S_buttons_S_button_1_P_label_STRING_UNQUOTED Push button 1
#define DT_N_S_buttons_S_button_1_P_label_STRING_TOKEN Push_button_1
#define DT_N_S_buttons_S_button_1_P_label_STRING_UPPER_TOKEN PUSH_BUTTON_1
#define DT_N_S_buttons_S_button_1_P_label_IDX_0 "Push button 1"
#define DT_N_S_buttons_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_1, label, 0)
#define DT_N_S_buttons_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_1, label, 0)
#define DT_N_S_buttons_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_1_P_label_LEN 1
#define DT_N_S_buttons_S_button_1_P_label_EXISTS 1
#define DT_N_S_buttons_S_button_1_P_zephyr_code 2
#define DT_N_S_buttons_S_button_1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /buttons/button_2
 *
 * Node identifier: DT_N_S_buttons_S_button_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_button_2_PATH "/buttons/button_2"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_button_2_FULL_NAME "button_2"

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_button_2_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_button_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_button_2_NODELABEL_NUM 1
#define DT_N_S_buttons_S_button_2_FOREACH_NODELABEL(fn) fn(button2)
#define DT_N_S_buttons_S_button_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(button2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_button_2_CHILD_NUM 0
#define DT_N_S_buttons_S_button_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_button_2_ORD 22
#define DT_N_S_buttons_S_button_2_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_button_2_REQUIRES_ORDS \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	19, /* /buttons */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_button_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_button_2_EXISTS 1
#define DT_N_ALIAS_sw2         DT_N_S_buttons_S_button_2
#define DT_N_NODELABEL_button2 DT_N_S_buttons_S_button_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_button_2_REG_NUM 0
#define DT_N_S_buttons_S_button_2_RANGES_NUM 0
#define DT_N_S_buttons_S_button_2_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_button_2_IRQ_NUM 0
#define DT_N_S_buttons_S_button_2_IRQ_LEVEL 0
#define DT_N_S_buttons_S_button_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_button_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_button_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_2_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
#define DT_N_S_buttons_S_button_2_P_gpios_IDX_0_VAL_pin 10
#define DT_N_S_buttons_S_button_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_button_2_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_button_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_button_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_2, gpios, 0)
#define DT_N_S_buttons_S_button_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_2, gpios, 0)
#define DT_N_S_buttons_S_button_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_2_P_gpios_LEN 1
#define DT_N_S_buttons_S_button_2_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_button_2_P_label "Push button 2"
#define DT_N_S_buttons_S_button_2_P_label_STRING_UNQUOTED Push button 2
#define DT_N_S_buttons_S_button_2_P_label_STRING_TOKEN Push_button_2
#define DT_N_S_buttons_S_button_2_P_label_STRING_UPPER_TOKEN PUSH_BUTTON_2
#define DT_N_S_buttons_S_button_2_P_label_IDX_0 "Push button 2"
#define DT_N_S_buttons_S_button_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_2, label, 0)
#define DT_N_S_buttons_S_button_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_2, label, 0)
#define DT_N_S_buttons_S_button_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_2, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_2, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_2_P_label_LEN 1
#define DT_N_S_buttons_S_button_2_P_label_EXISTS 1
#define DT_N_S_buttons_S_button_2_P_zephyr_code 3
#define DT_N_S_buttons_S_button_2_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /buttons/button_3
 *
 * Node identifier: DT_N_S_buttons_S_button_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_button_3_PATH "/buttons/button_3"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_button_3_FULL_NAME "button_3"

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_button_3_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_button_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_button_3_NODELABEL_NUM 1
#define DT_N_S_buttons_S_button_3_FOREACH_NODELABEL(fn) fn(button3)
#define DT_N_S_buttons_S_button_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(button3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_button_3_CHILD_NUM 0
#define DT_N_S_buttons_S_button_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_button_3_ORD 23
#define DT_N_S_buttons_S_button_3_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_button_3_REQUIRES_ORDS \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	19, /* /buttons */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_button_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_button_3_EXISTS 1
#define DT_N_ALIAS_sw3         DT_N_S_buttons_S_button_3
#define DT_N_NODELABEL_button3 DT_N_S_buttons_S_button_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_button_3_REG_NUM 0
#define DT_N_S_buttons_S_button_3_RANGES_NUM 0
#define DT_N_S_buttons_S_button_3_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_button_3_IRQ_NUM 0
#define DT_N_S_buttons_S_button_3_IRQ_LEVEL 0
#define DT_N_S_buttons_S_button_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_button_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_button_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_3_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
#define DT_N_S_buttons_S_button_3_P_gpios_IDX_0_VAL_pin 11
#define DT_N_S_buttons_S_button_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_button_3_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_button_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_button_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_3, gpios, 0)
#define DT_N_S_buttons_S_button_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_3, gpios, 0)
#define DT_N_S_buttons_S_button_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_3_P_gpios_LEN 1
#define DT_N_S_buttons_S_button_3_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_button_3_P_label "Push button 3"
#define DT_N_S_buttons_S_button_3_P_label_STRING_UNQUOTED Push button 3
#define DT_N_S_buttons_S_button_3_P_label_STRING_TOKEN Push_button_3
#define DT_N_S_buttons_S_button_3_P_label_STRING_UPPER_TOKEN PUSH_BUTTON_3
#define DT_N_S_buttons_S_button_3_P_label_IDX_0 "Push button 3"
#define DT_N_S_buttons_S_button_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_3, label, 0)
#define DT_N_S_buttons_S_button_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_3, label, 0)
#define DT_N_S_buttons_S_button_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_3, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_3, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_3_P_label_LEN 1
#define DT_N_S_buttons_S_button_3_P_label_EXISTS 1
#define DT_N_S_buttons_S_button_3_P_zephyr_code 4
#define DT_N_S_buttons_S_button_3_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /cpuapp-ppb-bus/timer@e000e010
 *
 * Node identifier: DT_N_S_cpuapp_ppb_bus_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_PATH "/cpuapp-ppb-bus/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/cpuapp-ppb-bus) identifier: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_PARENT DT_N_S_cpuapp_ppb_bus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_NODELABEL_NUM 2
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(cpuapp_systick) fn(systick)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_systick, __VA_ARGS__) fn(systick, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_ORD 24
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_REQUIRES_ORDS \
	5, /* /cpuapp-ppb-bus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_cpuapp_ppb_bus_S_timer_e000e010
#define DT_N_NODELABEL_cpuapp_systick  DT_N_S_cpuapp_ppb_bus_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_cpuapp_ppb_bus_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_REG_NUM 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status "disabled"
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_STRING_UNQUOTED disabled
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_STRING_TOKEN disabled
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_IDX_0 "disabled"
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_ENUM_IDX 2
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_ENUM_TOKEN disabled
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, status, 0)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, status, 0)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_LEN 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_status_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, compatible, 0)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, compatible, 0)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_cpuapp_ppb_bus_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /cpuflpr-private-bus
 *
 * Node identifier: DT_N_S_cpuflpr_private_bus
 */

/* Node's full path: */
#define DT_N_S_cpuflpr_private_bus_PATH "/cpuflpr-private-bus"

/* Node's name with unit-address: */
#define DT_N_S_cpuflpr_private_bus_FULL_NAME "cpuflpr-private-bus"

/* Node parent (/) identifier: */
#define DT_N_S_cpuflpr_private_bus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuflpr_private_bus_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuflpr_private_bus_NODELABEL_NUM 1
#define DT_N_S_cpuflpr_private_bus_FOREACH_NODELABEL(fn) fn(cpuflpr_private)
#define DT_N_S_cpuflpr_private_bus_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_private, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuflpr_private_bus_CHILD_NUM 1
#define DT_N_S_cpuflpr_private_bus_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD(fn) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000)
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000)
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, __VA_ARGS__)
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, __VA_ARGS__)
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpuflpr_private_bus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpuflpr_private_bus_ORD 25
#define DT_N_S_cpuflpr_private_bus_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuflpr_private_bus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuflpr_private_bus_SUPPORTS_ORDS \
	26, /* /cpuflpr-private-bus/interrupt-controller@f0000000 */

/* Existence and alternate IDs: */
#define DT_N_S_cpuflpr_private_bus_EXISTS 1
#define DT_N_NODELABEL_cpuflpr_private DT_N_S_cpuflpr_private_bus

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuflpr_private_bus_REG_NUM 0
#define DT_N_S_cpuflpr_private_bus_RANGES_NUM 0
#define DT_N_S_cpuflpr_private_bus_FOREACH_RANGE(fn) 
#define DT_N_S_cpuflpr_private_bus_IRQ_NUM 0
#define DT_N_S_cpuflpr_private_bus_IRQ_LEVEL 0
#define DT_N_S_cpuflpr_private_bus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuflpr_private_bus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpuflpr-private-bus/interrupt-controller@f0000000
 *
 * Node identifier: DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000
 *
 * Binding (compatible = nordic,nrf-clic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nordic,nrf-clic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_PATH "/cpuflpr-private-bus/interrupt-controller@f0000000"

/* Node's name with unit-address: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FULL_NAME "interrupt-controller@f0000000"

/* Node parent (/cpuflpr-private-bus) identifier: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_PARENT DT_N_S_cpuflpr_private_bus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_NODELABEL_NUM 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_NODELABEL(fn) fn(cpuflpr_clic)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_clic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_CHILD_NUM 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD(fn) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_ORD 26
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_REQUIRES_ORDS \
	25, /* /cpuflpr-private-bus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_clic DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000
#define DT_N_NODELABEL_cpuflpr_clic DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_REG_NUM 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_REG_IDX_0_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_REG_IDX_0_VAL_ADDRESS 4026531840 /* 0xf0000000 */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_REG_IDX_0_VAL_SIZE 12288 /* 0x3000 */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_RANGES_NUM 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_FOREACH_RANGE(fn) 
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_IRQ_NUM 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_IRQ_LEVEL 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_COMPAT_MATCHES_nordic_nrf_clic 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_COMPAT_MODEL_IDX_0 "nrf-clic"
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_interrupt_controller 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_interrupt_controller_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_wakeup_source 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_wakeup_source_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status "disabled"
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_STRING_TOKEN disabled
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_IDX_0 "disabled"
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_IDX 2
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_TOKEN disabled
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, status, 0)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, status, 0)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, status, 0, __VA_ARGS__)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, status, 0, __VA_ARGS__)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_LEN 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_status_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible {"nordic,nrf-clic"}
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0 "nordic,nrf-clic"
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-clic
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_clic
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_CLIC
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, compatible, 0)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, compatible, 0)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_LEN 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_compatible_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_reg {4026531840 /* 0xf0000000 */, 12288 /* 0x3000 */}
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_0 4026531840
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_1 12288
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_reg_EXISTS 1
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_zephyr_deferred_init 0
#define DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /cpuppr-private-bus
 *
 * Node identifier: DT_N_S_cpuppr_private_bus
 */

/* Node's full path: */
#define DT_N_S_cpuppr_private_bus_PATH "/cpuppr-private-bus"

/* Node's name with unit-address: */
#define DT_N_S_cpuppr_private_bus_FULL_NAME "cpuppr-private-bus"

/* Node parent (/) identifier: */
#define DT_N_S_cpuppr_private_bus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuppr_private_bus_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuppr_private_bus_NODELABEL_NUM 1
#define DT_N_S_cpuppr_private_bus_FOREACH_NODELABEL(fn) fn(cpuppr_private)
#define DT_N_S_cpuppr_private_bus_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_private, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuppr_private_bus_CHILD_NUM 1
#define DT_N_S_cpuppr_private_bus_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD(fn) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000)
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000)
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, __VA_ARGS__)
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, __VA_ARGS__)
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpuppr_private_bus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpuppr_private_bus_ORD 27
#define DT_N_S_cpuppr_private_bus_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuppr_private_bus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuppr_private_bus_SUPPORTS_ORDS \
	28, /* /cpuppr-private-bus/interrupt-controller@f0000000 */

/* Existence and alternate IDs: */
#define DT_N_S_cpuppr_private_bus_EXISTS 1
#define DT_N_NODELABEL_cpuppr_private DT_N_S_cpuppr_private_bus

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuppr_private_bus_REG_NUM 0
#define DT_N_S_cpuppr_private_bus_RANGES_NUM 0
#define DT_N_S_cpuppr_private_bus_FOREACH_RANGE(fn) 
#define DT_N_S_cpuppr_private_bus_IRQ_NUM 0
#define DT_N_S_cpuppr_private_bus_IRQ_LEVEL 0
#define DT_N_S_cpuppr_private_bus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuppr_private_bus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpuppr-private-bus/interrupt-controller@f0000000
 *
 * Node identifier: DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000
 *
 * Binding (compatible = nordic,nrf-clic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nordic,nrf-clic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_PATH "/cpuppr-private-bus/interrupt-controller@f0000000"

/* Node's name with unit-address: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FULL_NAME "interrupt-controller@f0000000"

/* Node parent (/cpuppr-private-bus) identifier: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_PARENT DT_N_S_cpuppr_private_bus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_NODELABEL_NUM 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_NODELABEL(fn) fn(cpuppr_clic)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_clic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_CHILD_NUM 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD(fn) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_ORD 28
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_REQUIRES_ORDS \
	27, /* /cpuppr-private-bus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_clic DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000
#define DT_N_NODELABEL_cpuppr_clic  DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_REG_NUM 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_REG_IDX_0_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_REG_IDX_0_VAL_ADDRESS 4026531840 /* 0xf0000000 */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_REG_IDX_0_VAL_SIZE 12288 /* 0x3000 */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_RANGES_NUM 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_FOREACH_RANGE(fn) 
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_IRQ_NUM 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_IRQ_LEVEL 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_COMPAT_MATCHES_nordic_nrf_clic 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_COMPAT_MODEL_IDX_0 "nrf-clic"
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_interrupt_controller 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_interrupt_controller_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_wakeup_source 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_wakeup_source_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status "disabled"
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_STRING_TOKEN disabled
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_IDX_0 "disabled"
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_IDX 2
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_TOKEN disabled
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, status, 0)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, status, 0)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, status, 0, __VA_ARGS__)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, status, 0, __VA_ARGS__)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_LEN 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_status_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible {"nordic,nrf-clic"}
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0 "nordic,nrf-clic"
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-clic
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_clic
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_CLIC
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, compatible, 0)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, compatible, 0)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_LEN 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_compatible_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_reg {4026531840 /* 0xf0000000 */, 12288 /* 0x3000 */}
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_0 4026531840
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_1 12288
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_reg_EXISTS 1
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_zephyr_deferred_init 0
#define DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_2) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_2) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 29
#define DT_N_S_cpus_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	30, /* /cpus/power-states */ \
	40, /* /cpus/cpu@2 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 2
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) fn(DT_N_S_cpus_S_power_states_S_s2ram)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_s2ram)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) fn(DT_N_S_cpus_S_power_states_S_s2ram)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_s2ram)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 30
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	29, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	31, /* /cpus/power-states/idle_cache_disabled */ \
	32, /* /cpus/power-states/s2ram */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/idle_cache_disabled
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_idle_cache_disabled
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_PATH "/cpus/power-states/idle_cache_disabled"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FULL_NAME "idle_cache_disabled"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_NODELABEL(fn) fn(idle_cache_disabled)
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_NODELABEL_VARGS(fn, ...) fn(idle_cache_disabled, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_ORD 31
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_REQUIRES_ORDS \
	30, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_SUPPORTS_ORDS \
	40, /* /cpus/cpu@2 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_EXISTS 1
#define DT_N_INST_0_zephyr_power_state     DT_N_S_cpus_S_power_states_S_idle_cache_disabled
#define DT_N_NODELABEL_idle_cache_disabled DT_N_S_cpus_S_power_states_S_idle_cache_disabled

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_ENUM_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_ENUM_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_substate_id 2
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_substate_id_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_min_residency_us 100000
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_idle_cache_disabled_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/s2ram
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_s2ram
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_s2ram_PATH "/cpus/power-states/s2ram"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_s2ram_FULL_NAME "s2ram"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_s2ram_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_s2ram_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_s2ram_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_NODELABEL(fn) fn(s2ram)
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_NODELABEL_VARGS(fn, ...) fn(s2ram, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_s2ram_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_s2ram_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_s2ram_ORD 32
#define DT_N_S_cpus_S_power_states_S_s2ram_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_s2ram_REQUIRES_ORDS \
	30, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_s2ram_SUPPORTS_ORDS \
	40, /* /cpus/cpu@2 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_s2ram_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_s2ram
#define DT_N_NODELABEL_s2ram           DT_N_S_cpus_S_power_states_S_s2ram

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_s2ram_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_s2ram_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_s2ram_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_s2ram_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_s2ram_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_s2ram_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_s2ram_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_s2ram_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_s2ram_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_s2ram_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_s2ram_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_s2ram_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name "suspend-to-ram"
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_STRING_UNQUOTED suspend-to-ram
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_STRING_TOKEN suspend_to_ram
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_RAM
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_IDX_0 "suspend-to-ram"
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_ENUM_IDX 4
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_ENUM_VAL_suspend_to_ram_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_ENUM_TOKEN suspend_to_ram
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_ENUM_UPPER_TOKEN SUSPEND_TO_RAM
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_s2ram, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_s2ram, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_s2ram, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_s2ram, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_s2ram_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_s2ram_P_min_residency_us 800000
#define DT_N_S_cpus_S_power_states_S_s2ram_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_s2ram_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_s2ram_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 0
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) 
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 5
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 5
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_hfxo) fn(DT_N_S_clocks_S_lfxo) fn(DT_N_S_clocks_S_fll16m) fn(DT_N_S_clocks_S_hsfll120) fn(DT_N_S_clocks_S_lfclk)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_hfxo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfxo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_fll16m) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_hsfll120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfclk)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__) fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__) fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_hfxo) fn(DT_N_S_clocks_S_lfxo) fn(DT_N_S_clocks_S_fll16m) fn(DT_N_S_clocks_S_hsfll120) fn(DT_N_S_clocks_S_lfclk)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_hfxo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfxo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_fll16m) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_hsfll120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfclk)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__) fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__) fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 33
#define DT_N_S_clocks_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	34, /* /clocks/hfxo */ \
	35, /* /clocks/lfxo */ \
	36, /* /clocks/fll16m */ \
	141, /* /clocks/lfclk */ \
	169, /* /clocks/hsfll120 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/hfxo
 *
 * Node identifier: DT_N_S_clocks_S_hfxo
 *
 * Binding (compatible = nordic,nrf54h-hfxo):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf54h-hfxo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_hfxo_PATH "/clocks/hfxo"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_hfxo_FULL_NAME "hfxo"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_hfxo_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_hfxo_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_hfxo_NODELABEL_NUM 1
#define DT_N_S_clocks_S_hfxo_FOREACH_NODELABEL(fn) fn(hfxo)
#define DT_N_S_clocks_S_hfxo_FOREACH_NODELABEL_VARGS(fn, ...) fn(hfxo, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_hfxo_CHILD_NUM 0
#define DT_N_S_clocks_S_hfxo_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_hfxo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_hfxo_ORD 34
#define DT_N_S_clocks_S_hfxo_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_hfxo_REQUIRES_ORDS \
	33, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_hfxo_SUPPORTS_ORDS \
	36, /* /clocks/fll16m */ \
	141, /* /clocks/lfclk */ \
	145, /* /soc/peripheral@5f000000/clock-controller@8c2000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_hfxo_EXISTS 1
#define DT_N_INST_0_nordic_nrf54h_hfxo DT_N_S_clocks_S_hfxo
#define DT_N_NODELABEL_hfxo            DT_N_S_clocks_S_hfxo

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_hfxo_REG_NUM 0
#define DT_N_S_clocks_S_hfxo_RANGES_NUM 0
#define DT_N_S_clocks_S_hfxo_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_hfxo_IRQ_NUM 0
#define DT_N_S_clocks_S_hfxo_IRQ_LEVEL 0
#define DT_N_S_clocks_S_hfxo_COMPAT_MATCHES_nordic_nrf54h_hfxo 1
#define DT_N_S_clocks_S_hfxo_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hfxo_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_clocks_S_hfxo_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hfxo_COMPAT_MODEL_IDX_0 "nrf54h-hfxo"
#define DT_N_S_clocks_S_hfxo_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_hfxo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_hfxo_P_wakeup_source 0
#define DT_N_S_clocks_S_hfxo_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_hfxo_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_status "okay"
#define DT_N_S_clocks_S_hfxo_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_hfxo_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_hfxo_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_hfxo_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_hfxo_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_hfxo_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_hfxo_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_hfxo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_hfxo, status, 0)
#define DT_N_S_clocks_S_hfxo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_hfxo, status, 0)
#define DT_N_S_clocks_S_hfxo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_hfxo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hfxo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hfxo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hfxo_P_status_LEN 1
#define DT_N_S_clocks_S_hfxo_P_status_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_compatible {"nordic,nrf54h-hfxo"}
#define DT_N_S_clocks_S_hfxo_P_compatible_IDX_0 "nordic,nrf54h-hfxo"
#define DT_N_S_clocks_S_hfxo_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf54h-hfxo
#define DT_N_S_clocks_S_hfxo_P_compatible_IDX_0_STRING_TOKEN nordic_nrf54h_hfxo
#define DT_N_S_clocks_S_hfxo_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF54H_HFXO
#define DT_N_S_clocks_S_hfxo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_hfxo, compatible, 0)
#define DT_N_S_clocks_S_hfxo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_hfxo, compatible, 0)
#define DT_N_S_clocks_S_hfxo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_hfxo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hfxo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hfxo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hfxo_P_compatible_LEN 1
#define DT_N_S_clocks_S_hfxo_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_hfxo_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_clock_frequency 32000000
#define DT_N_S_clocks_S_hfxo_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_accuracy_ppm 30
#define DT_N_S_clocks_S_hfxo_P_accuracy_ppm_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_startup_time_us 850
#define DT_N_S_clocks_S_hfxo_P_startup_time_us_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_mode "crystal"
#define DT_N_S_clocks_S_hfxo_P_mode_STRING_UNQUOTED crystal
#define DT_N_S_clocks_S_hfxo_P_mode_STRING_TOKEN crystal
#define DT_N_S_clocks_S_hfxo_P_mode_STRING_UPPER_TOKEN CRYSTAL
#define DT_N_S_clocks_S_hfxo_P_mode_IDX_0 "crystal"
#define DT_N_S_clocks_S_hfxo_P_mode_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_mode_ENUM_IDX 0
#define DT_N_S_clocks_S_hfxo_P_mode_ENUM_VAL_crystal_EXISTS 1
#define DT_N_S_clocks_S_hfxo_P_mode_ENUM_TOKEN crystal
#define DT_N_S_clocks_S_hfxo_P_mode_ENUM_UPPER_TOKEN CRYSTAL
#define DT_N_S_clocks_S_hfxo_P_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_hfxo, mode, 0)
#define DT_N_S_clocks_S_hfxo_P_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_hfxo, mode, 0)
#define DT_N_S_clocks_S_hfxo_P_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_hfxo, mode, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hfxo_P_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hfxo, mode, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hfxo_P_mode_LEN 1
#define DT_N_S_clocks_S_hfxo_P_mode_EXISTS 1

/*
 * Devicetree node: /clocks/lfxo
 *
 * Node identifier: DT_N_S_clocks_S_lfxo
 *
 * Binding (compatible = nordic,nrf54h-lfxo):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf54h-lfxo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_lfxo_PATH "/clocks/lfxo"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_lfxo_FULL_NAME "lfxo"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_lfxo_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_lfxo_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_lfxo_NODELABEL_NUM 1
#define DT_N_S_clocks_S_lfxo_FOREACH_NODELABEL(fn) fn(lfxo)
#define DT_N_S_clocks_S_lfxo_FOREACH_NODELABEL_VARGS(fn, ...) fn(lfxo, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_lfxo_CHILD_NUM 0
#define DT_N_S_clocks_S_lfxo_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_lfxo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_lfxo_ORD 35
#define DT_N_S_clocks_S_lfxo_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_lfxo_REQUIRES_ORDS \
	33, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_lfxo_SUPPORTS_ORDS \
	36, /* /clocks/fll16m */ \
	141, /* /clocks/lfclk */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_lfxo_EXISTS 1
#define DT_N_INST_0_nordic_nrf54h_lfxo DT_N_S_clocks_S_lfxo
#define DT_N_NODELABEL_lfxo            DT_N_S_clocks_S_lfxo

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_lfxo_REG_NUM 0
#define DT_N_S_clocks_S_lfxo_RANGES_NUM 0
#define DT_N_S_clocks_S_lfxo_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_lfxo_IRQ_NUM 0
#define DT_N_S_clocks_S_lfxo_IRQ_LEVEL 0
#define DT_N_S_clocks_S_lfxo_COMPAT_MATCHES_nordic_nrf54h_lfxo 1
#define DT_N_S_clocks_S_lfxo_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfxo_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_clocks_S_lfxo_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfxo_COMPAT_MODEL_IDX_0 "nrf54h-lfxo"
#define DT_N_S_clocks_S_lfxo_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_lfxo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_lfxo_P_wakeup_source 0
#define DT_N_S_clocks_S_lfxo_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_lfxo_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_status "okay"
#define DT_N_S_clocks_S_lfxo_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_lfxo_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_lfxo_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_lfxo_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_lfxo_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_lfxo_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_lfxo_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_lfxo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfxo, status, 0)
#define DT_N_S_clocks_S_lfxo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfxo, status, 0)
#define DT_N_S_clocks_S_lfxo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfxo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfxo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfxo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfxo_P_status_LEN 1
#define DT_N_S_clocks_S_lfxo_P_status_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_compatible {"nordic,nrf54h-lfxo"}
#define DT_N_S_clocks_S_lfxo_P_compatible_IDX_0 "nordic,nrf54h-lfxo"
#define DT_N_S_clocks_S_lfxo_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf54h-lfxo
#define DT_N_S_clocks_S_lfxo_P_compatible_IDX_0_STRING_TOKEN nordic_nrf54h_lfxo
#define DT_N_S_clocks_S_lfxo_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF54H_LFXO
#define DT_N_S_clocks_S_lfxo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfxo, compatible, 0)
#define DT_N_S_clocks_S_lfxo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfxo, compatible, 0)
#define DT_N_S_clocks_S_lfxo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfxo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfxo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfxo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfxo_P_compatible_LEN 1
#define DT_N_S_clocks_S_lfxo_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_lfxo_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_clock_frequency 32768
#define DT_N_S_clocks_S_lfxo_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_accuracy_ppm 20
#define DT_N_S_clocks_S_lfxo_P_accuracy_ppm_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_startup_time_us 600000
#define DT_N_S_clocks_S_lfxo_P_startup_time_us_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_mode "crystal"
#define DT_N_S_clocks_S_lfxo_P_mode_STRING_UNQUOTED crystal
#define DT_N_S_clocks_S_lfxo_P_mode_STRING_TOKEN crystal
#define DT_N_S_clocks_S_lfxo_P_mode_STRING_UPPER_TOKEN CRYSTAL
#define DT_N_S_clocks_S_lfxo_P_mode_IDX_0 "crystal"
#define DT_N_S_clocks_S_lfxo_P_mode_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_mode_ENUM_IDX 0
#define DT_N_S_clocks_S_lfxo_P_mode_ENUM_VAL_crystal_EXISTS 1
#define DT_N_S_clocks_S_lfxo_P_mode_ENUM_TOKEN crystal
#define DT_N_S_clocks_S_lfxo_P_mode_ENUM_UPPER_TOKEN CRYSTAL
#define DT_N_S_clocks_S_lfxo_P_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfxo, mode, 0)
#define DT_N_S_clocks_S_lfxo_P_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfxo, mode, 0)
#define DT_N_S_clocks_S_lfxo_P_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfxo, mode, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfxo_P_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfxo, mode, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfxo_P_mode_LEN 1
#define DT_N_S_clocks_S_lfxo_P_mode_EXISTS 1

/*
 * Devicetree node: /clocks/fll16m
 *
 * Node identifier: DT_N_S_clocks_S_fll16m
 *
 * Binding (compatible = nordic,nrf-fll16m):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf-fll16m.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_fll16m_PATH "/clocks/fll16m"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_fll16m_FULL_NAME "fll16m"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_fll16m_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_fll16m_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_fll16m_NODELABEL_NUM 1
#define DT_N_S_clocks_S_fll16m_FOREACH_NODELABEL(fn) fn(fll16m)
#define DT_N_S_clocks_S_fll16m_FOREACH_NODELABEL_VARGS(fn, ...) fn(fll16m, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_fll16m_CHILD_NUM 0
#define DT_N_S_clocks_S_fll16m_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_fll16m_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_fll16m_ORD 36
#define DT_N_S_clocks_S_fll16m_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_fll16m_REQUIRES_ORDS \
	33, /* /clocks */ \
	34, /* /clocks/hfxo */ \
	35, /* /clocks/lfxo */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_fll16m_SUPPORTS_ORDS \
	39, /* /soc/peripheral@52000000/clock@d000 */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */ \
	158, /* /soc/peripheral@5f000000/i2c@9a5000 */ \
	159, /* /soc/peripheral@5f000000/i2c@9a6000 */ \
	160, /* /soc/peripheral@5f000000/i2c@9b5000 */ \
	161, /* /soc/peripheral@5f000000/i2c@9b6000 */ \
	162, /* /soc/peripheral@5f000000/i2c@9c5000 */ \
	163, /* /soc/peripheral@5f000000/i2c@9c6000 */ \
	164, /* /soc/peripheral@5f000000/i2c@9d5000 */ \
	165, /* /soc/peripheral@5f000000/i2c@9d6000 */ \
	169, /* /clocks/hsfll120 */ \
	171, /* /soc/peripheral@5f000000/pwm@9b4000 */ \
	172, /* /soc/peripheral@5f000000/pwm@9c4000 */ \
	173, /* /soc/peripheral@5f000000/pwm@9d4000 */ \
	179, /* /soc/peripheral@5f000000/spi@9a5000 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */ \
	181, /* /soc/peripheral@5f000000/spi@9b5000 */ \
	182, /* /soc/peripheral@5f000000/spi@9b6000 */ \
	183, /* /soc/peripheral@5f000000/spi@9c5000 */ \
	184, /* /soc/peripheral@5f000000/spi@9c6000 */ \
	185, /* /soc/peripheral@5f000000/spi@9d5000 */ \
	186, /* /soc/peripheral@5f000000/spi@9d6000 */ \
	190, /* /soc/peripheral@5f000000/timer@9a2000 */ \
	191, /* /soc/peripheral@5f000000/timer@9a3000 */ \
	192, /* /soc/peripheral@5f000000/timer@9b2000 */ \
	193, /* /soc/peripheral@5f000000/timer@9b3000 */ \
	194, /* /soc/peripheral@5f000000/timer@9c2000 */ \
	195, /* /soc/peripheral@5f000000/timer@9c3000 */ \
	196, /* /soc/peripheral@5f000000/timer@9d2000 */ \
	197, /* /soc/peripheral@5f000000/timer@9d3000 */ \
	199, /* /soc/peripheral@5f000000/uart@9a5000 */ \
	200, /* /soc/peripheral@5f000000/uart@9a6000 */ \
	201, /* /soc/peripheral@5f000000/uart@9b5000 */ \
	202, /* /soc/peripheral@5f000000/uart@9b6000 */ \
	203, /* /soc/peripheral@5f000000/uart@9c5000 */ \
	204, /* /soc/peripheral@5f000000/uart@9c6000 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */ \
	206, /* /soc/peripheral@5f000000/uart@9d6000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_fll16m_EXISTS 1
#define DT_N_INST_0_nordic_nrf_fll16m DT_N_S_clocks_S_fll16m
#define DT_N_NODELABEL_fll16m         DT_N_S_clocks_S_fll16m

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_fll16m_REG_NUM 0
#define DT_N_S_clocks_S_fll16m_RANGES_NUM 0
#define DT_N_S_clocks_S_fll16m_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_fll16m_IRQ_NUM 0
#define DT_N_S_clocks_S_fll16m_IRQ_LEVEL 0
#define DT_N_S_clocks_S_fll16m_COMPAT_MATCHES_nordic_nrf_fll16m 1
#define DT_N_S_clocks_S_fll16m_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_fll16m_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_clocks_S_fll16m_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_fll16m_COMPAT_MODEL_IDX_0 "nrf-fll16m"
#define DT_N_S_clocks_S_fll16m_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_fll16m_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_fll16m_P_wakeup_source 0
#define DT_N_S_clocks_S_fll16m_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_fll16m_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_compatible {"nordic,nrf-fll16m"}
#define DT_N_S_clocks_S_fll16m_P_compatible_IDX_0 "nordic,nrf-fll16m"
#define DT_N_S_clocks_S_fll16m_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-fll16m
#define DT_N_S_clocks_S_fll16m_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_fll16m
#define DT_N_S_clocks_S_fll16m_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_FLL16M
#define DT_N_S_clocks_S_fll16m_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_fll16m, compatible, 0)
#define DT_N_S_clocks_S_fll16m_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_fll16m, compatible, 0)
#define DT_N_S_clocks_S_fll16m_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_fll16m, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_fll16m_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_fll16m, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_fll16m_P_compatible_LEN 1
#define DT_N_S_clocks_S_fll16m_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clocks_IDX_0_PH DT_N_S_clocks_S_hfxo
#define DT_N_S_clocks_S_fll16m_P_clocks_IDX_0_NAME "hfxo"
#define DT_N_S_clocks_S_fll16m_P_clocks_NAME_hfxo_PH DT_N_S_clocks_S_hfxo
#define DT_N_S_clocks_S_fll16m_P_clocks_NAME_hfxo_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clocks_IDX_1_PH DT_N_S_clocks_S_lfxo
#define DT_N_S_clocks_S_fll16m_P_clocks_IDX_1_NAME "lfxo"
#define DT_N_S_clocks_S_fll16m_P_clocks_NAME_lfxo_PH DT_N_S_clocks_S_lfxo
#define DT_N_S_clocks_S_fll16m_P_clocks_NAME_lfxo_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_fll16m, clocks, 0) \
	fn(DT_N_S_clocks_S_fll16m, clocks, 1)
#define DT_N_S_clocks_S_fll16m_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_fll16m, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_fll16m, clocks, 1)
#define DT_N_S_clocks_S_fll16m_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_fll16m, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_fll16m, clocks, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_fll16m_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_fll16m, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_fll16m, clocks, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_fll16m_P_clocks_LEN 2
#define DT_N_S_clocks_S_fll16m_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clock_names {"hfxo", "lfxo"}
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_0 "hfxo"
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_0_STRING_UNQUOTED hfxo
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_0_STRING_TOKEN hfxo
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_0_STRING_UPPER_TOKEN HFXO
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_1 "lfxo"
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_1_STRING_UNQUOTED lfxo
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_1_STRING_TOKEN lfxo
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_1_STRING_UPPER_TOKEN LFXO
#define DT_N_S_clocks_S_fll16m_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_fll16m, clock_names, 0) \
	fn(DT_N_S_clocks_S_fll16m, clock_names, 1)
#define DT_N_S_clocks_S_fll16m_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_fll16m, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_fll16m, clock_names, 1)
#define DT_N_S_clocks_S_fll16m_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_fll16m, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_fll16m, clock_names, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_fll16m_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_fll16m, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_fll16m, clock_names, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_fll16m_P_clock_names_LEN 2
#define DT_N_S_clocks_S_fll16m_P_clock_names_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_fll16m_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_clock_frequency 16000000
#define DT_N_S_clocks_S_fll16m_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_open_loop_accuracy_ppm 20000
#define DT_N_S_clocks_S_fll16m_P_open_loop_accuracy_ppm_EXISTS 1
#define DT_N_S_clocks_S_fll16m_P_closed_loop_base_accuracy_ppm 5000
#define DT_N_S_clocks_S_fll16m_P_closed_loop_base_accuracy_ppm_EXISTS 1

/*
 * Devicetree node: /soc/ficr@fffe000
 *
 * Node identifier: DT_N_S_soc_S_ficr_fffe000
 *
 * Binding (compatible = nordic,nrf-ficr):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-ficr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ficr_fffe000_PATH "/soc/ficr@fffe000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ficr_fffe000_FULL_NAME "ficr@fffe000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ficr_fffe000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ficr_fffe000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ficr_fffe000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_NODELABEL(fn) fn(ficr)
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ficr, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ficr_fffe000_CHILD_NUM 0
#define DT_N_S_soc_S_ficr_fffe000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ficr_fffe000_ORD 37
#define DT_N_S_soc_S_ficr_fffe000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ficr_fffe000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ficr_fffe000_SUPPORTS_ORDS \
	39, /* /soc/peripheral@52000000/clock@d000 */ \
	145, /* /soc/peripheral@5f000000/clock-controller@8c2000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ficr_fffe000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_ficr DT_N_S_soc_S_ficr_fffe000
#define DT_N_NODELABEL_ficr         DT_N_S_soc_S_ficr_fffe000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ficr_fffe000_REG_NUM 1
#define DT_N_S_soc_S_ficr_fffe000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_REG_IDX_0_VAL_ADDRESS 268427264 /* 0xfffe000 */
#define DT_N_S_soc_S_ficr_fffe000_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_ficr_fffe000_RANGES_NUM 0
#define DT_N_S_soc_S_ficr_fffe000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ficr_fffe000_IRQ_NUM 0
#define DT_N_S_soc_S_ficr_fffe000_IRQ_LEVEL 0
#define DT_N_S_soc_S_ficr_fffe000_COMPAT_MATCHES_nordic_nrf_ficr 1
#define DT_N_S_soc_S_ficr_fffe000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_ficr_fffe000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_COMPAT_MODEL_IDX_0 "nrf-ficr"
#define DT_N_S_soc_S_ficr_fffe000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ficr_fffe000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ficr_fffe000_P_wakeup_source 0
#define DT_N_S_soc_S_ficr_fffe000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ficr_fffe000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_compatible {"nordic,nrf-ficr"}
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_IDX_0 "nordic,nrf-ficr"
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-ficr
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_ficr
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_FICR
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ficr_fffe000, compatible, 0)
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ficr_fffe000, compatible, 0)
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ficr_fffe000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ficr_fffe000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_LEN 1
#define DT_N_S_soc_S_ficr_fffe000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_reg {268427264 /* 0xfffe000 */, 2048 /* 0x800 */}
#define DT_N_S_soc_S_ficr_fffe000_P_reg_IDX_0 268427264
#define DT_N_S_soc_S_ficr_fffe000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_reg_IDX_1 2048
#define DT_N_S_soc_S_ficr_fffe000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ficr_fffe000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ficr_fffe000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_PATH "/soc/peripheral@52000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_FULL_NAME "peripheral@52000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_NODELABEL(fn) fn(cpuapp_peripherals)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_peripherals, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_CHILD_NUM 6
#define DT_N_S_soc_S_peripheral_52000000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_ORD 38
#define DT_N_S_soc_S_peripheral_52000000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_SUPPORTS_ORDS \
	39, /* /soc/peripheral@52000000/clock@d000 */ \
	138, /* /soc/peripheral@52000000/ieee802154 */ \
	139, /* /soc/peripheral@52000000/ipct@13000 */ \
	140, /* /soc/peripheral@52000000/resetinfo@1e000 */ \
	142, /* /soc/peripheral@52000000/watchdog@14000 */ \
	143, /* /soc/peripheral@52000000/watchdog@15000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_EXISTS 1
#define DT_N_NODELABEL_cpuapp_peripherals DT_N_S_soc_S_peripheral_52000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_52000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1375731712 /* 0x52000000 */
#define DT_N_S_soc_S_peripheral_52000000_RANGES_IDX_0_VAL_LENGTH 16777216 /* 0x1000000 */
#define DT_N_S_soc_S_peripheral_52000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_52000000, 0)
#define DT_N_S_soc_S_peripheral_52000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_52000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000/clock@d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000_S_clock_d000
 *
 * Binding (compatible = nordic,nrf-hsfll):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf-hsfll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_PATH "/soc/peripheral@52000000/clock@d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FULL_NAME "clock@d000"

/* Node parent (/soc/peripheral@52000000) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_PARENT DT_N_S_soc_S_peripheral_52000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_NODELABEL(fn) fn(cpuapp_hsfll)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_hsfll, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_ORD 39
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_REQUIRES_ORDS \
	36, /* /clocks/fll16m */ \
	37, /* /soc/ficr@fffe000 */ \
	38, /* /soc/peripheral@52000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_SUPPORTS_ORDS \
	40, /* /cpus/cpu@2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_hsfll DT_N_S_soc_S_peripheral_52000000_S_clock_d000
#define DT_N_NODELABEL_cpuapp_hsfll  DT_N_S_soc_S_peripheral_52000000_S_clock_d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_REG_IDX_0_VAL_ADDRESS 1375784960 /* 0x5200d000 */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_COMPAT_MATCHES_nordic_nrf_hsfll 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_COMPAT_MODEL_IDX_0 "nrf-hsfll"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible {"nordic,nrf-hsfll"}
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_IDX_0 "nordic,nrf-hsfll"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-hsfll
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_hsfll
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_HSFLL
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_reg {53248 /* 0xd000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_reg_IDX_0 53248
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clock_frequency 320000000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clock_frequency_ENUM_IDX 16
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clock_frequency_ENUM_VAL_320000000_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_0_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_0_VAL_offset 968
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_0_NAME "vsup"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_vsup_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_vsup_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_vsup_VAL_offset DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_0_VAL_offset
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_vsup_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_1_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_1_VAL_offset 972
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_1_NAME "coarse"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_coarse_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_coarse_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_coarse_VAL_offset DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_1_VAL_offset
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_coarse_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_2_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_2_VAL_offset 996
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_2_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_2_NAME "fine"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_fine_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_fine_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_fine_VAL_offset DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_IDX_2_VAL_offset
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_NAME_fine_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 0) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 1) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 2)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 2)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficrs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_LEN 3
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficrs_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names {"vsup", "coarse", "fine"}
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_0 "vsup"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_0_STRING_UNQUOTED vsup
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_0_STRING_TOKEN vsup
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_0_STRING_UPPER_TOKEN VSUP
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_1 "coarse"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_1_STRING_UNQUOTED coarse
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_1_STRING_TOKEN coarse
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_1_STRING_UPPER_TOKEN COARSE
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_2 "fine"
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_2_STRING_UNQUOTED fine
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_2_STRING_TOKEN fine
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_2_STRING_UPPER_TOKEN FINE
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 0) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 1) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 2)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 2)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, nordic_ficr_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_LEN 3
#define DT_N_S_soc_S_peripheral_52000000_S_clock_d000_P_nordic_ficr_names_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@2
 *
 * Node identifier: DT_N_S_cpus_S_cpu_2
 *
 * Binding (compatible = arm,cortex-m33):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m33.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_2_PATH "/cpus/cpu@2"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_2_FULL_NAME "cpu@2"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_2_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_2_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_2_NODELABEL_NUM 2
#define DT_N_S_cpus_S_cpu_2_FOREACH_NODELABEL(fn) fn(cpuapp) fn(cpu)
#define DT_N_S_cpus_S_cpu_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp, __VA_ARGS__) fn(cpu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_2_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_2_ORD 40
#define DT_N_S_cpus_S_cpu_2_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_2_REQUIRES_ORDS \
	29, /* /cpus */ \
	31, /* /cpus/power-states/idle_cache_disabled */ \
	32, /* /cpus/power-states/s2ram */ \
	39, /* /soc/peripheral@52000000/clock@d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_2_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33 DT_N_S_cpus_S_cpu_2
#define DT_N_NODELABEL_cpuapp      DT_N_S_cpus_S_cpu_2
#define DT_N_NODELABEL_cpu         DT_N_S_cpus_S_cpu_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_2_REG_NUM 1
#define DT_N_S_cpus_S_cpu_2_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_cpus_S_cpu_2_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_2_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_2_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_2_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_2_COMPAT_MATCHES_arm_cortex_m33 1
#define DT_N_S_cpus_S_cpu_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_COMPAT_MODEL_IDX_0 "cortex-m33"
#define DT_N_S_cpus_S_cpu_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_2_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_2_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_2_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_compatible {"arm,cortex-m33"}
#define DT_N_S_cpus_S_cpu_2_P_compatible_IDX_0 "arm,cortex-m33"
#define DT_N_S_cpus_S_cpu_2_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33
#define DT_N_S_cpus_S_cpu_2_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33
#define DT_N_S_cpus_S_cpu_2_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33
#define DT_N_S_cpus_S_cpu_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_2, compatible, 0)
#define DT_N_S_cpus_S_cpu_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_2, compatible, 0)
#define DT_N_S_cpus_S_cpu_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_2_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_2_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_reg {2 /* 0x2 */}
#define DT_N_S_cpus_S_cpu_2_P_reg_IDX_0 2
#define DT_N_S_cpus_S_cpu_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_52000000_S_clock_d000
#define DT_N_S_cpus_S_cpu_2_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_2, clocks, 0)
#define DT_N_S_cpus_S_cpu_2_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_2, clocks, 0)
#define DT_N_S_cpus_S_cpu_2_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_2, clocks, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_2_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_2, clocks, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_2_P_clocks_LEN 1
#define DT_N_S_cpus_S_cpu_2_P_clocks_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_clock_frequency 320000000
#define DT_N_S_cpus_S_cpu_2_P_clock_frequency_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_idle_cache_disabled
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_idle_cache_disabled
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_s2ram
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_s2ram
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_2, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_2_P_cpu_power_states_EXISTS 1

/*
 * Devicetree node: /ipc
 *
 * Node identifier: DT_N_S_ipc
 */

/* Node's full path: */
#define DT_N_S_ipc_PATH "/ipc"

/* Node's name with unit-address: */
#define DT_N_S_ipc_FULL_NAME "ipc"

/* Node parent (/) identifier: */
#define DT_N_S_ipc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_NODELABEL_NUM 0
#define DT_N_S_ipc_FOREACH_NODELABEL(fn) 
#define DT_N_S_ipc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_CHILD_NUM 5
#define DT_N_S_ipc_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_ipc_FOREACH_CHILD(fn) fn(DT_N_S_ipc_S_ipc_1_2) fn(DT_N_S_ipc_S_ipc_2_3) fn(DT_N_S_ipc_S_ipc_2_12) fn(DT_N_S_ipc_S_ipc_2_13) fn(DT_N_S_ipc_S_ipc_2_14)
#define DT_N_S_ipc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_14)
#define DT_N_S_ipc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_13, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_14, __VA_ARGS__)
#define DT_N_S_ipc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_14, __VA_ARGS__)
#define DT_N_S_ipc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_ipc_S_ipc_2_3) fn(DT_N_S_ipc_S_ipc_2_12)
#define DT_N_S_ipc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_12)
#define DT_N_S_ipc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__)
#define DT_N_S_ipc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_ipc_ORD 41
#define DT_N_S_ipc_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_SUPPORTS_ORDS \
	48, /* /ipc/ipc-1-2 */ \
	52, /* /ipc/ipc-2-12 */ \
	62, /* /ipc/ipc-2-13 */ \
	70, /* /ipc/ipc-2-14 */ \
	75, /* /ipc/ipc-2-3 */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_REG_NUM 0
#define DT_N_S_ipc_RANGES_NUM 0
#define DT_N_S_ipc_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_IRQ_NUM 0
#define DT_N_S_ipc_IRQ_LEVEL 0
#define DT_N_S_ipc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /reserved-memory
 *
 * Node identifier: DT_N_S_reserved_memory
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_PATH "/reserved-memory"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_FULL_NAME "reserved-memory"

/* Node parent (/) identifier: */
#define DT_N_S_reserved_memory_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_NODELABEL_NUM 0
#define DT_N_S_reserved_memory_FOREACH_NODELABEL(fn) 
#define DT_N_S_reserved_memory_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_CHILD_NUM 13
#define DT_N_S_reserved_memory_CHILD_NUM_STATUS_OKAY 9
#define DT_N_S_reserved_memory_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_e1ed000) fn(DT_N_S_reserved_memory_S_memory_2f010000) fn(DT_N_S_reserved_memory_S_memory_2f051000) fn(DT_N_S_reserved_memory_S_memory_2f0be000) fn(DT_N_S_reserved_memory_S_memory_2f0bf000) fn(DT_N_S_reserved_memory_S_memory_2f88fce0) fn(DT_N_S_reserved_memory_S_memory_2f88fd60) fn(DT_N_S_reserved_memory_S_memory_2f88fe00) fn(DT_N_S_reserved_memory_S_memory_2f88fe80) fn(DT_N_S_reserved_memory_S_memory_2f890000) fn(DT_N_S_reserved_memory_S_memory_2fc00000) fn(DT_N_S_reserved_memory_S_memory_2fc12000) fn(DT_N_S_reserved_memory_S_memory_2fc13000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_e1ed000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f051000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0be000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0bf000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fce0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fd60) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe80) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc12000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc13000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_e1ed000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fce0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fd60, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe80, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc13000, __VA_ARGS__)
#define DT_N_S_reserved_memory_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_e1ed000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f051000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0bf000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fce0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fd60, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe80, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc13000, __VA_ARGS__)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_e1ed000) fn(DT_N_S_reserved_memory_S_memory_2f010000) fn(DT_N_S_reserved_memory_S_memory_2f0be000) fn(DT_N_S_reserved_memory_S_memory_2f88fce0) fn(DT_N_S_reserved_memory_S_memory_2f88fd60) fn(DT_N_S_reserved_memory_S_memory_2f88fe00) fn(DT_N_S_reserved_memory_S_memory_2f88fe80) fn(DT_N_S_reserved_memory_S_memory_2f890000) fn(DT_N_S_reserved_memory_S_memory_2fc12000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_e1ed000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0be000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fce0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fd60) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe80) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc12000)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_e1ed000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fce0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fd60, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe80, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__)
#define DT_N_S_reserved_memory_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_e1ed000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fce0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fd60, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f88fe80, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_ORD 42
#define DT_N_S_reserved_memory_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_SUPPORTS_ORDS \
	43, /* /reserved-memory/memory@2f010000 */ \
	49, /* /reserved-memory/memory@2f88fce0 */ \
	50, /* /reserved-memory/memory@2f88fd60 */ \
	53, /* /reserved-memory/memory@2fc00000 */ \
	63, /* /reserved-memory/memory@2f890000 */ \
	71, /* /reserved-memory/memory@2f0bf000 */ \
	114, /* /reserved-memory/memory@2fc12000 */ \
	118, /* /reserved-memory/memory@e1ed000 */ \
	119, /* /reserved-memory/memory@2f88fe00 */ \
	120, /* /reserved-memory/memory@2f88fe80 */ \
	121, /* /reserved-memory/memory@2fc13000 */ \
	123, /* /reserved-memory/memory@2f051000 */ \
	126, /* /reserved-memory/memory@2f0be000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_REG_NUM 0
#define DT_N_S_reserved_memory_RANGES_NUM 0
#define DT_N_S_reserved_memory_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_IRQ_NUM 0
#define DT_N_S_reserved_memory_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /reserved-memory/memory@2f010000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f010000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f010000_PATH "/reserved-memory/memory@2f010000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f010000_FULL_NAME "memory@2f010000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f010000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f010000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f010000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_NODELABEL(fn) fn(cpuapp_ram0x_region)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_ram0x_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f010000_CHILD_NUM 3
#define DT_N_S_reserved_memory_S_memory_2f010000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f010000_ORD 43
#define DT_N_S_reserved_memory_S_memory_2f010000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f010000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f010000_SUPPORTS_ORDS \
	44, /* /reserved-memory/memory@2f010000/memory@0 */ \
	45, /* /reserved-memory/memory@2f010000/memory@800 */ \
	122, /* /reserved-memory/memory@2f010000/memory@1000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f010000_EXISTS 1
#define DT_N_INST_0_nordic_owned_memory    DT_N_S_reserved_memory_S_memory_2f010000
#define DT_N_NODELABEL_cpuapp_ram0x_region DT_N_S_reserved_memory_S_memory_2f010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f010000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_REG_IDX_0_VAL_ADDRESS 788594688 /* 0x2f010000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_REG_IDX_0_VAL_SIZE 266240 /* 0x41000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_RANGES_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_reserved_memory_S_memory_2f010000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 788594688 /* 0x2f010000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_RANGES_IDX_0_VAL_LENGTH 266240 /* 0x41000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_FOREACH_RANGE(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000, 0)
#define DT_N_S_reserved_memory_S_memory_2f010000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f010000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2f010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2f010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f010000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status "okay"
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_STRING_UNQUOTED okay
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_STRING_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_IDX_0 "okay"
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_ENUM_IDX 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_ENUM_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f010000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible {"nordic,owned-memory"}
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f010000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_reg {788594688 /* 0x2f010000 */, 266240 /* 0x41000 */}
#define DT_N_S_reserved_memory_S_memory_2f010000_P_reg_IDX_0 788594688
#define DT_N_S_reserved_memory_S_memory_2f010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_reg_IDX_1 266240
#define DT_N_S_reserved_memory_S_memory_2f010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access {2 /* 0x2 */, 11 /* 0xb */}
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_IDX_0 2
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_IDX_1 11
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f010000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2f010000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2f010000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f010000/memory@0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_PATH "/reserved-memory/memory@2f010000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/reserved-memory/memory@2f010000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_PARENT DT_N_S_reserved_memory_S_memory_2f010000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_NODELABEL(fn) fn(cpusec_cpuapp_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusec_cpuapp_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_ORD 44
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_REQUIRES_ORDS \
	43, /* /reserved-memory/memory@2f010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_SUPPORTS_ORDS \
	48, /* /ipc/ipc-1-2 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_cpusec_cpuapp_ipc_shm DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_REG_IDX_0_VAL_ADDRESS 788594688 /* 0x2f010000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_P_reg {0 /* 0x0 */, 2048 /* 0x800 */}
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_P_reg_IDX_1 2048
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f010000/memory@800
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_PATH "/reserved-memory/memory@2f010000/memory@800"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FULL_NAME "memory@800"

/* Node parent (/reserved-memory/memory@2f010000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_PARENT DT_N_S_reserved_memory_S_memory_2f010000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_NODELABEL(fn) fn(cpuapp_cpusec_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpusec_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_ORD 45
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_REQUIRES_ORDS \
	43, /* /reserved-memory/memory@2f010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_SUPPORTS_ORDS \
	48, /* /ipc/ipc-1-2 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_EXISTS 1
#define DT_N_NODELABEL_cpuapp_cpusec_ipc_shm DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_REG_IDX_0_VAL_ADDRESS 788596736 /* 0x2f010800 */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_P_reg {2048 /* 0x800 */, 2048 /* 0x800 */}
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_P_reg_IDX_0 2048
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_P_reg_IDX_1 2048
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/mailbox@99000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000
 *
 * Binding (compatible = nordic,nrf-bellboard-tx):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nordic,nrf-bellboard-tx.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_PATH "/soc/peripheral@5f000000/mailbox@99000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FULL_NAME "mailbox@99000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_NODELABEL(fn) fn(cpusec_bellboard)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusec_bellboard, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_ORD 46
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_SUPPORTS_ORDS \
	48, /* /ipc/ipc-1-2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_bellboard_tx DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000
#define DT_N_NODELABEL_cpusec_bellboard     DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_REG_IDX_0_VAL_ADDRESS 1594462208 /* 0x5f099000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_COMPAT_MATCHES_nordic_nrf_bellboard_tx 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_COMPAT_MODEL_IDX_0 "nrf-bellboard-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible {"nordic,nrf-bellboard-tx"}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_IDX_0 "nordic,nrf-bellboard-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-bellboard-tx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_bellboard_tx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_BELLBOARD_TX
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_reg {626688 /* 0x99000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_reg_IDX_0 626688
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_IDX_0_VAL_id 4
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/mailbox@9a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
 *
 * Binding (compatible = nordic,nrf-bellboard-rx):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nordic,nrf-bellboard-rx.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_PATH "/soc/peripheral@5f000000/mailbox@9a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FULL_NAME "mailbox@9a000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_NODELABEL(fn) fn(cpuapp_bellboard)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_bellboard, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_ORD 47
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_SUPPORTS_ORDS \
	48, /* /ipc/ipc-1-2 */ \
	52, /* /ipc/ipc-2-12 */ \
	62, /* /ipc/ipc-2-13 */ \
	70, /* /ipc/ipc-2-14 */ \
	75, /* /ipc/ipc-2-3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_bellboard_rx DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_NODELABEL_cpuapp_bellboard     DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_REG_IDX_0_VAL_ADDRESS 1594466304 /* 0x5f09a000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_VAL_irq 96
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_NAME_irq0_VAL_irq DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_NAME_irq0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_NAME_irq0_VAL_priority DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_NAME_irq0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_NAME_irq0_CONTROLLER DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_COMPAT_MATCHES_nordic_nrf_bellboard_rx 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_COMPAT_MODEL_IDX_0 "nrf-bellboard-rx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible {"nordic,nrf-bellboard-rx"}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_IDX_0 "nordic,nrf-bellboard-rx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-bellboard-rx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_bellboard_rx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_BELLBOARD_RX
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_reg {630784 /* 0x9a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_reg_IDX_0 630784
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupts {96 /* 0x60 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupts_IDX_0 96
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names {"irq0"}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_IDX_0 "irq0"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_IDX_0_STRING_UNQUOTED irq0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_IDX_0_STRING_TOKEN irq0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN IRQ0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_IDX_0_VAL_id 4
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping {286785 /* 0x46041 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_IDX_0 286785
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_IDX_1 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, nordic_interrupt_mapping, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000_P_nordic_interrupt_mapping_EXISTS 1

/*
 * Devicetree node: /ipc/ipc-1-2
 *
 * Node identifier: DT_N_S_ipc_S_ipc_1_2
 *
 * Binding (compatible = zephyr,ipc-icmsg):
 *   $ZEPHYR_BASE/dts/bindings/ipc/zephyr,ipc-icmsg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ipc_S_ipc_1_2_PATH "/ipc/ipc-1-2"

/* Node's name with unit-address: */
#define DT_N_S_ipc_S_ipc_1_2_FULL_NAME "ipc-1-2"

/* Node parent (/ipc) identifier: */
#define DT_N_S_ipc_S_ipc_1_2_PARENT DT_N_S_ipc

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_S_ipc_1_2_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_S_ipc_1_2_NODELABEL_NUM 1
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_NODELABEL(fn) fn(cpusec_cpuapp_ipc)
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusec_cpuapp_ipc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_S_ipc_1_2_CHILD_NUM 0
#define DT_N_S_ipc_S_ipc_1_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD(fn) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_ipc_S_ipc_1_2_ORD 48
#define DT_N_S_ipc_S_ipc_1_2_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_S_ipc_1_2_REQUIRES_ORDS \
	41, /* /ipc */ \
	44, /* /reserved-memory/memory@2f010000/memory@0 */ \
	45, /* /reserved-memory/memory@2f010000/memory@800 */ \
	46, /* /soc/peripheral@5f000000/mailbox@99000 */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_S_ipc_1_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_S_ipc_1_2_EXISTS 1
#define DT_N_INST_1_zephyr_ipc_icmsg     DT_N_S_ipc_S_ipc_1_2
#define DT_N_NODELABEL_cpusec_cpuapp_ipc DT_N_S_ipc_S_ipc_1_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_S_ipc_1_2_REG_NUM 0
#define DT_N_S_ipc_S_ipc_1_2_RANGES_NUM 0
#define DT_N_S_ipc_S_ipc_1_2_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_S_ipc_1_2_IRQ_NUM 0
#define DT_N_S_ipc_S_ipc_1_2_IRQ_LEVEL 0
#define DT_N_S_ipc_S_ipc_1_2_COMPAT_MATCHES_zephyr_ipc_icmsg 1
#define DT_N_S_ipc_S_ipc_1_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_ipc_S_ipc_1_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_COMPAT_MODEL_IDX_0 "ipc-icmsg"
#define DT_N_S_ipc_S_ipc_1_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_S_ipc_1_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ipc_S_ipc_1_2_P_wakeup_source 0
#define DT_N_S_ipc_S_ipc_1_2_P_wakeup_source_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ipc_S_ipc_1_2_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_status "disabled"
#define DT_N_S_ipc_S_ipc_1_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_ipc_S_ipc_1_2_P_status_STRING_TOKEN disabled
#define DT_N_S_ipc_S_ipc_1_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_ipc_S_ipc_1_2_P_status_IDX_0 "disabled"
#define DT_N_S_ipc_S_ipc_1_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_status_ENUM_IDX 2
#define DT_N_S_ipc_S_ipc_1_2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_status_ENUM_TOKEN disabled
#define DT_N_S_ipc_S_ipc_1_2_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_ipc_S_ipc_1_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_1_2, status, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2, status, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_status_LEN 1
#define DT_N_S_ipc_S_ipc_1_2_P_status_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_compatible {"zephyr,ipc-icmsg"}
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_IDX_0 "zephyr,ipc-icmsg"
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_IDX_0_STRING_UNQUOTED zephyr,ipc-icmsg
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_IDX_0_STRING_TOKEN zephyr_ipc_icmsg
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_IPC_ICMSG
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_1_2, compatible, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2, compatible, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_LEN 1
#define DT_N_S_ipc_S_ipc_1_2_P_compatible_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_0_VAL_channel 12
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_0_NAME "tx"
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_tx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_tx_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_tx_VAL_channel DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_0_VAL_channel
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_1_VAL_channel 0
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_1_NAME "rx"
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_rx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_rx_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_rx_VAL_channel DT_N_S_ipc_S_ipc_1_2_P_mboxes_IDX_1_VAL_channel
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 0) \
	fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 1)
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 1)
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_1_2, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_LEN 2
#define DT_N_S_ipc_S_ipc_1_2_P_mboxes_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names {"tx", "rx"}
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_0 "tx"
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_1 "rx"
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 0) \
	fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_1_2, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_LEN 2
#define DT_N_S_ipc_S_ipc_1_2_P_mbox_names_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_zephyr_deferred_init 0
#define DT_N_S_ipc_S_ipc_1_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_1_2, tx_region, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2, tx_region, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_LEN 1
#define DT_N_S_ipc_S_ipc_1_2_P_tx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_1_2, rx_region, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_1_2, rx_region, 0)
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_1_2, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_1_2, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_LEN 1
#define DT_N_S_ipc_S_ipc_1_2_P_rx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_1_2_P_dcache_alignment 32
#define DT_N_S_ipc_S_ipc_1_2_P_dcache_alignment_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f88fce0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f88fce0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_PATH "/reserved-memory/memory@2f88fce0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FULL_NAME "memory@2f88fce0"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_NODELABEL(fn) fn(cpuapp_cpusys_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpusys_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fce0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_ORD 49
#define DT_N_S_reserved_memory_S_memory_2f88fce0_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_SUPPORTS_ORDS \
	52, /* /ipc/ipc-2-12 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_EXISTS 1
#define DT_N_NODELABEL_cpuapp_cpusys_ipc_shm DT_N_S_reserved_memory_S_memory_2f88fce0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fce0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fce0_REG_IDX_0_VAL_ADDRESS 797506784 /* 0x2f88fce0 */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fce0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fce0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fce0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f88fce0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f88fce0_P_reg {797506784 /* 0x2f88fce0 */, 128 /* 0x80 */}
#define DT_N_S_reserved_memory_S_memory_2f88fce0_P_reg_IDX_0 797506784
#define DT_N_S_reserved_memory_S_memory_2f88fce0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fce0_P_reg_IDX_1 128
#define DT_N_S_reserved_memory_S_memory_2f88fce0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fce0_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f88fd60
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f88fd60
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_PATH "/reserved-memory/memory@2f88fd60"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FULL_NAME "memory@2f88fd60"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_NODELABEL(fn) fn(cpusys_cpuapp_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusys_cpuapp_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fd60_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_ORD 50
#define DT_N_S_reserved_memory_S_memory_2f88fd60_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_SUPPORTS_ORDS \
	52, /* /ipc/ipc-2-12 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_EXISTS 1
#define DT_N_NODELABEL_cpusys_cpuapp_ipc_shm DT_N_S_reserved_memory_S_memory_2f88fd60

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fd60_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fd60_REG_IDX_0_VAL_ADDRESS 797506912 /* 0x2f88fd60 */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fd60_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fd60_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fd60_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f88fd60_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f88fd60_P_reg {797506912 /* 0x2f88fd60 */, 128 /* 0x80 */}
#define DT_N_S_reserved_memory_S_memory_2f88fd60_P_reg_IDX_0 797506912
#define DT_N_S_reserved_memory_S_memory_2f88fd60_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fd60_P_reg_IDX_1 128
#define DT_N_S_reserved_memory_S_memory_2f88fd60_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fd60_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/mailbox@8c8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000
 *
 * Binding (compatible = nordic,nrf-vevif-task-tx):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nordic,nrf-vevif-task-tx.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_PATH "/soc/peripheral@5f000000/mailbox@8c8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FULL_NAME "mailbox@8c8000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_NODELABEL(fn) fn(cpusys_vevif_tx) fn(cpusys_vevif)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusys_vevif_tx, __VA_ARGS__) fn(cpusys_vevif, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_ORD 51
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_REQUIRES_ORDS \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_SUPPORTS_ORDS \
	52, /* /ipc/ipc-2-12 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_vevif_task_tx DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000
#define DT_N_NODELABEL_cpusys_vevif_tx       DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000
#define DT_N_NODELABEL_cpusys_vevif          DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_REG_IDX_0_VAL_ADDRESS 1603043328 /* 0x5f8c8000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_COMPAT_MATCHES_nordic_nrf_vevif_task_tx 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_COMPAT_MODEL_IDX_0 "nrf-vevif-task-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible {"nordic,nrf-vevif-task-tx"}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_IDX_0 "nordic,nrf-vevif-task-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-vevif-task-tx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_vevif_task_tx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_VEVIF_TASK_TX
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_reg {9207808 /* 0x8c8000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_reg_IDX_0 9207808
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_nordic_tasks 32
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_nordic_tasks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_nordic_tasks_mask 4294963455
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000_P_nordic_tasks_mask_EXISTS 1

/*
 * Devicetree node: /ipc/ipc-2-12
 *
 * Node identifier: DT_N_S_ipc_S_ipc_2_12
 *
 * Binding (compatible = zephyr,ipc-icmsg):
 *   $ZEPHYR_BASE/dts/bindings/ipc/zephyr,ipc-icmsg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ipc_S_ipc_2_12_PATH "/ipc/ipc-2-12"

/* Node's name with unit-address: */
#define DT_N_S_ipc_S_ipc_2_12_FULL_NAME "ipc-2-12"

/* Node parent (/ipc) identifier: */
#define DT_N_S_ipc_S_ipc_2_12_PARENT DT_N_S_ipc

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_S_ipc_2_12_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_S_ipc_2_12_NODELABEL_NUM 1
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_NODELABEL(fn) fn(cpuapp_cpusys_ipc)
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpusys_ipc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_S_ipc_2_12_CHILD_NUM 0
#define DT_N_S_ipc_S_ipc_2_12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD(fn) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_ipc_S_ipc_2_12_ORD 52
#define DT_N_S_ipc_S_ipc_2_12_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_S_ipc_2_12_REQUIRES_ORDS \
	41, /* /ipc */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	49, /* /reserved-memory/memory@2f88fce0 */ \
	50, /* /reserved-memory/memory@2f88fd60 */ \
	51, /* /soc/peripheral@5f000000/mailbox@8c8000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_S_ipc_2_12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_S_ipc_2_12_EXISTS 1
#define DT_N_ALIAS_ipc_to_cpusys         DT_N_S_ipc_S_ipc_2_12
#define DT_N_INST_0_zephyr_ipc_icmsg     DT_N_S_ipc_S_ipc_2_12
#define DT_N_NODELABEL_cpuapp_cpusys_ipc DT_N_S_ipc_S_ipc_2_12

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_S_ipc_2_12_REG_NUM 0
#define DT_N_S_ipc_S_ipc_2_12_RANGES_NUM 0
#define DT_N_S_ipc_S_ipc_2_12_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_S_ipc_2_12_IRQ_NUM 0
#define DT_N_S_ipc_S_ipc_2_12_IRQ_LEVEL 0
#define DT_N_S_ipc_S_ipc_2_12_COMPAT_MATCHES_zephyr_ipc_icmsg 1
#define DT_N_S_ipc_S_ipc_2_12_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_ipc_S_ipc_2_12_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_COMPAT_MODEL_IDX_0 "ipc-icmsg"
#define DT_N_S_ipc_S_ipc_2_12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_S_ipc_2_12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ipc_S_ipc_2_12_P_wakeup_source 0
#define DT_N_S_ipc_S_ipc_2_12_P_wakeup_source_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ipc_S_ipc_2_12_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_status "okay"
#define DT_N_S_ipc_S_ipc_2_12_P_status_STRING_UNQUOTED okay
#define DT_N_S_ipc_S_ipc_2_12_P_status_STRING_TOKEN okay
#define DT_N_S_ipc_S_ipc_2_12_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_ipc_S_ipc_2_12_P_status_IDX_0 "okay"
#define DT_N_S_ipc_S_ipc_2_12_P_status_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_status_ENUM_IDX 1
#define DT_N_S_ipc_S_ipc_2_12_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_status_ENUM_TOKEN okay
#define DT_N_S_ipc_S_ipc_2_12_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_ipc_S_ipc_2_12_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_12, status, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_12, status, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_12, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_status_LEN 1
#define DT_N_S_ipc_S_ipc_2_12_P_status_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_compatible {"zephyr,ipc-icmsg"}
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_IDX_0 "zephyr,ipc-icmsg"
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_IDX_0_STRING_UNQUOTED zephyr,ipc-icmsg
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_IDX_0_STRING_TOKEN zephyr_ipc_icmsg
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_IPC_ICMSG
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_12, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_12, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_12, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_LEN 1
#define DT_N_S_ipc_S_ipc_2_12_P_compatible_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_0_VAL_channel 6
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_0_NAME "rx"
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_rx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_rx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_rx_VAL_channel DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_0_VAL_channel
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_1_VAL_channel 12
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_1_NAME "tx"
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_tx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_tx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_tx_VAL_channel DT_N_S_ipc_S_ipc_2_12_P_mboxes_IDX_1_VAL_channel
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 0) \
	fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_12, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_LEN 2
#define DT_N_S_ipc_S_ipc_2_12_P_mboxes_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names {"rx", "tx"}
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_0 "rx"
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_1 "tx"
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 0) \
	fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_12, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_LEN 2
#define DT_N_S_ipc_S_ipc_2_12_P_mbox_names_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_zephyr_deferred_init 0
#define DT_N_S_ipc_S_ipc_2_12_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region DT_N_S_reserved_memory_S_memory_2f88fce0
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f88fce0
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f88fce0
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_12, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_12, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_12, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_12_P_tx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region DT_N_S_reserved_memory_S_memory_2f88fd60
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f88fd60
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f88fd60
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_12, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_12, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_12, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_12_P_rx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_12_P_dcache_alignment 32
#define DT_N_S_ipc_S_ipc_2_12_P_dcache_alignment_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2fc00000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2fc00000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_PATH "/reserved-memory/memory@2fc00000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_FULL_NAME "memory@2fc00000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_NODELABEL(fn) fn(cpuppr_ram3x_region)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_ram3x_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2fc00000_CHILD_NUM 3
#define DT_N_S_reserved_memory_S_memory_2fc00000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_ORD 53
#define DT_N_S_reserved_memory_S_memory_2fc00000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_SUPPORTS_ORDS \
	54, /* /reserved-memory/memory@2fc00000/memory@f800 */ \
	55, /* /reserved-memory/memory@2fc00000/memory@fc00 */ \
	56, /* /reserved-memory/memory@2fc00000/memory@0 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_EXISTS 1
#define DT_N_INST_6_nordic_owned_memory    DT_N_S_reserved_memory_S_memory_2fc00000
#define DT_N_NODELABEL_cpuppr_ram3x_region DT_N_S_reserved_memory_S_memory_2fc00000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_REG_IDX_0_VAL_ADDRESS 801112064 /* 0x2fc00000 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_RANGES_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 801112064 /* 0x2fc00000 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_RANGES_IDX_0_VAL_LENGTH 65536 /* 0x10000 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_FOREACH_RANGE(fn) fn(DT_N_S_reserved_memory_S_memory_2fc00000, 0)
#define DT_N_S_reserved_memory_S_memory_2fc00000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2fc00000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2fc00000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status "disabled"
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_STRING_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_IDX_0 "disabled"
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_ENUM_IDX 2
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_ENUM_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc00000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc00000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible {"nordic,owned-memory"}
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc00000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc00000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_reg {801112064 /* 0x2fc00000 */, 65536 /* 0x10000 */}
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_reg_IDX_0 801112064
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_reg_IDX_1 65536
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access {2 /* 0x2 */, 7 /* 0x7 */}
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_IDX_0 2
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_IDX_1 7
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc00000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2fc00000/memory@f800
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_PATH "/reserved-memory/memory@2fc00000/memory@f800"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FULL_NAME "memory@f800"

/* Node parent (/reserved-memory/memory@2fc00000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_PARENT DT_N_S_reserved_memory_S_memory_2fc00000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_NODELABEL(fn) fn(cpuapp_cpuppr_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpuppr_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_ORD 54
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_REQUIRES_ORDS \
	53, /* /reserved-memory/memory@2fc00000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_SUPPORTS_ORDS \
	62, /* /ipc/ipc-2-13 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_EXISTS 1
#define DT_N_NODELABEL_cpuapp_cpuppr_ipc_shm DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_REG_IDX_0_VAL_ADDRESS 801175552 /* 0x2fc0f800 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_P_reg {63488 /* 0xf800 */, 1024 /* 0x400 */}
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_P_reg_IDX_0 63488
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_P_reg_IDX_1 1024
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2fc00000/memory@fc00
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_PATH "/reserved-memory/memory@2fc00000/memory@fc00"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FULL_NAME "memory@fc00"

/* Node parent (/reserved-memory/memory@2fc00000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_PARENT DT_N_S_reserved_memory_S_memory_2fc00000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_NODELABEL(fn) fn(cpuppr_cpuapp_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_cpuapp_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_ORD 55
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_REQUIRES_ORDS \
	53, /* /reserved-memory/memory@2fc00000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_SUPPORTS_ORDS \
	62, /* /ipc/ipc-2-13 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_EXISTS 1
#define DT_N_NODELABEL_cpuppr_cpuapp_ipc_shm DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_REG_IDX_0_VAL_ADDRESS 801176576 /* 0x2fc0fc00 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_P_reg {64512 /* 0xfc00 */, 1024 /* 0x400 */}
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_P_reg_IDX_0 64512
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_P_reg_IDX_1 1024
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2fc00000/memory@0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_PATH "/reserved-memory/memory@2fc00000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/reserved-memory/memory@2fc00000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_PARENT DT_N_S_reserved_memory_S_memory_2fc00000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_NODELABEL(fn) fn(cpuppr_code_data)
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_code_data, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_ORD 56
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_REQUIRES_ORDS \
	53, /* /reserved-memory/memory@2fc00000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_SUPPORTS_ORDS \
	60, /* /soc/peripheral@5f000000/vpr@908000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_cpuppr_code_data DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_REG_IDX_0_VAL_ADDRESS 801112064 /* 0x2fc00000 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_REG_IDX_0_VAL_SIZE 63488 /* 0xf800 */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_P_reg {0 /* 0x0 */, 63488 /* 0xf800 */}
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_P_reg_IDX_1 63488
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000
 *
 * Binding (compatible = nordic,mram):
 *   $ZEPHYR_BASE/dts/bindings/mtd/nordic,mram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_PATH "/soc/mram@e000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_FULL_NAME "mram@e000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mram_e000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_FOREACH_NODELABEL(fn) fn(mram1x)
#define DT_N_S_soc_S_mram_e000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mram1x, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_CHILD_NUM 3
#define DT_N_S_soc_S_mram_e000000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_ORD 57
#define DT_N_S_soc_S_mram_e000000_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_SUPPORTS_ORDS \
	58, /* /soc/mram@e000000/cpuapp-rx-partitions */ \
	132, /* /soc/mram@e000000/cpuapp-rw-partitions */ \
	136, /* /soc/mram@e000000/cpurad-rx-partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_EXISTS 1
#define DT_N_INST_0_nordic_mram DT_N_S_soc_S_mram_e000000
#define DT_N_NODELABEL_mram1x   DT_N_S_soc_S_mram_e000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_REG_IDX_0_VAL_ADDRESS 234881024 /* 0xe000000 */
#define DT_N_S_soc_S_mram_e000000_REG_IDX_0_VAL_SIZE 2097152 /* 0x200000 */
#define DT_N_S_soc_S_mram_e000000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_COMPAT_MATCHES_nordic_mram 1
#define DT_N_S_soc_S_mram_e000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_mram_e000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_COMPAT_MODEL_IDX_0 "mram"
#define DT_N_S_soc_S_mram_e000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_compatible {"nordic,mram"}
#define DT_N_S_soc_S_mram_e000000_P_compatible_IDX_0 "nordic,mram"
#define DT_N_S_soc_S_mram_e000000_P_compatible_IDX_0_STRING_UNQUOTED nordic,mram
#define DT_N_S_soc_S_mram_e000000_P_compatible_IDX_0_STRING_TOKEN nordic_mram
#define DT_N_S_soc_S_mram_e000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_MRAM
#define DT_N_S_soc_S_mram_e000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000, compatible, 0)
#define DT_N_S_soc_S_mram_e000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000, compatible, 0)
#define DT_N_S_soc_S_mram_e000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_P_compatible_LEN 1
#define DT_N_S_soc_S_mram_e000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_reg {234881024 /* 0xe000000 */, 2097152 /* 0x200000 */}
#define DT_N_S_soc_S_mram_e000000_P_reg_IDX_0 234881024
#define DT_N_S_soc_S_mram_e000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_mram_e000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_mram_e000000_P_power_domains_IDX_0_VAL_id 4
#define DT_N_S_soc_S_mram_e000000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000, power_domains, 0)
#define DT_N_S_soc_S_mram_e000000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000, power_domains, 0)
#define DT_N_S_soc_S_mram_e000000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_P_power_domains_LEN 1
#define DT_N_S_soc_S_mram_e000000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_erase_block_size 4096
#define DT_N_S_soc_S_mram_e000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_P_write_block_size 16
#define DT_N_S_soc_S_mram_e000000_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rx-partitions
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions
 *
 * Binding (compatible = nordic,owned-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/nordic,owned-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_PATH "/soc/mram@e000000/cpuapp-rx-partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FULL_NAME "cpuapp-rx-partitions"

/* Node parent (/soc/mram@e000000) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_PARENT DT_N_S_soc_S_mram_e000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_NODELABEL(fn) fn(cpuapp_rx_partitions)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_rx_partitions, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_CHILD_NUM 3
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_ORD 58
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_REQUIRES_ORDS \
	57, /* /soc/mram@e000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_SUPPORTS_ORDS \
	59, /* /soc/mram@e000000/cpuapp-rx-partitions/partition@e4000 */ \
	67, /* /soc/mram@e000000/cpuapp-rx-partitions/partition@f4000 */ \
	135, /* /soc/mram@e000000/cpuapp-rx-partitions/partition@a6000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_EXISTS 1
#define DT_N_INST_0_nordic_owned_partitions DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions
#define DT_N_INST_0_fixed_partitions        DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions
#define DT_N_NODELABEL_cpuapp_rx_partitions DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_REG_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_COMPAT_MATCHES_nordic_owned_partitions 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_COMPAT_MODEL_IDX_0 "owned-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status "okay"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, status, 0)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, status, 0)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_LEN 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_status_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible {"nordic,owned-partitions", "fixed-partitions"}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_0 "nordic,owned-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_0_STRING_TOKEN nordic_owned_partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_PARTITIONS
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_1 "fixed-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_1_STRING_UNQUOTED fixed-partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_1_STRING_TOKEN fixed_partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_1_STRING_UPPER_TOKEN FIXED_PARTITIONS
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 0) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_LEN 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access {2 /* 0x2 */, 13 /* 0xd */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_IDX_0 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_IDX_1 13
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 0) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_LEN 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_nordic_access_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_read 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_read_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_write 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_write_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_execute 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_execute_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_secure 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_perm_secure_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_non_secure_callable 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rx-partitions/partition@e4000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_PATH "/soc/mram@e000000/cpuapp-rx-partitions/partition@e4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FULL_NAME "partition@e4000"

/* Node parent (/soc/mram@e000000/cpuapp-rx-partitions) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_PARENT DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_NODELABEL(fn) fn(cpuppr_code_partition)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_code_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_CHILD_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_ORD 59
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_REQUIRES_ORDS \
	58, /* /soc/mram@e000000/cpuapp-rx-partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_SUPPORTS_ORDS \
	60, /* /soc/peripheral@5f000000/vpr@908000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_EXISTS 1
#define DT_N_NODELABEL_cpuppr_code_partition DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_REG_IDX_0_VAL_ADDRESS 933888 /* 0xe4000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_reg {933888 /* 0xe4000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_reg_IDX_0 933888
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/vpr@908000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000
 *
 * Binding (compatible = nordic,nrf-vpr-coprocessor):
 *   $ZEPHYR_BASE/dts/bindings/riscv/nordic,nrf-vpr-coprocessor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_PATH "/soc/peripheral@5f000000/vpr@908000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FULL_NAME "vpr@908000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_NODELABEL(fn) fn(cpuppr_vpr)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_vpr, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_ORD 60
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	56, /* /reserved-memory/memory@2fc00000/memory@0 */ \
	59, /* /soc/mram@e000000/cpuapp-rx-partitions/partition@e4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_SUPPORTS_ORDS \
	61, /* /soc/peripheral@5f000000/vpr@908000/mailbox@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_vpr_coprocessor DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000
#define DT_N_NODELABEL_cpuppr_vpr              DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_REG_IDX_0_VAL_ADDRESS 1603305472 /* 0x5f908000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 9469952 /* 0x908000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_RANGES_IDX_0_VAL_LENGTH 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_COMPAT_MATCHES_nordic_nrf_vpr_coprocessor 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_COMPAT_MODEL_IDX_0 "nrf-vpr-coprocessor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible {"nordic,nrf-vpr-coprocessor"}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_IDX_0 "nordic,nrf-vpr-coprocessor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-vpr-coprocessor
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_vpr_coprocessor
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_VPR_COPROCESSOR
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_reg {9469952 /* 0x908000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_reg_IDX_0 9469952
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_IDX_0 DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, execution_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, execution_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, execution_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, execution_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_execution_memory_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_IDX_0 DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_IDX_0_PH DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, source_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, source_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, source_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, source_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_P_source_memory_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/vpr@908000/mailbox@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0
 *
 * Binding (compatible = nordic,nrf-vevif-task-tx):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nordic,nrf-vevif-task-tx.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_PATH "/soc/peripheral@5f000000/vpr@908000/mailbox@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FULL_NAME "mailbox@0"

/* Node parent (/soc/peripheral@5f000000/vpr@908000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_PARENT DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_NODELABEL(fn) fn(cpuppr_vevif_tx) fn(cpuppr_vevif)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuppr_vevif_tx, __VA_ARGS__) fn(cpuppr_vevif, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_ORD 61
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_REQUIRES_ORDS \
	60, /* /soc/peripheral@5f000000/vpr@908000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_SUPPORTS_ORDS \
	62, /* /ipc/ipc-2-13 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_EXISTS 1
#define DT_N_INST_2_nordic_nrf_vevif_task_tx DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0
#define DT_N_NODELABEL_cpuppr_vevif_tx       DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0
#define DT_N_NODELABEL_cpuppr_vevif          DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_REG_IDX_0_VAL_ADDRESS 1603305472 /* 0x5f908000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_COMPAT_MATCHES_nordic_nrf_vevif_task_tx 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_COMPAT_MODEL_IDX_0 "nrf-vevif-task-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible {"nordic,nrf-vevif-task-tx"}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_IDX_0 "nordic,nrf-vevif-task-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-vevif-task-tx
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_vevif_task_tx
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_VEVIF_TASK_TX
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_reg {0 /* 0x0 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_nordic_tasks 16
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_nordic_tasks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_nordic_tasks_mask 4294967280
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0_P_nordic_tasks_mask_EXISTS 1

/*
 * Devicetree node: /ipc/ipc-2-13
 *
 * Node identifier: DT_N_S_ipc_S_ipc_2_13
 *
 * Binding (compatible = zephyr,ipc-icmsg):
 *   $ZEPHYR_BASE/dts/bindings/ipc/zephyr,ipc-icmsg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ipc_S_ipc_2_13_PATH "/ipc/ipc-2-13"

/* Node's name with unit-address: */
#define DT_N_S_ipc_S_ipc_2_13_FULL_NAME "ipc-2-13"

/* Node parent (/ipc) identifier: */
#define DT_N_S_ipc_S_ipc_2_13_PARENT DT_N_S_ipc

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_S_ipc_2_13_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_S_ipc_2_13_NODELABEL_NUM 1
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_NODELABEL(fn) fn(cpuapp_cpuppr_ipc)
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpuppr_ipc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_S_ipc_2_13_CHILD_NUM 0
#define DT_N_S_ipc_S_ipc_2_13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD(fn) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_ipc_S_ipc_2_13_ORD 62
#define DT_N_S_ipc_S_ipc_2_13_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_S_ipc_2_13_REQUIRES_ORDS \
	41, /* /ipc */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	54, /* /reserved-memory/memory@2fc00000/memory@f800 */ \
	55, /* /reserved-memory/memory@2fc00000/memory@fc00 */ \
	61, /* /soc/peripheral@5f000000/vpr@908000/mailbox@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_S_ipc_2_13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_S_ipc_2_13_EXISTS 1
#define DT_N_INST_2_zephyr_ipc_icmsg     DT_N_S_ipc_S_ipc_2_13
#define DT_N_NODELABEL_cpuapp_cpuppr_ipc DT_N_S_ipc_S_ipc_2_13

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_S_ipc_2_13_REG_NUM 0
#define DT_N_S_ipc_S_ipc_2_13_RANGES_NUM 0
#define DT_N_S_ipc_S_ipc_2_13_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_S_ipc_2_13_IRQ_NUM 0
#define DT_N_S_ipc_S_ipc_2_13_IRQ_LEVEL 0
#define DT_N_S_ipc_S_ipc_2_13_COMPAT_MATCHES_zephyr_ipc_icmsg 1
#define DT_N_S_ipc_S_ipc_2_13_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_ipc_S_ipc_2_13_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_COMPAT_MODEL_IDX_0 "ipc-icmsg"
#define DT_N_S_ipc_S_ipc_2_13_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_S_ipc_2_13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ipc_S_ipc_2_13_P_wakeup_source 0
#define DT_N_S_ipc_S_ipc_2_13_P_wakeup_source_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ipc_S_ipc_2_13_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_status "disabled"
#define DT_N_S_ipc_S_ipc_2_13_P_status_STRING_UNQUOTED disabled
#define DT_N_S_ipc_S_ipc_2_13_P_status_STRING_TOKEN disabled
#define DT_N_S_ipc_S_ipc_2_13_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_ipc_S_ipc_2_13_P_status_IDX_0 "disabled"
#define DT_N_S_ipc_S_ipc_2_13_P_status_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_status_ENUM_IDX 2
#define DT_N_S_ipc_S_ipc_2_13_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_status_ENUM_TOKEN disabled
#define DT_N_S_ipc_S_ipc_2_13_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_ipc_S_ipc_2_13_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_13, status, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_13, status, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_13, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_13, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_status_LEN 1
#define DT_N_S_ipc_S_ipc_2_13_P_status_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_compatible {"zephyr,ipc-icmsg"}
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_IDX_0 "zephyr,ipc-icmsg"
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_IDX_0_STRING_UNQUOTED zephyr,ipc-icmsg
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_IDX_0_STRING_TOKEN zephyr_ipc_icmsg
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_IPC_ICMSG
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_13, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_13, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_13, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_13, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_LEN 1
#define DT_N_S_ipc_S_ipc_2_13_P_compatible_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_0_VAL_channel 13
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_0_NAME "rx"
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_rx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_rx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_rx_VAL_channel DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_0_VAL_channel
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_1_VAL_channel 12
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_1_NAME "tx"
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_tx_PH DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_tx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_tx_VAL_channel DT_N_S_ipc_S_ipc_2_13_P_mboxes_IDX_1_VAL_channel
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 0) \
	fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_13, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_LEN 2
#define DT_N_S_ipc_S_ipc_2_13_P_mboxes_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names {"rx", "tx"}
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_0 "rx"
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_1 "tx"
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 0) \
	fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_13, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_LEN 2
#define DT_N_S_ipc_S_ipc_2_13_P_mbox_names_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_zephyr_deferred_init 0
#define DT_N_S_ipc_S_ipc_2_13_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_13, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_13, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_13, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_13, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_13_P_tx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_13, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_13, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_13, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_13, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_13_P_rx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_13_P_dcache_alignment 32
#define DT_N_S_ipc_S_ipc_2_13_P_dcache_alignment_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f890000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f890000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f890000_PATH "/reserved-memory/memory@2f890000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f890000_FULL_NAME "memory@2f890000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f890000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f890000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f890000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_NODELABEL(fn) fn(ram21_region)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ram21_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f890000_CHILD_NUM 4
#define DT_N_S_reserved_memory_S_memory_2f890000_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f890000_ORD 63
#define DT_N_S_reserved_memory_S_memory_2f890000_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f890000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f890000_SUPPORTS_ORDS \
	64, /* /reserved-memory/memory@2f890000/memory@b800 */ \
	65, /* /reserved-memory/memory@2f890000/memory@bc00 */ \
	66, /* /reserved-memory/memory@2f890000/memory@0 */ \
	210, /* /reserved-memory/memory@2f890000/memory@c000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f890000_EXISTS 1
#define DT_N_INST_2_nordic_owned_memory DT_N_S_reserved_memory_S_memory_2f890000
#define DT_N_NODELABEL_ram21_region     DT_N_S_reserved_memory_S_memory_2f890000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f890000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_REG_IDX_0_VAL_ADDRESS 797507584 /* 0x2f890000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_RANGES_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_reserved_memory_S_memory_2f890000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 797507584 /* 0x2f890000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_RANGES_IDX_0_VAL_LENGTH 65536 /* 0x10000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_FOREACH_RANGE(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f890000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2f890000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2f890000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f890000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f890000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f890000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status "okay"
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_STRING_UNQUOTED okay
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_STRING_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_IDX_0 "okay"
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_ENUM_IDX 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_ENUM_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible {"nordic,owned-memory"}
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_reg {797507584 /* 0x2f890000 */, 65536 /* 0x10000 */}
#define DT_N_S_reserved_memory_S_memory_2f890000_P_reg_IDX_0 797507584
#define DT_N_S_reserved_memory_S_memory_2f890000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_reg_IDX_1 65536
#define DT_N_S_reserved_memory_S_memory_2f890000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access {2 /* 0x2 */, 11 /* 0xb */}
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_IDX_0 2
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_IDX_1 11
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f890000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2f890000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2f890000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f890000/memory@b800
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_PATH "/reserved-memory/memory@2f890000/memory@b800"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FULL_NAME "memory@b800"

/* Node parent (/reserved-memory/memory@2f890000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_PARENT DT_N_S_reserved_memory_S_memory_2f890000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_NODELABEL(fn) fn(cpuapp_cpuflpr_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpuflpr_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_ORD 64
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_REQUIRES_ORDS \
	63, /* /reserved-memory/memory@2f890000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_SUPPORTS_ORDS \
	70, /* /ipc/ipc-2-14 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_EXISTS 1
#define DT_N_NODELABEL_cpuapp_cpuflpr_ipc_shm DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_REG_IDX_0_VAL_ADDRESS 797554688 /* 0x2f89b800 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_P_reg {47104 /* 0xb800 */, 1024 /* 0x400 */}
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_P_reg_IDX_0 47104
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_P_reg_IDX_1 1024
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f890000/memory@bc00
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_PATH "/reserved-memory/memory@2f890000/memory@bc00"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FULL_NAME "memory@bc00"

/* Node parent (/reserved-memory/memory@2f890000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_PARENT DT_N_S_reserved_memory_S_memory_2f890000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_NODELABEL(fn) fn(cpuflpr_cpuapp_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_cpuapp_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_ORD 65
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_REQUIRES_ORDS \
	63, /* /reserved-memory/memory@2f890000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_SUPPORTS_ORDS \
	70, /* /ipc/ipc-2-14 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_EXISTS 1
#define DT_N_NODELABEL_cpuflpr_cpuapp_ipc_shm DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_REG_IDX_0_VAL_ADDRESS 797555712 /* 0x2f89bc00 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_P_reg {48128 /* 0xbc00 */, 1024 /* 0x400 */}
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_P_reg_IDX_0 48128
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_P_reg_IDX_1 1024
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f890000/memory@0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_PATH "/reserved-memory/memory@2f890000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/reserved-memory/memory@2f890000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_PARENT DT_N_S_reserved_memory_S_memory_2f890000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_NODELABEL(fn) fn(cpuflpr_code_data)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_code_data, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_ORD 66
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_REQUIRES_ORDS \
	63, /* /reserved-memory/memory@2f890000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_SUPPORTS_ORDS \
	68, /* /soc/peripheral@5f000000/vpr@8d4000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_cpuflpr_code_data DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_REG_IDX_0_VAL_ADDRESS 797507584 /* 0x2f890000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_REG_IDX_0_VAL_SIZE 47104 /* 0xb800 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_P_reg {0 /* 0x0 */, 47104 /* 0xb800 */}
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_P_reg_IDX_1 47104
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rx-partitions/partition@f4000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_PATH "/soc/mram@e000000/cpuapp-rx-partitions/partition@f4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FULL_NAME "partition@f4000"

/* Node parent (/soc/mram@e000000/cpuapp-rx-partitions) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_PARENT DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_NODELABEL(fn) fn(cpuflpr_code_partition)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_code_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_CHILD_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_ORD 67
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_REQUIRES_ORDS \
	58, /* /soc/mram@e000000/cpuapp-rx-partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_SUPPORTS_ORDS \
	68, /* /soc/peripheral@5f000000/vpr@8d4000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_EXISTS 1
#define DT_N_NODELABEL_cpuflpr_code_partition DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_REG_IDX_0_VAL_ADDRESS 999424 /* 0xf4000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_REG_IDX_0_VAL_SIZE 49152 /* 0xc000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_reg {999424 /* 0xf4000 */, 49152 /* 0xc000 */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_reg_IDX_0 999424
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_reg_IDX_1 49152
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/vpr@8d4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000
 *
 * Binding (compatible = nordic,nrf-vpr-coprocessor):
 *   $ZEPHYR_BASE/dts/bindings/riscv/nordic,nrf-vpr-coprocessor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_PATH "/soc/peripheral@5f000000/vpr@8d4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FULL_NAME "vpr@8d4000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_NODELABEL(fn) fn(cpuflpr_vpr)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_vpr, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_ORD 68
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	66, /* /reserved-memory/memory@2f890000/memory@0 */ \
	67, /* /soc/mram@e000000/cpuapp-rx-partitions/partition@f4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_SUPPORTS_ORDS \
	69, /* /soc/peripheral@5f000000/vpr@8d4000/mailbox@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_vpr_coprocessor DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000
#define DT_N_NODELABEL_cpuflpr_vpr             DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_REG_IDX_0_VAL_ADDRESS 1603092480 /* 0x5f8d4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 9256960 /* 0x8d4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_RANGES_IDX_0_VAL_LENGTH 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_COMPAT_MATCHES_nordic_nrf_vpr_coprocessor 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_COMPAT_MODEL_IDX_0 "nrf-vpr-coprocessor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible {"nordic,nrf-vpr-coprocessor"}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_IDX_0 "nordic,nrf-vpr-coprocessor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-vpr-coprocessor
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_vpr_coprocessor
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_VPR_COPROCESSOR
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_reg {9256960 /* 0x8d4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_reg_IDX_0 9256960
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_IDX_0 DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, execution_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, execution_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, execution_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, execution_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_execution_memory_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_IDX_0 DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_IDX_0_PH DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, source_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, source_memory, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, source_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, source_memory, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_P_source_memory_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/vpr@8d4000/mailbox@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0
 *
 * Binding (compatible = nordic,nrf-vevif-task-tx):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nordic,nrf-vevif-task-tx.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_PATH "/soc/peripheral@5f000000/vpr@8d4000/mailbox@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FULL_NAME "mailbox@0"

/* Node parent (/soc/peripheral@5f000000/vpr@8d4000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_PARENT DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_NODELABEL(fn) fn(cpuflpr_vevif_tx) fn(cpuflpr_vevif)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuflpr_vevif_tx, __VA_ARGS__) fn(cpuflpr_vevif, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_ORD 69
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_REQUIRES_ORDS \
	68, /* /soc/peripheral@5f000000/vpr@8d4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_SUPPORTS_ORDS \
	70, /* /ipc/ipc-2-14 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_EXISTS 1
#define DT_N_INST_1_nordic_nrf_vevif_task_tx DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0
#define DT_N_NODELABEL_cpuflpr_vevif_tx      DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0
#define DT_N_NODELABEL_cpuflpr_vevif         DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_REG_IDX_0_VAL_ADDRESS 1603092480 /* 0x5f8d4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_COMPAT_MATCHES_nordic_nrf_vevif_task_tx 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_COMPAT_MODEL_IDX_0 "nrf-vevif-task-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible {"nordic,nrf-vevif-task-tx"}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_IDX_0 "nordic,nrf-vevif-task-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-vevif-task-tx
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_vevif_task_tx
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_VEVIF_TASK_TX
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_reg {0 /* 0x0 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_nordic_tasks 32
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_nordic_tasks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_nordic_tasks_mask 4294901760
#define DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0_P_nordic_tasks_mask_EXISTS 1

/*
 * Devicetree node: /ipc/ipc-2-14
 *
 * Node identifier: DT_N_S_ipc_S_ipc_2_14
 *
 * Binding (compatible = zephyr,ipc-icmsg):
 *   $ZEPHYR_BASE/dts/bindings/ipc/zephyr,ipc-icmsg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ipc_S_ipc_2_14_PATH "/ipc/ipc-2-14"

/* Node's name with unit-address: */
#define DT_N_S_ipc_S_ipc_2_14_FULL_NAME "ipc-2-14"

/* Node parent (/ipc) identifier: */
#define DT_N_S_ipc_S_ipc_2_14_PARENT DT_N_S_ipc

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_S_ipc_2_14_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_S_ipc_2_14_NODELABEL_NUM 1
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_NODELABEL(fn) fn(cpuapp_cpuflpr_ipc)
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpuflpr_ipc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_S_ipc_2_14_CHILD_NUM 0
#define DT_N_S_ipc_S_ipc_2_14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD(fn) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_ipc_S_ipc_2_14_ORD 70
#define DT_N_S_ipc_S_ipc_2_14_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_S_ipc_2_14_REQUIRES_ORDS \
	41, /* /ipc */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	64, /* /reserved-memory/memory@2f890000/memory@b800 */ \
	65, /* /reserved-memory/memory@2f890000/memory@bc00 */ \
	69, /* /soc/peripheral@5f000000/vpr@8d4000/mailbox@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_S_ipc_2_14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_S_ipc_2_14_EXISTS 1
#define DT_N_INST_3_zephyr_ipc_icmsg      DT_N_S_ipc_S_ipc_2_14
#define DT_N_NODELABEL_cpuapp_cpuflpr_ipc DT_N_S_ipc_S_ipc_2_14

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_S_ipc_2_14_REG_NUM 0
#define DT_N_S_ipc_S_ipc_2_14_RANGES_NUM 0
#define DT_N_S_ipc_S_ipc_2_14_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_S_ipc_2_14_IRQ_NUM 0
#define DT_N_S_ipc_S_ipc_2_14_IRQ_LEVEL 0
#define DT_N_S_ipc_S_ipc_2_14_COMPAT_MATCHES_zephyr_ipc_icmsg 1
#define DT_N_S_ipc_S_ipc_2_14_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_ipc_S_ipc_2_14_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_COMPAT_MODEL_IDX_0 "ipc-icmsg"
#define DT_N_S_ipc_S_ipc_2_14_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_S_ipc_2_14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ipc_S_ipc_2_14_P_wakeup_source 0
#define DT_N_S_ipc_S_ipc_2_14_P_wakeup_source_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ipc_S_ipc_2_14_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_status "disabled"
#define DT_N_S_ipc_S_ipc_2_14_P_status_STRING_UNQUOTED disabled
#define DT_N_S_ipc_S_ipc_2_14_P_status_STRING_TOKEN disabled
#define DT_N_S_ipc_S_ipc_2_14_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_ipc_S_ipc_2_14_P_status_IDX_0 "disabled"
#define DT_N_S_ipc_S_ipc_2_14_P_status_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_status_ENUM_IDX 2
#define DT_N_S_ipc_S_ipc_2_14_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_status_ENUM_TOKEN disabled
#define DT_N_S_ipc_S_ipc_2_14_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_ipc_S_ipc_2_14_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_14, status, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_14, status, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_14, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_14, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_status_LEN 1
#define DT_N_S_ipc_S_ipc_2_14_P_status_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_compatible {"zephyr,ipc-icmsg"}
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_IDX_0 "zephyr,ipc-icmsg"
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_IDX_0_STRING_UNQUOTED zephyr,ipc-icmsg
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_IDX_0_STRING_TOKEN zephyr_ipc_icmsg
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_IPC_ICMSG
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_14, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_14, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_14, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_14, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_LEN 1
#define DT_N_S_ipc_S_ipc_2_14_P_compatible_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_0_VAL_channel 14
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_0_NAME "rx"
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_rx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_rx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_rx_VAL_channel DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_0_VAL_channel
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_1_VAL_channel 16
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_1_NAME "tx"
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_tx_PH DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_tx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_tx_VAL_channel DT_N_S_ipc_S_ipc_2_14_P_mboxes_IDX_1_VAL_channel
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 0) \
	fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_14, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_LEN 2
#define DT_N_S_ipc_S_ipc_2_14_P_mboxes_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names {"rx", "tx"}
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_0 "rx"
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_1 "tx"
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 0) \
	fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_14, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_LEN 2
#define DT_N_S_ipc_S_ipc_2_14_P_mbox_names_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_zephyr_deferred_init 0
#define DT_N_S_ipc_S_ipc_2_14_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_14, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_14, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_14, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_14, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_14_P_tx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_14, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_14, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_14, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_14, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_14_P_rx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_14_P_dcache_alignment 32
#define DT_N_S_ipc_S_ipc_2_14_P_dcache_alignment_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f0bf000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f0bf000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_PATH "/reserved-memory/memory@2f0bf000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FULL_NAME "memory@2f0bf000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_NODELABEL(fn) fn(cpuapp_cpurad_ram0x_region)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpurad_ram0x_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_CHILD_NUM 2
#define DT_N_S_reserved_memory_S_memory_2f0bf000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_ORD 71
#define DT_N_S_reserved_memory_S_memory_2f0bf000_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_SUPPORTS_ORDS \
	72, /* /reserved-memory/memory@2f0bf000/memory@0 */ \
	73, /* /reserved-memory/memory@2f0bf000/memory@800 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_EXISTS 1
#define DT_N_INST_5_nordic_owned_memory           DT_N_S_reserved_memory_S_memory_2f0bf000
#define DT_N_NODELABEL_cpuapp_cpurad_ram0x_region DT_N_S_reserved_memory_S_memory_2f0bf000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_REG_IDX_0_VAL_ADDRESS 789311488 /* 0x2f0bf000 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_RANGES_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 789311488 /* 0x2f0bf000 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_RANGES_IDX_0_VAL_LENGTH 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_FOREACH_RANGE(fn) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, 0)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2f0bf000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f0bf000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status "disabled"
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_STRING_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_IDX_0 "disabled"
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_ENUM_IDX 2
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_ENUM_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible {"nordic,owned-memory"}
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_reg {789311488 /* 0x2f0bf000 */, 4096 /* 0x1000 */}
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_reg_IDX_0 789311488
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_reg_IDX_1 4096
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access {2 /* 0x2 */, 3 /* 0x3 */, 3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_0 2
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_1 3
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_2 3
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_2_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_3 3
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_IDX_3_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 1) \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 2) \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 3)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 3)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 1, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 2, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 3, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0bf000, nordic_access, 3, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_LEN 4
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f0bf000/memory@0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_PATH "/reserved-memory/memory@2f0bf000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/reserved-memory/memory@2f0bf000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_PARENT DT_N_S_reserved_memory_S_memory_2f0bf000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_NODELABEL(fn) fn(cpuapp_cpurad_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpurad_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_ORD 72
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_REQUIRES_ORDS \
	71, /* /reserved-memory/memory@2f0bf000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_SUPPORTS_ORDS \
	75, /* /ipc/ipc-2-3 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_cpuapp_cpurad_ipc_shm DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_REG_IDX_0_VAL_ADDRESS 789311488 /* 0x2f0bf000 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_P_reg {0 /* 0x0 */, 2048 /* 0x800 */}
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_P_reg_IDX_1 2048
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f0bf000/memory@800
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_PATH "/reserved-memory/memory@2f0bf000/memory@800"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FULL_NAME "memory@800"

/* Node parent (/reserved-memory/memory@2f0bf000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_PARENT DT_N_S_reserved_memory_S_memory_2f0bf000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_NODELABEL(fn) fn(cpurad_cpuapp_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_cpuapp_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_ORD 73
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_REQUIRES_ORDS \
	71, /* /reserved-memory/memory@2f0bf000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_SUPPORTS_ORDS \
	75, /* /ipc/ipc-2-3 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_EXISTS 1
#define DT_N_NODELABEL_cpurad_cpuapp_ipc_shm DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_REG_IDX_0_VAL_ADDRESS 789313536 /* 0x2f0bf800 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_P_reg {2048 /* 0x800 */, 2048 /* 0x800 */}
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_P_reg_IDX_0 2048
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_P_reg_IDX_1 2048
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/mailbox@9b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000
 *
 * Binding (compatible = nordic,nrf-bellboard-tx):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nordic,nrf-bellboard-tx.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_PATH "/soc/peripheral@5f000000/mailbox@9b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FULL_NAME "mailbox@9b000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_NODELABEL(fn) fn(cpurad_bellboard)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_bellboard, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_ORD 74
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_SUPPORTS_ORDS \
	75, /* /ipc/ipc-2-3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_bellboard_tx DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000
#define DT_N_NODELABEL_cpurad_bellboard     DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_REG_IDX_0_VAL_ADDRESS 1594470400 /* 0x5f09b000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_COMPAT_MATCHES_nordic_nrf_bellboard_tx 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_COMPAT_MODEL_IDX_0 "nrf-bellboard-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible {"nordic,nrf-bellboard-tx"}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_IDX_0 "nordic,nrf-bellboard-tx"
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-bellboard-tx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_bellboard_tx
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_BELLBOARD_TX
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_reg {634880 /* 0x9b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_reg_IDX_0 634880
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_IDX_0_VAL_id 4
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /ipc/ipc-2-3
 *
 * Node identifier: DT_N_S_ipc_S_ipc_2_3
 *
 * Binding (compatible = zephyr,ipc-icbmsg):
 *   $ZEPHYR_BASE/dts/bindings/ipc/zephyr,ipc-icbmsg.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ipc_S_ipc_2_3_PATH "/ipc/ipc-2-3"

/* Node's name with unit-address: */
#define DT_N_S_ipc_S_ipc_2_3_FULL_NAME "ipc-2-3"

/* Node parent (/ipc) identifier: */
#define DT_N_S_ipc_S_ipc_2_3_PARENT DT_N_S_ipc

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_S_ipc_2_3_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_S_ipc_2_3_NODELABEL_NUM 2
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_NODELABEL(fn) fn(cpuapp_cpurad_ipc) fn(ipc0)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_cpurad_ipc, __VA_ARGS__) fn(ipc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_S_ipc_2_3_CHILD_NUM 1
#define DT_N_S_ipc_S_ipc_2_3_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_ipc_S_ipc_2_3_ORD 75
#define DT_N_S_ipc_S_ipc_2_3_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_S_ipc_2_3_REQUIRES_ORDS \
	41, /* /ipc */ \
	47, /* /soc/peripheral@5f000000/mailbox@9a000 */ \
	72, /* /reserved-memory/memory@2f0bf000/memory@0 */ \
	73, /* /reserved-memory/memory@2f0bf000/memory@800 */ \
	74, /* /soc/peripheral@5f000000/mailbox@9b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_S_ipc_2_3_SUPPORTS_ORDS \
	76, /* /ipc/ipc-2-3/bt_hci_ipc0 */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_S_ipc_2_3_EXISTS 1
#define DT_N_INST_0_zephyr_ipc_icbmsg    DT_N_S_ipc_S_ipc_2_3
#define DT_N_NODELABEL_cpuapp_cpurad_ipc DT_N_S_ipc_S_ipc_2_3
#define DT_N_NODELABEL_ipc0              DT_N_S_ipc_S_ipc_2_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_S_ipc_2_3_REG_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_RANGES_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_S_ipc_2_3_IRQ_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_IRQ_LEVEL 0
#define DT_N_S_ipc_S_ipc_2_3_COMPAT_MATCHES_zephyr_ipc_icbmsg 1
#define DT_N_S_ipc_S_ipc_2_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_ipc_S_ipc_2_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_COMPAT_MODEL_IDX_0 "ipc-icbmsg"
#define DT_N_S_ipc_S_ipc_2_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_S_ipc_2_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ipc_S_ipc_2_3_P_wakeup_source 0
#define DT_N_S_ipc_S_ipc_2_3_P_wakeup_source_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ipc_S_ipc_2_3_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_status "okay"
#define DT_N_S_ipc_S_ipc_2_3_P_status_STRING_UNQUOTED okay
#define DT_N_S_ipc_S_ipc_2_3_P_status_STRING_TOKEN okay
#define DT_N_S_ipc_S_ipc_2_3_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_ipc_S_ipc_2_3_P_status_IDX_0 "okay"
#define DT_N_S_ipc_S_ipc_2_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_status_ENUM_IDX 1
#define DT_N_S_ipc_S_ipc_2_3_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_status_ENUM_TOKEN okay
#define DT_N_S_ipc_S_ipc_2_3_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_ipc_S_ipc_2_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3, status, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3, status, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_status_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_P_status_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_compatible {"zephyr,ipc-icbmsg"}
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_IDX_0 "zephyr,ipc-icbmsg"
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_IDX_0_STRING_UNQUOTED zephyr,ipc-icbmsg
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_IDX_0_STRING_TOKEN zephyr_ipc_icbmsg
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_IPC_ICBMSG
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_P_compatible_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_0_VAL_channel 18
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_0_NAME "rx"
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_rx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_rx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_rx_VAL_channel DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_0_VAL_channel
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_1_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_1_VAL_channel 12
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_1_NAME "tx"
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_tx_PH DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_tx_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_tx_VAL_channel DT_N_S_ipc_S_ipc_2_3_P_mboxes_IDX_1_VAL_channel
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 0) \
	fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 1)
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_3, mboxes, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_LEN 2
#define DT_N_S_ipc_S_ipc_2_3_P_mboxes_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names {"rx", "tx"}
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_0 "rx"
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_1 "tx"
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_IDX_1_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 0) \
	fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 1)
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 0, __VA_ARGS__) \
	fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_ipc_S_ipc_2_3, mbox_names, 1, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_LEN 2
#define DT_N_S_ipc_S_ipc_2_3_P_mbox_names_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_zephyr_deferred_init 0
#define DT_N_S_ipc_S_ipc_2_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3, tx_region, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, tx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_P_tx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_IDX_0 DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3, rx_region, 0)
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3, rx_region, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_P_rx_region_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_dcache_alignment 32
#define DT_N_S_ipc_S_ipc_2_3_P_dcache_alignment_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_tx_blocks 32
#define DT_N_S_ipc_S_ipc_2_3_P_tx_blocks_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_P_rx_blocks 32
#define DT_N_S_ipc_S_ipc_2_3_P_rx_blocks_EXISTS 1

/*
 * Devicetree node: /ipc/ipc-2-3/bt_hci_ipc0
 *
 * Node identifier: DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0
 *
 * Binding (compatible = zephyr,bt-hci-ipc):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/zephyr,bt-hci-ipc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_PATH "/ipc/ipc-2-3/bt_hci_ipc0"

/* Node's name with unit-address: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FULL_NAME "bt_hci_ipc0"

/* Node parent (/ipc/ipc-2-3) identifier: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_PARENT DT_N_S_ipc_S_ipc_2_3

/* Node's index in its parent's list of children: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_NODELABEL_NUM 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_NODELABEL(fn) fn(bt_hci_ipc0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(bt_hci_ipc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_CHILD_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD(fn) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_ORD 76
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_REQUIRES_ORDS \
	75, /* /ipc/ipc-2-3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_EXISTS 1
#define DT_N_INST_0_zephyr_bt_hci_ipc DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0
#define DT_N_NODELABEL_bt_hci_ipc0    DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_REG_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_RANGES_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_FOREACH_RANGE(fn) 
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_IRQ_NUM 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_IRQ_LEVEL 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_COMPAT_MATCHES_zephyr_bt_hci_ipc 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_COMPAT_MODEL_IDX_0 "bt-hci-ipc"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_wakeup_source 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_wakeup_source_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status "okay"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_STRING_UNQUOTED okay
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_STRING_TOKEN okay
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_IDX_0 "okay"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_ENUM_IDX 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_ENUM_TOKEN okay
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, status, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, status, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, status, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_status_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible {"zephyr,bt-hci-ipc"}
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_IDX_0 "zephyr,bt-hci-ipc"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,bt-hci-ipc
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_IDX_0_STRING_TOKEN zephyr_bt_hci_ipc
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_BT_HCI_IPC
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, compatible, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, compatible, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_compatible_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_zephyr_deferred_init 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name "IPC"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_STRING_UNQUOTED IPC
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_STRING_TOKEN IPC
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_STRING_UPPER_TOKEN IPC
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_IDX_0 "IPC"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_name, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_name, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_name_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus "BT_HCI_BUS_IPM"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_STRING_UNQUOTED BT_HCI_BUS_IPM
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_STRING_TOKEN BT_HCI_BUS_IPM
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_STRING_UPPER_TOKEN BT_HCI_BUS_IPM
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_IDX_0 "BT_HCI_BUS_IPM"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_ENUM_IDX 9
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_ENUM_VAL_BT_HCI_BUS_IPM_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_ENUM_TOKEN BT_HCI_BUS_IPM
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_ENUM_UPPER_TOKEN BT_HCI_BUS_IPM
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_bus, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_bus, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_bus_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks {"BT_HCI_QUIRK_NO_AUTO_DLE"}
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_IDX_0 "BT_HCI_QUIRK_NO_AUTO_DLE"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_IDX_0_STRING_UNQUOTED BT_HCI_QUIRK_NO_AUTO_DLE
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_IDX_0_STRING_TOKEN BT_HCI_QUIRK_NO_AUTO_DLE
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_IDX_0_STRING_UPPER_TOKEN BT_HCI_QUIRK_NO_AUTO_DLE
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_quirks, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_quirks, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_quirks, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_quirks, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_quirks_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_vs_ext 0
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name "nrf_bt_hci"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_STRING_UNQUOTED nrf_bt_hci
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_STRING_TOKEN nrf_bt_hci
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_STRING_UPPER_TOKEN NRF_BT_HCI
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_IDX_0 "nrf_bt_hci"
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_IDX_0_EXISTS 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_ipc_name, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_ipc_name, 0)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_ipc_name, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, bt_hci_ipc_name, 0, __VA_ARGS__)
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_LEN 1
#define DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0_P_bt_hci_ipc_name_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 4
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 77
#define DT_N_S_leds_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	12, /* /soc/peripheral@5f000000/gpio@939200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	78, /* /leds/led_0 */ \
	79, /* /leds/led_1 */ \
	80, /* /leds/led_2 */ \
	81, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_0_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL(fn) fn(led0)
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(led0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_CHILD_NUM 0
#define DT_N_S_leds_S_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 78
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	77, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_led0 DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "Green LED 0"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED Green LED 0
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN Green_LED_0
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN GREEN_LED_0
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "Green LED 0"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(led1)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 79
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	77, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1     DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_led1 DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "Green LED 1"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED Green LED 1
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN Green_LED_1
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN GREEN_LED_1
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "Green LED 1"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL(fn) fn(led2)
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(led2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 80
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	77, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led2     DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_led2 DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 2
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "Green LED 2"
#define DT_N_S_leds_S_led_2_P_label_STRING_UNQUOTED Green LED 2
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN Green_LED_2
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN GREEN_LED_2
#define DT_N_S_leds_S_led_2_P_label_IDX_0 "Green LED 2"
#define DT_N_S_leds_S_led_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_LEN 1
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node identifier: DT_N_S_leds_S_led_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_3_PATH "/leds/led_3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_3_FULL_NAME "led_3"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL(fn) fn(led3)
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_3_CHILD_NUM 0
#define DT_N_S_leds_S_led_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_3_ORD 81
#define DT_N_S_leds_S_led_3_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_3_REQUIRES_ORDS \
	12, /* /soc/peripheral@5f000000/gpio@939200 */ \
	77, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_ALIAS_led3     DT_N_S_leds_S_led_3
#define DT_N_NODELABEL_led3 DT_N_S_leds_S_led_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_RANGES_NUM 0
#define DT_N_S_leds_S_led_3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 3
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "Green LED 3"
#define DT_N_S_leds_S_led_3_P_label_STRING_UNQUOTED Green LED 3
#define DT_N_S_leds_S_led_3_P_label_STRING_TOKEN Green_LED_3
#define DT_N_S_leds_S_led_3_P_label_STRING_UPPER_TOKEN GREEN_LED_3
#define DT_N_S_leds_S_led_3_P_label_IDX_0 "Green LED 3"
#define DT_N_S_leds_S_led_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_LEN 1
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /pin-controller
 *
 * Node identifier: DT_N_S_pin_controller
 *
 * Binding (compatible = nordic,nrf-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nordic,nrf-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_PATH "/pin-controller"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_FULL_NAME "pin-controller"

/* Node parent (/) identifier: */
#define DT_N_S_pin_controller_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_NODELABEL_NUM 1
#define DT_N_S_pin_controller_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_pin_controller_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_CHILD_NUM 14
#define DT_N_S_pin_controller_CHILD_NUM_STATUS_OKAY 14
#define DT_N_S_pin_controller_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart120_default) fn(DT_N_S_pin_controller_S_uart120_sleep) fn(DT_N_S_pin_controller_S_uart135_default) fn(DT_N_S_pin_controller_S_uart135_sleep) fn(DT_N_S_pin_controller_S_uart136_default) fn(DT_N_S_pin_controller_S_uart136_sleep) fn(DT_N_S_pin_controller_S_exmif_default) fn(DT_N_S_pin_controller_S_can120_default) fn(DT_N_S_pin_controller_S_pwm130_default) fn(DT_N_S_pin_controller_S_pwm130_sleep) fn(DT_N_S_pin_controller_S_spi121_default_alt) fn(DT_N_S_pin_controller_S_spi121_sleep_alt) fn(DT_N_S_pin_controller_S_spis131_default_alt) fn(DT_N_S_pin_controller_S_spis131_sleep_alt)
#define DT_N_S_pin_controller_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_exmif_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_can120_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_default_alt) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_sleep_alt) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_default_alt) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_sleep_alt)
#define DT_N_S_pin_controller_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_exmif_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_can120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_sleep_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_sleep_alt, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_exmif_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_can120_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_default_alt, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_sleep_alt, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_default_alt, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_sleep_alt, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart120_default) fn(DT_N_S_pin_controller_S_uart120_sleep) fn(DT_N_S_pin_controller_S_uart135_default) fn(DT_N_S_pin_controller_S_uart135_sleep) fn(DT_N_S_pin_controller_S_uart136_default) fn(DT_N_S_pin_controller_S_uart136_sleep) fn(DT_N_S_pin_controller_S_exmif_default) fn(DT_N_S_pin_controller_S_can120_default) fn(DT_N_S_pin_controller_S_pwm130_default) fn(DT_N_S_pin_controller_S_pwm130_sleep) fn(DT_N_S_pin_controller_S_spi121_default_alt) fn(DT_N_S_pin_controller_S_spi121_sleep_alt) fn(DT_N_S_pin_controller_S_spis131_default_alt) fn(DT_N_S_pin_controller_S_spis131_sleep_alt)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_exmif_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_can120_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_default_alt) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_sleep_alt) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_default_alt) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_sleep_alt)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_exmif_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_can120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_sleep_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_sleep_alt, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_exmif_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_can120_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_pwm130_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_default_alt, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spi121_sleep_alt, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_default_alt, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spis131_sleep_alt, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_ORD 82
#define DT_N_S_pin_controller_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_SUPPORTS_ORDS \
	83, /* /pin-controller/can120_default */ \
	85, /* /pin-controller/exmif_default */ \
	87, /* /pin-controller/pwm130_default */ \
	89, /* /pin-controller/pwm130_sleep */ \
	91, /* /pin-controller/spi121_default_alt */ \
	93, /* /pin-controller/spi121_sleep_alt */ \
	95, /* /pin-controller/spis131_default_alt */ \
	97, /* /pin-controller/spis131_sleep_alt */ \
	99, /* /pin-controller/uart120_default */ \
	102, /* /pin-controller/uart120_sleep */ \
	104, /* /pin-controller/uart135_default */ \
	107, /* /pin-controller/uart135_sleep */ \
	109, /* /pin-controller/uart136_default */ \
	112, /* /pin-controller/uart136_sleep */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_EXISTS 1
#define DT_N_INST_0_nordic_nrf_pinctrl DT_N_S_pin_controller
#define DT_N_NODELABEL_pinctrl         DT_N_S_pin_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_REG_NUM 0
#define DT_N_S_pin_controller_RANGES_NUM 0
#define DT_N_S_pin_controller_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_IRQ_NUM 0
#define DT_N_S_pin_controller_IRQ_LEVEL 0
#define DT_N_S_pin_controller_COMPAT_MATCHES_nordic_nrf_pinctrl 1
#define DT_N_S_pin_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_pin_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_COMPAT_MODEL_IDX_0 "nrf-pinctrl"
#define DT_N_S_pin_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_P_wakeup_source 0
#define DT_N_S_pin_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_pin_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pin_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_pin_controller_P_compatible {"nordic,nrf-pinctrl"}
#define DT_N_S_pin_controller_P_compatible_IDX_0 "nordic,nrf-pinctrl"
#define DT_N_S_pin_controller_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-pinctrl
#define DT_N_S_pin_controller_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_pinctrl
#define DT_N_S_pin_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_PINCTRL
#define DT_N_S_pin_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller, compatible, 0)
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller, compatible, 0)
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_P_compatible_LEN 1
#define DT_N_S_pin_controller_P_compatible_EXISTS 1
#define DT_N_S_pin_controller_P_zephyr_deferred_init 0
#define DT_N_S_pin_controller_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /pin-controller/can120_default
 *
 * Node identifier: DT_N_S_pin_controller_S_can120_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_can120_default_PATH "/pin-controller/can120_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_can120_default_FULL_NAME "can120_default"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_can120_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_can120_default_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_can120_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_can120_default_FOREACH_NODELABEL(fn) fn(can120_default)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(can120_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_can120_default_CHILD_NUM 1
#define DT_N_S_pin_controller_S_can120_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_can120_default_S_group1)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_can120_default_S_group1)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_can120_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_can120_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_can120_default_S_group1)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_can120_default_S_group1)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_can120_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_can120_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_can120_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_can120_default_ORD 83
#define DT_N_S_pin_controller_S_can120_default_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_can120_default_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_can120_default_SUPPORTS_ORDS \
	84, /* /pin-controller/can120_default/group1 */ \
	146, /* /soc/peripheral@5f000000/can@8d8000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_can120_default_EXISTS 1
#define DT_N_NODELABEL_can120_default DT_N_S_pin_controller_S_can120_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_can120_default_REG_NUM 0
#define DT_N_S_pin_controller_S_can120_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_can120_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_can120_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_can120_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_can120_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_can120_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/can120_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_can120_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_PATH "/pin-controller/can120_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/can120_default) identifier: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_PARENT DT_N_S_pin_controller_S_can120_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_can120_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_ORD 84
#define DT_N_S_pin_controller_S_can120_default_S_group1_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_REQUIRES_ORDS \
	83, /* /pin-controller/can120_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_can120_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels {788529444 /* 0x2f000124 */, 771752229 /* 0x2e000125 */}
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_IDX_0 788529444
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_IDX_1 771752229
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_can120_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_LEN 2
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_can120_default_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/exmif_default
 *
 * Node identifier: DT_N_S_pin_controller_S_exmif_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_exmif_default_PATH "/pin-controller/exmif_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_exmif_default_FULL_NAME "exmif_default"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_exmif_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_exmif_default_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_exmif_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_NODELABEL(fn) fn(exmif_default)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(exmif_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_exmif_default_CHILD_NUM 1
#define DT_N_S_pin_controller_S_exmif_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_exmif_default_S_group1)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_exmif_default_S_group1)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_exmif_default_S_group1)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_exmif_default_S_group1)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_exmif_default_ORD 85
#define DT_N_S_pin_controller_S_exmif_default_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_exmif_default_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_exmif_default_SUPPORTS_ORDS \
	86, /* /pin-controller/exmif_default/group1 */ \
	214, /* /soc/peripheral@5f000000/spi@95000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_exmif_default_EXISTS 1
#define DT_N_NODELABEL_exmif_default DT_N_S_pin_controller_S_exmif_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_exmif_default_REG_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_exmif_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_exmif_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_exmif_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/exmif_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_exmif_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_PATH "/pin-controller/exmif_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/exmif_default) identifier: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_PARENT DT_N_S_pin_controller_S_exmif_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_ORD 86
#define DT_N_S_pin_controller_S_exmif_default_S_group1_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_REQUIRES_ORDS \
	85, /* /pin-controller/exmif_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_exmif_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels {587202752 /* 0x230000c0 */, 603979975 /* 0x240000c7 */, 620757189 /* 0x250000c5 */}
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_IDX_0 587202752
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_IDX_1 603979975
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_IDX_2 620757189
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 2)
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 2)
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_exmif_default_S_group1, psels, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_LEN 3
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_nordic_drive_mode 3
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_exmif_default_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/pwm130_default
 *
 * Node identifier: DT_N_S_pin_controller_S_pwm130_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_pwm130_default_PATH "/pin-controller/pwm130_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_pwm130_default_FULL_NAME "pwm130_default"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_pwm130_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_pwm130_default_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_pwm130_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_NODELABEL(fn) fn(pwm130_default)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm130_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_pwm130_default_CHILD_NUM 1
#define DT_N_S_pin_controller_S_pwm130_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_pwm130_default_ORD 87
#define DT_N_S_pin_controller_S_pwm130_default_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_pwm130_default_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_pwm130_default_SUPPORTS_ORDS \
	88, /* /pin-controller/pwm130_default/group1 */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_pwm130_default_EXISTS 1
#define DT_N_NODELABEL_pwm130_default DT_N_S_pin_controller_S_pwm130_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_pwm130_default_REG_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_pwm130_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_pwm130_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_pwm130_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/pwm130_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_pwm130_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_PATH "/pin-controller/pwm130_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/pwm130_default) identifier: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_PARENT DT_N_S_pin_controller_S_pwm130_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_ORD 88
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_REQUIRES_ORDS \
	87, /* /pin-controller/pwm130_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels {369099042 /* 0x16000122 */}
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_IDX_0 369099042
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, psels, 0)
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, psels, 0)
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_LEN 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_pwm130_default_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/pwm130_sleep
 *
 * Node identifier: DT_N_S_pin_controller_S_pwm130_sleep
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_pwm130_sleep_PATH "/pin-controller/pwm130_sleep"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_pwm130_sleep_FULL_NAME "pwm130_sleep"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_pwm130_sleep_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_pwm130_sleep_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_pwm130_sleep_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_NODELABEL(fn) fn(pwm130_sleep)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm130_sleep, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_pwm130_sleep_CHILD_NUM 1
#define DT_N_S_pin_controller_S_pwm130_sleep_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_pwm130_sleep_ORD 89
#define DT_N_S_pin_controller_S_pwm130_sleep_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_pwm130_sleep_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_pwm130_sleep_SUPPORTS_ORDS \
	90, /* /pin-controller/pwm130_sleep/group1 */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_pwm130_sleep_EXISTS 1
#define DT_N_NODELABEL_pwm130_sleep DT_N_S_pin_controller_S_pwm130_sleep

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_pwm130_sleep_REG_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_RANGES_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_pwm130_sleep_IRQ_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_pwm130_sleep_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_pwm130_sleep_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/pwm130_sleep/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_pwm130_sleep_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_PATH "/pin-controller/pwm130_sleep/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/pwm130_sleep) identifier: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_PARENT DT_N_S_pin_controller_S_pwm130_sleep

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_ORD 90
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_REQUIRES_ORDS \
	89, /* /pin-controller/pwm130_sleep */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_low_power_enable 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels {369099042 /* 0x16000122 */}
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_IDX_0 369099042
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, psels, 0)
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, psels, 0)
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_LEN 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_pwm130_sleep_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/spi121_default_alt
 *
 * Node identifier: DT_N_S_pin_controller_S_spi121_default_alt
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spi121_default_alt_PATH "/pin-controller/spi121_default_alt"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spi121_default_alt_FULL_NAME "spi121_default_alt"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_spi121_default_alt_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spi121_default_alt_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spi121_default_alt_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_NODELABEL(fn) fn(spi121_default_alt)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi121_default_alt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spi121_default_alt_CHILD_NUM 1
#define DT_N_S_pin_controller_S_spi121_default_alt_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spi121_default_alt_ORD 91
#define DT_N_S_pin_controller_S_spi121_default_alt_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spi121_default_alt_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spi121_default_alt_SUPPORTS_ORDS \
	92, /* /pin-controller/spi121_default_alt/group1 */ \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spi121_default_alt_EXISTS 1
#define DT_N_NODELABEL_spi121_default_alt DT_N_S_pin_controller_S_spi121_default_alt

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spi121_default_alt_REG_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spi121_default_alt_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spi121_default_alt_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spi121_default_alt_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/spi121_default_alt/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_spi121_default_alt_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_PATH "/pin-controller/spi121_default_alt/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/spi121_default_alt) identifier: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_PARENT DT_N_S_pin_controller_S_spi121_default_alt

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_ORD 92
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_REQUIRES_ORDS \
	91, /* /pin-controller/spi121_default_alt */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels {67109090 /* 0x40000e2 */, 100663520 /* 0x60000e0 */, 83886305 /* 0x50000e1 */}
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_IDX_0 67109090
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_IDX_1 100663520
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_IDX_2 83886305
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 2)
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 2)
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, psels, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_LEN 3
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_spi121_default_alt_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/spi121_sleep_alt
 *
 * Node identifier: DT_N_S_pin_controller_S_spi121_sleep_alt
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_PATH "/pin-controller/spi121_sleep_alt"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FULL_NAME "spi121_sleep_alt"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_NODELABEL(fn) fn(spi121_sleep_alt)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi121_sleep_alt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_CHILD_NUM 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_ORD 93
#define DT_N_S_pin_controller_S_spi121_sleep_alt_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_SUPPORTS_ORDS \
	94, /* /pin-controller/spi121_sleep_alt/group1 */ \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_EXISTS 1
#define DT_N_NODELABEL_spi121_sleep_alt DT_N_S_pin_controller_S_spi121_sleep_alt

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_REG_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/spi121_sleep_alt/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_PATH "/pin-controller/spi121_sleep_alt/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/spi121_sleep_alt) identifier: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_PARENT DT_N_S_pin_controller_S_spi121_sleep_alt

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_ORD 94
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_REQUIRES_ORDS \
	93, /* /pin-controller/spi121_sleep_alt */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_low_power_enable 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels {67109090 /* 0x40000e2 */, 100663520 /* 0x60000e0 */, 83886305 /* 0x50000e1 */}
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_IDX_0 67109090
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_IDX_1 100663520
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_IDX_2 83886305
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 2)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 2)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, psels, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_LEN 3
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/spis131_default_alt
 *
 * Node identifier: DT_N_S_pin_controller_S_spis131_default_alt
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spis131_default_alt_PATH "/pin-controller/spis131_default_alt"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spis131_default_alt_FULL_NAME "spis131_default_alt"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_spis131_default_alt_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spis131_default_alt_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spis131_default_alt_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_NODELABEL(fn) fn(spis131_default_alt)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_NODELABEL_VARGS(fn, ...) fn(spis131_default_alt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spis131_default_alt_CHILD_NUM 1
#define DT_N_S_pin_controller_S_spis131_default_alt_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spis131_default_alt_ORD 95
#define DT_N_S_pin_controller_S_spis131_default_alt_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spis131_default_alt_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spis131_default_alt_SUPPORTS_ORDS \
	96, /* /pin-controller/spis131_default_alt/group1 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spis131_default_alt_EXISTS 1
#define DT_N_NODELABEL_spis131_default_alt DT_N_S_pin_controller_S_spis131_default_alt

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spis131_default_alt_REG_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spis131_default_alt_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spis131_default_alt_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spis131_default_alt_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/spis131_default_alt/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_spis131_default_alt_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_PATH "/pin-controller/spis131_default_alt/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/spis131_default_alt) identifier: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_PARENT DT_N_S_pin_controller_S_spis131_default_alt

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_ORD 96
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_REQUIRES_ORDS \
	95, /* /pin-controller/spis131_default_alt */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels {117440544 /* 0x7000020 */, 150994985 /* 0x9000029 */, 134217765 /* 0x8000025 */, 167772171 /* 0xa00000b */}
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_0 117440544
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_1 150994985
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_2 134217765
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_3 167772171
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 2) \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_LEN 4
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_spis131_default_alt_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/spis131_sleep_alt
 *
 * Node identifier: DT_N_S_pin_controller_S_spis131_sleep_alt
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_PATH "/pin-controller/spis131_sleep_alt"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FULL_NAME "spis131_sleep_alt"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_NODELABEL(fn) fn(spis131_sleep_alt)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_NODELABEL_VARGS(fn, ...) fn(spis131_sleep_alt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_CHILD_NUM 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_ORD 97
#define DT_N_S_pin_controller_S_spis131_sleep_alt_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_SUPPORTS_ORDS \
	98, /* /pin-controller/spis131_sleep_alt/group1 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_EXISTS 1
#define DT_N_NODELABEL_spis131_sleep_alt DT_N_S_pin_controller_S_spis131_sleep_alt

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_REG_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/spis131_sleep_alt/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_PATH "/pin-controller/spis131_sleep_alt/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/spis131_sleep_alt) identifier: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_PARENT DT_N_S_pin_controller_S_spis131_sleep_alt

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_ORD 98
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_REQUIRES_ORDS \
	97, /* /pin-controller/spis131_sleep_alt */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_low_power_enable 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels {117440544 /* 0x7000020 */, 150994985 /* 0x9000029 */, 134217765 /* 0x8000025 */, 167772171 /* 0xa00000b */}
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_0 117440544
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_1 150994985
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_2 134217765
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_3 167772171
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 2) \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_LEN 4
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart120_default
 *
 * Node identifier: DT_N_S_pin_controller_S_uart120_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart120_default_PATH "/pin-controller/uart120_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart120_default_FULL_NAME "uart120_default"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart120_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart120_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart120_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_NODELABEL(fn) fn(uart120_default)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart120_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart120_default_CHILD_NUM 2
#define DT_N_S_pin_controller_S_uart120_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart120_default_S_group1) fn(DT_N_S_pin_controller_S_uart120_default_S_group2)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_default_S_group2)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart120_default_S_group1) fn(DT_N_S_pin_controller_S_uart120_default_S_group2)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_default_S_group2)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart120_default_S_group2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart120_default_ORD 99
#define DT_N_S_pin_controller_S_uart120_default_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart120_default_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart120_default_SUPPORTS_ORDS \
	100, /* /pin-controller/uart120_default/group1 */ \
	101, /* /pin-controller/uart120_default/group2 */ \
	198, /* /soc/peripheral@5f000000/uart@8e6000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart120_default_EXISTS 1
#define DT_N_NODELABEL_uart120_default DT_N_S_pin_controller_S_uart120_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart120_default_REG_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart120_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart120_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart120_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart120_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart120_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_PATH "/pin-controller/uart120_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/uart120_default) identifier: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_PARENT DT_N_S_pin_controller_S_uart120_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_ORD 100
#define DT_N_S_pin_controller_S_uart120_default_S_group1_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_REQUIRES_ORDS \
	99, /* /pin-controller/uart120_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels {231 /* 0xe7 */}
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_IDX_0 231
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, psels, 0)
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, psels, 0)
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_LEN 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart120_default_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart120_default/group2
 *
 * Node identifier: DT_N_S_pin_controller_S_uart120_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_PATH "/pin-controller/uart120_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FULL_NAME "group2"

/* Node parent (/pin-controller/uart120_default) identifier: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_PARENT DT_N_S_pin_controller_S_uart120_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_ORD 101
#define DT_N_S_pin_controller_S_uart120_default_S_group2_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_REQUIRES_ORDS \
	99, /* /pin-controller/uart120_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_REG_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart120_default_S_group2_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_bias_pull_up 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_low_power_enable 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels {16777444 /* 0x10000e4 */}
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_IDX_0 16777444
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, psels, 0)
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, psels, 0)
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_LEN 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart120_default_S_group2_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart120_sleep
 *
 * Node identifier: DT_N_S_pin_controller_S_uart120_sleep
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart120_sleep_PATH "/pin-controller/uart120_sleep"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart120_sleep_FULL_NAME "uart120_sleep"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart120_sleep_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart120_sleep_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart120_sleep_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_NODELABEL(fn) fn(uart120_sleep)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart120_sleep, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart120_sleep_CHILD_NUM 1
#define DT_N_S_pin_controller_S_uart120_sleep_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart120_sleep_ORD 102
#define DT_N_S_pin_controller_S_uart120_sleep_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart120_sleep_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart120_sleep_SUPPORTS_ORDS \
	103, /* /pin-controller/uart120_sleep/group1 */ \
	198, /* /soc/peripheral@5f000000/uart@8e6000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart120_sleep_EXISTS 1
#define DT_N_NODELABEL_uart120_sleep DT_N_S_pin_controller_S_uart120_sleep

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart120_sleep_REG_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart120_sleep_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart120_sleep_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart120_sleep_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart120_sleep/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart120_sleep_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_PATH "/pin-controller/uart120_sleep/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/uart120_sleep) identifier: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_PARENT DT_N_S_pin_controller_S_uart120_sleep

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_ORD 103
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_REQUIRES_ORDS \
	102, /* /pin-controller/uart120_sleep */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_low_power_enable 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels {231 /* 0xe7 */, 16777444 /* 0x10000e4 */}
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_IDX_0 231
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_IDX_1 16777444
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_LEN 2
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart120_sleep_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart135_default
 *
 * Node identifier: DT_N_S_pin_controller_S_uart135_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart135_default_PATH "/pin-controller/uart135_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart135_default_FULL_NAME "uart135_default"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart135_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart135_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart135_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_NODELABEL(fn) fn(uart135_default)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart135_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart135_default_CHILD_NUM 2
#define DT_N_S_pin_controller_S_uart135_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart135_default_S_group1) fn(DT_N_S_pin_controller_S_uart135_default_S_group3)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default_S_group3)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default_S_group3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart135_default_S_group1) fn(DT_N_S_pin_controller_S_uart135_default_S_group3)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default_S_group3)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart135_default_S_group3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart135_default_ORD 104
#define DT_N_S_pin_controller_S_uart135_default_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart135_default_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart135_default_SUPPORTS_ORDS \
	105, /* /pin-controller/uart135_default/group1 */ \
	106, /* /pin-controller/uart135_default/group3 */ \
	204, /* /soc/peripheral@5f000000/uart@9c6000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart135_default_EXISTS 1
#define DT_N_NODELABEL_uart135_default DT_N_S_pin_controller_S_uart135_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart135_default_REG_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart135_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart135_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart135_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart135_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart135_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_PATH "/pin-controller/uart135_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/uart135_default) identifier: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_PARENT DT_N_S_pin_controller_S_uart135_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_ORD 105
#define DT_N_S_pin_controller_S_uart135_default_S_group1_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_REQUIRES_ORDS \
	104, /* /pin-controller/uart135_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels {43 /* 0x2b */, 33554473 /* 0x2000029 */}
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_IDX_0 43
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_IDX_1 33554473
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_LEN 2
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart135_default_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart135_default/group3
 *
 * Node identifier: DT_N_S_pin_controller_S_uart135_default_S_group3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_PATH "/pin-controller/uart135_default/group3"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FULL_NAME "group3"

/* Node parent (/pin-controller/uart135_default) identifier: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_PARENT DT_N_S_pin_controller_S_uart135_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_ORD 106
#define DT_N_S_pin_controller_S_uart135_default_S_group3_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_REQUIRES_ORDS \
	104, /* /pin-controller/uart135_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_REG_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart135_default_S_group3_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_bias_pull_up 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_low_power_enable 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels {16777258 /* 0x100002a */, 50331687 /* 0x3000027 */}
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_IDX_0 16777258
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_IDX_1 50331687
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 1)
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 1)
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_default_S_group3, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_LEN 2
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart135_default_S_group3_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart135_sleep
 *
 * Node identifier: DT_N_S_pin_controller_S_uart135_sleep
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart135_sleep_PATH "/pin-controller/uart135_sleep"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart135_sleep_FULL_NAME "uart135_sleep"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart135_sleep_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart135_sleep_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart135_sleep_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_NODELABEL(fn) fn(uart135_sleep)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart135_sleep, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart135_sleep_CHILD_NUM 1
#define DT_N_S_pin_controller_S_uart135_sleep_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart135_sleep_ORD 107
#define DT_N_S_pin_controller_S_uart135_sleep_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart135_sleep_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart135_sleep_SUPPORTS_ORDS \
	108, /* /pin-controller/uart135_sleep/group1 */ \
	204, /* /soc/peripheral@5f000000/uart@9c6000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart135_sleep_EXISTS 1
#define DT_N_NODELABEL_uart135_sleep DT_N_S_pin_controller_S_uart135_sleep

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart135_sleep_REG_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart135_sleep_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart135_sleep_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart135_sleep_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart135_sleep/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart135_sleep_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_PATH "/pin-controller/uart135_sleep/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/uart135_sleep) identifier: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_PARENT DT_N_S_pin_controller_S_uart135_sleep

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_ORD 108
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_REQUIRES_ORDS \
	107, /* /pin-controller/uart135_sleep */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_low_power_enable 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels {43 /* 0x2b */, 16777258 /* 0x100002a */, 33554473 /* 0x2000029 */, 50331687 /* 0x3000027 */}
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_0 43
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_1 16777258
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_2 33554473
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_3 50331687
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 2) \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_LEN 4
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart135_sleep_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart136_default
 *
 * Node identifier: DT_N_S_pin_controller_S_uart136_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart136_default_PATH "/pin-controller/uart136_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart136_default_FULL_NAME "uart136_default"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart136_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart136_default_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart136_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_NODELABEL(fn) fn(uart136_default)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart136_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart136_default_CHILD_NUM 2
#define DT_N_S_pin_controller_S_uart136_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart136_default_S_group1) fn(DT_N_S_pin_controller_S_uart136_default_S_group3)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default_S_group3)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default_S_group3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart136_default_S_group1) fn(DT_N_S_pin_controller_S_uart136_default_S_group3)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default_S_group3)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart136_default_S_group3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart136_default_ORD 109
#define DT_N_S_pin_controller_S_uart136_default_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart136_default_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart136_default_SUPPORTS_ORDS \
	110, /* /pin-controller/uart136_default/group1 */ \
	111, /* /pin-controller/uart136_default/group3 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart136_default_EXISTS 1
#define DT_N_NODELABEL_uart136_default DT_N_S_pin_controller_S_uart136_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart136_default_REG_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart136_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart136_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart136_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart136_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart136_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_PATH "/pin-controller/uart136_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/uart136_default) identifier: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_PARENT DT_N_S_pin_controller_S_uart136_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_ORD 110
#define DT_N_S_pin_controller_S_uart136_default_S_group1_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_REQUIRES_ORDS \
	109, /* /pin-controller/uart136_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_low_power_enable 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels {70 /* 0x46 */, 33554503 /* 0x2000047 */}
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_IDX_0 70
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_IDX_1 33554503
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 1)
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_LEN 2
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart136_default_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart136_default/group3
 *
 * Node identifier: DT_N_S_pin_controller_S_uart136_default_S_group3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_PATH "/pin-controller/uart136_default/group3"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FULL_NAME "group3"

/* Node parent (/pin-controller/uart136_default) identifier: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_PARENT DT_N_S_pin_controller_S_uart136_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_ORD 111
#define DT_N_S_pin_controller_S_uart136_default_S_group3_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_REQUIRES_ORDS \
	109, /* /pin-controller/uart136_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_REG_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart136_default_S_group3_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_bias_pull_up 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_low_power_enable 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels {16777284 /* 0x1000044 */, 50331717 /* 0x3000045 */}
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_IDX_0 16777284
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_IDX_1 50331717
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 1)
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 1)
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_default_S_group3, psels, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_LEN 2
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart136_default_S_group3_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart136_sleep
 *
 * Node identifier: DT_N_S_pin_controller_S_uart136_sleep
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart136_sleep_PATH "/pin-controller/uart136_sleep"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart136_sleep_FULL_NAME "uart136_sleep"

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart136_sleep_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart136_sleep_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart136_sleep_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_NODELABEL(fn) fn(uart136_sleep)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart136_sleep, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart136_sleep_CHILD_NUM 1
#define DT_N_S_pin_controller_S_uart136_sleep_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart136_sleep_ORD 112
#define DT_N_S_pin_controller_S_uart136_sleep_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart136_sleep_REQUIRES_ORDS \
	82, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart136_sleep_SUPPORTS_ORDS \
	113, /* /pin-controller/uart136_sleep/group1 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart136_sleep_EXISTS 1
#define DT_N_NODELABEL_uart136_sleep DT_N_S_pin_controller_S_uart136_sleep

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart136_sleep_REG_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart136_sleep_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart136_sleep_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart136_sleep_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart136_sleep/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart136_sleep_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_PATH "/pin-controller/uart136_sleep/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FULL_NAME "group1"

/* Node parent (/pin-controller/uart136_sleep) identifier: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_PARENT DT_N_S_pin_controller_S_uart136_sleep

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_ORD 113
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_REQUIRES_ORDS \
	112, /* /pin-controller/uart136_sleep */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_low_power_enable 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_low_power_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels {70 /* 0x46 */, 16777284 /* 0x1000044 */, 33554503 /* 0x2000047 */, 50331717 /* 0x3000045 */}
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_0 70
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_1 16777284
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_2 33554503
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_3 50331717
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 0) \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 1) \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 2) \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 3)
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_LEN 4
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_psels_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_nordic_drive_mode 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_nordic_drive_mode_EXISTS 1
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_nordic_invert 0
#define DT_N_S_pin_controller_S_uart136_sleep_S_group1_P_nordic_invert_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2fc12000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2fc12000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_PATH "/reserved-memory/memory@2fc12000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_FULL_NAME "memory@2fc12000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_NODELABEL(fn) fn(cpuapp_dma_region)
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_dma_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2fc12000_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_ORD 114
#define DT_N_S_reserved_memory_S_memory_2fc12000_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_SUPPORTS_ORDS \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */ \
	144, /* /soc/peripheral@5f000000/adc@982000 */ \
	180, /* /soc/peripheral@5f000000/spi@9a6000 */ \
	205, /* /soc/peripheral@5f000000/uart@9d5000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_EXISTS 1
#define DT_N_INST_3_nordic_owned_memory  DT_N_S_reserved_memory_S_memory_2fc12000
#define DT_N_INST_1_zephyr_memory_region DT_N_S_reserved_memory_S_memory_2fc12000
#define DT_N_NODELABEL_cpuapp_dma_region DT_N_S_reserved_memory_S_memory_2fc12000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_REG_IDX_0_VAL_ADDRESS 801185792 /* 0x2fc12000 */
#define DT_N_S_reserved_memory_S_memory_2fc12000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2fc12000_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc12000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_VENDOR_IDX_1 "Zephyr-specific binding"
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_COMPAT_MODEL_IDX_1 "memory-region"
#define DT_N_S_reserved_memory_S_memory_2fc12000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status "okay"
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_STRING_UNQUOTED okay
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_STRING_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_IDX_0 "okay"
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_ENUM_IDX 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_ENUM_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc12000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc12000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible {"nordic,owned-memory", "zephyr,memory-region"}
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_1 "zephyr,memory-region"
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_1_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_1_STRING_TOKEN zephyr_memory_region
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_1_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 1)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 1)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, compatible, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_LEN 2
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_reg {801185792 /* 0x2fc12000 */, 4096 /* 0x1000 */}
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_reg_IDX_0 801185792
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_reg_IDX_1 4096
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region "DMA_RAM3x_APP"
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_STRING_UNQUOTED DMA_RAM3x_APP
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_STRING_TOKEN DMA_RAM3x_APP
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_STRING_UPPER_TOKEN DMA_RAM3X_APP
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_IDX_0 "DMA_RAM3x_APP"
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc12000, zephyr_memory_region, 0)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc12000, zephyr_memory_region, 0)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_LEN 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_attr 8
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_zephyr_memory_attr_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access {2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_IDX_0 2
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_IDX_1 3
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc12000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2fc12000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/pwm@9a4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000
 *
 * Binding (compatible = nordic,nrf-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nordic,nrf-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PATH "/soc/peripheral@5f000000/pwm@9a4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FULL_NAME "pwm@9a4000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_NODELABEL(fn) fn(pwm130)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_ORD 115
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */ \
	87, /* /pin-controller/pwm130_default */ \
	89, /* /pin-controller/pwm130_sleep */ \
	114, /* /reserved-memory/memory@2fc12000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_SUPPORTS_ORDS \
	116, /* /pwmleds */ \
	117, /* /pwmleds/pwm_led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_pwm DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000
#define DT_N_NODELABEL_pwm130      DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_REG_IDX_0_VAL_ADDRESS 1603944448 /* 0x5f9a4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_VAL_irq 420
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_COMPAT_MATCHES_nordic_nrf_pwm 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_COMPAT_MODEL_IDX_0 "nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_pwm130_default
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_pin_controller_S_pwm130_sleep

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible {"nordic,nrf-pwm"}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_IDX_0 "nordic,nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_PWM
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_reg {10108928 /* 0x9a4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_reg_IDX_0 10108928
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_interrupts {420 /* 0x1a4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_interrupts_IDX_0 420
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_pwm130_default
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_pwm130_default
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_IDX_0 DT_N_S_pin_controller_S_pwm130_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_IDX_0_PH DT_N_S_pin_controller_S_pwm130_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc12000
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_memory_regions_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_center_aligned 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000_P_center_aligned_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_PATH "/pwmleds"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_FULL_NAME "pwmleds"

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_NODELABEL_NUM 0
#define DT_N_S_pwmleds_FOREACH_NODELABEL(fn) 
#define DT_N_S_pwmleds_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_CHILD_NUM 1
#define DT_N_S_pwmleds_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_2)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 116
#define DT_N_S_pwmleds_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */ \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	117, /* /pwmleds/pwm_led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwmleds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_RANGES_NUM 0
#define DT_N_S_pwmleds_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_IRQ_LEVEL 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_P_compatible {"pwm-leds"}
#define DT_N_S_pwmleds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_pwmleds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_LEN 1
#define DT_N_S_pwmleds_P_compatible_EXISTS 1

/*
 * Devicetree node: /pwmleds/pwm_led_2
 *
 * Node identifier: DT_N_S_pwmleds_S_pwm_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_pwm_led_2_PATH "/pwmleds/pwm_led_2"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_pwm_led_2_FULL_NAME "pwm_led_2"

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_pwm_led_2_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_pwm_led_2_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_pwm_led_2_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_NODELABEL(fn) fn(pwm_led2)
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm_led2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_pwm_led_2_CHILD_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_pwm_led_2_ORD 117
#define DT_N_S_pwmleds_S_pwm_led_2_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_pwm_led_2_REQUIRES_ORDS \
	115, /* /soc/peripheral@5f000000/pwm@9a4000 */ \
	116, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_pwm_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_pwm_led_2_EXISTS 1
#define DT_N_ALIAS_pwm_led0     DT_N_S_pwmleds_S_pwm_led_2
#define DT_N_NODELABEL_pwm_led2 DT_N_S_pwmleds_S_pwm_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_pwm_led_2_REG_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_RANGES_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_pwm_led_2_IRQ_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_2_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_pwm_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_pwm_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_channel 0
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_2, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_pwm_led_2_P_pwms_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@e1ed000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_e1ed000
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_PATH "/reserved-memory/memory@e1ed000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_FULL_NAME "memory@e1ed000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_NODELABEL(fn) fn(suit_storage_partition)
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_NODELABEL_VARGS(fn, ...) fn(suit_storage_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_e1ed000_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_e1ed000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_ORD 118
#define DT_N_S_reserved_memory_S_memory_e1ed000_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_EXISTS 1
#define DT_N_NODELABEL_suit_storage_partition DT_N_S_reserved_memory_S_memory_e1ed000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_e1ed000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_e1ed000_REG_IDX_0_VAL_ADDRESS 236900352 /* 0xe1ed000 */
#define DT_N_S_reserved_memory_S_memory_e1ed000_REG_IDX_0_VAL_SIZE 20480 /* 0x5000 */
#define DT_N_S_reserved_memory_S_memory_e1ed000_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_e1ed000_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_e1ed000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_e1ed000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_e1ed000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_e1ed000_P_reg {236900352 /* 0xe1ed000 */, 20480 /* 0x5000 */}
#define DT_N_S_reserved_memory_S_memory_e1ed000_P_reg_IDX_0 236900352
#define DT_N_S_reserved_memory_S_memory_e1ed000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_e1ed000_P_reg_IDX_1 20480
#define DT_N_S_reserved_memory_S_memory_e1ed000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_e1ed000_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f88fe00
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f88fe00
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_PATH "/reserved-memory/memory@2f88fe00"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FULL_NAME "memory@2f88fe00"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_NODELABEL(fn) fn(cpurad_cpusys_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_cpusys_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fe00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_ORD 119
#define DT_N_S_reserved_memory_S_memory_2f88fe00_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_EXISTS 1
#define DT_N_NODELABEL_cpurad_cpusys_ipc_shm DT_N_S_reserved_memory_S_memory_2f88fe00

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fe00_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fe00_REG_IDX_0_VAL_ADDRESS 797507072 /* 0x2f88fe00 */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fe00_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fe00_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fe00_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f88fe00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f88fe00_P_reg {797507072 /* 0x2f88fe00 */, 128 /* 0x80 */}
#define DT_N_S_reserved_memory_S_memory_2f88fe00_P_reg_IDX_0 797507072
#define DT_N_S_reserved_memory_S_memory_2f88fe00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fe00_P_reg_IDX_1 128
#define DT_N_S_reserved_memory_S_memory_2f88fe00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fe00_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f88fe80
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f88fe80
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_PATH "/reserved-memory/memory@2f88fe80"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FULL_NAME "memory@2f88fe80"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_NODELABEL(fn) fn(cpusys_cpurad_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusys_cpurad_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fe80_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_ORD 120
#define DT_N_S_reserved_memory_S_memory_2f88fe80_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_EXISTS 1
#define DT_N_NODELABEL_cpusys_cpurad_ipc_shm DT_N_S_reserved_memory_S_memory_2f88fe80

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f88fe80_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fe80_REG_IDX_0_VAL_ADDRESS 797507200 /* 0x2f88fe80 */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fe80_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f88fe80_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f88fe80_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f88fe80_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f88fe80_P_reg {797507200 /* 0x2f88fe80 */, 128 /* 0x80 */}
#define DT_N_S_reserved_memory_S_memory_2f88fe80_P_reg_IDX_0 797507200
#define DT_N_S_reserved_memory_S_memory_2f88fe80_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fe80_P_reg_IDX_1 128
#define DT_N_S_reserved_memory_S_memory_2f88fe80_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f88fe80_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2fc13000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2fc13000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_PATH "/reserved-memory/memory@2fc13000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_FULL_NAME "memory@2fc13000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_NODELABEL(fn) fn(cpurad_dma_region)
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_dma_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2fc13000_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_ORD 121
#define DT_N_S_reserved_memory_S_memory_2fc13000_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_EXISTS 1
#define DT_N_INST_7_nordic_owned_memory  DT_N_S_reserved_memory_S_memory_2fc13000
#define DT_N_INST_2_zephyr_memory_region DT_N_S_reserved_memory_S_memory_2fc13000
#define DT_N_NODELABEL_cpurad_dma_region DT_N_S_reserved_memory_S_memory_2fc13000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_REG_IDX_0_VAL_ADDRESS 801189888 /* 0x2fc13000 */
#define DT_N_S_reserved_memory_S_memory_2fc13000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_reserved_memory_S_memory_2fc13000_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2fc13000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_VENDOR_IDX_1 "Zephyr-specific binding"
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_COMPAT_MODEL_IDX_1 "memory-region"
#define DT_N_S_reserved_memory_S_memory_2fc13000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status "disabled"
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_STRING_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_IDX_0 "disabled"
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_ENUM_IDX 2
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_ENUM_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc13000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc13000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible {"nordic,owned-memory", "zephyr,memory-region"}
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_1 "zephyr,memory-region"
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_1_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_1_STRING_TOKEN zephyr_memory_region
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_1_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 1)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 1)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, compatible, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_LEN 2
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_reg {801189888 /* 0x2fc13000 */, 1024 /* 0x400 */}
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_reg_IDX_0 801189888
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_reg_IDX_1 1024
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region "DMA_RAM3x_RAD"
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_STRING_UNQUOTED DMA_RAM3x_RAD
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_STRING_TOKEN DMA_RAM3x_RAD
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_STRING_UPPER_TOKEN DMA_RAM3X_RAD
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_IDX_0 "DMA_RAM3x_RAD"
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc13000, zephyr_memory_region, 0)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc13000, zephyr_memory_region, 0)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_LEN 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_attr 8
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_zephyr_memory_attr_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access {3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_IDX_0 3
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_IDX_1 3
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2fc13000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2fc13000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f010000/memory@1000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_PATH "/reserved-memory/memory@2f010000/memory@1000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FULL_NAME "memory@1000"

/* Node parent (/reserved-memory/memory@2f010000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_PARENT DT_N_S_reserved_memory_S_memory_2f010000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_NODELABEL(fn) fn(cpuapp_data)
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_data, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_ORD 122
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_REQUIRES_ORDS \
	43, /* /reserved-memory/memory@2f010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_EXISTS 1
#define DT_N_NODELABEL_cpuapp_data DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_REG_IDX_0_VAL_ADDRESS 788598784 /* 0x2f011000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_P_reg {4096 /* 0x1000 */, 262144 /* 0x40000 */}
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_P_reg_IDX_0 4096
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_P_reg_IDX_1 262144
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f051000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f051000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f051000_PATH "/reserved-memory/memory@2f051000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f051000_FULL_NAME "memory@2f051000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f051000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f051000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f051000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_NODELABEL(fn) fn(cpurad_ram0x_region)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_ram0x_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f051000_CHILD_NUM 2
#define DT_N_S_reserved_memory_S_memory_2f051000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f051000_ORD 123
#define DT_N_S_reserved_memory_S_memory_2f051000_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f051000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f051000_SUPPORTS_ORDS \
	124, /* /reserved-memory/memory@2f051000/memory@0 */ \
	125, /* /reserved-memory/memory@2f051000/memory@800 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f051000_EXISTS 1
#define DT_N_INST_4_nordic_owned_memory    DT_N_S_reserved_memory_S_memory_2f051000
#define DT_N_NODELABEL_cpurad_ram0x_region DT_N_S_reserved_memory_S_memory_2f051000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f051000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_REG_IDX_0_VAL_ADDRESS 788860928 /* 0x2f051000 */
#define DT_N_S_reserved_memory_S_memory_2f051000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f051000_RANGES_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_reserved_memory_S_memory_2f051000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 788860928 /* 0x2f051000 */
#define DT_N_S_reserved_memory_S_memory_2f051000_RANGES_IDX_0_VAL_LENGTH 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f051000_FOREACH_RANGE(fn) fn(DT_N_S_reserved_memory_S_memory_2f051000, 0)
#define DT_N_S_reserved_memory_S_memory_2f051000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f051000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2f051000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2f051000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f051000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f051000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f051000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status "disabled"
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_STRING_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_IDX_0 "disabled"
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_ENUM_IDX 2
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_ENUM_TOKEN disabled
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f051000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f051000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible {"nordic,owned-memory"}
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f051000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f051000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_reg {788860928 /* 0x2f051000 */, 4096 /* 0x1000 */}
#define DT_N_S_reserved_memory_S_memory_2f051000_P_reg_IDX_0 788860928
#define DT_N_S_reserved_memory_S_memory_2f051000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_reg_IDX_1 4096
#define DT_N_S_reserved_memory_S_memory_2f051000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access {3 /* 0x3 */, 11 /* 0xb */}
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_IDX_0 3
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_IDX_1 11
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f051000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2f051000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2f051000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f051000/memory@0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_PATH "/reserved-memory/memory@2f051000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/reserved-memory/memory@2f051000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_PARENT DT_N_S_reserved_memory_S_memory_2f051000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_NODELABEL(fn) fn(cpusec_cpurad_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpusec_cpurad_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_ORD 124
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_REQUIRES_ORDS \
	123, /* /reserved-memory/memory@2f051000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_cpusec_cpurad_ipc_shm DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_REG_IDX_0_VAL_ADDRESS 788860928 /* 0x2f051000 */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_P_reg {0 /* 0x0 */, 2048 /* 0x800 */}
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_P_reg_IDX_1 2048
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f051000/memory@800
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_PATH "/reserved-memory/memory@2f051000/memory@800"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FULL_NAME "memory@800"

/* Node parent (/reserved-memory/memory@2f051000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_PARENT DT_N_S_reserved_memory_S_memory_2f051000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_NODELABEL(fn) fn(cpurad_cpusec_ipc_shm)
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_cpusec_ipc_shm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_ORD 125
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_REQUIRES_ORDS \
	123, /* /reserved-memory/memory@2f051000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_EXISTS 1
#define DT_N_NODELABEL_cpurad_cpusec_ipc_shm DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_REG_IDX_0_VAL_ADDRESS 788862976 /* 0x2f051800 */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_P_reg {2048 /* 0x800 */, 2048 /* 0x800 */}
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_P_reg_IDX_0 2048
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_P_reg_IDX_1 2048
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800_P_reg_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f0be000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f0be000
 *
 * Binding (compatible = nordic,owned-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/nordic,owned-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_PATH "/reserved-memory/memory@2f0be000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_FULL_NAME "memory@2f0be000"

/* Node parent (/reserved-memory) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_PARENT DT_N_S_reserved_memory

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_NODELABEL(fn) fn(etr_buf_ram0x_region)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_NODELABEL_VARGS(fn, ...) fn(etr_buf_ram0x_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f0be000_CHILD_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD(fn) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_ORD 126
#define DT_N_S_reserved_memory_S_memory_2f0be000_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_REQUIRES_ORDS \
	42, /* /reserved-memory */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_SUPPORTS_ORDS \
	127, /* /reserved-memory/memory@2f0be000/memory@0 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_EXISTS 1
#define DT_N_INST_1_nordic_owned_memory     DT_N_S_reserved_memory_S_memory_2f0be000
#define DT_N_NODELABEL_etr_buf_ram0x_region DT_N_S_reserved_memory_S_memory_2f0be000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_REG_IDX_0_VAL_ADDRESS 789307392 /* 0x2f0be000 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_RANGES_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 789307392 /* 0x2f0be000 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_RANGES_IDX_0_VAL_LENGTH 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_FOREACH_RANGE(fn) fn(DT_N_S_reserved_memory_S_memory_2f0be000, 0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_COMPAT_MATCHES_nordic_owned_memory 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_reserved_memory_S_memory_2f0be000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_COMPAT_MODEL_IDX_0 "owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f0be000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status "okay"
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_STRING_UNQUOTED okay
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_STRING_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_IDX_0 "okay"
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_ENUM_IDX 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_ENUM_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f0be000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0be000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible {"nordic,owned-memory"}
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_IDX_0 "nordic,owned-memory"
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-memory
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_IDX_0_STRING_TOKEN nordic_owned_memory
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_MEMORY
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f0be000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0be000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_reg {789307392 /* 0x2f0be000 */, 4096 /* 0x1000 */}
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_reg_IDX_0 789307392
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_reg_IDX_1 4096
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access {2 /* 0x2 */, 11 /* 0xb */}
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_IDX_0 2
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_IDX_1 11
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 0) \
	fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 1)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_reserved_memory_S_memory_2f0be000, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_LEN 2
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_nordic_access_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_read 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_read_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_write 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_write_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_execute 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_execute_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_secure 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_perm_secure_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_non_secure_callable 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f0be000/memory@0
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_PATH "/reserved-memory/memory@2f0be000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/reserved-memory/memory@2f0be000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_PARENT DT_N_S_reserved_memory_S_memory_2f0be000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_NODELABEL(fn) fn(etr_buffer)
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(etr_buffer, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_ORD 127
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_REQUIRES_ORDS \
	126, /* /reserved-memory/memory@2f0be000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_etr_buffer DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_REG_IDX_0_VAL_ADDRESS 789307392 /* 0x2f0be000 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_P_reg {0 /* 0x0 */, 4096 /* 0x1000 */}
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_P_reg_IDX_1 4096
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory@a2000000
 *
 * Node identifier: DT_N_S_soc_S_memory_a2000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_a2000000_PATH "/soc/memory@a2000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_a2000000_FULL_NAME "memory@a2000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_a2000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_a2000000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_a2000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_a2000000_FOREACH_NODELABEL(fn) fn(stmesp)
#define DT_N_S_soc_S_memory_a2000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(stmesp, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_a2000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_a2000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_a2000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_a2000000_ORD 128
#define DT_N_S_soc_S_memory_a2000000_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_a2000000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_a2000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_a2000000_EXISTS 1
#define DT_N_INST_0_arm_stmesp DT_N_S_soc_S_memory_a2000000
#define DT_N_NODELABEL_stmesp  DT_N_S_soc_S_memory_a2000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_a2000000_REG_NUM 1
#define DT_N_S_soc_S_memory_a2000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_REG_IDX_0_VAL_ADDRESS 2717908992 /* 0xa2000000 */
#define DT_N_S_soc_S_memory_a2000000_REG_IDX_0_VAL_SIZE 16777216 /* 0x1000000 */
#define DT_N_S_soc_S_memory_a2000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_a2000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_a2000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_a2000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_a2000000_COMPAT_MATCHES_arm_stmesp 1
#define DT_N_S_soc_S_memory_a2000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_memory_a2000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_COMPAT_MODEL_IDX_0 "stmesp"
#define DT_N_S_soc_S_memory_a2000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_a2000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_a2000000_P_compatible {"arm,stmesp"}
#define DT_N_S_soc_S_memory_a2000000_P_compatible_IDX_0 "arm,stmesp"
#define DT_N_S_soc_S_memory_a2000000_P_compatible_IDX_0_STRING_UNQUOTED arm,stmesp
#define DT_N_S_soc_S_memory_a2000000_P_compatible_IDX_0_STRING_TOKEN arm_stmesp
#define DT_N_S_soc_S_memory_a2000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_STMESP
#define DT_N_S_soc_S_memory_a2000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_a2000000, compatible, 0)
#define DT_N_S_soc_S_memory_a2000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_a2000000, compatible, 0)
#define DT_N_S_soc_S_memory_a2000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_a2000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_a2000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_a2000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_a2000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_a2000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_P_reg {2717908992 /* 0xa2000000 */, 16777216 /* 0x1000000 */}
#define DT_N_S_soc_S_memory_a2000000_P_reg_IDX_0 2717908992
#define DT_N_S_soc_S_memory_a2000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_P_reg_IDX_1 16777216
#define DT_N_S_soc_S_memory_a2000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_a2000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/sram@22000000
 *
 * Node identifier: DT_N_S_soc_S_sram_22000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_22000000_PATH "/soc/sram@22000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_22000000_FULL_NAME "sram@22000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_22000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_22000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_22000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_22000000_FOREACH_NODELABEL(fn) fn(cpuapp_ram0)
#define DT_N_S_soc_S_sram_22000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_ram0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_22000000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_22000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_22000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_22000000_ORD 129
#define DT_N_S_soc_S_sram_22000000_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_22000000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_22000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_22000000_EXISTS 1
#define DT_N_INST_0_mmio_sram      DT_N_S_soc_S_sram_22000000
#define DT_N_NODELABEL_cpuapp_ram0 DT_N_S_soc_S_sram_22000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_22000000_REG_NUM 1
#define DT_N_S_soc_S_sram_22000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_REG_IDX_0_VAL_ADDRESS 570425344 /* 0x22000000 */
#define DT_N_S_soc_S_sram_22000000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_sram_22000000_RANGES_NUM 1
#define DT_N_S_soc_S_sram_22000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_sram_22000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 570425344 /* 0x22000000 */
#define DT_N_S_soc_S_sram_22000000_RANGES_IDX_0_VAL_LENGTH 32768 /* 0x8000 */
#define DT_N_S_soc_S_sram_22000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_22000000, 0)
#define DT_N_S_soc_S_sram_22000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_22000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_22000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_22000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_22000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_22000000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_22000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_22000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_22000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_22000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_22000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_22000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_22000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_22000000, compatible, 0)
#define DT_N_S_soc_S_sram_22000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_22000000, compatible, 0)
#define DT_N_S_soc_S_sram_22000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_22000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_22000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_22000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_22000000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_22000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_reg {570425344 /* 0x22000000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_sram_22000000_P_reg_IDX_0 570425344
#define DT_N_S_soc_S_sram_22000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_sram_22000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_22000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_22000000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/uicr@fff8000
 *
 * Node identifier: DT_N_S_soc_S_uicr_fff8000
 *
 * Binding (compatible = nordic,nrf-uicr-v2):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-uicr-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uicr_fff8000_PATH "/soc/uicr@fff8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uicr_fff8000_FULL_NAME "uicr@fff8000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uicr_fff8000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uicr_fff8000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uicr_fff8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_NODELABEL(fn) fn(cpuapp_uicr)
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_uicr, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uicr_fff8000_CHILD_NUM 0
#define DT_N_S_soc_S_uicr_fff8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uicr_fff8000_ORD 130
#define DT_N_S_soc_S_uicr_fff8000_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uicr_fff8000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uicr_fff8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uicr_fff8000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_uicr_v2 DT_N_S_soc_S_uicr_fff8000
#define DT_N_NODELABEL_cpuapp_uicr     DT_N_S_soc_S_uicr_fff8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uicr_fff8000_REG_NUM 1
#define DT_N_S_soc_S_uicr_fff8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_REG_IDX_0_VAL_ADDRESS 268402688 /* 0xfff8000 */
#define DT_N_S_soc_S_uicr_fff8000_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_uicr_fff8000_RANGES_NUM 0
#define DT_N_S_soc_S_uicr_fff8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uicr_fff8000_IRQ_NUM 0
#define DT_N_S_soc_S_uicr_fff8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_uicr_fff8000_COMPAT_MATCHES_nordic_nrf_uicr_v2 1
#define DT_N_S_soc_S_uicr_fff8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_uicr_fff8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_COMPAT_MODEL_IDX_0 "nrf-uicr-v2"
#define DT_N_S_soc_S_uicr_fff8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uicr_fff8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uicr_fff8000_P_wakeup_source 0
#define DT_N_S_soc_S_uicr_fff8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uicr_fff8000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_compatible {"nordic,nrf-uicr-v2"}
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_IDX_0 "nordic,nrf-uicr-v2"
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uicr-v2
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uicr_v2
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UICR_V2
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uicr_fff8000, compatible, 0)
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uicr_fff8000, compatible, 0)
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uicr_fff8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uicr_fff8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_LEN 1
#define DT_N_S_soc_S_uicr_fff8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_reg {268402688 /* 0xfff8000 */, 2048 /* 0x800 */}
#define DT_N_S_soc_S_uicr_fff8000_P_reg_IDX_0 268402688
#define DT_N_S_soc_S_uicr_fff8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_reg_IDX_1 2048
#define DT_N_S_soc_S_uicr_fff8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uicr_fff8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uicr_fff8000_P_domain 2
#define DT_N_S_soc_S_uicr_fff8000_P_domain_EXISTS 1

/*
 * Devicetree node: /soc/uicr@fffa000
 *
 * Node identifier: DT_N_S_soc_S_uicr_fffa000
 *
 * Binding (compatible = nordic,nrf-uicr-v2):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-uicr-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uicr_fffa000_PATH "/soc/uicr@fffa000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uicr_fffa000_FULL_NAME "uicr@fffa000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uicr_fffa000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uicr_fffa000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uicr_fffa000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_NODELABEL(fn) fn(cpurad_uicr)
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_uicr, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uicr_fffa000_CHILD_NUM 0
#define DT_N_S_soc_S_uicr_fffa000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uicr_fffa000_ORD 131
#define DT_N_S_soc_S_uicr_fffa000_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uicr_fffa000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uicr_fffa000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uicr_fffa000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_uicr_v2 DT_N_S_soc_S_uicr_fffa000
#define DT_N_NODELABEL_cpurad_uicr     DT_N_S_soc_S_uicr_fffa000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uicr_fffa000_REG_NUM 1
#define DT_N_S_soc_S_uicr_fffa000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_REG_IDX_0_VAL_ADDRESS 268410880 /* 0xfffa000 */
#define DT_N_S_soc_S_uicr_fffa000_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_uicr_fffa000_RANGES_NUM 0
#define DT_N_S_soc_S_uicr_fffa000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uicr_fffa000_IRQ_NUM 0
#define DT_N_S_soc_S_uicr_fffa000_IRQ_LEVEL 0
#define DT_N_S_soc_S_uicr_fffa000_COMPAT_MATCHES_nordic_nrf_uicr_v2 1
#define DT_N_S_soc_S_uicr_fffa000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_uicr_fffa000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_COMPAT_MODEL_IDX_0 "nrf-uicr-v2"
#define DT_N_S_soc_S_uicr_fffa000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uicr_fffa000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uicr_fffa000_P_wakeup_source 0
#define DT_N_S_soc_S_uicr_fffa000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uicr_fffa000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_compatible {"nordic,nrf-uicr-v2"}
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_IDX_0 "nordic,nrf-uicr-v2"
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uicr-v2
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uicr_v2
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UICR_V2
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uicr_fffa000, compatible, 0)
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uicr_fffa000, compatible, 0)
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uicr_fffa000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uicr_fffa000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_LEN 1
#define DT_N_S_soc_S_uicr_fffa000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_reg {268410880 /* 0xfffa000 */, 2048 /* 0x800 */}
#define DT_N_S_soc_S_uicr_fffa000_P_reg_IDX_0 268410880
#define DT_N_S_soc_S_uicr_fffa000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_reg_IDX_1 2048
#define DT_N_S_soc_S_uicr_fffa000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uicr_fffa000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uicr_fffa000_P_domain 3
#define DT_N_S_soc_S_uicr_fffa000_P_domain_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rw-partitions
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions
 *
 * Binding (compatible = nordic,owned-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/nordic,owned-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_PATH "/soc/mram@e000000/cpuapp-rw-partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FULL_NAME "cpuapp-rw-partitions"

/* Node parent (/soc/mram@e000000) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_PARENT DT_N_S_soc_S_mram_e000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_NODELABEL(fn) fn(cpuapp_rw_partitions)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_rw_partitions, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_CHILD_NUM 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_ORD 132
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_REQUIRES_ORDS \
	57, /* /soc/mram@e000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_SUPPORTS_ORDS \
	133, /* /soc/mram@e000000/cpuapp-rw-partitions/partition@100000 */ \
	134, /* /soc/mram@e000000/cpuapp-rw-partitions/partition@1e3000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_EXISTS 1
#define DT_N_INST_1_nordic_owned_partitions DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions
#define DT_N_INST_1_fixed_partitions        DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions
#define DT_N_NODELABEL_cpuapp_rw_partitions DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_REG_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_COMPAT_MATCHES_nordic_owned_partitions 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_COMPAT_MODEL_IDX_0 "owned-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status "okay"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, status, 0)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, status, 0)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_LEN 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_status_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible {"nordic,owned-partitions", "fixed-partitions"}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_0 "nordic,owned-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_0_STRING_TOKEN nordic_owned_partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_PARTITIONS
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_1 "fixed-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_1_STRING_UNQUOTED fixed-partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_1_STRING_TOKEN fixed_partitions
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_1_STRING_UPPER_TOKEN FIXED_PARTITIONS
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 0) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_LEN 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access {2 /* 0x2 */, 11 /* 0xb */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_IDX_0 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_IDX_1 11
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 0) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_LEN 2
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_nordic_access_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_read 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_read_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_write 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_write_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_execute 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_execute_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_secure 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_perm_secure_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_non_secure_callable 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rw-partitions/partition@100000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_PATH "/soc/mram@e000000/cpuapp-rw-partitions/partition@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FULL_NAME "partition@100000"

/* Node parent (/soc/mram@e000000/cpuapp-rw-partitions) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_PARENT DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_NODELABEL(fn) fn(dfu_partition)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dfu_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_CHILD_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_ORD 133
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_REQUIRES_ORDS \
	132, /* /soc/mram@e000000/cpuapp-rw-partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_EXISTS 1
#define DT_N_NODELABEL_dfu_partition DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_REG_IDX_0_VAL_ADDRESS 1048576 /* 0x100000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_REG_IDX_0_VAL_SIZE 929792 /* 0xe3000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_reg {1048576 /* 0x100000 */, 929792 /* 0xe3000 */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_reg_IDX_1 929792
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rw-partitions/partition@1e3000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_PATH "/soc/mram@e000000/cpuapp-rw-partitions/partition@1e3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FULL_NAME "partition@1e3000"

/* Node parent (/soc/mram@e000000/cpuapp-rw-partitions) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_PARENT DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_CHILD_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_ORD 134
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_REQUIRES_ORDS \
	132, /* /soc/mram@e000000/cpuapp-rw-partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_REG_IDX_0_VAL_ADDRESS 1978368 /* 0x1e3000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_REG_IDX_0_VAL_SIZE 24576 /* 0x6000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_reg {1978368 /* 0x1e3000 */, 24576 /* 0x6000 */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_reg_IDX_0 1978368
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_reg_IDX_1 24576
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpuapp-rx-partitions/partition@a6000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_PATH "/soc/mram@e000000/cpuapp-rx-partitions/partition@a6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FULL_NAME "partition@a6000"

/* Node parent (/soc/mram@e000000/cpuapp-rx-partitions) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_PARENT DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_NODELABEL(fn) fn(cpuapp_slot0_partition)
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_slot0_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_CHILD_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_ORD 135
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_REQUIRES_ORDS \
	58, /* /soc/mram@e000000/cpuapp-rx-partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_EXISTS 1
#define DT_N_NODELABEL_cpuapp_slot0_partition DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_REG_IDX_0_VAL_ADDRESS 679936 /* 0xa6000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_REG_IDX_0_VAL_SIZE 253952 /* 0x3e000 */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_reg {679936 /* 0xa6000 */, 253952 /* 0x3e000 */}
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_reg_IDX_0 679936
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_reg_IDX_1 253952
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpurad-rx-partitions
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions
 *
 * Binding (compatible = nordic,owned-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/nordic,owned-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_PATH "/soc/mram@e000000/cpurad-rx-partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FULL_NAME "cpurad-rx-partitions"

/* Node parent (/soc/mram@e000000) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_PARENT DT_N_S_soc_S_mram_e000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_NODELABEL(fn) fn(cpurad_rx_partitions)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_rx_partitions, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_CHILD_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_ORD 136
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_REQUIRES_ORDS \
	57, /* /soc/mram@e000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_SUPPORTS_ORDS \
	137, /* /soc/mram@e000000/cpurad-rx-partitions/partition@66000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_EXISTS 1
#define DT_N_INST_2_nordic_owned_partitions DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions
#define DT_N_INST_2_fixed_partitions        DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions
#define DT_N_NODELABEL_cpurad_rx_partitions DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_REG_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_COMPAT_MATCHES_nordic_owned_partitions 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_COMPAT_MODEL_IDX_0 "owned-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status "disabled"
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, status, 0)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, status, 0)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_LEN 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_status_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible {"nordic,owned-partitions", "fixed-partitions"}
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_0 "nordic,owned-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_0_STRING_UNQUOTED nordic,owned-partitions
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_0_STRING_TOKEN nordic_owned_partitions
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_OWNED_PARTITIONS
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_1 "fixed-partitions"
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_1_STRING_UNQUOTED fixed-partitions
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_1_STRING_TOKEN fixed_partitions
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_1_STRING_UPPER_TOKEN FIXED_PARTITIONS
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 0) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_LEN 2
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access {3 /* 0x3 */, 13 /* 0xd */}
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_IDX_0 3
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_IDX_1 13
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 0) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 1)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, nordic_access, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_LEN 2
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_nordic_access_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_read 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_read_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_write 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_write_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_execute 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_execute_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_secure 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_perm_secure_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_non_secure_callable 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_P_non_secure_callable_EXISTS 1

/*
 * Devicetree node: /soc/mram@e000000/cpurad-rx-partitions/partition@66000
 *
 * Node identifier: DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_PATH "/soc/mram@e000000/cpurad-rx-partitions/partition@66000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FULL_NAME "partition@66000"

/* Node parent (/soc/mram@e000000/cpurad-rx-partitions) identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_PARENT DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_NODELABEL(fn) fn(cpurad_slot0_partition)
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpurad_slot0_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_CHILD_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_ORD 137
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_REQUIRES_ORDS \
	136, /* /soc/mram@e000000/cpurad-rx-partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_EXISTS 1
#define DT_N_NODELABEL_cpurad_slot0_partition DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_REG_NUM 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_REG_IDX_0_VAL_ADDRESS 417792 /* 0x66000 */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_RANGES_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_IRQ_NUM 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_PARTITION_ID 5

/* Generic property macros: */
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_wakeup_source 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_reg {417792 /* 0x66000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_reg_IDX_0 417792
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000/ieee802154
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000_S_ieee802154
 *
 * Binding (compatible = nordic,nrf-ieee802154):
 *   $ZEPHYR_BASE/dts/bindings/ieee802154/nordic,nrf-ieee802154.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_PATH "/soc/peripheral@52000000/ieee802154"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FULL_NAME "ieee802154"

/* Node parent (/soc/peripheral@52000000) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_PARENT DT_N_S_soc_S_peripheral_52000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_NODELABEL(fn) fn(cpuapp_ieee802154)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_ieee802154, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_ORD 138
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_REQUIRES_ORDS \
	38, /* /soc/peripheral@52000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_EXISTS 1
#define DT_N_INST_0_nordic_nrf_ieee802154 DT_N_S_soc_S_peripheral_52000000_S_ieee802154
#define DT_N_NODELABEL_cpuapp_ieee802154  DT_N_S_soc_S_peripheral_52000000_S_ieee802154

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_REG_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_COMPAT_MATCHES_nordic_nrf_ieee802154 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_COMPAT_MODEL_IDX_0 "nrf-ieee802154"
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status "okay"
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible {"nordic,nrf-ieee802154"}
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_IDX_0 "nordic,nrf-ieee802154"
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-ieee802154
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_ieee802154
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_IEEE802154
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_52000000_S_ieee802154_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000/ipct@13000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000_S_ipct_13000
 *
 * Binding (compatible = nordic,nrf-ipct-local):
 *   $ZEPHYR_BASE/dts/bindings/ipc/nordic,nrf-ipct-local.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_PATH "/soc/peripheral@52000000/ipct@13000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FULL_NAME "ipct@13000"

/* Node parent (/soc/peripheral@52000000) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_PARENT DT_N_S_soc_S_peripheral_52000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_NODELABEL(fn) fn(cpuapp_ipct)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_ipct, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_ORD 139
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_REQUIRES_ORDS \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	38, /* /soc/peripheral@52000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_ipct_local DT_N_S_soc_S_peripheral_52000000_S_ipct_13000
#define DT_N_NODELABEL_cpuapp_ipct        DT_N_S_soc_S_peripheral_52000000_S_ipct_13000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_REG_IDX_0_VAL_ADDRESS 1375809536 /* 0x52013000 */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_VAL_irq 64
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_VAL_irq 65
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_IDX_1_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_COMPAT_MATCHES_nordic_nrf_ipct_local 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_COMPAT_MODEL_IDX_0 "nrf-ipct-local"
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible {"nordic,nrf-ipct-local"}
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_IDX_0 "nordic,nrf-ipct-local"
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-ipct-local
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_ipct_local
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_IPCT_LOCAL
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_reg {77824 /* 0x13000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_reg_IDX_0 77824
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts {64 /* 0x40 */, 1 /* 0x1 */, 65 /* 0x41 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_0 64
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_2 65
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_channels 4
#define DT_N_S_soc_S_peripheral_52000000_S_ipct_13000_P_channels_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000/resetinfo@1e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000
 *
 * Binding (compatible = nordic,nrf-resetinfo):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-resetinfo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_PATH "/soc/peripheral@52000000/resetinfo@1e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FULL_NAME "resetinfo@1e000"

/* Node parent (/soc/peripheral@52000000) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_PARENT DT_N_S_soc_S_peripheral_52000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_NODELABEL(fn) fn(cpuapp_resetinfo)
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_resetinfo, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_ORD 140
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_REQUIRES_ORDS \
	38, /* /soc/peripheral@52000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_EXISTS 1
#define DT_N_ALIAS_resetinfo             DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000
#define DT_N_INST_0_nordic_nrf_resetinfo DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000
#define DT_N_NODELABEL_cpuapp_resetinfo  DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_REG_IDX_0_VAL_ADDRESS 1375854592 /* 0x5201e000 */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_COMPAT_MATCHES_nordic_nrf_resetinfo 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_COMPAT_MODEL_IDX_0 "nrf-resetinfo"
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible {"nordic,nrf-resetinfo"}
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_IDX_0 "nordic,nrf-resetinfo"
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-resetinfo
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_resetinfo
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_RESETINFO
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_reg {122880 /* 0x1e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_reg_IDX_0 122880
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/lfclk
 *
 * Node identifier: DT_N_S_clocks_S_lfclk
 *
 * Binding (compatible = nordic,nrf-lfclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf-lfclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_lfclk_PATH "/clocks/lfclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_lfclk_FULL_NAME "lfclk"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_lfclk_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_lfclk_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_lfclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_lfclk_FOREACH_NODELABEL(fn) fn(lfclk)
#define DT_N_S_clocks_S_lfclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(lfclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_lfclk_CHILD_NUM 0
#define DT_N_S_clocks_S_lfclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_lfclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_lfclk_ORD 141
#define DT_N_S_clocks_S_lfclk_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_lfclk_REQUIRES_ORDS \
	33, /* /clocks */ \
	34, /* /clocks/hfxo */ \
	35, /* /clocks/lfxo */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_lfclk_SUPPORTS_ORDS \
	142, /* /soc/peripheral@52000000/watchdog@14000 */ \
	143, /* /soc/peripheral@52000000/watchdog@15000 */ \
	157, /* /soc/peripheral@5f000000/grtc@99c000 */ \
	176, /* /soc/peripheral@5f000000/rtc@928000 */ \
	177, /* /soc/peripheral@5f000000/rtc@929000 */ \
	208, /* /soc/peripheral@5f000000/watchdog@92b000 */ \
	209, /* /soc/peripheral@5f000000/watchdog@92c000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_lfclk_EXISTS 1
#define DT_N_INST_0_nordic_nrf_lfclk DT_N_S_clocks_S_lfclk
#define DT_N_NODELABEL_lfclk         DT_N_S_clocks_S_lfclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_lfclk_REG_NUM 0
#define DT_N_S_clocks_S_lfclk_RANGES_NUM 0
#define DT_N_S_clocks_S_lfclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_lfclk_IRQ_NUM 0
#define DT_N_S_clocks_S_lfclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_lfclk_COMPAT_MATCHES_nordic_nrf_lfclk 1
#define DT_N_S_clocks_S_lfclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfclk_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_clocks_S_lfclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfclk_COMPAT_MODEL_IDX_0 "nrf-lfclk"
#define DT_N_S_clocks_S_lfclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_lfclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_lfclk_P_wakeup_source 0
#define DT_N_S_clocks_S_lfclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_lfclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_status "okay"
#define DT_N_S_clocks_S_lfclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_lfclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_lfclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_lfclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_lfclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_lfclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_lfclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_lfclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfclk, status, 0)
#define DT_N_S_clocks_S_lfclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfclk, status, 0)
#define DT_N_S_clocks_S_lfclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_status_LEN 1
#define DT_N_S_clocks_S_lfclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_compatible {"nordic,nrf-lfclk"}
#define DT_N_S_clocks_S_lfclk_P_compatible_IDX_0 "nordic,nrf-lfclk"
#define DT_N_S_clocks_S_lfclk_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-lfclk
#define DT_N_S_clocks_S_lfclk_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_lfclk
#define DT_N_S_clocks_S_lfclk_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_LFCLK
#define DT_N_S_clocks_S_lfclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfclk, compatible, 0)
#define DT_N_S_clocks_S_lfclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfclk, compatible, 0)
#define DT_N_S_clocks_S_lfclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_lfclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clocks_IDX_0_PH DT_N_S_clocks_S_hfxo
#define DT_N_S_clocks_S_lfclk_P_clocks_IDX_0_NAME "hfxo"
#define DT_N_S_clocks_S_lfclk_P_clocks_NAME_hfxo_PH DT_N_S_clocks_S_hfxo
#define DT_N_S_clocks_S_lfclk_P_clocks_NAME_hfxo_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clocks_IDX_1_PH DT_N_S_clocks_S_lfxo
#define DT_N_S_clocks_S_lfclk_P_clocks_IDX_1_NAME "lfxo"
#define DT_N_S_clocks_S_lfclk_P_clocks_NAME_lfxo_PH DT_N_S_clocks_S_lfxo
#define DT_N_S_clocks_S_lfclk_P_clocks_NAME_lfxo_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfclk, clocks, 0) \
	fn(DT_N_S_clocks_S_lfclk, clocks, 1)
#define DT_N_S_clocks_S_lfclk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfclk, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_lfclk, clocks, 1)
#define DT_N_S_clocks_S_lfclk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfclk, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_lfclk, clocks, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfclk, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_lfclk, clocks, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_clocks_LEN 2
#define DT_N_S_clocks_S_lfclk_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clock_names {"hfxo", "lfxo"}
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_0 "hfxo"
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_0_STRING_UNQUOTED hfxo
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_0_STRING_TOKEN hfxo
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_0_STRING_UPPER_TOKEN HFXO
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_1 "lfxo"
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_1_STRING_UNQUOTED lfxo
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_1_STRING_TOKEN lfxo
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_1_STRING_UPPER_TOKEN LFXO
#define DT_N_S_clocks_S_lfclk_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_lfclk, clock_names, 0) \
	fn(DT_N_S_clocks_S_lfclk, clock_names, 1)
#define DT_N_S_clocks_S_lfclk_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_lfclk, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_lfclk, clock_names, 1)
#define DT_N_S_clocks_S_lfclk_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_lfclk, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_lfclk, clock_names, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_lfclk, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_lfclk, clock_names, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_lfclk_P_clock_names_LEN 2
#define DT_N_S_clocks_S_lfclk_P_clock_names_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_lfclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_clock_frequency 32768
#define DT_N_S_clocks_S_lfclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_lfrc_accuracy_ppm 500
#define DT_N_S_clocks_S_lfclk_P_lfrc_accuracy_ppm_EXISTS 1
#define DT_N_S_clocks_S_lfclk_P_lflprc_accuracy_ppm 1000
#define DT_N_S_clocks_S_lfclk_P_lflprc_accuracy_ppm_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000/watchdog@14000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000
 *
 * Binding (compatible = nordic,nrf-wdt):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nordic,nrf-wdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_PATH "/soc/peripheral@52000000/watchdog@14000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FULL_NAME "watchdog@14000"

/* Node parent (/soc/peripheral@52000000) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_PARENT DT_N_S_soc_S_peripheral_52000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_NODELABEL(fn) fn(cpuapp_wdt010) fn(wdt010)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_wdt010, __VA_ARGS__) fn(wdt010, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_ORD 142
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_REQUIRES_ORDS \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	38, /* /soc/peripheral@52000000 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_EXISTS 1
#define DT_N_ALIAS_watchdog0         DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000
#define DT_N_INST_0_nordic_nrf_wdt   DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000
#define DT_N_NODELABEL_cpuapp_wdt010 DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000
#define DT_N_NODELABEL_wdt010        DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_REG_IDX_0_VAL_ADDRESS 1375813632 /* 0x52014000 */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_COMPAT_MATCHES_nordic_nrf_wdt 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_COMPAT_MODEL_IDX_0 "nrf-wdt"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible {"nordic,nrf-wdt"}
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_IDX_0 "nordic,nrf-wdt"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-wdt
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_wdt
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_WDT
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_reg {81920 /* 0x14000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_reg_IDX_0 81920
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_interrupts {20 /* 0x14 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, clocks, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, clocks, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@52000000/watchdog@15000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000
 *
 * Binding (compatible = nordic,nrf-wdt):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nordic,nrf-wdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_PATH "/soc/peripheral@52000000/watchdog@15000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FULL_NAME "watchdog@15000"

/* Node parent (/soc/peripheral@52000000) identifier: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_PARENT DT_N_S_soc_S_peripheral_52000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_NODELABEL(fn) fn(cpuapp_wdt011) fn(wdt011)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuapp_wdt011, __VA_ARGS__) fn(wdt011, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_ORD 143
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_REQUIRES_ORDS \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	38, /* /soc/peripheral@52000000 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_wdt   DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000
#define DT_N_NODELABEL_cpuapp_wdt011 DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000
#define DT_N_NODELABEL_wdt011        DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_REG_IDX_0_VAL_ADDRESS 1375817728 /* 0x52015000 */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_COMPAT_MATCHES_nordic_nrf_wdt 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_COMPAT_MODEL_IDX_0 "nrf-wdt"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, status, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible {"nordic,nrf-wdt"}
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_IDX_0 "nordic,nrf-wdt"
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-wdt
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_wdt
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_WDT
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, compatible, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_reg {86016 /* 0x15000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_reg_IDX_0 86016
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_interrupts {21 /* 0x15 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, clocks, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, clocks, 0)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/adc@982000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_adc_982000
 *
 * Binding (compatible = nordic,nrf-saadc):
 *   $ZEPHYR_BASE/dts/bindings/adc/nordic,nrf-saadc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_PATH "/soc/peripheral@5f000000/adc@982000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FULL_NAME "adc@982000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_NODELABEL(fn) fn(adc)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_ORD 144
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	114, /* /reserved-memory/memory@2fc12000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_saadc DT_N_S_soc_S_peripheral_5f000000_S_adc_982000
#define DT_N_NODELABEL_adc           DT_N_S_soc_S_peripheral_5f000000_S_adc_982000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_REG_IDX_0_VAL_ADDRESS 1603805184 /* 0x5f982000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_VAL_irq 386
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_COMPAT_MATCHES_nordic_nrf_saadc 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_COMPAT_MODEL_IDX_0 "nrf-saadc"
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible {"nordic,nrf-saadc"}
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_IDX_0 "nordic,nrf-saadc"
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-saadc
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_saadc
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SAADC
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_reg {9969664 /* 0x982000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_reg_IDX_0 9969664
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_interrupts {386 /* 0x182 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_interrupts_IDX_0 386
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc12000
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_adc_982000_P_memory_regions_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/clock-controller@8c2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000
 *
 * Binding (compatible = nordic,nrf-auxpll):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf-auxpll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_PATH "/soc/peripheral@5f000000/clock-controller@8c2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FULL_NAME "clock-controller@8c2000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_NODELABEL(fn) fn(canpll)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(canpll, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_ORD 145
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_REQUIRES_ORDS \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	34, /* /clocks/hfxo */ \
	37, /* /soc/ficr@fffe000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_SUPPORTS_ORDS \
	146, /* /soc/peripheral@5f000000/can@8d8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_auxpll DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000
#define DT_N_NODELABEL_canpll         DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_REG_IDX_0_VAL_ADDRESS 1603018752 /* 0x5f8c2000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_VAL_irq 194
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_COMPAT_MATCHES_nordic_nrf_auxpll 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_COMPAT_MODEL_IDX_0 "nrf-auxpll"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible {"nordic,nrf-auxpll"}
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_IDX_0 "nordic,nrf-auxpll"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-auxpll
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_auxpll
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_AUXPLL
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_reg {9183232 /* 0x8c2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_reg_IDX_0 9183232
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_interrupts {194 /* 0xc2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_interrupts_IDX_0 194
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_IDX_0_PH DT_N_S_clocks_S_hfxo
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_IDX_0_PH DT_N_S_soc_S_ficr_fffe000
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_IDX_0_VAL_offset 952
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_ficrs, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_ficrs, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_ficrs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_ficrs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_ficrs_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_frequency 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_div 2
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_div_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_div_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_div_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_drive 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_drive_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_drive_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_out_drive_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_current_tune 6
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_current_tune_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_sdm_disable 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_sdm_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_dither_disable 0
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_dither_disable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range "high"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_ENUM_TOKEN high
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_ENUM_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_range, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_range, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_range, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, nordic_range, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000_P_nordic_range_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/can@8d8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000
 *
 * Binding (compatible = nordic,nrf-can):
 *   $ZEPHYR_BASE/dts/bindings/can/nordic,nrf-can.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PATH "/soc/peripheral@5f000000/can@8d8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FULL_NAME "can@8d8000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_NODELABEL(fn) fn(can120)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(can120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_ORD 146
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	83, /* /pin-controller/can120_default */ \
	145, /* /soc/peripheral@5f000000/clock-controller@8c2000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_can DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000
#define DT_N_NODELABEL_can120      DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NUM 3
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_0_VAL_ADDRESS 1603108864 /* 0x5f8d8000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_1_VAL_ADDRESS 801044480 /* 0x2fbef800 */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_1_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_2_VAL_ADDRESS 801013760 /* 0x2fbe8000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_2_VAL_SIZE 30720 /* 0x7800 */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_wrapper_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_wrapper_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_wrapper_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_m_can_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_message_ram_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_message_ram_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_NAME_message_ram_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_REG_IDX_2_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_VAL_irq 216
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_COMPAT_MATCHES_nordic_nrf_can 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_COMPAT_MODEL_IDX_0 "nrf-can"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_can120_default

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible {"nordic,nrf-can"}
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_IDX_0 "nordic,nrf-can"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-can
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_can
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_CAN
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg {9273344 /* 0x8d8000 */, 1024 /* 0x400 */, 801044480 /* 0x2fbef800 */, 2048 /* 0x800 */, 801013760 /* 0x2fbe8000 */, 30720 /* 0x7800 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_0 9273344
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_2 801044480
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_3 2048
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_4 801013760
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_5 30720
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names {"wrapper", "m_can", "message_ram"}
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_0 "wrapper"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_0_STRING_UNQUOTED wrapper
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_0_STRING_TOKEN wrapper
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_0_STRING_UPPER_TOKEN WRAPPER
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_1 "m_can"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_1_STRING_UNQUOTED m_can
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_1_STRING_TOKEN m_can
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_1_STRING_UPPER_TOKEN M_CAN
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_2 "message_ram"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_2_STRING_UNQUOTED message_ram
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_2_STRING_TOKEN message_ram
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MESSAGE_RAM
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 2)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 2)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_LEN 3
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_interrupts {216 /* 0xd8 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_interrupts_IDX_0 216
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_can120_default
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_can120_default
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg {0 /* 0x0 */, 28 /* 0x1c */, 8 /* 0x8 */, 3 /* 0x3 */, 3 /* 0x3 */, 0 /* 0x0 */, 1 /* 0x1 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_1 28
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_2 8
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_3 3
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_4 3
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_5 0
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_6 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_7 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 3) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 4) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 5) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 6) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_LEN 8
#define DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000_P_bosch_mram_cfg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/comparator@983000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000
 *
 * Binding (compatible = nordic,nrf-comp):
 *   $ZEPHYR_BASE/dts/bindings/comparator/nordic,nrf-comp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_PATH "/soc/peripheral@5f000000/comparator@983000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FULL_NAME "comparator@983000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_NODELABEL(fn) fn(comp)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_NODELABEL_VARGS(fn, ...) fn(comp, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_ORD 147
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_comp DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000
#define DT_N_NODELABEL_comp         DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_REG_IDX_0_VAL_ADDRESS 1603809280 /* 0x5f983000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_VAL_irq 387
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_COMPAT_MATCHES_nordic_nrf_comp 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_COMPAT_MODEL_IDX_0 "nrf-comp"
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible {"nordic,nrf-comp"}
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_IDX_0 "nordic,nrf-comp"
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-comp
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_comp
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_COMP
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_reg {9973760 /* 0x983000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_reg_IDX_0 9973760
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_interrupts {387 /* 0x183 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_interrupts_IDX_0 387
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_enable_hyst 0
#define DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000_P_enable_hyst_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@8e1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_PATH "/soc/peripheral@5f000000/dppic@8e1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FULL_NAME "dppic@8e1000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_NODELABEL(fn) fn(dppic120)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_ORD 148
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000
#define DT_N_NODELABEL_dppic120             DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_REG_IDX_0_VAL_ADDRESS 1603145728 /* 0x5f8e1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_reg {9310208 /* 0x8e1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_reg_IDX_0 9310208
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@922000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_PATH "/soc/peripheral@5f000000/dppic@922000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FULL_NAME "dppic@922000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_NODELABEL(fn) fn(dppic130)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_ORD 149
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000
#define DT_N_NODELABEL_dppic130             DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_REG_IDX_0_VAL_ADDRESS 1603411968 /* 0x5f922000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_reg {9576448 /* 0x922000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_reg_IDX_0 9576448
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@981000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_PATH "/soc/peripheral@5f000000/dppic@981000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FULL_NAME "dppic@981000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_NODELABEL(fn) fn(dppic131)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_ORD 150
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000
#define DT_N_NODELABEL_dppic131             DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_REG_IDX_0_VAL_ADDRESS 1603801088 /* 0x5f981000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_reg {9965568 /* 0x981000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_reg_IDX_0 9965568
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@991000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_PATH "/soc/peripheral@5f000000/dppic@991000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FULL_NAME "dppic@991000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_NODELABEL(fn) fn(dppic132)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_ORD 151
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000
#define DT_N_NODELABEL_dppic132             DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_REG_IDX_0_VAL_ADDRESS 1603866624 /* 0x5f991000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_reg {10031104 /* 0x991000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_reg_IDX_0 10031104
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@9a1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_PATH "/soc/peripheral@5f000000/dppic@9a1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FULL_NAME "dppic@9a1000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_NODELABEL(fn) fn(dppic133)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic133, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_ORD 152
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_EXISTS 1
#define DT_N_INST_4_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000
#define DT_N_NODELABEL_dppic133             DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_REG_IDX_0_VAL_ADDRESS 1603932160 /* 0x5f9a1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_reg {10096640 /* 0x9a1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_reg_IDX_0 10096640
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@9b1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_PATH "/soc/peripheral@5f000000/dppic@9b1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FULL_NAME "dppic@9b1000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_NODELABEL(fn) fn(dppic134)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic134, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_ORD 153
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_EXISTS 1
#define DT_N_INST_5_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000
#define DT_N_NODELABEL_dppic134             DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_REG_IDX_0_VAL_ADDRESS 1603997696 /* 0x5f9b1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_reg {10162176 /* 0x9b1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_reg_IDX_0 10162176
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@9c1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_PATH "/soc/peripheral@5f000000/dppic@9c1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FULL_NAME "dppic@9c1000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_NODELABEL(fn) fn(dppic135)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic135, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_ORD 154
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_EXISTS 1
#define DT_N_INST_6_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000
#define DT_N_NODELABEL_dppic135             DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_REG_IDX_0_VAL_ADDRESS 1604063232 /* 0x5f9c1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_reg {10227712 /* 0x9c1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_reg_IDX_0 10227712
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/dppic@9d1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000
 *
 * Binding (compatible = nordic,nrf-dppic-global):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-dppic-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_PATH "/soc/peripheral@5f000000/dppic@9d1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FULL_NAME "dppic@9d1000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_CHILD_IDX 71

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_NODELABEL(fn) fn(dppic136)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dppic136, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_ORD 155
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_EXISTS 1
#define DT_N_INST_7_nordic_nrf_dppic_global DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000
#define DT_N_NODELABEL_dppic136             DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_REG_IDX_0_VAL_ADDRESS 1604128768 /* 0x5f9d1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_COMPAT_MATCHES_nordic_nrf_dppic_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_COMPAT_MODEL_IDX_0 "nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible {"nordic,nrf-dppic-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_IDX_0 "nordic,nrf-dppic-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-dppic-global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_dppic_global
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_DPPIC_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_reg {10293248 /* 0x9d1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_reg_IDX_0 10293248
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/egu@92d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000
 *
 * Binding (compatible = nordic,nrf-egu):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-egu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_PATH "/soc/peripheral@5f000000/egu@92d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FULL_NAME "egu@92d000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_NODELABEL(fn) fn(egu130)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(egu130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_ORD 156
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_egu DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000
#define DT_N_NODELABEL_egu130      DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_REG_IDX_0_VAL_ADDRESS 1603457024 /* 0x5f92d000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_VAL_irq 301
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_COMPAT_MATCHES_nordic_nrf_egu 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_COMPAT_MODEL_IDX_0 "nrf-egu"
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible {"nordic,nrf-egu"}
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_IDX_0 "nordic,nrf-egu"
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-egu
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_egu
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_EGU
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_reg {9621504 /* 0x92d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_reg_IDX_0 9621504
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_interrupts {301 /* 0x12d */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_interrupts_IDX_0 301
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/grtc@99c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000
 *
 * Binding (compatible = nordic,nrf-grtc):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-grtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_PATH "/soc/peripheral@5f000000/grtc@99c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FULL_NAME "grtc@99c000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_NODELABEL(fn) fn(grtc)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(grtc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_ORD 157
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_grtc DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000
#define DT_N_NODELABEL_grtc         DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_REG_IDX_0_VAL_ADDRESS 1603911680 /* 0x5f99c000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_VAL_irq 109
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_COMPAT_MATCHES_nordic_nrf_grtc 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_COMPAT_MODEL_IDX_0 "nrf-grtc"
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible {"nordic,nrf-grtc"}
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_IDX_0 "nordic,nrf-grtc"
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-grtc
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_grtc
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_GRTC
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_reg {10076160 /* 0x99c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_reg_IDX_0 10076160
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_interrupts {109 /* 0x6d */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_interrupts_IDX_0 109
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels {4 /* 0x4 */, 5 /* 0x5 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_IDX_0 4
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_IDX_1 5
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_IDX_2 6
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 2)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 2)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, owned_channels, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_LEN 3
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_owned_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels {5 /* 0x5 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_IDX_1 6
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, nonsecure_channels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_nonsecure_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels {5 /* 0x5 */, 6 /* 0x6 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_IDX_1 6
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, child_owned_channels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_child_owned_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_cc_num 16
#define DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000_P_cc_num_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9a5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_PATH "/soc/peripheral@5f000000/i2c@9a5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FULL_NAME "i2c@9a5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_NODELABEL(fn) fn(i2c130)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_ORD 158
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000
#define DT_N_NODELABEL_i2c130       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_REG_IDX_0_VAL_ADDRESS 1603948544 /* 0x5f9a5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_VAL_irq 421
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_reg {10113024 /* 0x9a5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_reg_IDX_0 10113024
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_interrupts {421 /* 0x1a5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_interrupts_IDX_0 421
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9a6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_PATH "/soc/peripheral@5f000000/i2c@9a6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FULL_NAME "i2c@9a6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_NODELABEL(fn) fn(i2c131)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_ORD 159
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000
#define DT_N_NODELABEL_i2c131       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_REG_IDX_0_VAL_ADDRESS 1603952640 /* 0x5f9a6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_VAL_irq 422
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_reg {10117120 /* 0x9a6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_reg_IDX_0 10117120
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_interrupts {422 /* 0x1a6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_interrupts_IDX_0 422
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9b5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_PATH "/soc/peripheral@5f000000/i2c@9b5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FULL_NAME "i2c@9b5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_NODELABEL(fn) fn(i2c132)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_ORD 160
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000
#define DT_N_NODELABEL_i2c132       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_REG_IDX_0_VAL_ADDRESS 1604014080 /* 0x5f9b5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_VAL_irq 437
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_reg {10178560 /* 0x9b5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_reg_IDX_0 10178560
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_interrupts {437 /* 0x1b5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_interrupts_IDX_0 437
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9b6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_PATH "/soc/peripheral@5f000000/i2c@9b6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FULL_NAME "i2c@9b6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_NODELABEL(fn) fn(i2c133)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c133, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_ORD 161
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000
#define DT_N_NODELABEL_i2c133       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_REG_IDX_0_VAL_ADDRESS 1604018176 /* 0x5f9b6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_VAL_irq 438
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_reg {10182656 /* 0x9b6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_reg_IDX_0 10182656
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_interrupts {438 /* 0x1b6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_interrupts_IDX_0 438
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9c5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_PATH "/soc/peripheral@5f000000/i2c@9c5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FULL_NAME "i2c@9c5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_CHILD_IDX 65

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_NODELABEL(fn) fn(i2c134)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c134, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_ORD 162
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_EXISTS 1
#define DT_N_INST_4_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000
#define DT_N_NODELABEL_i2c134       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_REG_IDX_0_VAL_ADDRESS 1604079616 /* 0x5f9c5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_VAL_irq 453
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_reg {10244096 /* 0x9c5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_reg_IDX_0 10244096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_interrupts {453 /* 0x1c5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_interrupts_IDX_0 453
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9c6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_PATH "/soc/peripheral@5f000000/i2c@9c6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FULL_NAME "i2c@9c6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_CHILD_IDX 68

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_NODELABEL(fn) fn(i2c135)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c135, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_ORD 163
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_EXISTS 1
#define DT_N_INST_5_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000
#define DT_N_NODELABEL_i2c135       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_REG_IDX_0_VAL_ADDRESS 1604083712 /* 0x5f9c6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_VAL_irq 454
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_reg {10248192 /* 0x9c6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_reg_IDX_0 10248192
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_interrupts {454 /* 0x1c6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_interrupts_IDX_0 454
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9d5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_PATH "/soc/peripheral@5f000000/i2c@9d5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FULL_NAME "i2c@9d5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_CHILD_IDX 75

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_NODELABEL(fn) fn(i2c136)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c136, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_ORD 164
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_EXISTS 1
#define DT_N_INST_6_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000
#define DT_N_NODELABEL_i2c136       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_REG_IDX_0_VAL_ADDRESS 1604145152 /* 0x5f9d5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_VAL_irq 469
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_reg {10309632 /* 0x9d5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_reg_IDX_0 10309632
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_interrupts {469 /* 0x1d5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_interrupts_IDX_0 469
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/i2c@9d6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000
 *
 * Binding (compatible = nordic,nrf-twim):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_PATH "/soc/peripheral@5f000000/i2c@9d6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FULL_NAME "i2c@9d6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_CHILD_IDX 78

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_NODELABEL(fn) fn(i2c137)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c137, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_ORD 165
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_EXISTS 1
#define DT_N_INST_7_nordic_nrf_twim DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000
#define DT_N_NODELABEL_i2c137       DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_REG_IDX_0_VAL_ADDRESS 1604149248 /* 0x5f9d6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_VAL_irq 470
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_COMPAT_MATCHES_nordic_nrf_twim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_COMPAT_MODEL_IDX_0 "nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible {"nordic,nrf-twim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_IDX_0 "nordic,nrf-twim"
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_twim
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TWIM
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_reg {10313728 /* 0x9d6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_reg_IDX_0 10313728
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_interrupts {470 /* 0x1d6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_interrupts_IDX_0 470
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable {12 /* 0xc */, 11 /* 0xb */}
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_IDX_0 12
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_IDX_1 11
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_concat_buf_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_concat_buf_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_flash_buf_max_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000_P_zephyr_flash_buf_max_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/ipct@8d1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000
 *
 * Binding (compatible = nordic,nrf-ipct-global):
 *   $ZEPHYR_BASE/dts/bindings/ipc/nordic,nrf-ipct-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_PATH "/soc/peripheral@5f000000/ipct@8d1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FULL_NAME "ipct@8d1000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_NODELABEL(fn) fn(ipct120)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ipct120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_ORD 166
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_REQUIRES_ORDS \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_ipct_global DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000
#define DT_N_NODELABEL_ipct120             DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_REG_IDX_0_VAL_ADDRESS 1603080192 /* 0x5f8d1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_COMPAT_MATCHES_nordic_nrf_ipct_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_COMPAT_MODEL_IDX_0 "nrf-ipct-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible {"nordic,nrf-ipct-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_IDX_0 "nordic,nrf-ipct-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-ipct-global
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_ipct_global
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_IPCT_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_reg {9244672 /* 0x8d1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_reg_IDX_0 9244672
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_channels 8
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_global_domain_id 12
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000_P_global_domain_id_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/ipct@921000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000
 *
 * Binding (compatible = nordic,nrf-ipct-global):
 *   $ZEPHYR_BASE/dts/bindings/ipc/nordic,nrf-ipct-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_PATH "/soc/peripheral@5f000000/ipct@921000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FULL_NAME "ipct@921000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_NODELABEL(fn) fn(ipct130)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ipct130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_ORD 167
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_ipct_global DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000
#define DT_N_NODELABEL_ipct130             DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_REG_IDX_0_VAL_ADDRESS 1603407872 /* 0x5f921000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_COMPAT_MATCHES_nordic_nrf_ipct_global 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_COMPAT_MODEL_IDX_0 "nrf-ipct-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible {"nordic,nrf-ipct-global"}
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_IDX_0 "nordic,nrf-ipct-global"
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-ipct-global
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_ipct_global
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_IPCT_GLOBAL
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_reg {9572352 /* 0x921000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_reg_IDX_0 9572352
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_channels 8
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_global_domain_id 13
#define DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000_P_global_domain_id_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/nfct@985000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000
 *
 * Binding (compatible = nordic,nrf-nfct):
 *   $ZEPHYR_BASE/dts/bindings/net/wireless/nordic,nrf-nfct.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_PATH "/soc/peripheral@5f000000/nfct@985000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FULL_NAME "nfct@985000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_NODELABEL(fn) fn(nfct)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_NODELABEL_VARGS(fn, ...) fn(nfct, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_ORD 168
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_nfct DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000
#define DT_N_NODELABEL_nfct         DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_REG_IDX_0_VAL_ADDRESS 1603817472 /* 0x5f985000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_VAL_irq 389
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_COMPAT_MATCHES_nordic_nrf_nfct 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_COMPAT_MODEL_IDX_0 "nrf-nfct"
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible {"nordic,nrf-nfct"}
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_IDX_0 "nordic,nrf-nfct"
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-nfct
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_nfct
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_NFCT
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_reg {9981952 /* 0x985000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_reg_IDX_0 9981952
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_interrupts {389 /* 0x185 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_interrupts_IDX_0 389
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/hsfll120
 *
 * Node identifier: DT_N_S_clocks_S_hsfll120
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_hsfll120_PATH "/clocks/hsfll120"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_hsfll120_FULL_NAME "hsfll120"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_hsfll120_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_hsfll120_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_hsfll120_NODELABEL_NUM 1
#define DT_N_S_clocks_S_hsfll120_FOREACH_NODELABEL(fn) fn(hsfll120)
#define DT_N_S_clocks_S_hsfll120_FOREACH_NODELABEL_VARGS(fn, ...) fn(hsfll120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_hsfll120_CHILD_NUM 0
#define DT_N_S_clocks_S_hsfll120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_hsfll120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_hsfll120_ORD 169
#define DT_N_S_clocks_S_hsfll120_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_hsfll120_REQUIRES_ORDS \
	33, /* /clocks */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_hsfll120_SUPPORTS_ORDS \
	170, /* /soc/peripheral@5f000000/pwm@8e4000 */ \
	198, /* /soc/peripheral@5f000000/uart@8e6000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_hsfll120_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_hsfll120
#define DT_N_NODELABEL_hsfll120 DT_N_S_clocks_S_hsfll120

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_hsfll120_REG_NUM 0
#define DT_N_S_clocks_S_hsfll120_RANGES_NUM 0
#define DT_N_S_clocks_S_hsfll120_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_hsfll120_IRQ_NUM 0
#define DT_N_S_clocks_S_hsfll120_IRQ_LEVEL 0
#define DT_N_S_clocks_S_hsfll120_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_hsfll120_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_hsfll120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_hsfll120_P_wakeup_source 0
#define DT_N_S_clocks_S_hsfll120_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_hsfll120_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_hsfll120_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_hsfll120_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_hsfll120_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_hsfll120_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_hsfll120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_hsfll120, compatible, 0)
#define DT_N_S_clocks_S_hsfll120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_hsfll120, compatible, 0)
#define DT_N_S_clocks_S_hsfll120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_hsfll120, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hsfll120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hsfll120, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hsfll120_P_compatible_LEN 1
#define DT_N_S_clocks_S_hsfll120_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_clocks_S_hsfll120_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_hsfll120, clocks, 0)
#define DT_N_S_clocks_S_hsfll120_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_hsfll120, clocks, 0)
#define DT_N_S_clocks_S_hsfll120_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_hsfll120, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hsfll120_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_hsfll120, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_hsfll120_P_clocks_LEN 1
#define DT_N_S_clocks_S_hsfll120_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_hsfll120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_hsfll120_P_clock_frequency 320000000
#define DT_N_S_clocks_S_hsfll120_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/pwm@8e4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000
 *
 * Binding (compatible = nordic,nrf-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nordic,nrf-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_PATH "/soc/peripheral@5f000000/pwm@8e4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FULL_NAME "pwm@8e4000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_NODELABEL(fn) fn(pwm120)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_ORD 170
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	169, /* /clocks/hsfll120 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_pwm DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000
#define DT_N_NODELABEL_pwm120      DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_REG_IDX_0_VAL_ADDRESS 1603158016 /* 0x5f8e4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_VAL_irq 228
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_COMPAT_MATCHES_nordic_nrf_pwm 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_COMPAT_MODEL_IDX_0 "nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible {"nordic,nrf-pwm"}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_IDX_0 "nordic,nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_PWM
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_reg {9322496 /* 0x8e4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_reg_IDX_0 9322496
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_interrupts {228 /* 0xe4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_interrupts_IDX_0 228
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_IDX_0_PH DT_N_S_clocks_S_hsfll120
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_center_aligned 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000_P_center_aligned_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/pwm@9b4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000
 *
 * Binding (compatible = nordic,nrf-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nordic,nrf-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_PATH "/soc/peripheral@5f000000/pwm@9b4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FULL_NAME "pwm@9b4000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_NODELABEL(fn) fn(pwm131)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_ORD 171
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_pwm DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000
#define DT_N_NODELABEL_pwm131      DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_REG_IDX_0_VAL_ADDRESS 1604009984 /* 0x5f9b4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_VAL_irq 436
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_COMPAT_MATCHES_nordic_nrf_pwm 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_COMPAT_MODEL_IDX_0 "nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible {"nordic,nrf-pwm"}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_IDX_0 "nordic,nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_PWM
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_reg {10174464 /* 0x9b4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_reg_IDX_0 10174464
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_interrupts {436 /* 0x1b4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_interrupts_IDX_0 436
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_center_aligned 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000_P_center_aligned_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/pwm@9c4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000
 *
 * Binding (compatible = nordic,nrf-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nordic,nrf-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_PATH "/soc/peripheral@5f000000/pwm@9c4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FULL_NAME "pwm@9c4000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_CHILD_IDX 64

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_NODELABEL(fn) fn(pwm132)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_ORD 172
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_pwm DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000
#define DT_N_NODELABEL_pwm132      DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_REG_IDX_0_VAL_ADDRESS 1604075520 /* 0x5f9c4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_VAL_irq 452
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_COMPAT_MATCHES_nordic_nrf_pwm 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_COMPAT_MODEL_IDX_0 "nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible {"nordic,nrf-pwm"}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_IDX_0 "nordic,nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_PWM
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_reg {10240000 /* 0x9c4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_reg_IDX_0 10240000
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_interrupts {452 /* 0x1c4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_interrupts_IDX_0 452
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_center_aligned 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000_P_center_aligned_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/pwm@9d4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000
 *
 * Binding (compatible = nordic,nrf-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nordic,nrf-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_PATH "/soc/peripheral@5f000000/pwm@9d4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FULL_NAME "pwm@9d4000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_CHILD_IDX 74

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_NODELABEL(fn) fn(pwm133)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm133, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_ORD 173
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_EXISTS 1
#define DT_N_INST_4_nordic_nrf_pwm DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000
#define DT_N_NODELABEL_pwm133      DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_REG_IDX_0_VAL_ADDRESS 1604141056 /* 0x5f9d4000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_VAL_irq 468
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_COMPAT_MATCHES_nordic_nrf_pwm 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_COMPAT_MODEL_IDX_0 "nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible {"nordic,nrf-pwm"}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_IDX_0 "nordic,nrf-pwm"
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_pwm
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_PWM
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_reg {10305536 /* 0x9d4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_reg_IDX_0 10305536
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_interrupts {468 /* 0x1d4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_interrupts_IDX_0 468
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_center_aligned 0
#define DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000_P_center_aligned_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/qdec@994000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000
 *
 * Binding (compatible = nordic,nrf-qdec):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nordic,nrf-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_PATH "/soc/peripheral@5f000000/qdec@994000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FULL_NAME "qdec@994000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_NODELABEL(fn) fn(qdec130)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_NODELABEL_VARGS(fn, ...) fn(qdec130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_ORD 174
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_ORD_STR_SORTABLE 00174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_qdec DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000
#define DT_N_NODELABEL_qdec130      DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_REG_IDX_0_VAL_ADDRESS 1603878912 /* 0x5f994000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_VAL_irq 404
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_COMPAT_MATCHES_nordic_nrf_qdec 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_COMPAT_MODEL_IDX_0 "nrf-qdec"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible {"nordic,nrf-qdec"}
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_IDX_0 "nordic,nrf-qdec"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-qdec
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_qdec
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_QDEC
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_reg {10043392 /* 0x994000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_reg_IDX_0 10043392
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_interrupts {404 /* 0x194 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_interrupts_IDX_0 404
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/qdec@995000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000
 *
 * Binding (compatible = nordic,nrf-qdec):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nordic,nrf-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_PATH "/soc/peripheral@5f000000/qdec@995000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FULL_NAME "qdec@995000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_NODELABEL(fn) fn(qdec131)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_NODELABEL_VARGS(fn, ...) fn(qdec131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_ORD 175
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_ORD_STR_SORTABLE 00175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_qdec DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000
#define DT_N_NODELABEL_qdec131      DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_REG_IDX_0_VAL_ADDRESS 1603883008 /* 0x5f995000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_VAL_irq 405
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_COMPAT_MATCHES_nordic_nrf_qdec 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_COMPAT_MODEL_IDX_0 "nrf-qdec"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible {"nordic,nrf-qdec"}
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_IDX_0 "nordic,nrf-qdec"
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-qdec
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_qdec
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_QDEC
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_reg {10047488 /* 0x995000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_reg_IDX_0 10047488
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_interrupts {405 /* 0x195 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_interrupts_IDX_0 405
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/rtc@928000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_PATH "/soc/peripheral@5f000000/rtc@928000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FULL_NAME "rtc@928000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_NODELABEL(fn) fn(rtc130)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_ORD 176
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_ORD_STR_SORTABLE 00176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_rtc DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000
#define DT_N_NODELABEL_rtc130      DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_REG_IDX_0_VAL_ADDRESS 1603436544 /* 0x5f928000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_VAL_irq 296
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_COMPAT_MATCHES_nordic_nrf_rtc 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_COMPAT_MODEL_IDX_0 "nrf-rtc"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible {"nordic,nrf-rtc"}
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_IDX_0 "nordic,nrf-rtc"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-rtc
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_rtc
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_RTC
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_reg {9601024 /* 0x928000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_reg_IDX_0 9601024
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_interrupts {296 /* 0x128 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_interrupts_IDX_0 296
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clock_frequency 32768
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_cc_num 4
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_ppi_wrap 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_ppi_wrap_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_fixed_top 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_fixed_top_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/rtc@929000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_PATH "/soc/peripheral@5f000000/rtc@929000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FULL_NAME "rtc@929000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_NODELABEL(fn) fn(rtc131)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_ORD 177
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_ORD_STR_SORTABLE 00177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_rtc DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000
#define DT_N_NODELABEL_rtc131      DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_REG_IDX_0_VAL_ADDRESS 1603440640 /* 0x5f929000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_VAL_irq 297
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_COMPAT_MATCHES_nordic_nrf_rtc 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_COMPAT_MODEL_IDX_0 "nrf-rtc"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible {"nordic,nrf-rtc"}
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_IDX_0 "nordic,nrf-rtc"
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-rtc
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_rtc
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_RTC
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_reg {9605120 /* 0x929000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_reg_IDX_0 9605120
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_interrupts {297 /* 0x129 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_interrupts_IDX_0 297
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clock_frequency 32768
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_cc_num 4
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_ppi_wrap 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_ppi_wrap_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_fixed_top 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_fixed_top_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@8e6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_PATH "/soc/peripheral@5f000000/spi@8e6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FULL_NAME "spi@8e6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_NODELABEL(fn) fn(spi120)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_ORD 178
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_ORD_STR_SORTABLE 00178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000
#define DT_N_NODELABEL_spi120       DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_REG_IDX_0_VAL_ADDRESS 1603166208 /* 0x5f8e6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_VAL_irq 230
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_reg {9330688 /* 0x8e6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_reg_IDX_0 9330688
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_interrupts {230 /* 0xe6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_interrupts_IDX_0 230
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable {4 /* 0x4 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_IDX_0 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_IDX_1 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_max_frequency 32000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9a5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_PATH "/soc/peripheral@5f000000/spi@9a5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FULL_NAME "spi@9a5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_NODELABEL(fn) fn(spi130)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_ORD 179
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_ORD_STR_SORTABLE 00179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000
#define DT_N_NODELABEL_spi130       DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_REG_IDX_0_VAL_ADDRESS 1603948544 /* 0x5f9a5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_VAL_irq 421
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_reg {10113024 /* 0x9a5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_reg_IDX_0 10113024
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_interrupts {421 /* 0x1a5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_interrupts_IDX_0 421
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9a6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000
 *
 * Binding (compatible = nordic,nrf-spis):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spis.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PATH "/soc/peripheral@5f000000/spi@9a6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FULL_NAME "spi@9a6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_NODELABEL(fn) fn(spi131) fn(dut_spis)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi131, __VA_ARGS__) fn(dut_spis, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_ORD 180
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_ORD_STR_SORTABLE 00180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */ \
	95, /* /pin-controller/spis131_default_alt */ \
	97, /* /pin-controller/spis131_sleep_alt */ \
	114, /* /reserved-memory/memory@2fc12000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_spis DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000
#define DT_N_NODELABEL_spi131       DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000
#define DT_N_NODELABEL_dut_spis     DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_REG_IDX_0_VAL_ADDRESS 1603952640 /* 0x5f9a6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_VAL_irq 422
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_COMPAT_MATCHES_nordic_nrf_spis 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_COMPAT_MODEL_IDX_0 "nrf-spis"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_spis131_default_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_pin_controller_S_spis131_sleep_alt

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible {"nordic,nrf-spis"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_IDX_0 "nordic,nrf-spis"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spis
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spis
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIS
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_reg {10117120 /* 0x9a6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_reg_IDX_0 10117120
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_interrupts {422 /* 0x1a6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_interrupts_IDX_0 422
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_spis131_default_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_spis131_default_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_IDX_0 DT_N_S_pin_controller_S_spis131_sleep_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_IDX_0_PH DT_N_S_pin_controller_S_spis131_sleep_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc12000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_memory_regions_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_def_char 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000_P_def_char_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9b5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_PATH "/soc/peripheral@5f000000/spi@9b5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FULL_NAME "spi@9b5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_NODELABEL(fn) fn(spi132)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_ORD 181
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_ORD_STR_SORTABLE 00181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000
#define DT_N_NODELABEL_spi132       DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_REG_IDX_0_VAL_ADDRESS 1604014080 /* 0x5f9b5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_VAL_irq 437
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_reg {10178560 /* 0x9b5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_reg_IDX_0 10178560
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_interrupts {437 /* 0x1b5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_interrupts_IDX_0 437
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9b6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_PATH "/soc/peripheral@5f000000/spi@9b6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FULL_NAME "spi@9b6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_NODELABEL(fn) fn(spi133)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi133, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_ORD 182
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_ORD_STR_SORTABLE 00182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_EXISTS 1
#define DT_N_INST_4_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000
#define DT_N_NODELABEL_spi133       DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_REG_IDX_0_VAL_ADDRESS 1604018176 /* 0x5f9b6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_VAL_irq 438
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_reg {10182656 /* 0x9b6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_reg_IDX_0 10182656
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_interrupts {438 /* 0x1b6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_interrupts_IDX_0 438
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9c5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_PATH "/soc/peripheral@5f000000/spi@9c5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FULL_NAME "spi@9c5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_CHILD_IDX 66

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_NODELABEL(fn) fn(spi134)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi134, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_ORD 183
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_ORD_STR_SORTABLE 00183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_EXISTS 1
#define DT_N_INST_5_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000
#define DT_N_NODELABEL_spi134       DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_REG_IDX_0_VAL_ADDRESS 1604079616 /* 0x5f9c5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_VAL_irq 453
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_reg {10244096 /* 0x9c5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_reg_IDX_0 10244096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_interrupts {453 /* 0x1c5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_interrupts_IDX_0 453
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9c6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_PATH "/soc/peripheral@5f000000/spi@9c6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FULL_NAME "spi@9c6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_CHILD_IDX 69

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_NODELABEL(fn) fn(spi135)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi135, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_ORD 184
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_ORD_STR_SORTABLE 00184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_EXISTS 1
#define DT_N_INST_6_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000
#define DT_N_NODELABEL_spi135       DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_REG_IDX_0_VAL_ADDRESS 1604083712 /* 0x5f9c6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_VAL_irq 454
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_reg {10248192 /* 0x9c6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_reg_IDX_0 10248192
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_interrupts {454 /* 0x1c6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_interrupts_IDX_0 454
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9d5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_PATH "/soc/peripheral@5f000000/spi@9d5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FULL_NAME "spi@9d5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_CHILD_IDX 76

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_NODELABEL(fn) fn(spi136)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi136, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_ORD 185
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_ORD_STR_SORTABLE 00185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_EXISTS 1
#define DT_N_INST_7_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000
#define DT_N_NODELABEL_spi136       DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_REG_IDX_0_VAL_ADDRESS 1604145152 /* 0x5f9d5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_VAL_irq 469
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_reg {10309632 /* 0x9d5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_reg_IDX_0 10309632
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_interrupts {469 /* 0x1d5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_interrupts_IDX_0 469
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@9d6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_PATH "/soc/peripheral@5f000000/spi@9d6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FULL_NAME "spi@9d6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_CHILD_IDX 79

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_NODELABEL(fn) fn(spi137)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi137, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_ORD 186
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_ORD_STR_SORTABLE 00186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_EXISTS 1
#define DT_N_INST_8_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000
#define DT_N_NODELABEL_spi137       DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_REG_IDX_0_VAL_ADDRESS 1604149248 /* 0x5f9d6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_VAL_irq 470
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_reg {10313728 /* 0x9d6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_reg_IDX_0 10313728
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_interrupts {470 /* 0x1d6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_interrupts_IDX_0 470
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_overrun_character 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable {5 /* 0x5 */, 4 /* 0x4 */, 9 /* 0x9 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_0 5
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_1 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_2 9
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_3 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 3)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, nordic_clockpin_enable, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_LEN 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/temperature-sensor@984000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000
 *
 * Binding (compatible = nordic,nrf-temp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nordic,nrf-temp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_PATH "/soc/peripheral@5f000000/temperature-sensor@984000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FULL_NAME "temperature-sensor@984000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_NODELABEL(fn) fn(temp)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_NODELABEL_VARGS(fn, ...) fn(temp, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_ORD 187
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_ORD_STR_SORTABLE 00187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_temp DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000
#define DT_N_NODELABEL_temp         DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_REG_IDX_0_VAL_ADDRESS 1603813376 /* 0x5f984000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_VAL_irq 388
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_COMPAT_MATCHES_nordic_nrf_temp 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_COMPAT_MODEL_IDX_0 "nrf-temp"
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible {"nordic,nrf-temp"}
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_IDX_0 "nordic,nrf-temp"
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-temp
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_temp
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TEMP
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_reg {9977856 /* 0x984000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_reg_IDX_0 9977856
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_interrupts {388 /* 0x184 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_interrupts_IDX_0 388
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@8e2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_PATH "/soc/peripheral@5f000000/timer@8e2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FULL_NAME "timer@8e2000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_NODELABEL(fn) fn(timer120)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_ORD 188
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_ORD_STR_SORTABLE 00188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000
#define DT_N_NODELABEL_timer120      DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_REG_IDX_0_VAL_ADDRESS 1603149824 /* 0x5f8e2000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_VAL_irq 226
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_reg {9314304 /* 0x8e2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_reg_IDX_0 9314304
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_interrupts {226 /* 0xe2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_interrupts_IDX_0 226
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_max_frequency 320000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@8e3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_PATH "/soc/peripheral@5f000000/timer@8e3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FULL_NAME "timer@8e3000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_NODELABEL(fn) fn(timer121)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer121, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_ORD 189
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_ORD_STR_SORTABLE 00189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000
#define DT_N_NODELABEL_timer121      DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_REG_IDX_0_VAL_ADDRESS 1603153920 /* 0x5f8e3000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_VAL_irq 227
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_reg {9318400 /* 0x8e3000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_reg_IDX_0 9318400
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_interrupts {227 /* 0xe3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_interrupts_IDX_0 227
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_max_frequency 320000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9a2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_PATH "/soc/peripheral@5f000000/timer@9a2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FULL_NAME "timer@9a2000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_NODELABEL(fn) fn(timer130)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_ORD 190
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_ORD_STR_SORTABLE 00190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000
#define DT_N_NODELABEL_timer130      DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_REG_IDX_0_VAL_ADDRESS 1603936256 /* 0x5f9a2000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_VAL_irq 418
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_reg {10100736 /* 0x9a2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_reg_IDX_0 10100736
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_interrupts {418 /* 0x1a2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_interrupts_IDX_0 418
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9a3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_PATH "/soc/peripheral@5f000000/timer@9a3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FULL_NAME "timer@9a3000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_NODELABEL(fn) fn(timer131)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_ORD 191
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_ORD_STR_SORTABLE 00191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000
#define DT_N_NODELABEL_timer131      DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_REG_IDX_0_VAL_ADDRESS 1603940352 /* 0x5f9a3000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_VAL_irq 419
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_reg {10104832 /* 0x9a3000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_reg_IDX_0 10104832
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_interrupts {419 /* 0x1a3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_interrupts_IDX_0 419
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9b2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_PATH "/soc/peripheral@5f000000/timer@9b2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FULL_NAME "timer@9b2000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_NODELABEL(fn) fn(timer132)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_ORD 192
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_ORD_STR_SORTABLE 00192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_EXISTS 1
#define DT_N_INST_4_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000
#define DT_N_NODELABEL_timer132      DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_REG_IDX_0_VAL_ADDRESS 1604001792 /* 0x5f9b2000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_VAL_irq 434
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_reg {10166272 /* 0x9b2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_reg_IDX_0 10166272
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_interrupts {434 /* 0x1b2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_interrupts_IDX_0 434
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9b3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_PATH "/soc/peripheral@5f000000/timer@9b3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FULL_NAME "timer@9b3000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_NODELABEL(fn) fn(timer133)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer133, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_ORD 193
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_ORD_STR_SORTABLE 00193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_EXISTS 1
#define DT_N_INST_5_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000
#define DT_N_NODELABEL_timer133      DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_REG_IDX_0_VAL_ADDRESS 1604005888 /* 0x5f9b3000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_VAL_irq 435
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_reg {10170368 /* 0x9b3000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_reg_IDX_0 10170368
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_interrupts {435 /* 0x1b3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_interrupts_IDX_0 435
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9c2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_PATH "/soc/peripheral@5f000000/timer@9c2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FULL_NAME "timer@9c2000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_CHILD_IDX 62

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_NODELABEL(fn) fn(timer134)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer134, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_ORD 194
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_ORD_STR_SORTABLE 00194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_EXISTS 1
#define DT_N_INST_6_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000
#define DT_N_NODELABEL_timer134      DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_REG_IDX_0_VAL_ADDRESS 1604067328 /* 0x5f9c2000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_VAL_irq 450
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_reg {10231808 /* 0x9c2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_reg_IDX_0 10231808
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_interrupts {450 /* 0x1c2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_interrupts_IDX_0 450
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9c3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_PATH "/soc/peripheral@5f000000/timer@9c3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FULL_NAME "timer@9c3000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_CHILD_IDX 63

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_NODELABEL(fn) fn(timer135)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer135, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_ORD 195
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_ORD_STR_SORTABLE 00195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_EXISTS 1
#define DT_N_INST_7_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000
#define DT_N_NODELABEL_timer135      DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_REG_IDX_0_VAL_ADDRESS 1604071424 /* 0x5f9c3000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_VAL_irq 451
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_reg {10235904 /* 0x9c3000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_reg_IDX_0 10235904
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_interrupts {451 /* 0x1c3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_interrupts_IDX_0 451
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9d2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_PATH "/soc/peripheral@5f000000/timer@9d2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FULL_NAME "timer@9d2000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_CHILD_IDX 72

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_NODELABEL(fn) fn(timer136)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer136, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_ORD 196
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_ORD_STR_SORTABLE 00196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_EXISTS 1
#define DT_N_INST_8_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000
#define DT_N_NODELABEL_timer136      DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_REG_IDX_0_VAL_ADDRESS 1604132864 /* 0x5f9d2000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_VAL_irq 466
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_reg {10297344 /* 0x9d2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_reg_IDX_0 10297344
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_interrupts {466 /* 0x1d2 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_interrupts_IDX_0 466
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/timer@9d3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_PATH "/soc/peripheral@5f000000/timer@9d3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FULL_NAME "timer@9d3000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_CHILD_IDX 73

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_NODELABEL(fn) fn(timer137)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer137, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_ORD 197
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_ORD_STR_SORTABLE 00197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_EXISTS 1
#define DT_N_INST_9_nordic_nrf_timer DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000
#define DT_N_NODELABEL_timer137      DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_REG_IDX_0_VAL_ADDRESS 1604136960 /* 0x5f9d3000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_VAL_irq 467
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_COMPAT_MATCHES_nordic_nrf_timer 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_COMPAT_MODEL_IDX_0 "nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible {"nordic,nrf-timer"}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_IDX_0 "nordic,nrf-timer"
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_timer
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TIMER
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_reg {10301440 /* 0x9d3000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_reg_IDX_0 10301440
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_interrupts {467 /* 0x1d3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_interrupts_IDX_0 467
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_cc_num 6
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_cc_num_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_max_bit_width 32
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_max_bit_width_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_max_frequency 16000000
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_prescaler 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_zli 0
#define DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000_P_zli_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@8e6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PATH "/soc/peripheral@5f000000/uart@8e6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FULL_NAME "uart@8e6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_NODELABEL(fn) fn(uart120)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart120, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_ORD 198
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_ORD_STR_SORTABLE 00198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	99, /* /pin-controller/uart120_default */ \
	102, /* /pin-controller/uart120_sleep */ \
	169, /* /clocks/hsfll120 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_EXISTS 1
#define DT_N_INST_1_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000
#define DT_N_NODELABEL_uart120       DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_REG_IDX_0_VAL_ADDRESS 1603166208 /* 0x5f8e6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_VAL_irq 230
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_uart120_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_pin_controller_S_uart120_sleep

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_reg {9330688 /* 0x8e6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_reg_IDX_0 9330688
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_interrupts {230 /* 0xe6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_interrupts_IDX_0 230
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_hsfll120
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_current_speed_ENUM_IDX 12
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_current_speed_ENUM_VAL_115200_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_uart120_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_uart120_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_IDX_0 DT_N_S_pin_controller_S_uart120_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_IDX_0_PH DT_N_S_pin_controller_S_uart120_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9a5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_PATH "/soc/peripheral@5f000000/uart@9a5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FULL_NAME "uart@9a5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_NODELABEL(fn) fn(uart130)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart130, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_ORD 199
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_ORD_STR_SORTABLE 00199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000
#define DT_N_NODELABEL_uart130       DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_REG_IDX_0_VAL_ADDRESS 1603948544 /* 0x5f9a5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_VAL_irq 421
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_reg {10113024 /* 0x9a5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_reg_IDX_0 10113024
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_interrupts {421 /* 0x1a5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_interrupts_IDX_0 421
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9a6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_PATH "/soc/peripheral@5f000000/uart@9a6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FULL_NAME "uart@9a6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_NODELABEL(fn) fn(uart131)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_ORD 200
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_ORD_STR_SORTABLE 00200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000
#define DT_N_NODELABEL_uart131       DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_REG_IDX_0_VAL_ADDRESS 1603952640 /* 0x5f9a6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_VAL_irq 422
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_reg {10117120 /* 0x9a6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_reg_IDX_0 10117120
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_interrupts {422 /* 0x1a6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_interrupts_IDX_0 422
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9b5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_PATH "/soc/peripheral@5f000000/uart@9b5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FULL_NAME "uart@9b5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_NODELABEL(fn) fn(uart132)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_ORD 201
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_ORD_STR_SORTABLE 00201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_EXISTS 1
#define DT_N_INST_4_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000
#define DT_N_NODELABEL_uart132       DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_REG_IDX_0_VAL_ADDRESS 1604014080 /* 0x5f9b5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_VAL_irq 437
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_reg {10178560 /* 0x9b5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_reg_IDX_0 10178560
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_interrupts {437 /* 0x1b5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_interrupts_IDX_0 437
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9b6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_PATH "/soc/peripheral@5f000000/uart@9b6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FULL_NAME "uart@9b6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_NODELABEL(fn) fn(uart133)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart133, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_ORD 202
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_ORD_STR_SORTABLE 00202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_EXISTS 1
#define DT_N_INST_5_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000
#define DT_N_NODELABEL_uart133       DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_REG_IDX_0_VAL_ADDRESS 1604018176 /* 0x5f9b6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_VAL_irq 438
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_reg {10182656 /* 0x9b6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_reg_IDX_0 10182656
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_interrupts {438 /* 0x1b6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_interrupts_IDX_0 438
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9c5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_PATH "/soc/peripheral@5f000000/uart@9c5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FULL_NAME "uart@9c5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_CHILD_IDX 67

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_NODELABEL(fn) fn(uart134)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart134, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_ORD 203
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_ORD_STR_SORTABLE 00203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_EXISTS 1
#define DT_N_INST_6_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000
#define DT_N_NODELABEL_uart134       DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_REG_IDX_0_VAL_ADDRESS 1604079616 /* 0x5f9c5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_VAL_irq 453
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_reg {10244096 /* 0x9c5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_reg_IDX_0 10244096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_interrupts {453 /* 0x1c5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_interrupts_IDX_0 453
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9c6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PATH "/soc/peripheral@5f000000/uart@9c6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FULL_NAME "uart@9c6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_CHILD_IDX 70

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_NODELABEL(fn) fn(uart135)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart135, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_ORD 204
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_ORD_STR_SORTABLE 00204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */ \
	104, /* /pin-controller/uart135_default */ \
	107, /* /pin-controller/uart135_sleep */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_EXISTS 1
#define DT_N_INST_7_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000
#define DT_N_NODELABEL_uart135       DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_REG_IDX_0_VAL_ADDRESS 1604083712 /* 0x5f9c6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_VAL_irq 454
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_uart135_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_pin_controller_S_uart135_sleep

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_reg {10248192 /* 0x9c6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_reg_IDX_0 10248192
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_interrupts {454 /* 0x1c6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_interrupts_IDX_0 454
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_current_speed_ENUM_IDX 12
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_current_speed_ENUM_VAL_115200_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_uart135_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_uart135_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_IDX_0 DT_N_S_pin_controller_S_uart135_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_IDX_0_PH DT_N_S_pin_controller_S_uart135_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9d5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PATH "/soc/peripheral@5f000000/uart@9d5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FULL_NAME "uart@9d5000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_CHILD_IDX 77

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_NODELABEL(fn) fn(uart136)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart136, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_ORD 205
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_ORD_STR_SORTABLE 00205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */ \
	109, /* /pin-controller/uart136_default */ \
	112, /* /pin-controller/uart136_sleep */ \
	114, /* /reserved-memory/memory@2fc12000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000
#define DT_N_NODELABEL_uart136       DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_REG_IDX_0_VAL_ADDRESS 1604145152 /* 0x5f9d5000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_VAL_irq 469
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_uart136_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_pin_controller_S_uart136_sleep

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_reg {10309632 /* 0x9d5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_reg_IDX_0 10309632
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_interrupts {469 /* 0x1d5 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_interrupts_IDX_0 469
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_current_speed_ENUM_IDX 12
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_current_speed_ENUM_VAL_115200_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_uart136_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_uart136_default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_IDX_0 DT_N_S_pin_controller_S_uart136_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_IDX_0_PH DT_N_S_pin_controller_S_uart136_sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_IDX_0_PH DT_N_S_reserved_memory_S_memory_2fc12000
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_memory_regions_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/uart@9d6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_PATH "/soc/peripheral@5f000000/uart@9d6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FULL_NAME "uart@9d6000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_CHILD_IDX 80

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_NODELABEL(fn) fn(uart137)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart137, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_ORD 206
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_ORD_STR_SORTABLE 00206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	36, /* /clocks/fll16m */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_EXISTS 1
#define DT_N_INST_8_nordic_nrf_uarte DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000
#define DT_N_NODELABEL_uart137       DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_REG_IDX_0_VAL_ADDRESS 1604149248 /* 0x5f9d6000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_VAL_irq 470
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_COMPAT_MATCHES_nordic_nrf_uarte 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_COMPAT_MODEL_IDX_0 "nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible {"nordic,nrf-uarte"}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_IDX_0 "nordic,nrf-uarte"
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_uarte
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_UARTE
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_reg {10313728 /* 0x9d6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_reg_IDX_0 10313728
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_interrupts {470 /* 0x1d6 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_interrupts_IDX_0 470
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_IDX_0_PH DT_N_S_clocks_S_fll16m
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_IDX_0_VAL_id 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, nordic_clockpin_enable, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, nordic_clockpin_enable, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_disable_rx 0
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_disable_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_endtx_stoptx_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_endtx_stoptx_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_frame_timeout_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000_P_frame_timeout_supported_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/usbhs@86000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000
 *
 * Binding (compatible = snps,dwc2):
 *   $ZEPHYR_BASE/dts/bindings/usb/snps,dwc2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_PATH "/soc/peripheral@5f000000/usbhs@86000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FULL_NAME "usbhs@86000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_NODELABEL(fn) fn(usbhs) fn(zephyr_udc0)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_ORD 207
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_ORD_STR_SORTABLE 00207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_usbhs DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000
#define DT_N_INST_0_snps_dwc2        DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000
#define DT_N_NODELABEL_usbhs         DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000
#define DT_N_NODELABEL_zephyr_udc0   DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_0_VAL_ADDRESS 1594384384 /* 0x5f086000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_1_VAL_ADDRESS 795869184 /* 0x2f700000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_1_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NAME_wrapper_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NAME_wrapper_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NAME_wrapper_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NAME_core_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NAME_core_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_NAME_core_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_VAL_irq 134
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_MATCHES_nordic_nrf_usbhs 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_MODEL_IDX_0 "nrf-usbhs"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_MATCHES_snps_dwc2 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_VENDOR_IDX_1 "Synopsys, Inc."
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_COMPAT_MODEL_IDX_1 "dwc2"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible {"nordic,nrf-usbhs", "snps,dwc2"}
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_0 "nordic,nrf-usbhs"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-usbhs
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_usbhs
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_USBHS
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_1 "snps,dwc2"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_1_STRING_UNQUOTED snps,dwc2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_1_STRING_TOKEN snps_dwc2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_1_STRING_UPPER_TOKEN SNPS_DWC2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg {548864 /* 0x86000 */, 4096 /* 0x1000 */, 795869184 /* 0x2f700000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_0 548864
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_2 795869184
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_3 262144
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names {"wrapper", "core"}
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_0 "wrapper"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_0_STRING_UNQUOTED wrapper
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_0_STRING_TOKEN wrapper
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_0_STRING_UPPER_TOKEN WRAPPER
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_1 "core"
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_1_STRING_UNQUOTED core
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_1_STRING_TOKEN core
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_1_STRING_UPPER_TOKEN CORE
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_interrupts {134 /* 0x86 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_interrupts_IDX_0 134
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_IDX_0_VAL_id 4
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_num_in_eps 8
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_num_in_eps_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_num_out_eps 10
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_num_out_eps_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_ghwcfg1 2857717760
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_ghwcfg1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_ghwcfg2 581696626
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_ghwcfg2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_ghwcfg4 504408672
#define DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000_P_ghwcfg4_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/watchdog@92b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000
 *
 * Binding (compatible = nordic,nrf-wdt):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nordic,nrf-wdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_PATH "/soc/peripheral@5f000000/watchdog@92b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FULL_NAME "watchdog@92b000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_NODELABEL(fn) fn(wdt131)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt131, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_ORD 208
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_ORD_STR_SORTABLE 00208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_EXISTS 1
#define DT_N_INST_2_nordic_nrf_wdt DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000
#define DT_N_NODELABEL_wdt131      DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_REG_IDX_0_VAL_ADDRESS 1603448832 /* 0x5f92b000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_VAL_irq 299
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_COMPAT_MATCHES_nordic_nrf_wdt 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_COMPAT_MODEL_IDX_0 "nrf-wdt"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible {"nordic,nrf-wdt"}
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_IDX_0 "nordic,nrf-wdt"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-wdt
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_wdt
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_WDT
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_reg {9613312 /* 0x92b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_reg_IDX_0 9613312
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_interrupts {299 /* 0x12b */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_interrupts_IDX_0 299
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/watchdog@92c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000
 *
 * Binding (compatible = nordic,nrf-wdt):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nordic,nrf-wdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_PATH "/soc/peripheral@5f000000/watchdog@92c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FULL_NAME "watchdog@92c000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_NODELABEL(fn) fn(wdt132)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt132, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_ORD 209
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_ORD_STR_SORTABLE 00209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	141, /* /clocks/lfclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_EXISTS 1
#define DT_N_INST_3_nordic_nrf_wdt DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000
#define DT_N_NODELABEL_wdt132      DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_REG_IDX_0_VAL_ADDRESS 1603452928 /* 0x5f92c000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_VAL_irq 300
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_COMPAT_MATCHES_nordic_nrf_wdt 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_COMPAT_MODEL_IDX_0 "nrf-wdt"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible {"nordic,nrf-wdt"}
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_IDX_0 "nordic,nrf-wdt"
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-wdt
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_wdt
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_WDT
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_reg {9617408 /* 0x92c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_reg_IDX_0 9617408
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_interrupts {300 /* 0x12c */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_interrupts_IDX_0 300
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_IDX_0_PH DT_N_S_clocks_S_lfclk
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_IDX_0_VAL_id 2
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /reserved-memory/memory@2f890000/memory@c000
 *
 * Node identifier: DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_PATH "/reserved-memory/memory@2f890000/memory@c000"

/* Node's name with unit-address: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FULL_NAME "memory@c000"

/* Node parent (/reserved-memory/memory@2f890000) identifier: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_PARENT DT_N_S_reserved_memory_S_memory_2f890000

/* Node's index in its parent's list of children: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_NODELABEL_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_NODELABEL(fn) fn(dma_fast_region)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma_fast_region, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_CHILD_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_ORD 210
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_ORD_STR_SORTABLE 00210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_REQUIRES_ORDS \
	63, /* /reserved-memory/memory@2f890000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_SUPPORTS_ORDS \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */

/* Existence and alternate IDs: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000
#define DT_N_NODELABEL_dma_fast_region   DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_REG_NUM 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_REG_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_REG_IDX_0_VAL_ADDRESS 797556736 /* 0x2f89c000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_RANGES_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_FOREACH_RANGE(fn) 
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_IRQ_NUM 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_IRQ_LEVEL 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_wakeup_source 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_wakeup_source_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status "okay"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_STRING_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_IDX_0 "okay"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_ENUM_IDX 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_ENUM_TOKEN okay
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, status, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, status, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_status_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible {"zephyr,memory-region"}
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, compatible, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_compatible_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_reg {49152 /* 0xc000 */, 16384 /* 0x4000 */}
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_reg_IDX_0 49152
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_reg_IDX_1 16384
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_reg_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_deferred_init 0
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region "DMA_RAM21"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_STRING_UNQUOTED DMA_RAM21
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_STRING_TOKEN DMA_RAM21
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_STRING_UPPER_TOKEN DMA_RAM21
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_IDX_0 "DMA_RAM21"
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, zephyr_memory_region, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, zephyr_memory_region, 0)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_LEN 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_attr 9
#define DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@8e7000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000
 *
 * Binding (compatible = nordic,nrf-spim):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PATH "/soc/peripheral@5f000000/spi@8e7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FULL_NAME "spi@8e7000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_NODELABEL(fn) fn(spi121)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi121, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_ORD 211
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_ORD_STR_SORTABLE 00211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	18, /* /soc/peripheral@5f000000/gpio@938000 */ \
	91, /* /pin-controller/spi121_default_alt */ \
	93, /* /pin-controller/spi121_sleep_alt */ \
	210, /* /reserved-memory/memory@2f890000/memory@c000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_SUPPORTS_ORDS \
	212, /* /soc/peripheral@5f000000/spi@8e7000/bme280@0 */ \
	213, /* /soc/peripheral@5f000000/spi@8e7000/test-spi-dev@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_spim DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000
#define DT_N_NODELABEL_spi121       DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_REG_IDX_0_VAL_ADDRESS 1603170304 /* 0x5f8e7000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_VAL_irq 231
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_COMPAT_MATCHES_nordic_nrf_spim 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_COMPAT_MODEL_IDX_0 "nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_spi121_default_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_pin_controller_S_spi121_sleep_alt

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible {"nordic,nrf-spim"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_IDX_0 "nordic,nrf-spim"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_spim
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_SPIM
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_reg {9334784 /* 0x8e7000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_reg_IDX_0 9334784
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_interrupts {231 /* 0xe7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_interrupts_IDX_0 231
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_IDX_0_VAL_id 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, cs_gpios, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, cs_gpios, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_cs_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_overrun_character 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_overrun_character_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_spi121_default_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_spi121_default_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_IDX_0 DT_N_S_pin_controller_S_spi121_sleep_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_IDX_0_PH DT_N_S_pin_controller_S_spi121_sleep_alt
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable {4 /* 0x4 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_IDX_0 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_IDX_1 7
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, nordic_clockpin_enable, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_nordic_clockpin_enable_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_max_frequency 32000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_easydma_maxcnt_bits 15
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_easydma_maxcnt_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_IDX_0_PH DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, memory_regions, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, memory_regions, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_memory_regions_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_anomaly_58_workaround 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_anomaly_58_workaround_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_rx_delay_supported 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_rx_delay_supported_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_rx_delay 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_rx_delay_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_rx_delay_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_P_rx_delay_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@8e7000/bme280@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0
 *
 * Binding (compatible = bosch,bme280):
 *   $ZEPHYR_BASE/dts/bindings/sensor/bosch,bme280-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_PATH "/soc/peripheral@5f000000/spi@8e7000/bme280@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FULL_NAME "bme280@0"

/* Node parent (/soc/peripheral@5f000000/spi@8e7000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_PARENT DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_NODELABEL(fn) fn(bme280)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(bme280, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_ORD 212
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_ORD_STR_SORTABLE 00212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_REQUIRES_ORDS \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_EXISTS 1
#define DT_N_INST_0_bosch_bme280 DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0
#define DT_N_NODELABEL_bme280    DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0

/* Bus info (controller: '/soc/peripheral@5f000000/spi@8e7000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_BUS DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_COMPAT_MATCHES_bosch_bme280 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_COMPAT_VENDOR_IDX_0 "Bosch Sensortec GmbH"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_COMPAT_MODEL_IDX_0 "bme280"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible {"bosch,bme280"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_IDX_0 "bosch,bme280"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_IDX_0_STRING_UNQUOTED bosch,bme280
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_IDX_0_STRING_TOKEN bosch_bme280
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_IDX_0_STRING_UPPER_TOKEN BOSCH_BME280
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_max_frequency 125000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_duplex_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_frame_format_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0_P_spi_hold_cs_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@8e7000/test-spi-dev@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0
 *
 * Binding (compatible = vnd,spi-device):
 *   $ZEPHYR_BASE/dts/bindings/test/vnd,spi-device.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_PATH "/soc/peripheral@5f000000/spi@8e7000/test-spi-dev@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FULL_NAME "test-spi-dev@0"

/* Node parent (/soc/peripheral@5f000000/spi@8e7000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_PARENT DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_NODELABEL(fn) fn(dut_spi_dt)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(dut_spi_dt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_ORD 213
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_ORD_STR_SORTABLE 00213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_REQUIRES_ORDS \
	211, /* /soc/peripheral@5f000000/spi@8e7000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_EXISTS 1
#define DT_N_INST_0_vnd_spi_device DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0
#define DT_N_NODELABEL_dut_spi_dt  DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0

/* Bus info (controller: '/soc/peripheral@5f000000/spi@8e7000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_BUS DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_COMPAT_MATCHES_vnd_spi_device 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_COMPAT_VENDOR_IDX_0 "A stand-in for a real vendor which can be used in examples and tests"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_COMPAT_MODEL_IDX_0 "spi-device"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible {"vnd,spi-device"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_IDX_0 "vnd,spi-device"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_IDX_0_STRING_UNQUOTED vnd,spi-device
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_IDX_0_STRING_TOKEN vnd_spi_device
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_IDX_0_STRING_UPPER_TOKEN VND_SPI_DEVICE
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_duplex_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_frame_format_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0_P_spi_hold_cs_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@95000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_95000
 *
 * Binding (compatible = nordic,nrf-exmif):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-exmif.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PATH "/soc/peripheral@5f000000/spi@95000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FULL_NAME "spi@95000"

/* Node parent (/soc/peripheral@5f000000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PARENT DT_N_S_soc_S_peripheral_5f000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_NODELABEL(fn) fn(exmif)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_NODELABEL_VARGS(fn, ...) fn(exmif, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_ORD 214
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_ORD_STR_SORTABLE 00214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REQUIRES_ORDS \
	2, /* /global-power-domain */ \
	4, /* /soc/peripheral@5f000000 */ \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	10, /* /soc/peripheral@5f000000/gpio@938c00 */ \
	85, /* /pin-controller/exmif_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_SUPPORTS_ORDS \
	215, /* /soc/peripheral@5f000000/spi@95000/mx25uw6345g@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_exmif    DT_N_S_soc_S_peripheral_5f000000_S_spi_95000
#define DT_N_INST_0_snps_designware_spi DT_N_S_soc_S_peripheral_5f000000_S_spi_95000
#define DT_N_NODELABEL_exmif            DT_N_S_soc_S_peripheral_5f000000_S_spi_95000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NUM 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_0_VAL_ADDRESS 1594445824 /* 0x5f095000 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_0_VAL_SIZE 1280 /* 0x500 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_1_VAL_ADDRESS 1594447104 /* 0x5f095500 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_1_VAL_SIZE 2816 /* 0xb00 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NAME_wrapper_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NAME_wrapper_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NAME_wrapper_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NAME_core_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NAME_core_VAL_ADDRESS DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_NAME_core_VAL_SIZE DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_VAL_irq 149
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_MATCHES_nordic_nrf_exmif 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_MODEL_IDX_0 "nrf-exmif"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_MATCHES_snps_designware_spi 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_VENDOR_IDX_1 "Synopsys, Inc."
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_COMPAT_MODEL_IDX_1 "designware-spi"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_exmif_default

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible {"nordic,nrf-exmif", "snps,designware-spi"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_0 "nordic,nrf-exmif"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-exmif
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_exmif
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_EXMIF
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_1 "snps,designware-spi"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_1_STRING_UNQUOTED snps,designware-spi
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_1_STRING_TOKEN snps_designware_spi
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_1_STRING_UPPER_TOKEN SNPS_DESIGNWARE_SPI
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg {610304 /* 0x95000 */, 1280 /* 0x500 */, 611584 /* 0x95500 */, 2816 /* 0xb00 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_0 610304
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_1 1280
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_2 611584
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_3 2816
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names {"wrapper", "core"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_0 "wrapper"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_0_STRING_UNQUOTED wrapper
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_0_STRING_TOKEN wrapper
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_0_STRING_UPPER_TOKEN WRAPPER
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_1 "core"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_1_STRING_UNQUOTED core
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_1_STRING_TOKEN core
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_1_STRING_UPPER_TOKEN CORE
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 1)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_LEN 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_interrupts {149 /* 0x95 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_interrupts_IDX_0 149
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_IDX_0_PH DT_N_S_global_power_domain
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_IDX_0_VAL_id 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, power_domains, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, power_domains, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_power_domains_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_clock_frequency 400000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, cs_gpios, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, cs_gpios, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_cs_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_exmif_default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_exmif_default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_aux_reg 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_aux_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_fifo_depth 32
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_fifo_depth_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_serial_target 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_serial_target_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_max_xfer_size 16
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_max_xfer_size_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_max_xfer_size_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_P_max_xfer_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@5f000000/spi@95000/mx25uw6345g@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0
 *
 * Binding (compatible = jedec,spi-nor):
 *   $ZEPHYR_BASE/dts/bindings/mtd/jedec,spi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_PATH "/soc/peripheral@5f000000/spi@95000/mx25uw6345g@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FULL_NAME "mx25uw6345g@0"

/* Node parent (/soc/peripheral@5f000000/spi@95000) identifier: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_PARENT DT_N_S_soc_S_peripheral_5f000000_S_spi_95000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_NODELABEL(fn) fn(mx25uw63)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(mx25uw63, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_ORD 215
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_ORD_STR_SORTABLE 00215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_REQUIRES_ORDS \
	214, /* /soc/peripheral@5f000000/spi@95000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_EXISTS 1
#define DT_N_INST_0_jedec_spi_nor DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0
#define DT_N_NODELABEL_mx25uw63   DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0

/* Bus info (controller: '/soc/peripheral@5f000000/spi@95000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_BUS DT_N_S_soc_S_peripheral_5f000000_S_spi_95000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_COMPAT_MATCHES_jedec_spi_nor 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_COMPAT_VENDOR_IDX_0 "JEDEC Solid State Technology Association"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_COMPAT_MODEL_IDX_0 "spi-nor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, status, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible {"jedec,spi-nor"}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_IDX_0 "jedec,spi-nor"
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_IDX_0_STRING_UNQUOTED jedec,spi-nor
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_IDX_0_STRING_TOKEN jedec_spi_nor
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_IDX_0_STRING_UPPER_TOKEN JEDEC_SPI_NOR
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_max_frequency 48000000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_duplex_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_frame_format_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id {194 /* 0xc2 */, 132 /* 0x84 */, 55 /* 0x37 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_IDX_0 194
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_IDX_1 132
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_IDX_2 55
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 2)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 2)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_LEN 3
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_jedec_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_size 67108864
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp {229 /* 0xe5 */, 32 /* 0x20 */, 138 /* 0x8a */, 255 /* 0xff */, 255 /* 0xff */, 255 /* 0xff */, 255 /* 0xff */, 3 /* 0x3 */, 0 /* 0x0 */, 255 /* 0xff */, 0 /* 0x0 */, 255 /* 0xff */, 0 /* 0x0 */, 255 /* 0xff */, 0 /* 0x0 */, 255 /* 0xff */, 238 /* 0xee */, 255 /* 0xff */, 255 /* 0xff */, 255 /* 0xff */, 255 /* 0xff */, 255 /* 0xff */, 0 /* 0x0 */, 255 /* 0xff */, 255 /* 0xff */, 255 /* 0xff */, 0 /* 0x0 */, 255 /* 0xff */, 12 /* 0xc */, 32 /* 0x20 */, 16 /* 0x10 */, 216 /* 0xd8 */, 0 /* 0x0 */, 255 /* 0xff */, 0 /* 0x0 */, 255 /* 0xff */, 135 /* 0x87 */, 121 /* 0x79 */, 1 /* 0x1 */, 0 /* 0x0 */, 132 /* 0x84 */, 18 /* 0x12 */, 0 /* 0x0 */, 196 /* 0xc4 */, 204 /* 0xcc */, 4 /* 0x4 */, 103 /* 0x67 */, 70 /* 0x46 */, 48 /* 0x30 */, 176 /* 0xb0 */, 48 /* 0x30 */, 176 /* 0xb0 */, 244 /* 0xf4 */, 189 /* 0xbd */, 213 /* 0xd5 */, 92 /* 0x5c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 255 /* 0xff */, 16 /* 0x10 */, 16 /* 0x10 */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 124 /* 0x7c */, 35 /* 0x23 */, 72 /* 0x48 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 136 /* 0x88 */, 136 /* 0x88 */}
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_0 229
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_1 32
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_2 138
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_3 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_4 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_5 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_6 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_7 3
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_8 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_9 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_10 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_11 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_12 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_13 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_14 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_15 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_16 238
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_16_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_17 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_17_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_18 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_18_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_19 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_19_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_20 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_20_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_21 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_21_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_22 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_22_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_23 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_23_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_24 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_24_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_25 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_25_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_26 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_26_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_27 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_27_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_28 12
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_28_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_29 32
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_29_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_30 16
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_30_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_31 216
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_31_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_32 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_32_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_33 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_33_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_34 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_34_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_35 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_35_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_36 135
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_36_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_37 121
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_37_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_38 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_38_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_39 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_39_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_40 132
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_40_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_41 18
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_41_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_42 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_42_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_43 196
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_43_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_44 204
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_44_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_45 4
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_45_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_46 103
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_46_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_47 70
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_47_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_48 48
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_48_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_49 176
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_49_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_50 48
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_50_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_51 176
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_51_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_52 244
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_52_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_53 189
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_53_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_54 213
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_54_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_55 92
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_55_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_56 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_56_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_57 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_57_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_58 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_58_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_59 255
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_59_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_60 16
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_60_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_61 16
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_61_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_62 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_62_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_63 32
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_63_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_64 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_64_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_65 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_65_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_66 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_66_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_67 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_67_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_68 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_68_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_69 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_69_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_70 124
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_70_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_71 35
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_71_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_72 72
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_72_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_73 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_73_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_74 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_74_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_75 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_75_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_76 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_76_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_77 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_77_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_78 136
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_78_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_79 136
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_IDX_79_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 0) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 1) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 2) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 3) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 4) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 5) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 6) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 7) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 8) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 9) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 10) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 11) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 12) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 13) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 14) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 15) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 16) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 17) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 18) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 19) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 20) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 21) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 22) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 23) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 24) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 25) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 26) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 27) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 28) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 29) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 30) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 31) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 32) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 33) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 34) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 35) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 36) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 37) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 38) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 39) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 40) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 41) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 42) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 43) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 44) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 45) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 46) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 47) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 48) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 49) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 50) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 51) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 52) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 53) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 54) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 55) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 56) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 57) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 58) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 59) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 60) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 61) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 62) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 63) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 64) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 65) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 66) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 67) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 68) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 69) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 70) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 71) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 72) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 73) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 74) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 75) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 76) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 77) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 78) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 79)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 35) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 36) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 37) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 38) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 39) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 40) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 41) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 42) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 43) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 44) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 45) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 46) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 47) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 48) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 49) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 50) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 51) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 52) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 53) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 54) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 55) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 56) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 57) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 58) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 59) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 60) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 61) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 62) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 63) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 64) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 65) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 66) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 67) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 68) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 69) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 70) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 71) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 72) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 73) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 74) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 75) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 76) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 77) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 78) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 79)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 31, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 32, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 33, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 34, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 35, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 36, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 37, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 38, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 39, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 40, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 41, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 42, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 43, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 44, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 45, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 46, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 47, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 48, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 49, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 50, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 51, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 52, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 53, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 54, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 55, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 56, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 57, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 58, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 59, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 60, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 61, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 62, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 63, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 64, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 65, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 66, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 67, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 68, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 69, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 70, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 71, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 72, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 73, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 74, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 75, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 76, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 77, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 78, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 79, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 38, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 39, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 40, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 41, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 42, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 43, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 44, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 45, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 46, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 47, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 49, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 51, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 52, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 53, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 54, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 55, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 56, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 57, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 58, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 59, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 60, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 61, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 62, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 63, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 64, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 65, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 66, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 67, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 68, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 69, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 70, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 71, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 72, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 73, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 74, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 75, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 76, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 77, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 78, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, sfdp_bfp, 79, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_LEN 80
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_sfdp_bfp_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_requires_ulbpr 0
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_requires_ulbpr_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_has_dpd 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_has_dpd_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_t_enter_dpd 10000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_t_enter_dpd_EXISTS 1
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_t_exit_dpd 30000
#define DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0_P_t_exit_dpd_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@bf000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_bf000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_bf000000_PATH "/soc/peripheral@bf000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_bf000000_FULL_NAME "peripheral@bf000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_bf000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_bf000000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_bf000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_NODELABEL(fn) fn(tdd_peripherals)
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(tdd_peripherals, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_bf000000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_bf000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000)
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000)
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_bf000000_ORD 216
#define DT_N_S_soc_S_peripheral_bf000000_ORD_STR_SORTABLE 00216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_bf000000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_bf000000_SUPPORTS_ORDS \
	217, /* /soc/peripheral@bf000000/tbm@3000 */ \
	218, /* /soc/peripheral@bf000000/tddconf@1000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_bf000000_EXISTS 1
#define DT_N_NODELABEL_tdd_peripherals DT_N_S_soc_S_peripheral_bf000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_bf000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_bf000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 3204448256 /* 0xbf000000 */
#define DT_N_S_soc_S_peripheral_bf000000_RANGES_IDX_0_VAL_LENGTH 16777216 /* 0x1000000 */
#define DT_N_S_soc_S_peripheral_bf000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_bf000000, 0)
#define DT_N_S_soc_S_peripheral_bf000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_bf000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_bf000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_bf000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@bf000000/tbm@3000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000
 *
 * Binding (compatible = nordic,nrf-tbm):
 *   $ZEPHYR_BASE/dts/bindings/misc/nordic,nrf-tbm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_PATH "/soc/peripheral@bf000000/tbm@3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FULL_NAME "tbm@3000"

/* Node parent (/soc/peripheral@bf000000) identifier: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_PARENT DT_N_S_soc_S_peripheral_bf000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_NODELABEL(fn) fn(tbm)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_NODELABEL_VARGS(fn, ...) fn(tbm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_ORD 217
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_ORD_STR_SORTABLE 00217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_REQUIRES_ORDS \
	6, /* /cpuapp-ppb-bus/interrupt-controller@e000e100 */ \
	216, /* /soc/peripheral@bf000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_tbm DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000
#define DT_N_NODELABEL_tbm         DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_REG_IDX_0_VAL_ADDRESS 3204460544 /* 0xbf003000 */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_REG_IDX_0_VAL_SIZE 1032 /* 0x408 */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_VAL_irq 127
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_IDX_0_CONTROLLER DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_COMPAT_MATCHES_nordic_nrf_tbm 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_COMPAT_MODEL_IDX_0 "nrf-tbm"
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, status, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, status, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible {"nordic,nrf-tbm"}
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_IDX_0 "nordic,nrf-tbm"
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-tbm
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_tbm
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TBM
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, compatible, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_reg {12288 /* 0x3000 */, 1032 /* 0x408 */}
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_reg_IDX_0 12288
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_reg_IDX_1 1032
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_interrupts {127 /* 0x7f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_interrupts_IDX_0 127
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@bf000000/tddconf@1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000
 *
 * Binding (compatible = nordic,nrf-tddconf):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-tddconf.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_PATH "/soc/peripheral@bf000000/tddconf@1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FULL_NAME "tddconf@1000"

/* Node parent (/soc/peripheral@bf000000) identifier: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_PARENT DT_N_S_soc_S_peripheral_bf000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_NODELABEL(fn) fn(tddconf)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(tddconf, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_ORD 218
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_ORD_STR_SORTABLE 00218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_REQUIRES_ORDS \
	216, /* /soc/peripheral@bf000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_EXISTS 1
#define DT_N_INST_0_nordic_nrf_tddconf DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000
#define DT_N_NODELABEL_tddconf         DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_REG_IDX_0_VAL_ADDRESS 3204452352 /* 0xbf001000 */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_COMPAT_MATCHES_nordic_nrf_tddconf 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_COMPAT_MODEL_IDX_0 "nrf-tddconf"
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, status, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, status, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible {"nordic,nrf-tddconf"}
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_IDX_0 "nordic,nrf-tddconf"
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf-tddconf
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_IDX_0_STRING_TOKEN nordic_nrf_tddconf
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF_TDDCONF
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_reg {4096 /* 0x1000 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_reg_IDX_0 4096
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_reg_IDX_1 16
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_portconfig 3
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_portconfig_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_portconfig_ENUM_VAL_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000_P_portconfig_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console                  DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000
#define DT_CHOSEN_zephyr_console_EXISTS           1
#define DT_CHOSEN_zephyr_code_partition           DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000
#define DT_CHOSEN_zephyr_code_partition_EXISTS    1
#define DT_CHOSEN_zephyr_flash                    DT_N_S_soc_S_mram_e000000
#define DT_CHOSEN_zephyr_flash_EXISTS             1
#define DT_CHOSEN_zephyr_sram                     DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000
#define DT_CHOSEN_zephyr_sram_EXISTS              1
#define DT_CHOSEN_zephyr_shell_uart               DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS        1
#define DT_CHOSEN_zephyr_ieee802154               DT_N_S_soc_S_peripheral_52000000_S_ieee802154
#define DT_CHOSEN_zephyr_ieee802154_EXISTS        1
#define DT_CHOSEN_zephyr_bt_hci                   DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0
#define DT_CHOSEN_zephyr_bt_hci_EXISTS            1
#define DT_CHOSEN_nordic_802154_spinel_ipc        DT_N_S_ipc_S_ipc_2_3
#define DT_CHOSEN_nordic_802154_spinel_ipc_EXISTS 1
#define DT_CHOSEN_zephyr_canbus                   DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000
#define DT_CHOSEN_zephyr_canbus_EXISTS            1
#define DT_CHOSEN_zephyr_entropy                  DT_N_S_prng
#define DT_CHOSEN_zephyr_entropy_EXISTS           1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_pin_controller) fn(DT_N_S_pin_controller_S_uart120_default) fn(DT_N_S_pin_controller_S_uart120_default_S_group1) fn(DT_N_S_pin_controller_S_uart120_default_S_group2) fn(DT_N_S_pin_controller_S_uart120_sleep) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1) fn(DT_N_S_pin_controller_S_uart135_default) fn(DT_N_S_pin_controller_S_uart135_default_S_group1) fn(DT_N_S_pin_controller_S_uart135_default_S_group3) fn(DT_N_S_pin_controller_S_uart135_sleep) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1) fn(DT_N_S_pin_controller_S_uart136_default) fn(DT_N_S_pin_controller_S_uart136_default_S_group1) fn(DT_N_S_pin_controller_S_uart136_default_S_group3) fn(DT_N_S_pin_controller_S_uart136_sleep) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1) fn(DT_N_S_pin_controller_S_exmif_default) fn(DT_N_S_pin_controller_S_exmif_default_S_group1) fn(DT_N_S_pin_controller_S_can120_default) fn(DT_N_S_pin_controller_S_can120_default_S_group1) fn(DT_N_S_pin_controller_S_pwm130_default) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1) fn(DT_N_S_pin_controller_S_pwm130_sleep) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1) fn(DT_N_S_pin_controller_S_spi121_default_alt) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1) fn(DT_N_S_pin_controller_S_spi121_sleep_alt) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1) fn(DT_N_S_pin_controller_S_spis131_default_alt) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1) fn(DT_N_S_pin_controller_S_spis131_sleep_alt) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1) fn(DT_N_S_entropy_bt_hci) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_2) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) fn(DT_N_S_cpus_S_power_states_S_s2ram) fn(DT_N_S_reserved_memory) fn(DT_N_S_reserved_memory_S_memory_e1ed000) fn(DT_N_S_reserved_memory_S_memory_2f010000) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000) fn(DT_N_S_reserved_memory_S_memory_2f051000) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f0be000) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f0bf000) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f88fce0) fn(DT_N_S_reserved_memory_S_memory_2f88fd60) fn(DT_N_S_reserved_memory_S_memory_2f88fe00) fn(DT_N_S_reserved_memory_S_memory_2f88fe80) fn(DT_N_S_reserved_memory_S_memory_2f890000) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000) fn(DT_N_S_reserved_memory_S_memory_2fc00000) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00) fn(DT_N_S_reserved_memory_S_memory_2fc12000) fn(DT_N_S_reserved_memory_S_memory_2fc13000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_hfxo) fn(DT_N_S_clocks_S_lfxo) fn(DT_N_S_clocks_S_fll16m) fn(DT_N_S_clocks_S_hsfll120) fn(DT_N_S_clocks_S_lfclk) fn(DT_N_S_global_power_domain) fn(DT_N_S_soc) fn(DT_N_S_soc_S_mram_e000000) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000) fn(DT_N_S_soc_S_uicr_fff8000) fn(DT_N_S_soc_S_uicr_fffa000) fn(DT_N_S_soc_S_ficr_fffe000) fn(DT_N_S_soc_S_sram_22000000) fn(DT_N_S_soc_S_peripheral_52000000) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154) fn(DT_N_S_soc_S_peripheral_bf000000) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000) fn(DT_N_S_soc_S_peripheral_5f000000) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000) fn(DT_N_S_soc_S_memory_a2000000) fn(DT_N_S_cpuapp_ppb_bus) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100) fn(DT_N_S_cpuppr_private_bus) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000) fn(DT_N_S_cpuflpr_private_bus) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000) fn(DT_N_S_temp) fn(DT_N_S_ipc) fn(DT_N_S_ipc_S_ipc_1_2) fn(DT_N_S_ipc_S_ipc_2_3) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0) fn(DT_N_S_ipc_S_ipc_2_12) fn(DT_N_S_ipc_S_ipc_2_13) fn(DT_N_S_ipc_S_ipc_2_14) fn(DT_N_S_bicr_fff87b0) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_button_0) fn(DT_N_S_buttons_S_button_1) fn(DT_N_S_buttons_S_button_2) fn(DT_N_S_buttons_S_button_3) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_pwm_led_2) fn(DT_N_S_prng)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_pin_controller) fn(DT_N_S_pin_controller_S_uart120_default) fn(DT_N_S_pin_controller_S_uart120_default_S_group1) fn(DT_N_S_pin_controller_S_uart120_default_S_group2) fn(DT_N_S_pin_controller_S_uart120_sleep) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1) fn(DT_N_S_pin_controller_S_uart135_default) fn(DT_N_S_pin_controller_S_uart135_default_S_group1) fn(DT_N_S_pin_controller_S_uart135_default_S_group3) fn(DT_N_S_pin_controller_S_uart135_sleep) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1) fn(DT_N_S_pin_controller_S_uart136_default) fn(DT_N_S_pin_controller_S_uart136_default_S_group1) fn(DT_N_S_pin_controller_S_uart136_default_S_group3) fn(DT_N_S_pin_controller_S_uart136_sleep) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1) fn(DT_N_S_pin_controller_S_exmif_default) fn(DT_N_S_pin_controller_S_exmif_default_S_group1) fn(DT_N_S_pin_controller_S_can120_default) fn(DT_N_S_pin_controller_S_can120_default_S_group1) fn(DT_N_S_pin_controller_S_pwm130_default) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1) fn(DT_N_S_pin_controller_S_pwm130_sleep) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1) fn(DT_N_S_pin_controller_S_spi121_default_alt) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1) fn(DT_N_S_pin_controller_S_spi121_sleep_alt) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1) fn(DT_N_S_pin_controller_S_spis131_default_alt) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1) fn(DT_N_S_pin_controller_S_spis131_sleep_alt) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1) fn(DT_N_S_entropy_bt_hci) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_2) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) fn(DT_N_S_cpus_S_power_states_S_s2ram) fn(DT_N_S_reserved_memory) fn(DT_N_S_reserved_memory_S_memory_e1ed000) fn(DT_N_S_reserved_memory_S_memory_2f010000) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f0be000) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800) fn(DT_N_S_reserved_memory_S_memory_2f88fce0) fn(DT_N_S_reserved_memory_S_memory_2f88fd60) fn(DT_N_S_reserved_memory_S_memory_2f88fe00) fn(DT_N_S_reserved_memory_S_memory_2f88fe80) fn(DT_N_S_reserved_memory_S_memory_2f890000) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00) fn(DT_N_S_reserved_memory_S_memory_2fc12000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_hfxo) fn(DT_N_S_clocks_S_lfxo) fn(DT_N_S_clocks_S_fll16m) fn(DT_N_S_clocks_S_hsfll120) fn(DT_N_S_clocks_S_lfclk) fn(DT_N_S_global_power_domain) fn(DT_N_S_soc) fn(DT_N_S_soc_S_mram_e000000) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000) fn(DT_N_S_soc_S_uicr_fff8000) fn(DT_N_S_soc_S_uicr_fffa000) fn(DT_N_S_soc_S_ficr_fffe000) fn(DT_N_S_soc_S_sram_22000000) fn(DT_N_S_soc_S_peripheral_52000000) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154) fn(DT_N_S_soc_S_peripheral_bf000000) fn(DT_N_S_soc_S_peripheral_5f000000) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000) fn(DT_N_S_soc_S_memory_a2000000) fn(DT_N_S_cpuapp_ppb_bus) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100) fn(DT_N_S_cpuppr_private_bus) fn(DT_N_S_cpuflpr_private_bus) fn(DT_N_S_ipc) fn(DT_N_S_ipc_S_ipc_2_3) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0) fn(DT_N_S_ipc_S_ipc_2_12) fn(DT_N_S_bicr_fff87b0) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_button_0) fn(DT_N_S_buttons_S_button_1) fn(DT_N_S_buttons_S_button_2) fn(DT_N_S_buttons_S_button_3) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_pwm_led_2) fn(DT_N_S_prng)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_exmif_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_can120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_can120_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_sleep_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_sleep_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, __VA_ARGS__) fn(DT_N_S_entropy_bt_hci, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_e1ed000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fce0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fd60, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe80, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc13000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__) fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__) fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__) fn(DT_N_S_global_power_domain, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__) fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_ipct_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_watchdog_15000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000_S_tbm_3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000_S_tddconf_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000_S_mx25uw6345g_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_99000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_8d1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_8d4000_S_mailbox_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_8e1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_8e3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_8e4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_8e6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_vpr_908000_S_mailbox_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_ipct_921000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_922000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_928000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_rtc_929000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_watchdog_92c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_egu_92d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938400, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938e00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_981000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_comparator_983000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_temperature_sensor_984000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_nfct_985000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_991000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_994000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_qdec_995000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9a1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9a3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9b1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9b3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9c1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9c3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9c4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9c6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9c6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9c6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_dppic_9d1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_timer_9d3000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_i2c_9d6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9d6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d6000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_cpuppr_private_bus, __VA_ARGS__) fn(DT_N_S_cpuppr_private_bus_S_interrupt_controller_f0000000, __VA_ARGS__) fn(DT_N_S_cpuflpr_private_bus, __VA_ARGS__) fn(DT_N_S_cpuflpr_private_bus_S_interrupt_controller_f0000000, __VA_ARGS__) fn(DT_N_S_temp, __VA_ARGS__) fn(DT_N_S_ipc, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_1_2, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_13, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_14, __VA_ARGS__) fn(DT_N_S_bicr_fff87b0, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__) fn(DT_N_S_buttons_S_button_1, __VA_ARGS__) fn(DT_N_S_buttons_S_button_2, __VA_ARGS__) fn(DT_N_S_buttons_S_button_3, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__) fn(DT_N_S_prng, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_default_S_group2, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart120_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_default_S_group3, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart135_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_default_S_group3, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart136_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_exmif_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_exmif_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_can120_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_can120_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller_S_pwm130_sleep_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_default_alt_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_sleep_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spi121_sleep_alt_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_default_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_default_alt_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_sleep_alt, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spis131_sleep_alt_S_group1, __VA_ARGS__) fn(DT_N_S_entropy_bt_hci, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__) fn(DT_N_S_reserved_memory, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_e1ed000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f010000_S_memory_1000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f051000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0bf000_S_memory_800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fce0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fd60, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f88fe80, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_b800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_bc00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_0, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_f800, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc00000_S_memory_fc00, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__) fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__) fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__) fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__) fn(DT_N_S_global_power_domain, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpurad_rx_partitions_S_partition_66000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_a6000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_e4000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions_S_partition_f4000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions_S_partition_1e3000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__) fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_bf000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_cpuppr_private_bus, __VA_ARGS__) fn(DT_N_S_cpuflpr_private_bus, __VA_ARGS__) fn(DT_N_S_ipc, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__) fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__) fn(DT_N_S_bicr_fff87b0, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__) fn(DT_N_S_buttons_S_button_1, __VA_ARGS__) fn(DT_N_S_buttons_S_button_2, __VA_ARGS__) fn(DT_N_S_buttons_S_button_3, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_pwm_led_2, __VA_ARGS__) fn(DT_N_S_prng, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nordic_nrf54h20dk_nrf54h20_cpuapp 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_pinctrl 1
#define DT_COMPAT_HAS_OKAY_zephyr_bt_hci_entropy 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_nordic_owned_memory 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf54h_hfxo 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf54h_lfxo 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_fll16m 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_lfclk 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_gpd 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_nordic_mram 1
#define DT_COMPAT_HAS_OKAY_nordic_owned_partitions 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_uicr_v2 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_ficr 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_hsfll 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_resetinfo 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_ieee802154 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_usbhs 1
#define DT_COMPAT_HAS_OKAY_snps_dwc2 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_exmif 1
#define DT_COMPAT_HAS_OKAY_snps_designware_spi 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_bellboard_rx 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_bellboard_tx 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_auxpll 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_vevif_task_tx 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_can 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_spim 1
#define DT_COMPAT_HAS_OKAY_vnd_spi_device 1
#define DT_COMPAT_HAS_OKAY_bosch_bme280 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_gpiote 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_gpio 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_saadc 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_grtc 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_pwm 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_spis 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_uarte 1
#define DT_COMPAT_HAS_OKAY_arm_stmesp 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_zephyr_ipc_icbmsg 1
#define DT_COMPAT_HAS_OKAY_zephyr_bt_hci_ipc 1
#define DT_COMPAT_HAS_OKAY_zephyr_ipc_icmsg 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf_bicr 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_nordic_entropy_prng 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nordic_nrf54h20dk_nrf54h20_cpuapp_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_pinctrl_NUM_OKAY 1
#define DT_N_INST_zephyr_bt_hci_entropy_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_nordic_owned_memory_NUM_OKAY 4
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 2
#define DT_N_INST_nordic_nrf54h_hfxo_NUM_OKAY 1
#define DT_N_INST_nordic_nrf54h_lfxo_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_fll16m_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_lfclk_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_gpd_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 2
#define DT_N_INST_nordic_mram_NUM_OKAY 1
#define DT_N_INST_nordic_owned_partitions_NUM_OKAY 2
#define DT_N_INST_fixed_partitions_NUM_OKAY 2
#define DT_N_INST_nordic_nrf_uicr_v2_NUM_OKAY 2
#define DT_N_INST_nordic_nrf_ficr_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_hsfll_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_resetinfo_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_ieee802154_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_usbhs_NUM_OKAY 1
#define DT_N_INST_snps_dwc2_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_exmif_NUM_OKAY 1
#define DT_N_INST_snps_designware_spi_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_bellboard_rx_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_bellboard_tx_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_auxpll_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_vevif_task_tx_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_can_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_spim_NUM_OKAY 1
#define DT_N_INST_vnd_spi_device_NUM_OKAY 1
#define DT_N_INST_bosch_bme280_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_gpiote_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_gpio_NUM_OKAY 3
#define DT_N_INST_nordic_nrf_saadc_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_grtc_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_pwm_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_spis_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_uarte_NUM_OKAY 1
#define DT_N_INST_arm_stmesp_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_zephyr_ipc_icbmsg_NUM_OKAY 1
#define DT_N_INST_zephyr_bt_hci_ipc_NUM_OKAY 1
#define DT_N_INST_zephyr_ipc_icmsg_NUM_OKAY 1
#define DT_N_INST_nordic_nrf_bicr_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_nordic_entropy_prng_NUM_OKAY 1
#define DT_FOREACH_OKAY_nordic_nrf54h20dk_nrf54h20_cpuapp(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf54h20dk_nrf54h20_cpuapp(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf54h20dk_nrf54h20_cpuapp(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf54h20dk_nrf54h20_cpuapp(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_pinctrl(fn) fn(DT_N_S_pin_controller)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_pinctrl(fn, ...) fn(DT_N_S_pin_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_bt_hci_entropy(fn) fn(DT_N_S_entropy_bt_hci)
#define DT_FOREACH_OKAY_VARGS_zephyr_bt_hci_entropy(fn, ...) fn(DT_N_S_entropy_bt_hci, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_bt_hci_entropy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_bt_hci_entropy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33(fn) fn(DT_N_S_cpus_S_cpu_2)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33(fn, ...) fn(DT_N_S_cpus_S_cpu_2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled) fn(DT_N_S_cpus_S_power_states_S_s2ram)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle_cache_disabled, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_s2ram, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_owned_memory(fn) fn(DT_N_S_reserved_memory_S_memory_2f010000) fn(DT_N_S_reserved_memory_S_memory_2f0be000) fn(DT_N_S_reserved_memory_S_memory_2f890000) fn(DT_N_S_reserved_memory_S_memory_2fc12000)
#define DT_FOREACH_OKAY_VARGS_nordic_owned_memory(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f010000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f0be000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2f890000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_owned_memory(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_owned_memory(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000) fn(DT_N_S_reserved_memory_S_memory_2fc12000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_reserved_memory_S_memory_2f890000_S_memory_c000, __VA_ARGS__) fn(DT_N_S_reserved_memory_S_memory_2fc12000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf54h_hfxo(fn) fn(DT_N_S_clocks_S_hfxo)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf54h_hfxo(fn, ...) fn(DT_N_S_clocks_S_hfxo, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf54h_hfxo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf54h_hfxo(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf54h_lfxo(fn) fn(DT_N_S_clocks_S_lfxo)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf54h_lfxo(fn, ...) fn(DT_N_S_clocks_S_lfxo, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf54h_lfxo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf54h_lfxo(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_fll16m(fn) fn(DT_N_S_clocks_S_fll16m)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_fll16m(fn, ...) fn(DT_N_S_clocks_S_fll16m, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_fll16m(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_fll16m(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_hsfll120)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_hsfll120, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_lfclk(fn) fn(DT_N_S_clocks_S_lfclk)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_lfclk(fn, ...) fn(DT_N_S_clocks_S_lfclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_lfclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_lfclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_gpd(fn) fn(DT_N_S_global_power_domain)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_gpd(fn, ...) fn(DT_N_S_global_power_domain, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_gpd(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_gpd(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc) fn(DT_N_S_cpuapp_ppb_bus)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpuapp_ppb_bus, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_mram(fn) fn(DT_N_S_soc_S_mram_e000000)
#define DT_FOREACH_OKAY_VARGS_nordic_mram(fn, ...) fn(DT_N_S_soc_S_mram_e000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_mram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_mram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_owned_partitions(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions)
#define DT_FOREACH_OKAY_VARGS_nordic_owned_partitions(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_owned_partitions(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_owned_partitions(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rx_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_mram_e000000_S_cpuapp_rw_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_uicr_v2(fn) fn(DT_N_S_soc_S_uicr_fff8000) fn(DT_N_S_soc_S_uicr_fffa000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_uicr_v2(fn, ...) fn(DT_N_S_soc_S_uicr_fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_uicr_fffa000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_uicr_v2(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_uicr_v2(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_ficr(fn) fn(DT_N_S_soc_S_ficr_fffe000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_ficr(fn, ...) fn(DT_N_S_soc_S_ficr_fffe000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_ficr(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_ficr(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_22000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_22000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_hsfll(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_hsfll(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_clock_d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_hsfll(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_hsfll(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_resetinfo(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_resetinfo(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_resetinfo_1e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_resetinfo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_resetinfo(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_ieee802154(fn) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_ieee802154(fn, ...) fn(DT_N_S_soc_S_peripheral_52000000_S_ieee802154, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_ieee802154(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_ieee802154(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_usbhs(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_usbhs(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_usbhs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_usbhs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_snps_dwc2(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000)
#define DT_FOREACH_OKAY_VARGS_snps_dwc2(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_usbhs_86000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_snps_dwc2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_snps_dwc2(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_exmif(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_exmif(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_exmif(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_exmif(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_snps_designware_spi(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000)
#define DT_FOREACH_OKAY_VARGS_snps_designware_spi(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_95000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_snps_designware_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_snps_designware_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_bellboard_rx(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_bellboard_rx(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_bellboard_rx(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_bellboard_rx(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_bellboard_tx(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_bellboard_tx(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_9b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_bellboard_tx(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_bellboard_tx(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_auxpll(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_auxpll(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_clock_controller_8c2000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_auxpll(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_auxpll(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_vevif_task_tx(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_vevif_task_tx(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_mailbox_8c8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_vevif_task_tx(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_vevif_task_tx(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_can(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_can(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_can_8d8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_can(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_can(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_spim(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_spim(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_spim(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_spim(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_vnd_spi_device(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0)
#define DT_FOREACH_OKAY_VARGS_vnd_spi_device(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_test_spi_dev_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_vnd_spi_device(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_vnd_spi_device(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_bosch_bme280(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0)
#define DT_FOREACH_OKAY_VARGS_bosch_bme280(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_8e7000_S_bme280_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_bosch_bme280(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_bosch_bme280(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_gpiote(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_gpiote(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpiote_934000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_gpiote(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_gpiote(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_gpio(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_938c00, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_5f000000_S_gpio_939200, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_gpio(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_saadc(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_saadc(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_adc_982000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_saadc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_saadc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_grtc(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_grtc(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_grtc_99c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_grtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_grtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_pwm(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_pwm(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_pwm_9a4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_spis(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_spis(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_spi_9a6000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_spis(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_spis(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_uarte(fn) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_uarte(fn, ...) fn(DT_N_S_soc_S_peripheral_5f000000_S_uart_9d5000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_uarte(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_uarte(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_stmesp(fn) fn(DT_N_S_soc_S_memory_a2000000)
#define DT_FOREACH_OKAY_VARGS_arm_stmesp(fn, ...) fn(DT_N_S_soc_S_memory_a2000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_stmesp(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_stmesp(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_cpuapp_ppb_bus_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_ipc_icbmsg(fn) fn(DT_N_S_ipc_S_ipc_2_3)
#define DT_FOREACH_OKAY_VARGS_zephyr_ipc_icbmsg(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_ipc_icbmsg(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_ipc_icbmsg(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_bt_hci_ipc(fn) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0)
#define DT_FOREACH_OKAY_VARGS_zephyr_bt_hci_ipc(fn, ...) fn(DT_N_S_ipc_S_ipc_2_3_S_bt_hci_ipc0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_bt_hci_ipc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_bt_hci_ipc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_ipc_icmsg(fn) fn(DT_N_S_ipc_S_ipc_2_12)
#define DT_FOREACH_OKAY_VARGS_zephyr_ipc_icmsg(fn, ...) fn(DT_N_S_ipc_S_ipc_2_12, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_ipc_icmsg(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_ipc_icmsg(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf_bicr(fn) fn(DT_N_S_bicr_fff87b0)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf_bicr(fn, ...) fn(DT_N_S_bicr_fff87b0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf_bicr(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf_bicr(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_buttons)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_leds(fn) fn(DT_N_S_pwmleds)
#define DT_FOREACH_OKAY_VARGS_pwm_leds(fn, ...) fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_entropy_prng(fn) fn(DT_N_S_prng)
#define DT_FOREACH_OKAY_VARGS_nordic_entropy_prng(fn, ...) fn(DT_N_S_prng, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_entropy_prng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_entropy_prng(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_vnd_spi_device_BUS_spi 1
#define DT_COMPAT_bosch_bme280_BUS_spi 1
