// Seed: 2418275130
module module_0 (
    input id_0,
    output id_1
    , id_4,
    output id_2,
    input logic id_3
);
  assign id_1 = 1'b0;
  assign id_1 = id_0 - 1'b0;
endmodule
