<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/channel.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>channel.rs - source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../imxrt_dma/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! DMA channels</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! `channel` contains the DMA [`Channel`] type, along with helper functions for</span>
<span class="doccomment">//! defining transfers.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! `Channel` methods that specify memory involved in transfers are marked `unsafe`. You must</span>
<span class="doccomment">//! be very careful when calling these methods, particuarly when a channel is already</span>
<span class="doccomment">//! enabled.</span>

<span class="kw">use</span> <span class="kw">crate</span>::{
    <span class="ident">element::Element</span>,
    <span class="ident">ral</span>::{<span class="self">self</span>, <span class="ident">dma</span>, <span class="ident">dmamux</span>, <span class="ident">tcd::BandwidthControl</span>, <span class="ident">Static</span>, <span class="ident">DMA</span>, <span class="ident">MULTIPLEXER</span>},
    <span class="ident">Error</span>,
};

<span class="doccomment">/// A DMA channel</span>
<span class="doccomment">///</span>
<span class="doccomment">/// You should rely on your HAL to allocate `Channel`s. If your HAL does not allocate channels,</span>
<span class="doccomment">/// or if you&#39;re desigining the HAL, use [`new`](#method.new) to create a new DMA channel.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The `Channel` stores memory addresses independent of the memory lifetime. You must make</span>
<span class="doccomment">/// sure that the channel&#39;s state is valid before enabling a transfer!</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Channel</span> {
    <span class="doccomment">/// Our channel number, expected to be between [0, 32)</span>
    <span class="ident">index</span>: <span class="ident">usize</span>,
    <span class="doccomment">/// Reference to the DMA registers</span>
    <span class="ident">registers</span>: <span class="ident">Static</span><span class="op">&lt;</span><span class="ident">dma::RegisterBlock</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Reference to the DMA multiplexer</span>
    <span class="ident">multiplexer</span>: <span class="ident">Static</span><span class="op">&lt;</span><span class="ident">dmamux::RegisterBlock</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span> <span class="ident">Channel</span> {
    <span class="doccomment">/// Creates the DMA channel described by `index`</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This will create a handle that may alias global, mutable state.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// You must make sure that `index` describes a valid DMA channel for your system.</span>
    <span class="doccomment">/// If you&#39;re using this driver on a i.MX RT 1010 processor, you must make sure</span>
    <span class="doccomment">/// that `index` is less than 16.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Panics</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Panics if `index` is greater than or equal to 32.</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">index</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="comment">// TODO consider breaking the API and return `Option&lt;Channel&gt;`</span>
        <span class="kw">if</span> <span class="ident">index</span> <span class="op">&lt;</span> <span class="number">32</span> {
            <span class="ident">Channel</span> {
                <span class="ident">index</span>,
                <span class="ident">registers</span>: <span class="ident">DMA</span>,
                <span class="ident">multiplexer</span>: <span class="ident">MULTIPLEXER</span>,
            }
        } <span class="kw">else</span> {
            <span class="macro">panic!</span>(<span class="string">&quot;DMA channel index {} exceeds 32&quot;</span>, <span class="ident">index</span>);
        }
    }

    <span class="doccomment">/// Enable the DMA channel for transfers</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `enable()` allows the DMA controller to read and write from the memory</span>
    <span class="doccomment">/// addresses stored in the channel. This is very unsafe:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - you must ensure that the lifetime of all memory is greater than the</span>
    <span class="doccomment">///   lifetime of the transfer</span>
    <span class="doccomment">/// - you must ensure that no one else is using this channel for anything</span>
    <span class="doccomment">///   else</span>
    <span class="doccomment">/// - if the transfer uses a circular buffer, you must ensure that the circular</span>
    <span class="doccomment">///   buffer is correctly sized and aligned.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">enable</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods directly modify ERQ.</span>
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">SERQ</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span>);
    }

    <span class="doccomment">/// Returns the DMA channel number</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Channels are unique and numbered within the half-open range `[0, 32)`.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">channel</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">usize</span> {
        <span class="self">self</span>.<span class="ident">index</span>
    }

    <span class="doccomment">/// Set the channel&#39;s bandwidth control</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - `None` disables bandwidth control (default setting)</span>
    <span class="doccomment">/// - `Some(bwc)` sets the bandwidth control to `bwc`</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bandwidth_control</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">bandwidth</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">BandwidthControl</span><span class="op">&gt;</span>) {
        <span class="kw">let</span> <span class="ident">raw</span> <span class="op">=</span> <span class="ident">BandwidthControl::raw</span>(<span class="ident">bandwidth</span>);
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">CSR</span>, <span class="ident">BWC</span>: <span class="ident">raw</span>);
    }

    <span class="doccomment">/// Reset the transfer control descriptor owned by the DMA channel</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `reset` should be called during channel initialization to put the</span>
    <span class="doccomment">/// channel into a known, good state.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">reset</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="self">self</span>.<span class="ident">tcd</span>().<span class="ident">reset</span>();
    }

    <span class="doccomment">/// Returns a handle to this channel&#39;s transfer control descriptor</span>
    <span class="kw">fn</span> <span class="ident">tcd</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw">crate</span><span class="ident">::ral::tcd::RegisterBlock</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">TCD</span>[<span class="self">self</span>.<span class="ident">index</span>]
    }

    <span class="doccomment">/// Set the source address for a DMA transfer</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `saddr` should be a memory location that can provide the DMA controller</span>
    <span class="doccomment">/// with data.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If the DMA channel is already enabled, the DMA engine may start reading this</span>
    <span class="doccomment">/// memory location. You must ensure that reads to `saddr` do not perform</span>
    <span class="doccomment">/// inappropriate side effects. You must ensure `saddr` is valid for the</span>
    <span class="doccomment">/// lifetime of the transfer.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_address</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">saddr</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">E</span>) {
        <span class="comment">// Immutable write OK. 32-bit aligned store on SADDR.</span>
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">SADDR</span>, <span class="ident">saddr</span> <span class="kw">as</span> <span class="ident">u32</span>);
    }

    <span class="doccomment">/// Set the source offset *in bytes*</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `offset` could be negative, which would decrement the address.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This method could allow a DMA engine to read beyond a buffer or</span>
    <span class="doccomment">/// address. You must ensure that the source is valid for these offsets.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">i16</span>) {
        <span class="comment">// Immutable write OK. 16-bit aligned store on SOFF.</span>
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">SOFF</span>, <span class="ident">offset</span>);
    }

    <span class="doccomment">/// Set the destination address for a DMA transfer</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `daddr` should be a memory location that can store data from the</span>
    <span class="doccomment">/// DMA controller.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If the DMA channel is already enabled, the DMA engine may start</span>
    <span class="doccomment">/// writing to this address. You must ensure that writes to `daddr`</span>
    <span class="doccomment">/// are safe, and that the memory is valid for the lifetime of the</span>
    <span class="doccomment">/// transfer.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_address</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">daddr</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">E</span>) {
        <span class="comment">// Immutable write OK. 32-bit aligned store on DADDR.</span>
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">DADDR</span>, <span class="ident">daddr</span> <span class="kw">as</span> <span class="ident">u32</span>);
    }

    <span class="doccomment">/// Set the destination offset *in bytes*</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `offset` could be negative, which would decrement the address.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This method could allow a DMA engine to write beyond the range of</span>
    <span class="doccomment">/// a buffer. You must ensure that the destination is valid for these</span>
    <span class="doccomment">/// offsets.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_offset</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">offset</span>: <span class="ident">i16</span>) {
        <span class="comment">// Immutable write OK. 16-bit aligned store on DOFF.</span>
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">DOFF</span>, <span class="ident">offset</span>);
    }

    <span class="doccomment">/// Set the transfer attributes for the source</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// An incorrect `modulo` value may allow the DMA engine to loop back</span>
    <span class="doccomment">/// to an incorrect address. You must ensure that `modulo` is valid</span>
    <span class="doccomment">/// for your source.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_attributes</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">modulo</span>: <span class="ident">u8</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(
            <span class="kw">crate</span><span class="ident">::ral::tcd</span>,
            <span class="ident">tcd</span>,
            <span class="ident">SATTR</span>,
            <span class="ident">MOD</span>: <span class="ident">modulo</span>,
            <span class="ident">SIZE</span>: <span class="ident">E::DATA_TRANSFER_ID</span>
        );
    }

    <span class="doccomment">/// Set the source last address adjustment *in bytes*</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This could allow the DMA engine to reference an invalid source buffer.</span>
    <span class="doccomment">/// You must ensure that the adjustment performed by the DMA engine is</span>
    <span class="doccomment">/// valid, assuming that another DMA transfer immediately runs after the</span>
    <span class="doccomment">/// current transfer completes.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_last_address_adjustment</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">adjustment</span>: <span class="ident">i32</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">SLAST</span>, <span class="ident">adjustment</span>);
    }

    <span class="doccomment">/// Set the destination last addrss adjustment *in bytes*</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This could allow the DMA engine to reference an invalid destination address.</span>
    <span class="doccomment">/// You must ensure that the adjustment performed by the DMA engine is</span>
    <span class="doccomment">/// valid, assuming that another DMA transfer immediately runs after the</span>
    <span class="doccomment">/// current transfer completes.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_last_address_adjustment</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">adjustment</span>: <span class="ident">i32</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">DLAST_SGA</span>, <span class="ident">adjustment</span>);
    }

    <span class="doccomment">/// Set the transfer attributes for the destination</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// An incorrect `modulo` value may allow the DMA engine to loop back</span>
    <span class="doccomment">/// to an incorrect address. You must ensure that `modulo` is valid</span>
    <span class="doccomment">/// for your destination.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_attributes</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">modulo</span>: <span class="ident">u8</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(
            <span class="kw">crate</span><span class="ident">::ral::tcd</span>,
            <span class="ident">tcd</span>,
            <span class="ident">DATTR</span>,
            <span class="ident">MOD</span>: <span class="ident">modulo</span>,
            <span class="ident">SIZE</span>: <span class="ident">E::DATA_TRANSFER_ID</span>
        );
    }

    <span class="doccomment">/// Set the number of *bytes* to transfer per minor loop</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Describes how many bytes we should transfer for each DMA service request.</span>
    <span class="doccomment">/// Note that `nbytes` of `0` is interpreted as a 4GB transfer.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This might allow the DMA engine to read beyond the source, or write beyond</span>
    <span class="doccomment">/// the destination. Caller must ensure that the number of bytes per minor loop</span>
    <span class="doccomment">/// is valid for the given transfer.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_minor_loop_bytes</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">nbytes</span>: <span class="ident">u32</span>) {
        <span class="comment">// Immutable write OK. 32-bit store on NBYTES.</span>
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">NBYTES</span>, <span class="ident">nbytes</span>);
    }

    <span class="doccomment">/// Tells the DMA channel how many transfer iterations to perform</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// A &#39;transfer iteration&#39; is a read from a source, and a write to a destination, with</span>
    <span class="doccomment">/// read and write sizes described by a minor loop. Each iteration requires a DMA</span>
    <span class="doccomment">/// service request, either from hardware or from software.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This may allow the DMA engine to read beyond the source, or write beyond</span>
    <span class="doccomment">/// the destination. Caller must ensure that the number of iterations is valid</span>
    <span class="doccomment">/// for the transfer.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_transfer_iterations</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">iterations</span>: <span class="ident">u16</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">CITER</span>, <span class="ident">iterations</span>);
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">BITER</span>, <span class="ident">iterations</span>);
    }

    <span class="doccomment">/// Set the DMAMUX channel configuration</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See the [`Configuration`](crate::channel::Configuration) documentation</span>
    <span class="doccomment">/// for more information.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Panics</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Only the first four DMA channels support periodic triggering from PIT timers. This method</span>
    <span class="doccomment">/// panics if `triggering` is set for the [`Enable`](crate::channel::Configuration)</span>
    <span class="doccomment">/// variant, but the channel does not support triggering.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_channel_configuration</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">configuration</span>: <span class="ident">Configuration</span>) {
        <span class="comment">// Immutable write OK. 32-bit store on configuration register.</span>
        <span class="kw">let</span> <span class="ident">chcfg</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">multiplexer</span>.<span class="ident">chcfg</span>[<span class="self">self</span>.<span class="ident">index</span>];
        <span class="kw">match</span> <span class="ident">configuration</span> {
            <span class="ident">Configuration::Off</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">chcfg</span>.<span class="ident">write</span>(<span class="number">0</span>),
            <span class="ident">Configuration::Enable</span> { <span class="ident">source</span>, <span class="ident">periodic</span> } <span class="op">=</span><span class="op">&gt;</span> {
                <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">v</span> <span class="op">=</span> <span class="ident">source</span> <span class="op">|</span> <span class="ident">dmamux::RegisterBlock::ENBL</span>;
                <span class="kw">if</span> <span class="ident">periodic</span> {
                    <span class="macro">assert!</span>(
                        <span class="self">self</span>.<span class="ident">channel</span>() <span class="op">&lt;</span> <span class="number">4</span>,
                        <span class="string">&quot;Requested DMA periodic triggering on an unsupported channel.&quot;</span>
                    );
                    <span class="ident">v</span> <span class="op">|</span><span class="op">=</span> <span class="ident">dmamux::RegisterBlock::TRIG</span>;
                }
                <span class="ident">chcfg</span>.<span class="ident">write</span>(<span class="ident">v</span>);
            }
            <span class="ident">Configuration::AlwaysOn</span> <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// See note in reference manual: when A_ON is high, SOURCE is ignored.</span>
                <span class="ident">chcfg</span>.<span class="ident">write</span>(<span class="ident">dmamux::RegisterBlock::ENBL</span> <span class="op">|</span> <span class="ident">dmamux::RegisterBlock::A_ON</span>)
            }
        }
    }

    <span class="doccomment">/// Returns `true` if the DMA channel is receiving a service signal from hardware</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_hardware_signaling</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">HRS</span>.<span class="ident">read</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">index</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
    }

    <span class="doccomment">/// Disable the DMA channel, preventing any DMA transfers</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">disable</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods directly modify ERQ.</span>
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">CERQ</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span>);
    }

    <span class="doccomment">/// Returns `true` if this DMA channel generated an interrupt</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">INT</span>.<span class="ident">read</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">index</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
    }

    <span class="doccomment">/// Clear the interrupt flag from this DMA channel</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_interrupt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods modify INT.</span>
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">CINT</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span>);
    }

    <span class="doccomment">/// Enable or disable &#39;disable on completion&#39;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &#39;Disable on completion&#39; lets the DMA channel automatically clear the request signal</span>
    <span class="doccomment">/// when it completes a transfer.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_disable_on_completion</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">dreq</span>: <span class="ident">bool</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">CSR</span>, <span class="ident">DREQ</span>: <span class="ident">dreq</span> <span class="kw">as</span> <span class="ident">u16</span>);
    }

    <span class="doccomment">/// Enable or disable interrupt generation when the transfer completes</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// You&#39;re responsible for registering your interrupt handler.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_interrupt_on_completion</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">intr</span>: <span class="ident">bool</span>) {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">CSR</span>, <span class="ident">INTMAJOR</span>: <span class="ident">intr</span> <span class="kw">as</span> <span class="ident">u16</span>);
    }

    <span class="doccomment">/// Indicates if the DMA transfer has completed</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_complete</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">CSR</span>, <span class="ident">DONE</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span>)
    }

    <span class="doccomment">/// Clears completion indication</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_complete</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. CDNE affects a bit in TCD. But, other writes to</span>
        <span class="comment">// TCD require &amp;mut reference. Existence of &amp;mut reference blocks</span>
        <span class="comment">// clear_complete calls.</span>
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">CDNE</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span>);
    }

    <span class="doccomment">/// Indicates if the DMA channel is in an error state</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_error</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">ERR</span>.<span class="ident">read</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">index</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
    }

    <span class="doccomment">/// Clears the error flag</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_error</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. CERR affects a bit in ERR, which is</span>
        <span class="comment">// not written to elsewhere.</span>
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">CERR</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span>);
    }

    <span class="doccomment">/// Indicates if this DMA channel is actively transferring data</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_active</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="kw">let</span> <span class="ident">tcd</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">tcd</span>();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span><span class="ident">::ral::tcd</span>, <span class="ident">tcd</span>, <span class="ident">CSR</span>, <span class="ident">ACTIVE</span> <span class="op">=</span><span class="op">=</span> <span class="number">1</span>)
    }

    <span class="doccomment">/// Indicates if this DMA channel is enabled</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_enabled</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">ERQ</span>.<span class="ident">read</span>() <span class="op">&amp;</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="self">self</span>.<span class="ident">index</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
    }

    <span class="doccomment">/// Returns the value from the **global** error status register</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// It may reflect the last channel that produced an error, and that</span>
    <span class="doccomment">/// may not be related to this channel.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">error_status</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Error</span> {
        <span class="ident">Error::new</span>(<span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">ES</span>.<span class="ident">read</span>())
    }

    <span class="doccomment">/// Start a DMA transfer</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `start()` should be used to request service from the DMA controller. It&#39;s</span>
    <span class="doccomment">/// necessary for in-memory DMA transfers. Do not use it for hardware-initiated</span>
    <span class="doccomment">/// DMA transfers. DMA transfers that involve hardware will rely on the hardware</span>
    <span class="doccomment">/// to request DMA service.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Flag is automatically cleared by hardware after it&#39;s asserted.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">start</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. SSRT affects a bit in TCD. But, other writes to</span>
        <span class="comment">// TCD require &amp;mut reference. Existence of &amp;mut reference blocks</span>
        <span class="comment">// start calls.</span>
        <span class="self">self</span>.<span class="ident">registers</span>.<span class="ident">SSRT</span>.<span class="ident">write</span>(<span class="self">self</span>.<span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span>);
    }
}

<span class="comment">// It&#39;s OK to send a channel across an execution context.</span>
<span class="comment">// They can&#39;t be cloned or copied, so there&#39;s no chance of</span>
<span class="comment">// them being (mutably) shared.</span>
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Send</span> <span class="kw">for</span> <span class="ident">Channel</span> {}

<span class="doccomment">/// DMAMUX channel configuration</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="attribute">#[<span class="ident">non_exhaustive</span>]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Configuration</span> {
    <span class="doccomment">/// The DMAMUX channel is disabled</span>
    <span class="ident">Off</span>,
    <span class="doccomment">/// The DMAMUX is enabled, permitting hardware triggering.</span>
    <span class="doccomment">/// See [`enable`](Configuration::enable) to enable</span>
    <span class="doccomment">/// the channel without periodic triggering.</span>
    <span class="ident">Enable</span> {
        <span class="doccomment">/// The DMA channel source (slot number)</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Specifies which DMA source is routed to the DMA channel.</span>
        <span class="ident">source</span>: <span class="ident">u32</span>,
        <span class="doccomment">/// Set the periodic triggering flag to schedule DMA transfers on PIT</span>
        <span class="doccomment">/// timer scheduling.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// `periodic` only works for the first four DMA channels, since</span>
        <span class="doccomment">/// it corresponds to the PIT timers.</span>
        <span class="ident">periodic</span>: <span class="ident">bool</span>,
    },
    <span class="doccomment">/// The DMAMUX is always on, and there&#39;s no need for software</span>
    <span class="doccomment">/// or hardware activation</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Use `AlwaysOn` for</span>
    <span class="doccomment">/// - memory-to-memory transfers</span>
    <span class="doccomment">/// - memory to external bus transfers</span>
    <span class="ident">AlwaysOn</span>,
}

<span class="kw">impl</span> <span class="ident">Configuration</span> {
    <span class="doccomment">/// Enable the channel without triggering</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Shorthand for `ChannelConfiguration::Enable { source, periodic: false }`.</span>
    <span class="doccomment">/// Use `enable()` to avoid possible panics in</span>
    <span class="doccomment">/// [`set_channel_configuration`](crate::channel::Channel::set_channel_configuration).</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">enable</span>(<span class="ident">source</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">Configuration::Enable</span> {
            <span class="ident">source</span>,
            <span class="ident">periodic</span>: <span class="bool-val">false</span>,
        }
    }
}

<span class="doccomment">/// Set a hardware peripheral as the source for a DMA transfer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `hardware_source` is expected to be a pointer to a peripheral register that</span>
<span class="doccomment">/// can provide DMA data. This function configures the DMA channel always read from</span>
<span class="doccomment">/// this register.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Caller must ensure that `hardware_source` is valid for the lifetime of the transfer,</span>
<span class="doccomment">/// and valid for all subsequent transfers performed by this DMA channel with this address.</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_hardware</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="ident">chan</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Channel</span>, <span class="ident">hardware_source</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">E</span>) {
    <span class="ident">chan</span>.<span class="ident">set_source_address</span>(<span class="ident">hardware_source</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_offset</span>(<span class="number">0</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_attributes</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="number">0</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_last_address_adjustment</span>(<span class="number">0</span>);
}

<span class="doccomment">/// Set a hardware peripheral as the destination for a DMA transfer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `hardware_destination` is expected to point at a peripheral register that can</span>
<span class="doccomment">/// receive DMA data. This function configures the DMA channel to always write to</span>
<span class="doccomment">/// this register.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Caller must ensure that `hardware_destination` is valid for the lifetime of the transfer,</span>
<span class="doccomment">/// and valid for all subsequent transfers performed by this DMA channel with this address.</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_hardware</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(
    <span class="ident">chan</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Channel</span>,
    <span class="ident">hardware_destination</span>: <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">E</span>,
) {
    <span class="ident">chan</span>.<span class="ident">set_destination_address</span>(<span class="ident">hardware_destination</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_offset</span>(<span class="number">0</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_attributes</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="number">0</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_last_address_adjustment</span>(<span class="number">0</span>);
}

<span class="doccomment">/// Set a linear buffer as the source for a DMA transfer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When the transfer completes, the DMA channel will point at the</span>
<span class="doccomment">/// start of the buffer.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Caller must ensure that the source is valid for the lifetime of the transfer,</span>
<span class="doccomment">/// and valid for all subsequent transfers performed by this DMA channel with this buffer.</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_linear_buffer</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="ident">chan</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Channel</span>, <span class="ident">source</span>: <span class="kw-2">&amp;</span>[<span class="ident">E</span>]) {
    <span class="ident">chan</span>.<span class="ident">set_source_address</span>(<span class="ident">source</span>.<span class="ident">as_ptr</span>());
    <span class="ident">chan</span>.<span class="ident">set_source_offset</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>() <span class="kw">as</span> <span class="ident">i16</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_attributes</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="number">0</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_last_address_adjustment</span>(
        ((<span class="ident">source</span>.<span class="ident">len</span>() <span class="op">*</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>()) <span class="kw">as</span> <span class="ident">i32</span>).<span class="ident">wrapping_neg</span>(),
    );
}

<span class="doccomment">/// Set a linear buffer as the destination for a DMA transfer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When the transfer completes, the DMA channel will point at the</span>
<span class="doccomment">/// start of the buffer.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Caller must ensure that the destination is valid for the lifetime of the transfer,</span>
<span class="doccomment">/// and valid for all subsequent transfers performed by this DMA channel with this buffer.</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_linear_buffer</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="ident">chan</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Channel</span>, <span class="ident">destination</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> [<span class="ident">E</span>]) {
    <span class="ident">chan</span>.<span class="ident">set_destination_address</span>(<span class="ident">destination</span>.<span class="ident">as_ptr</span>());
    <span class="ident">chan</span>.<span class="ident">set_destination_offset</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>() <span class="kw">as</span> <span class="ident">i16</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_attributes</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="number">0</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_last_address_adjustment</span>(
        ((<span class="ident">destination</span>.<span class="ident">len</span>() <span class="op">*</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>()) <span class="kw">as</span> <span class="ident">i32</span>).<span class="ident">wrapping_neg</span>(),
    );
}

<span class="doccomment">/// Assert properties about the circular buffer</span>
<span class="kw">fn</span> <span class="ident">circular_buffer_asserts</span><span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="ident">buffer</span>: <span class="kw-2">&amp;</span>[<span class="ident">E</span>]) {
    <span class="kw">let</span> <span class="ident">len</span> <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">len</span>();
    <span class="macro">assert!</span>(
        <span class="ident">len</span>.<span class="ident">is_power_of_two</span>(),
        <span class="string">&quot;DMA circular buffer size is not power of two&quot;</span>
    );
    <span class="kw">let</span> <span class="ident">start</span> <span class="op">=</span> <span class="ident">buffer</span>.<span class="ident">as_ptr</span>();
    <span class="kw">let</span> <span class="ident">size</span> <span class="op">=</span> <span class="ident">len</span> <span class="op">*</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>();
    <span class="macro">assert!</span>(
        (<span class="ident">start</span> <span class="kw">as</span> <span class="ident">usize</span>) <span class="op">%</span> <span class="ident">size</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span>,
        <span class="string">&quot;DMA circular buffer is not properly aligned&quot;</span>
    );
}

<span class="doccomment">/// Compute the circular buffer modulo value</span>
<span class="kw">fn</span> <span class="ident">circular_buffer_modulo</span><span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="ident">buffer</span>: <span class="kw-2">&amp;</span>[<span class="ident">E</span>]) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
    <span class="number">31</span> <span class="op">-</span> (<span class="ident">buffer</span>.<span class="ident">len</span>() <span class="op">*</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>()).<span class="ident">leading_zeros</span>()
}

<span class="doccomment">/// Set a circular buffer as the source for a DMA transfer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When the transfer completes, the DMA channel remain at the</span>
<span class="doccomment">/// next element in the circular buffer.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Caller must ensure that the source is valid for the lifetime of the transfer,</span>
<span class="doccomment">/// and for all subsequent transfers performed by this DMA channel with this buffer.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Panics</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Panics if</span>
<span class="doccomment">///</span>
<span class="doccomment">/// - the capacity is not a power of two</span>
<span class="doccomment">/// - the alignment is not a multiple of the buffer&#39;s size in bytes</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_source_circular_buffer</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(<span class="ident">chan</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Channel</span>, <span class="ident">source</span>: <span class="kw-2">&amp;</span>[<span class="ident">E</span>]) {
    <span class="ident">circular_buffer_asserts</span>(<span class="ident">source</span>);
    <span class="kw">let</span> <span class="ident">modulo</span> <span class="op">=</span> <span class="ident">circular_buffer_modulo</span>(<span class="ident">source</span>);

    <span class="ident">chan</span>.<span class="ident">set_source_address</span>(<span class="ident">source</span>.<span class="ident">as_ptr</span>());
    <span class="ident">chan</span>.<span class="ident">set_source_offset</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>() <span class="kw">as</span> <span class="ident">i16</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_attributes</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="ident">modulo</span> <span class="kw">as</span> <span class="ident">u8</span>);
    <span class="ident">chan</span>.<span class="ident">set_source_last_address_adjustment</span>(<span class="number">0</span>);
}

<span class="doccomment">/// Set a circular buffer as the destination for a DMA transfer</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When the transfer completes, the DMA channel remain at the</span>
<span class="doccomment">/// next element in the circular buffer.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Safety</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Caller must ensure that the destination is valid for the lifetime of the transfer,</span>
<span class="doccomment">/// and for all subsequent transfers performed by this DMA channel with this buffer.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// # Panics</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Panics if</span>
<span class="doccomment">///</span>
<span class="doccomment">/// - the capacity is not a power of two</span>
<span class="doccomment">/// - the alignment is not a multiple of the buffer&#39;s size in bytes</span>
<span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_destination_circular_buffer</span><span class="op">&lt;</span><span class="ident">E</span>: <span class="ident">Element</span><span class="op">&gt;</span>(
    <span class="ident">chan</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Channel</span>,
    <span class="ident">destination</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> [<span class="ident">E</span>],
) {
    <span class="ident">circular_buffer_asserts</span>(<span class="ident">destination</span>);
    <span class="kw">let</span> <span class="ident">modulo</span> <span class="op">=</span> <span class="ident">circular_buffer_modulo</span>(<span class="ident">destination</span>);

    <span class="ident">chan</span>.<span class="ident">set_destination_address</span>(<span class="ident">destination</span>.<span class="ident">as_ptr</span>());
    <span class="ident">chan</span>.<span class="ident">set_destination_offset</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>() <span class="kw">as</span> <span class="ident">i16</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_attributes</span>::<span class="op">&lt;</span><span class="ident">E</span><span class="op">&gt;</span>(<span class="ident">modulo</span> <span class="kw">as</span> <span class="ident">u8</span>);
    <span class="ident">chan</span>.<span class="ident">set_destination_last_address_adjustment</span>(<span class="number">0</span>);
}
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="imxrt_dma" data-search-index-js="../../search-index.js" data-search-js="../../search.js"></div>
    <script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script></body></html>