ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 02, 2015 at 15:56:26 PST
ncverilog
	+libext+.tsbvlibp
	+access+r
	+sv
	-y
	/apps/toshiba/sjsu/verilog/tc240c
	-f files.f
		tbsfilt.sv
		sfilt_gates.v
file: tbsfilt.sv
    mk.randomize();
               |
ncvlog: *W,FUNTSK (tbsfilt.sv,53|15): function called as a task without void'().
    randomize();
            |
ncvlog: *W,FUNTSK (tbsfilt.sv,82|12): function called as a task without void'().
	module worklib.tbsfilt:sv
		errors: 0, warnings: 2
file: sfilt_gates.v
	module worklib.sfilt:v
		errors: 0, warnings: 0
		Caching library 'tc240c' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  CIVDX3 U62 ( .A(n371), .Z0(n1692) );
           |
ncelab: *W,CUVWSP (./sfilt_gates.v,936|11): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CIVDX3.tsbvlibp,12): Z1

  CFD4X2 \acc_reg[0]  ( .D(n782), .CP(clk), .SD(n3629), .QN(acc[0]) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,3957|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD4X2.tsbvlibp,7): Q

  CFD4X2 \acc_reg[2]  ( .D(n781), .CP(clk), .SD(n3629), .QN(acc[2]) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,3958|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD4X2.tsbvlibp,7): Q

  CFD4X1 \acc_reg[1]  ( .D(n719), .CP(clk), .SD(n3629), .QN(acc[1]) );
                    |
ncelab: *W,CUVWSP (./sfilt_gates.v,3989|20): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD4X1.tsbvlibp,7): Q

  CFD2X2 \acc_reg[45]  ( .D(n524), .CP(clk), .CD(n3633), .Q(n858) );
                     |
ncelab: *W,CUVWSP (./sfilt_gates.v,3992|21): 1 output port was not connected:
ncelab: (/apps/toshiba/sjsu/verilog/tc240c/CFD2X2.tsbvlibp,7): QN

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.sfilt:v <0x27fedb18>
			streams:   0, words:     0
		worklib.tbsfilt:sv <0x1a26140a>
			streams:  29, words: 24459
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                    6565     141
		UDPs:                       1405       7
		Primitives:                30883       9
		Timing outputs:             6488      80
		Registers:                   540      47
		Scalar wires:               7016       -
		Expanded wires:               66       3
		Always blocks:                 1       1
		Initial blocks:                4       4
		Clocking blocks:               1       1
		Cont. assignments:             0       2
		Pseudo assignments:            5       5
		Timing checks:              3645    1395
		SV Class declarations:         2       2
		SV Class specializations:      2       2
		Simulation timescale:       10ps
	Writing initial simulation snapshot: worklib.tbsfilt:sv
Loading snapshot worklib.tbsfilt:sv .................... Done
SVSEED default: 1
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run



We passed the test, happy happy :)



Simulation complete via $finish(1) at time 150100720 PS + 0
./tbsfilt.sv:170   $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 02, 2015 at 15:56:45 PST  (total: 00:00:19)
