-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun May 15 17:23:42 2022
-- Host        : AA8B running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ VRAM_sim_netlist.vhdl
-- Design      : VRAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(3),
      I2 => wea(0),
      I3 => addra(1),
      I4 => addra(2),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 is
  port (
    enb_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 : entity is "bindec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0 is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(3),
      I3 => addrb(1),
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_14_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_doutb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \doutb[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[8]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[8]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(0),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(0),
      I4 => \doutb[0]_INST_0_i_1_n_0\,
      I5 => \doutb[0]_INST_0_i_2_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(0),
      I1 => \doutb[7]\(0),
      I2 => \doutb[7]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(0),
      I1 => \doutb[7]_2\(0),
      I2 => \doutb[7]_3\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(1),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(1),
      I4 => \doutb[1]_INST_0_i_1_n_0\,
      I5 => \doutb[1]_INST_0_i_2_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(1),
      I1 => \doutb[7]\(1),
      I2 => \doutb[7]_0\(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(1),
      I1 => \doutb[7]_2\(1),
      I2 => \doutb[7]_3\(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(2),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(2),
      I4 => \doutb[2]_INST_0_i_1_n_0\,
      I5 => \doutb[2]_INST_0_i_2_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(2),
      I1 => \doutb[7]\(2),
      I2 => \doutb[7]_0\(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(2),
      I1 => \doutb[7]_2\(2),
      I2 => \doutb[7]_3\(2),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(3),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(3),
      I4 => \doutb[3]_INST_0_i_1_n_0\,
      I5 => \doutb[3]_INST_0_i_2_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(3),
      I1 => \doutb[7]\(3),
      I2 => \doutb[7]_0\(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(3),
      I1 => \doutb[7]_2\(3),
      I2 => \doutb[7]_3\(3),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(4),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(4),
      I4 => \doutb[4]_INST_0_i_1_n_0\,
      I5 => \doutb[4]_INST_0_i_2_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(4),
      I1 => \doutb[7]\(4),
      I2 => \doutb[7]_0\(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(4),
      I1 => \doutb[7]_2\(4),
      I2 => \doutb[7]_3\(4),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(5),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(5),
      I4 => \doutb[5]_INST_0_i_1_n_0\,
      I5 => \doutb[5]_INST_0_i_2_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(5),
      I1 => \doutb[7]\(5),
      I2 => \doutb[7]_0\(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(5),
      I1 => \doutb[7]_2\(5),
      I2 => \doutb[7]_3\(5),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(6),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(6),
      I4 => \doutb[6]_INST_0_i_1_n_0\,
      I5 => \doutb[6]_INST_0_i_2_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(6),
      I1 => \doutb[7]\(6),
      I2 => \doutb[7]_0\(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(6),
      I1 => \doutb[7]_2\(6),
      I2 => \doutb[7]_3\(6),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOBDO(7),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(7),
      I4 => \doutb[7]_INST_0_i_1_n_0\,
      I5 => \doutb[7]_INST_0_i_2_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(7),
      I1 => \doutb[7]\(7),
      I2 => \doutb[7]_0\(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[7]_1\(7),
      I1 => \doutb[7]_2\(7),
      I2 => \doutb[7]_3\(7),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => DOPBDOP(0),
      I2 => \doutb[8]_INST_0_i_2_n_0\,
      I3 => p_14_out(8),
      I4 => \doutb[8]_INST_0_i_3_n_0\,
      I5 => \doutb[8]_INST_0_i_4_n_0\,
      O => doutb(8)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel_pipe(1),
      I1 => sel_pipe(2),
      I2 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(2),
      I3 => sel_pipe(1),
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_doutb(8),
      I1 => \doutb[8]\(0),
      I2 => \doutb[8]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_3_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \doutb[8]_1\(0),
      I1 => \doutb[8]_2\(0),
      I2 => \doutb[8]_3\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_4_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => '1',
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFCF0071E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFDF47C25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEA3C007E4F7FFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFD910FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06CED218DAEFFFFEFFFF",
      INITP_09 => X"FFFFFFFFD76B7FE7FFA5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57BF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFE87BD1B00C039C07FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3F81E1CCFFFFCDFFFFFFFFFFFFF",
      INITP_0C => X"7FFE3FFF7B9FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CFFF7FFFAFFFF0",
      INITP_0D => X"FFFFFF3FC7BFA8FFFDBFFFEEBFBFF7FEFFFFFFFFFFFFFFFFFFFFFFFF3FE39FD3",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFF3FCFFD97FFDE55FD8BFF7FD2FFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"AFEF9DFCE7FFFFFFFFFFFFFFFFFFFFFFFF7FCFF81FFFFB9DDD5C7F3FF49FFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"CBCBCBCBCBCBDBDBDCDCECEDFDFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEEDEDECDCDC",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"75758697A8A9BACBDBEDFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFEFEFEFEFEFEFDECDBCBCAA9A8988776757565656565657575",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"8697A8BACBECFDFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FEEDDCCAB9A89675534342323242435443535354545453535353424242425354",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFEFE",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"DCFEFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"54647576879798A9A9A9BABABABAB9A9A897978675645353424242536486A8CA",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFEFEFEEDECBAA8756442424141",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FEFEFEFEFEFEFEFEFEFEFEFEFDECCACAA8867453424242537698CADCFEFFFFFE",
      INIT_48 => X"FFFFFFFFFFFEFEFEFFFFFFFEDCBA877553424242537586A8BACBEDFEFEFEFEFE",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FEFFFFFEFEFEFEFEFEFDECDBB997755342435476A9CBEDFFFFFFFFFEFFFFFFFF",
      INIT_4E => X"FDEDCB9865434243647597BADBECFDFEFEFEFEFFFFFFFFFFFFFFFEFEFEFEFEFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFE",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FEFFFFFFFEFEECCAA8765342436487BADCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"CBDCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDBA8865342426487A8",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FDDBB9987654434386A9DCEDFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFEFEEDCBA88652525386B9DBECECFEFFFFFFFFFFFFEF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"436487A9DCFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFDECDBCCDEEEFEFFFEFFFFFFFEEFEFFFDFEFEEDCBA87664",
      INIT_61 => X"FFFFEECBA97653427395B8EBFCFDFEFFFFFFFFFFFFFFFFEFEEEEEFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FEED987697BADDFEBCBCDEFFFFFFFFFFFFFFFFFFFEEDDCBA8765435396B9DAFC",
      INIT_67 => X"CCDDEEFEFEFEFEFFFFFFFFFFFEFFFEB9B9BAA9EDFFEEFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFDFCDBB87553537597",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"99BCEFFFFFFFFFFFFFFFFFFFFFFFFFFEECCA9764525396C9FDFEFEFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFEDDCA9879887BAEDEEFFEFFFFFFFFFFFFFFFFFFEFEDC986587CBBB",
      INIT_6E => X"FFFFFFFFFFFFFFFFEFFFFFFFFFFFFDECB98652426498CBEDFFFFFFFFFEFEFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFEFEFEFEFFFEEDBA75535363A9CBFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"97A88665A8CCEEFFFFFFFFFFFFFFFEFFFFEDBA987687BABAA9DDFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFECA9763425386CAEDFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFDCB987",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FEFEFFFEDCA975424376CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFEDCB98BADB9786B9DCFEFFFFFFFFFFFFEFFFFFFFFFFFFEFE",
      INIT_7A => X"5376BAEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECB876586A7977597DCEEFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEEDB97553",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"535365A8ECFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"EEBA76B9ECA87586CBFEFFFEFFFFFFFFFFFFEEFEFFFEDCDBFEFEFEFFFFEECB98",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => ram_doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFD0FFFF5F73FFB3FFFAFCBFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFE7817FD",
      INITP_01 => X"FFFFFFFFFFFFFFFFEDFFFFFEBA7FF2D77DEDE1FCFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"F7BDFFFFFFFFFFFFFFFFFFFFFFFFFE97F5FF9F3E3FA7D793EDD9FCFFFFFFFFFF",
      INITP_03 => X"FDB07F1A7FF937FE9FFFFFFFFFFFFFFFFFFFFFFFFFFF7FDAFF76D7FFC45F9D6F",
      INITP_04 => X"FFFFFFF8BFFF9FFF5DE088FFF9F7FEBFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFF5F",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFF777F4DFFB45FFCDFFF80F7F3FFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFF5AF9FEDFFFFFFFFFFFFFFFFFFFFFFFFC7FFF637EC7FFFFFFFE047FF8FFFFF",
      INITP_07 => X"FFFC3CFF6BFCF9FBC6CF33FC7FFFFFFFFFFFFFFFFFFFFFFFB3FFFEB7EFFDFB3F",
      INITP_08 => X"FFFFFFFFFFEE1FFFFFBEFA0E1CFD7B1DA707FA7FFFFFFFFFFFFFFFFFFFFFEF67",
      INITP_09 => X"7DFFFFFFFFFFFFFFFFFFFFFF3E9F7FFCAEFF0F0FF83F6F48FFB37FFFFFFFFFFF",
      INITP_0A => X"FFFFFC5B7FFFF8BFDFDFFFFFFFFFFFFFFFFFFF3F7FEFFE54FC1FFFF8AFFFFCF8",
      INITP_0B => X"FF31677FFFBFFA87E1FC2DFFFFF84F2FDFFFFFFFFFFFFFFFFFFF79B7FFFEBFE4",
      INITP_0C => X"FFFFFFFFFFFFFFFFFBFDBFFF5FBF3CE03E0FFBFFE7DF3FCFFFFFFFFFFFFFFFFF",
      INITP_0D => X"B87F2C16A7FFFFFFFFFFFFFFFFFFFFF5FEB7ECDFB701010004307FA78F97FFFF",
      INITP_0E => X"E81A6668004D109C1CDE65C7FFFFFFFFFFFFFFFFFFFFCFFFD5689CBF0D039080",
      INITP_0F => X"FFFFFFFF87FF6DB6FD80F5836E846E5CF8E7F5F7FFFFFFFFFFFFFFFFFFABFDC7",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEDBA977474968697FDFFFEFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFEEC97535364A9DCFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"86CBFEFFFFFFFFFFFFFFFFFFEDA98798EEFFFFFFFFFFEEEDBA76434387CBFEFE",
      INIT_06 => X"FFFFFFFFFFFFFECB8574968575B9EDEDEEFFFFFFFFFFFFFFFFCC999786A8B875",
      INIT_07 => X"FFFFFFFFFFFFFFFFFDFCC975425397CAEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FEFFFFFDCA756498DCFEEEEEFFFFFEFFFECB87545375B9FDFEFEFEFFFFFFFFFF",
      INIT_0C => X"8597C9A875647687BAEDFFFFFFFFFFFFEEEEEEBA6586C99775B9FDFFFEFFFFFF",
      INIT_0D => X"EBB8745264A8DCFEFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB9",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"DCEDCBBBEEFFFEFFFEFEEDA9645375A8FDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"66BBFFFFFFFFFFFFFFDDBA9897C9ECDA86B9EDFFFEFFFFFFFFEDBAA886424286",
      INIT_13 => X"FFFFFFFFEDCCDCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDA996B9DBCA86433244",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEEDDC96635275BAEDFEFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFEEDB9756364A8DCFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"DDBB876476B9DBEBCADCFEFFFFFFFFFFFDCA765352414264B9CB9899DDFFFFFF",
      INIT_19 => X"FEFFFEFFFFFFFFFFFFFFFFFFFEFFFEA98696B9DBA8545477A9CBEEFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFECB87525386CAFDFEFFFFFEFFBBAACCBAA9DC",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"5398DCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"EDFEFFFFFFFFFFFFFECA86524141525286A898A9DCFFFFFFFFFFFEFEFDCA8653",
      INIT_1F => X"FFFFFFFFFFFEDC876375A8BA977598DCEDFEFFFFFFFFFFFFEEDDA97676A8DBEC",
      INIT_20 => X"FFFEFEFEFDCB87546497CBFEFFFFFFFFFFDD8887CBBAA8A8EDEDEDFEFFFEFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FEEC975241516274636497A9DCFFFEFFFFFFFFFEFEFECA97425497DBFEFFFFFF",
      INIT_25 => X"6485A8B99797CBFEFEFFFFFEFFFFFFFFFFFECB977586BAECFFFFFFFFFFFFFFFF",
      INIT_26 => X"A9DCFFFFFFFFFFFFFFDC8898CABA978597A8B9ECFEFEFFFFFFFFFFFFFFFEA965",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFDCA765455",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"9675A8B9CBFFFEFEFFFFFFFEFEFEFEEC98545397DCFEFFFEFFFFFFFFFFFFFFFF",
      INIT_2B => X"FEFEFEFEFFFFFFFFFFFFEDCAA8B9DCFEFFFFFFFFFFFFFFFFFEFDA852515163A7",
      INIT_2C => X"FFFEDCCBBAA88674636496CAECFEFFFEFFFFFFFFFFED9876B9C9DBDBDBDBFDFE",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFDCA754365AAEEFFFFFFEEFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFEFDFD98545486DBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FDFEFEFEFDFDFEFFFFFFFFFFFFFFFFFFFEED8642635151A796648698BAFEFFFF",
      INIT_32 => X"966385A786A8DCFEFFFFFFFFFFFECBCBFDFDFEFEFEFEFEFDFDFDFDFDFDFDFDFD",
      INIT_33 => X"FFFFFFFFFFFFFFFFFDFDCA745265AAEEFFFFFFFFFFFFFFFFFEFFFFFEDCCACAB9",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FEEDA8544286DBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFEFECC65538573519564425376A9EEFFFFFFFFFFFFFFFFFEFE",
      INIT_38 => X"FFFFFFEEFFFFFEFEFEFEFDECCAC9B9A79797969696869797A8B8B9DAECFDFEFF",
      INIT_39 => X"FDDA744164BAEEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEEC96637474424286CB",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFBA8697CAB8858574637598CBEEFFFFFFFFFFFFFFFFFFFFFEFEECA8646396DA",
      INIT_3E => X"DBB9A7866453524241413131414141414141526486A8CADCDDEEFFFFFFFEFEFE",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFEEDA862627374746364BAFEFFFFFFFFFFFEFD",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDA855174B9FDFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"536486BAEDFEFFFFFFFFFFFFFFFFFFFEFEFEFEECA85253A7EEFFFFFFFFFFFFFF",
      INIT_44 => X"41313041414131304041414142425476AACCEEFFFFFEFEFEFFAAA9ECFDFCC996",
      INIT_45 => X"FEFFFFFFFFFEDC9841849585DADAA8DCFEFFFFFFFFEDDCA98664424231314131",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDC865162C9FDFEFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFEFEFEFFFFFFFFFFED986353B7EBFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"41404040404040415285B8DCFEFFFFFFEEDDDDEEFFEECCA9875465CBFEFEFFFF",
      INIT_4B => X"5386A898DCFEEEFFFFFEFEFDEBB8846240404040404040404040404040404040",
      INIT_4C => X"FFFFFFFFFEFEDB975375B9EDFFFEFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDD99",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"CCDDFFFFEECB976373B9FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"40526487CBEEFFFFFFFEFFFFFFFFEEDDCB8787CBFEFFFFFFFFFFFFFFFEEDCBA9",
      INIT_51 => X"FFFEFDCA96735140404040404040404040404040404040404040404040404040",
      INIT_52 => X"5498ECFFFFFEFEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFEEBB86BADCCBEDFFFEFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEECA854",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"4175CAFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FEFEFFFFFFFFFFFFFECBCBEDFFFFFFFFFFFFFEFEDCA98788A9AAFFFEFFFECB86",
      INIT_57 => X"5140404040404040404040404040404041404040404040404041414286BAEDFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDCCEDFFFEFEFFFFFFFEEDBA8552404040",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDB9644397DCFFFFFEFEFFFE",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFEFEFFFFFFFFFFFFFFFECB988698CBCB98CCEEFFFFFECB745276DCFFFFFFFF",
      INIT_5D => X"40404040404040404040404040404040505140405275A8ECFEFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFEDB97542414141514040404040404040",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFEFECA655386DCFEFFFEFEFFEDCBEDFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFEDC9897CAFDFEFEBAAADDFFFFFFFEB9534298DDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"404040505050404040404041414174B8FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFEDB97541314141404140404141414040404040404040404040",
      INIT_65 => X"FFFEFEEC864275CBFEFEFFFFFFFECB88AAEDFFFFCCDDFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FDDCA9CBFFFFFFFFFC974364A9EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"4040405050304173B9ECFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFCB8797CAFDFDEC",
      INIT_6A => X"6442304141413040404040404040415140404151514141404141404040404040",
      INIT_6B => X"FEFFFFFFFFFFCCA977BAEDCC99BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA9",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDA95353B9FD",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FDDB874376CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"75B9FDFFFFFFFFFFFFFFFFFFFFFFFFEECB988697C9DAC9A7B8EC87BAFEFFFFFF",
      INIT_70 => X"4141515152637484859696969696969674746352515050405050404050404040",
      INIT_71 => X"7687988776AAEEFFEEFFFFFFFFFFFFFFFFFFFFFFFFEDCA744141414141414041",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDBA655497ECFEFEFFFFFFFFFFEEDC",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFEEBB65A8A9757495856363CA64A9EEFFFFFFFEFEBA545499EDFF",
      INIT_76 => X"C9C9C9C9C9C9CACAC9C9C9B8A695736240504030404040404185CAFDFFFFFFFF",
      INIT_77 => X"DDFFFFFFFFFFFFFFFFFFEEFFFECA86524051514040414140627485A7B8B8C9C9",
      INIT_78 => X"FFFFFFFFFFFFFFFFFEDC864376CBFDFFFEFFFFFFFFFFEECCA864425376A9CCBB",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"65CADB745151519673856498FEFFFFFFFEFFFEA95454BAFDFFFEFFFFFFFFFFFF",
      INIT_7C => X"869797A8B8B8B8B89573515140404040415396DBFEFFFFFFFFFFFFFFFFFFEE88",
      INIT_7D => X"FFFFFFFFDC9752305140404040517395B8B8B8B8B8A796857575757575758686",
      INIT_7E => X"ED985465B9FDFEFEFFFFFFFFFFFFBB777486979797878798DDFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(13),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F6FFFFFFFFFFFFFFFFFFFF87FAA67FFF13A60002092FDF113FEFFFFFFFFFFFFF",
      INITP_01 => X"FFFAB0337FD81FFAFBFFFFFFFFFFFFFFFFFF1FFAEBFFF6EF547E0B08B7FC4FEF",
      INITP_02 => X"DFFFC7F8A714FFFFFF09581ED1777E7FFFFFFFFFFFFFFFFFFEDFFFD7FE0711DF",
      INITP_03 => X"FFFFFFFFFFFFFC3EFFEFE5B8CFFF7FFBFFFF87C6EF7E7FFFFFFFFFFFFFFFFFFC",
      INITP_04 => X"DE69A73E1FFFFFFFFFFFFFFFFFFBBFFFAB99DBFFFAF87FFF8C29CCAD3E3FFFFF",
      INITP_05 => X"DBFFF3FFCE809CE57E5FF55FFFFFFFFFFFFFFFFFFF7DFFFF25D93FC67329FFE2",
      INITP_06 => X"FFFFFAFFFF3D831FFCD8503AE6E060BE9EF77CFFFFFFFFFFFFFFFFFEFFFF3F6E",
      INITP_07 => X"8CFFFFFFFFFFFFFFFFF2F3FDBAC0FFF8C00007B5EBC05FDE77BCFFFFFFFFFFFF",
      INITP_08 => X"0051D6BED7FE1386FFFFFFFFFFFFFFFFF3F3CFF7824FF18000075475894FFE7F",
      INITP_09 => X"FFFD877B28000000210E183FF679A6FFFFFFFFFFFFFFFFF7FD6FEF92BB740000",
      INITP_0A => X"FFFFFFFFFFF7FE8FFB46B75C000001002E5D5DF3A3EBFFFFFFFFFFFFFFFFF772",
      INITP_0B => X"FDF167F7FFFFFFFFFFFFFFFFCBCD33EEB669ED600000116E3BD9FA73EFFFFFFF",
      INITP_0C => X"8600020602B7F9F0F8DFE3FFFFFFFFFFFFFFFFDFF93DECF0EF6E00020327358D",
      INITP_0D => X"FFD7B8F6AFCFB02E00020102BF94748EBFE1FFFFFFFFFFFFFFFFA783956CD49A",
      INITP_0E => X"FFFFFFFFFFFFFFFFF7F9C99F9F216F000016C38FBB780BAFE1FFFFFFFFFFFFFF",
      INITP_0F => X"A0ABE03DBF5FFDFFFFFFFFFFFFFFFF8EFDE61ECB234D000193414FFD7B7ACFEB",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"846364B9EDFEFFFFFFFFFEDC865487CBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"C9B8A78462524130404163A8DCFEFEFFFFFFFEFFFFFEED8754B9C974525151B7",
      INIT_03 => X"4050516284A6B7C8A796868575869697A8A8A8A9A9A9A9A9979898979797A8B8",
      INIT_04 => X"FFFFFFFFFFEEBB88A7DAFCDBB9B9B9CBDDFFFFFFFFFFFFFFFFFEEDECB8634040",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFCA755497DCFEFEFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFEBA646498EDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"51414164A9EDFEEEFFFFFEFEFEFEFEBA7575A785516284A7735386ECFEFEFFFF",
      INIT_09 => X"758697A8BACBDCEDFDFDFEFEFEFEFEEEEDEDDCCBA998878697A8C9C9A7745251",
      INIT_0A => X"FCFDFDB9A8DCFEFEFFFFFFFFFFFFFFFFFDFDECB974414051406284A6B8C9A785",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEED875365CBFEFEFEFFFFFFFFFFFFEEDDCB",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"CBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"DBEDFEFEFEFEFFEDCA8696A796A7A7857497DCFFFEFFFFFEFFFFFFFFEC865375",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEDDCBA87868597C9C9A774404141426376A8BA",
      INIT_10 => X"FFFFFEFEFFFFEEDCC9A875635241415173A6C9B896858697BACBEDFEFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFEBA545498FDFEFEFFFFFFFFFFFFFFFFFFFFFDFDDB8686DCFEFE",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FEDB97A7DACA9686B9EDFFFFEEFFFFFFFFFFFFFFFECA755398EDFFFFFFFFFFFF",
      INIT_15 => X"FFFEFEFFFFFFFFFEDCCB977586B8C9B9956240414241425375A8CAFDFEFEFFFE",
      INIT_16 => X"6342313030417396C9B897868697CAEDFEFFFFFFFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4386DBFEFEFEFFFFFFFFFFFFFFFFFFFFFEFEEC7654A9EDFEFEFEFEFEEDDBA886",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEC86",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FEFFFFFEFFFFFFFFEFFFFFFEFEECA75375CBFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFEFDCB866485B9EAB774514152423141527497CAEDFEFFFFFECA98978686B9",
      INIT_1C => X"A8867598CCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFEFEFFFFEE9976AAFEFFFEFEFDCAA7745251204152414174A7C9",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEBA5443A9FEFEFEFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"EFFFFFFFFEFDC9755398EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"A6D8C885514141413130314275A8DBFEFEFEEDBA7565BAEDFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFEEDDCDDDDDDDDEDEDEDEDEEEFEFFFFFFFFFFFFFFFEFEFEEDA87575",
      INIT_23 => X"FFEFFFEECCEEFEEDFDDBA874514040404141415285C9B8867598CBFEFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEDC874376DCFFFEFEFFFFFFFFFFFFFFFFFFFFFE",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"4276DCFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"41414130415487BAFEFFFEEDCBCBEDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEBA8",
      INIT_28 => X"8888787878888989A9AABACCDDEEFFFFFFFFFEFEFEFEEB977295C8D9A7523030",
      INIT_29 => X"CA9652404040506151304196C9A78686BADCFFFFFFFFFFEFFFEFDDBCAA9A9989",
      INIT_2A => X"FFFFFFFFFECB6543BAFEFFFEFFFFFEFFFFFFFFFFFFFFFFFEFFEFFFFFEFFFFFFD",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"B9DBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFEDB7452B8FCFDFFEFFF",
      INIT_2E => X"55656667789AACCDEFEEEEFEFEFEFEFECA8765A8CA9763404040505040405163",
      INIT_2F => X"5072A6B9976688DDFFFEFFFFFEFFFFFFDEBC8977666554544444455555555555",
      INIT_30 => X"ECFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEECA87531304151505040",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEC865386",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFEFFFFFFFFFEEEDFEFFFFFFFFFFED965285DBFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"9999A9AABACCEDFFEDCB988798B9A763405050404041515263A8ECFEFFFFFFFF",
      INIT_35 => X"FFFEFEFFFFFFEECC8A7866555444444444444445454444545454555556576778",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEDCA864424241414040506062A6C8978799CCFE",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFECA655398FEFFFFFEFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"B8DCFEFFFFFFFFFEC96352B8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFCC9876A8CAA752504040404041413063A8ECFFFFFFFFFFFFEEFFFFFFEEBB",
      INIT_3B => X"564645444443434444444444444444444344444445454545556665657688AAEE",
      INIT_3C => X"FFFFFFFFECA864313142414041405072A6B8977699DDFFFFFFFFFFFFFFFECC88",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFEFEFDA85375CBFEFEFEFEEDEEFFFFFFFFFFFFFFFFFEFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"EC864196FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"9662404050403041414164B9EDFFFFFFFFFFFFFFFEFEDC9763B9FDFEFFFFFFFF",
      INIT_41 => X"4444444444444444434444444545454544554443445577ABDEFFEFCC9876A8DA",
      INIT_42 => X"4141414151406194C99786A9DEFFEFFFFFFFFFFFEECC99554645454444434344",
      INIT_43 => X"FFFEFEDB755397FDFFFEFEFDBAA9CBFEFFEDDDEEFFFFFFFFFFFFFFEDA8644141",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"51404174B9EDFFFFFFFFFFFFEDCAB98663A7CADCEEFFFFFFFDB94264DBFEFFFF",
      INIT_47 => X"444444444444444444544433454546789CDFEFFFDD8775A8D995514040404040",
      INIT_48 => X"9787A9EEFFDECDEFEFEFFFFFCC99664545454444433343434334443444444444",
      INIT_49 => X"FFFEFFFEBA97BAEDDBA987A9DCFEFFFFFFFFEDB96441404141304151415295C8",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB95464BAFE",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFDB8574969585746598CCFEFFFEDB6453B9FEFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"43433334453536476AADBEDFFFCC8774C9B88451404040404040404175CBFEFF",
      INIT_4E => X"DFEFFFDE9A574535453534444343434333343434344444444444443434343443",
      INIT_4F => X"86646497DBFEFFFEFFFECA7552404040403041414185B8B776A9DDFFEFBDABBC",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED975386DCFEFEFEFEFEECDBCAA8",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"8351303155AAEEFFFEFD864287ECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"5A7C9DCEEFFFCC7696B8B87440405040304041405297DCFFFFFFFEFEDB635284",
      INIT_54 => X"4535344444444344433434343444444444444444444444444343444535353648",
      INIT_55 => X"FEDC9752415040404040404174B8B886AADDFFFFDEAC9A8ABDDFDFAC68464636",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFECB7554A9FEFEFFFFFEDCDBCAA7758596A8CBEDFEFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FEFEB95365CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"63A8D9A651404040504040404164B9FEFEFFFEFEDB7541515040527598CCFFFF",
      INIT_5A => X"44444444444444443444444444444444444344453536486A6D6B8CBFDFFFFFCA",
      INIT_5B => X"3051415397B99797DDFFFFDEAB7867688BADBE7B484859483534344444434333",
      INIT_5C => X"FEFEB95464CAFEFFFFFFEDA8867586A7A8DAFCEDDCDCEDFFEDCA643040504040",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"40404051414186DCFEFFFFFDA8635140504085DBEDFEFFFFFFFEED6553A8FEFE",
      INIT_60 => X"443444444444545444444434353637595C6C7DAEEFFFFFFEB975B8C984514040",
      INIT_61 => X"FEFFDD9967455647696A6A59495A6B4A45454444444343433334343444443444",
      INIT_62 => X"FFFEBA656497CADB9685B9CAA8A9DCFEDB7541515040505040404185B99776CA",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD974387EDFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFEDCA9644152738463A7ECFEFFFFFFFFFEFD865397EDFEFFFFFFFFFFFFFFFF",
      INIT_66 => X"44444434353637495C5C7DAEDFFFFFFEDC9786B8A773514040404040403063A9",
      INIT_67 => X"48595A4A4A5B5B4A454545444443434444443434444434443434444444555544",
      INIT_68 => X"758696867576BAEDB963405150405050404063A8A887A9DCFEEDA97755454646",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDC865398EDFFFFFFEDA98798B9B9B9",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"856397FDFFFFFFFFFFFEFEA85375DBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"4C5C6C9EDFFFFFFEFECA75A7C99562404040405040405286DCDCA97654527496",
      INIT_6D => X"4545454444444444444434344444344444444444456666554444443435363748",
      INIT_6E => X"8552405040405040405186B99787DCFEFECB7654444445353637494A5B5C5C4A",
      INIT_6F => X"FFFFFFFFFFFFFFFFFEBA6564BAFEFFFFFFEECCCCDBB99797A8B986647576A9DC",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFCB5454BAFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFED9786B9A773504040505040405163CAEDBBA9A9977574534286ECFFFFFFFF",
      INIT_73 => X"3434343444444445444444344577887655334445353636474C5C6C9DDFFFFFFE",
      INIT_74 => X"4063A8A986A9EEFFEEA95544444445353627394B5C5C5C3A4545454444444444",
      INIT_75 => X"FE985376DCFFFFFFFFFFFFFFFECBA9A9ECED9776A9BACBCB6341405050405040",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"4141404040404041B9FDFEEEFEDCA886646598DDFFFFFFFFFFFFFFDC6553A8FD",
      INIT_79 => X"554544344577999966444444353536364B5C6C9CCEFFFFFFFFFFCB86A8C98561",
      INIT_7A => X"CC885444444434353626384B5C5C4B3A35353434344343433334343444344455",
      INIT_7B => X"FFFFFFFFFFFEEDFEFEFDBABADCFDEDA941414150504040405185CA8787DDFEFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD864397EDFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"75DCFFFFFFFFEDECCBCBDDFEFFFFFFFFFFFFFFED875387ECFFFFFFFFFFFFFFFF",
      INIT_7F => X"88443444343535353A5B6B9CDEFFFFFFFFFFED9886C9A7634141404050404041",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(13),
      I1 => wea(0),
      I2 => addra(12),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00FEB0D2FE0145405BF8147FFFF0FFFFFFFFFFFFFFFFAEEFDE307E70C9000453",
      INITP_01 => X"FFFFFFF74EFD7FC0FE33D7FFB3860007F215FFFFFBFFFFFFFFFFFFFFFF9EF8FE",
      INITP_02 => X"7FFFF2FFFFFFFFFFFFFF7F8BFF7DF5F62BF53FF80CE06FF18837FFFEFFFFFFFF",
      INITP_03 => X"7FDDDF7097F8119FFFFF7FFFFFFFFFFFFF7F2FFFFFF4EE2B853F71C46067FE40",
      INITP_04 => X"5FFFFCFA7E436CFF8BD3D007FBD39FFFFA7FFFFFFFFFFFFF7EBFFFFEF3BE43E9",
      INITP_05 => X"FFFFFFFFFFFF7F7BFFF8F9DE43DFFFCBAD904FFA53BFFFFFFFFFFFFFFFFFFF7E",
      INITP_06 => X"AFFCCA1FFFF87FFFFFFFFFFFFF7E9BFFFCEABE4605FF94F3B87FFE8A9FFFFBFF",
      INITP_07 => X"3E882DFF94BE818FD8C81FFFFC7FFFFFFFFFFFFF7E9BFFFCCA3ECFDBFF28CDC8",
      INITP_08 => X"FFFF7FBBFFFE10BFD4EFFD388AF59FFE8E9FFFF97FFFFFFFFFFFFF7F7FFFFE48",
      INITP_09 => X"FFF97FFFFFFFFFFFFF7FBBFFFE01BF5562FFEABBA087FC0E5FFFF97FFFFFFFFF",
      INITP_0A => X"171028CFFC65FFFFF97FFFFFFFFFFFFF7FBBFFFC07FFA2FDF9A082A0B7FC463F",
      INITP_0B => X"C7FE877FC7FDAF180A49D7FC653FCFF97FFFFFFFFFFFFF7F3FFFFD077F25F121",
      INITP_0C => X"FFFFFFFFFF7FBBA7BD41BFC6FA286A0491D7FCE57F90F97FFFFFFFFFFFFF7F3F",
      INITP_0D => X"FD8E7FCE797FFFFFFFFFFFFF7FBB99BF01BF81FA74310280B7FCC4FF96797FFF",
      INITP_0E => X"A7F5F6E4016E9BFE95FF3D787FFFFFFFFFFFFF7FBB95BE91BFB2FA8C39020327",
      INITP_0F => X"FFFE1FDDFE747FA5FA3BE0086E8BFCD6FF72F87FFFFFFFFFFFFFFE1FE7FF247F",
      INIT_00 => X"2516284A5B5B4A3935353434333333333334343434344577675544344567AACC",
      INIT_01 => X"FEFEEDEEFEFEED87414141504040404063A8B976A9FFFEEEBC67554443343435",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDC7553A9EDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFEFEA85476DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"3A5A7CBDEFFFFFFFFFFEFEBB76A8C984424140405050405163DBFFFFFFFFFFFE",
      INIT_06 => X"35353434333333333334343434446699886644454567ABEEAB66444434353535",
      INIT_07 => X"404140404040405186B99787CCFFFFEEAC675545444434352526384A4A4A4A38",
      INIT_08 => X"FFFFFFFFFFFFFFFECA6464BAFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECA65",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFEFEB95465CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFEFFEE8786DAA6524240405040404053CBFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_0C => X"33343434344577BBAA6644454556ABEFCD774544344535354A5B8CCEFFFFFEFF",
      INIT_0D => X"A7B97699EEFEFFFE9B564545444434242526384A4A4A39283535343433333333",
      INIT_0E => X"A95465CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEA9644140404040404052",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_10 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"643141514040504051A8FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB6553C9",
      INIT_12 => X"BB6755454467ABEFDE9A564535343435486A9CCEEFFFFFEFFFFFFFEEBA76A9CA",
      INIT_13 => X"AA5554433344232416173A5C4B392827343434333333333333333344445599CD",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFDA8524040404040514174B89865DCEEFFFFED",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDA74287DDFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4197EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC7553A8FEFFFFFFFFFFFFFF",
      INIT_18 => X"EFBD784545353445486A8BBEEFFFFFFFFFFFFFFECC86A8CB7541415040405040",
      INIT_19 => X"26284B6D4B3928163434343333333333333344344577BBDEBC7855554567ACEF",
      INIT_1A => X"FFFFFFFFFEEDA7424040404040515175B99887EDFEFFFFEDAA55444333442325",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC964287DDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFED865397EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"48698ABDDFEFFFFFFFFFFFFFED9887CB97424150404040404196DCFFFFFFFFFF",
      INIT_1F => X"343433333333333333444444669ADDEFBC7855675667BCEFEFDE9A5645453445",
      INIT_20 => X"4040404040405296B997A9FEFFFFFFED9A5544433344242526385B6D5B4A3826",
      INIT_21 => X"FFFFFFFFFFFFFEEC854298EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEC9642",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFED975386EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFEBA86CAB9634140404040404186DBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"3344445578BBDEDEBC7856786767BCDEDEDEAB564545343447587ABDEFFFFFFF",
      INIT_26 => X"A886CBFFFFFFFFED9A4544443344232526495B6C6C5B49273333333333333333",
      INIT_27 => X"7442A9EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB864140404050404063A7",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEB",
      INIT_29 => X"DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"CA744140404040504186DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA85375",
      INIT_2B => X"CC8866897878CDDEDEEFCD7845443434365779CDFFFFFFFFFFFFFFFEFFDC87B9",
      INIT_2C => X"9B45344434342325475A6B6B5B6A48263333333333333333333344679ACDDEDE",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFEDB864140404040404073B8A786DCFFFFFFFFEE",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDA6453BAFEFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"4186DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA96475DBFFFFFFFFFFFFFF",
      INIT_31 => X"EFEFDE9956444434354678CDFFFFFFFFFFFFFFFEFFED97A8DB85514040504040",
      INIT_32 => X"587B7B5A4948372533333333333333333344669ACDDEEFEFCC88779A899ADEEF",
      INIT_33 => X"FFFFFFFFFEDB864140404040404084B89798EEFFFFFFFFEEAB45344434342435",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFECA6364CBFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEB96464CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"354567CCFFFFFFFFFFFFFFFFFFED9898DB855240405040404186DCFFFFFFFFFF",
      INIT_38 => X"333333333333333345679ACDEEEFEFEFBC8889AB9AABCDCDBCCCCDAB56444433",
      INIT_39 => X"40404040504085B897B9FEFFFFFFFFEEAB563434333434568AAD9D6947363535",
      INIT_3A => X"FFFFFFFFFFFFFEC95364CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDC8641",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFCA6463CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFED9897DB965240405040404086DCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"5689CCDEEEDEEFEFBC88AABC9A9AAB898989BBAB66444433343466BCFFFEFFFF",
      INIT_3F => X"86BAFEFFFFFFFFEEBC56443433334467CDEFCF8A462423343333333333333334",
      INIT_40 => X"5264DBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEC974140504030514196B9",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB9",
      INIT_42 => X"CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"DBA75140405040414197DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB6453",
      INIT_44 => X"BB99CDCDBC9A569ABCBC789966554433344466AAEEFFFFFFFFFFFFFFFFEDBA86",
      INIT_45 => X"BB67343344333389DDFFFFCD78343333333333333333445667889A9A9ACDEFEF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEC974240404040404196B986BAFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB84186DCFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"41A8EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB6453CBFEFFFFFFFFFFFF",
      INIT_4A => X"BCCD9AAB6644433334345599EDFFFFFFFFFFFFFFFFFEBA86DAA7524040504041",
      INIT_4B => X"EEFFFFEEAA553322334444334455565656789A8978ABDEEFCCBBDEDECD8A5689",
      INIT_4C => X"FFFFFFFFFFED974251404040405196B886BAFFFFFFFFFFFFCC77443344334499",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB84186DCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFEDB6453CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"34345588DDFFFFFFFFFFFFFFFFFECA76DAA852404050404041B9EEFFFFFFFFFF",
      INIT_51 => X"3444444456776756569ABCABABCDEFFFDEDDEFFFCD8957789ACDCCCC66444343",
      INIT_52 => X"514040404052A7B886CBFFFFFFFFFFFFDC885433434355AAFEFFFFFFDD875544",
      INIT_53 => X"FFFFFFFFFFFFFEB84186DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA852",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFEDB6453CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFECA76CAB862404050404042CAFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4668899BCDDFDEEFEFEFFFFFDE9A687889CDDECD7744433334344477CCFFFFFF",
      INIT_58 => X"86CBFFFFFFFFFFFFED995543433365BAFFFFFFFFFEBB99886745344578897856",
      INIT_59 => X"4186DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEB953404041404052A7B8",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8",
      INIT_5B => X"CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"DAB862404050404063DBFFFFFFFFFFFFFFFFEEEEFEFFFFFFFFFFFFFFFEDB6453",
      INIT_5D => X"EFFFEFEFDFAC9B9AACDFEFCD7744433334344477CCFFFFFFFFFFFFFFFFFEBA75",
      INIT_5E => X"EEAA5543333366CBFFFFFFFFFFDECDBCAA774555789A89576868689ADEFFEFFF",
      INIT_5F => X"FFFFEEEEEEFEFFFFFFFFFFFFFEFECA65404051404052A7B886CBFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB84186DCFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"86ECFFFFFFFFFFFFFFEECCBBCBCCDCEEFFFFFFFFFEDB6453CBFEFFFFFFFFFFFF",
      INIT_63 => X"DFEFEFBC6744433334344477BBFFFFFFFFFFFFFFFFFEBA75DAB8624040504041",
      INIT_64 => X"FFFFFFFFFFEFDFCDBB9A675679BCBC8A8A7989ACDFEFEFEFEFEFEFEFEFDFCECE",
      INIT_65 => X"FFFFFFFFFEFEDC86404041404052A7B986BBFFFFFFFFFFFFFEBB6644343477CC",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB84186DCFFFFFFFFFFFFEECCBBCBDDEEFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFECCBBCBBBBBCCFFFFFFFFFECB6453CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"33445577BBEEFFFFFFFFFFFFFFEDB976DAA7524040504051B8EDFFFFFFFFFFFF",
      INIT_6A => X"BCAB895779BDDFCEACACBDDFEFEFEFEFEFFFEFEFEFEFEFEFDFEFDFAB66444333",
      INIT_6B => X"51404040405297B986BAFFFFFFFFFFFFFFCC6644344488DDFFFFFFFFFFEFDFBD",
      INIT_6C => X"FFFFFFFFFFFFFEB84186DCFFFFFFFFFFFFDEBCAAAACCEEFFFFFFFFFFFEFEEDA8",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFECB6453CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFEDBA86DAA7514040505152CAFDFFFFFFFFFFFFFFFFEEEEFEDDCBCC",
      INIT_70 => X"DFDFEFEFEFFFFFEFEFEFFFEFEFEFDFEFEFEFEFAB6744333333445678BBEEFFFF",
      INIT_71 => X"86BAFFFFFFFFFFFFFFCC6745444589DEFFFFFFFFFFEFDFCECDBC9A7879ACDFEF",
      INIT_72 => X"4186DCFFFFFFFFFFFFEECCBBBBDCEEFFFFFFFFFFFEFFFECA62414040405297B9",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8",
      INIT_74 => X"CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"DA96523041414175EDFEFFFFFFFFFFFFFEFEEFEFFFEEDCDBFDFFFFFFFFBA6362",
      INIT_76 => X"EFEFEFEFEFFFFFEFEFEFDEAB5545334333446699BBEEFFFFFFFFFFFFFFFDA897",
      INIT_77 => X"FFCC7744444499EEFFFFFFFFFFEFDEDEBDCDBDAB8A9ACDEFEFEFEFEFEFFFEFEF",
      INIT_78 => X"FFFFDCCBEDFEFFFFFFFFFFFFFFFEFDEC86314140405095B886BAFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFB94365DBFEFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"EDFFFFFFFFFFFFFFFEEDDDCDDDDCCBECFEFFFFFFFFBA6363DCFEFFFFFFFFFFFF",
      INIT_7C => X"EFDEDEAB56553333344567AABBEEFFFFFFFFFFFFFFED9797EB855140414052A8",
      INIT_7D => X"FFFFFFFFFFFFEFDECECDBDCDBCACCDEFEFEFEFEFEFEFEFEFEFEFFFEFEFEFFFEF",
      INIT_7E => X"FFFFFFFFFFFFFEFDA8534140505094B886A9FFFFFFFFFFFFFFCC77444455AAFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA5364CBFEFFFFFFFFFFFFCCBABBDCEDFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => wea(0),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"9EFFFFFFFFFFFFFFFFFFC3FF769FB5F050C03875ABFFABFF71DFFFFFFFFFFFFF",
      INITP_01 => X"A5175BBB79FFE6BB7FFFFFFFFFFFFFFFDFD3FFE15F33F25FFFB070BBFBFFFFFE",
      INITP_02 => X"FFC4BFA5F295F928055BBC23FF61B77FFFFFFFFFFFFFFE1EE3FFFBFFB3CBAFFA",
      INITP_03 => X"FFFFFFFFFF1FF17FD6CFA7A15D3D33DBAFF26FFFC2F27FFFFFFFFFFFFFFFBED3",
      INITP_04 => X"4FFF51FEFFFFFFFFFFFFFFFF7FF27EF3EFFC7117D307CBDFFC77FF9DFBFFFFFF",
      INITP_05 => X"2004B5DF3627F2CFFF8DF0FFFFFFFFFFFFFFFF8FF4FFFE7F848312C4B7D0E3F8",
      INITP_06 => X"FF1FF49F3F5F72600DC3DBCF8FD0CFFFB7F9FFFFFFFFFFFFFFFFEFF3FFF7EF9A",
      INITP_07 => X"FFFFFFFFFFFFFFFF9FFE1F3FB3A3601588C8B497CCCEFFA7EFFFFFFFFFFFFFFF",
      INITP_08 => X"EC4FB46EFFD1F1FFFFFFFFFFFFFFFFC7FB5F3E15F901058F3BE94FAA5EFF9FFB",
      INITP_09 => X"30CB3A0B9896071FFFD90FFF3FE3FFFFFFFFFFFFFFFFE7FFAF3E5F5E0FB99E89",
      INITP_0A => X"FFFFFFFFD7FE0F30D43E0A88ED64D9BF6B1FFFA7D7FFFFFFFFFFFFFFFF97E39F",
      INITP_0B => X"FF02EFFFFFFFFFFFFFFFFFEFFF1FF56C7CCDE10D3DFEF62C7FBE63FBFFFFFFFF",
      INITP_0C => X"CFBF3C7F7E409FFE5FE7FFFFFFFFFFFFFFFFE7F97FFB65F1F617E79CFDFEB09F",
      INITP_0D => X"F7FFF3FA3BAA86E774E67FF5A17F7CAFD7FFFFFFFFFFFFFFFFF9FFFFF96737FE",
      INITP_0E => X"FFFFFFFFFFFFFFF1FFF7FFB66FF5A4FD12FFEBF87FFBDFEFFFFFFFFFFFFFFFFF",
      INITP_0F => X"37303F7D3F2FFFFFFFFFFFFFFFFFF0FF93BCC94FE16CBDB2DE33D1BFFD3F4FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FEEDDDCDCDDCECFEFEFFFFFFFFA96373DCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"344577AABBDDFFFFFFFFFFFFFFED87A8EB744151414074DBFEFFFFFFFFFFFFFF",
      INIT_03 => X"EFDEDEDEDECDCDDEEFEFEFEFEFEFEFEFEFEFEFEEEEFFFFFFFFDEDEBC66553333",
      INIT_04 => X"CB754140505184B89798EEFFFFFFFFFFFFCC77554455AAFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFCA5464CAFEFFFFFFFFFFFFEDCBCBCBDCFEFFFFFFFFFFFFFEFE",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFF985384DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFDC87BACA634151415297FDFEFFFFFFFFFFFFFFFFFFEECCBCCCDBED",
      INIT_09 => X"EFEFEFEFEFEFDFDFDFCEBDBCDEFFFFEFFFEFDEBC66444433344577AAAADDFFFF",
      INIT_0A => X"A887EDFFFFFFFFFFFFCC77554455BAFEFFFFFFDDBCBCDDEFEFFFEFEEDEEEEFDE",
      INIT_0B => X"6454B9FEFFFFFFFFFFFFEDCCCBCBDCFEFFFFFFFFFFFFFEFEEC975330405173B8",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB",
      INIT_0D => X"EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"B86341414185CAFEFEFFFFFFFFFFFFFFFEFFEEBCBBCCDCEDFEFEFFFFEE975395",
      INIT_0F => X"BDACABACCDEFFFEFFFEFEFBB66557754445588BBBAEDFFFFFFFFFFFFFFCB87CA",
      INIT_10 => X"FFBC77554466BBFFFFEECC99777788AACDEEFFEFDEDEEFEFEFEFEFEFEFDECDBC",
      INIT_11 => X"FFFFDDCBCBCADCFFFFFFFFFFFFFFFFFFFECA8541405163A7B987CCFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC7553A8FDFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFEFFEEBBBBDCEDFEFEFEFFFFED875397EEFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFEFAB6777AA76445588BBBADDFFFFFFFFFFFFEEA998DB9652414163B8EDFE",
      INIT_16 => X"FFCC88654444556688AACCDDCDBCCDDEEFEFEFEFEFDEBDACACACBDCDDEEFFFFF",
      INIT_17 => X"EEFFFFFFFFFFFFFFFFEDA86330405296C998BAFFFFFFFFFFFFBC67444477CCFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED864398EDFFFFFFFFFFFFEDCCCBCBDCFE",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFEECBBBBBCCEDFFFEFFFFDC7653A8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"556699CCAADDFFFFFFFFFFFFDC98A8DB7441416397DBFEFEFFFFFFFFFFFFFFFF",
      INIT_1C => X"556677889999ABCCDEDEEFEFEFDFCEBEBDCEDFEFEFFFFFFFFFFFEF9A77AADD87",
      INIT_1D => X"FFFEDCA752414185B9A898EDFFFFFFFFFFBC67444477DCFEDC99554444444344",
      INIT_1E => X"FFFFFFFFFFFFFFFD974397EDFFFEFFFFFFFFEEDCCBCBCBDCEEFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFECB7553B9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFCC86B9CA73415296DBFEFEFFFFFFFFFFFFFFFFFFFEEDEDDCCCCCDDFF",
      INIT_22 => X"BBBDCEEFEFEFEFEFDFEFEFEFEFFFFFFFFFFFDE8978CCFE775577AADCBADDFFFF",
      INIT_23 => X"B9A887DDFFFFFFFFFFBB77555577CBDD9965434344333344444444445588ABBB",
      INIT_24 => X"984286ECFEFEFFFFFFFFEECBCBCBDCEDEEFFFFFFFFFFFFFEFFFFFEDB85524174",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"514163CAFDFEFFFFFFFFFFFFFFFFFFFFEDDDCBAAAABBEEFFFFFEFFFEA96554CB",
      INIT_28 => X"DEEFFFFFFFFFFFFFFFFFCC899AEEED875599DDCCBBEEFFFFFFFFFFEEA997DAA8",
      INIT_29 => X"FFCC66666677CBBB6554434333334333334444334477AABCBCBCBDCECEDFEFEF",
      INIT_2A => X"FFFFFFEDCBBACBEDFFFFFFFFFFFFFFFFFFFEFEFDC9745252A7B986B9FEFEFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA95475DBFEFEFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFEEDEDEDDDCCDEFFFFFFFFFDA86465DCFFFFFFFFFFFFFFFF",
      INIT_2E => X"DECC9977AAFFDD8766AADDCCCCEEFFFFFFFFEECC98A8DA85414163CAFEFEFFFF",
      INIT_2F => X"554443433333333333434333445599BCCDBCBBBCCDCECDBDABBBCCFEFFFFFFFE",
      INIT_30 => X"EEEEFFFFFFFFFFFFFFFFFFFECA74415185B8A797DCFFFFFFEFCC88999988BB99",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECA6454BAFEFFFFFFFFFFEECCCBCBCBCB",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFEDDCDCEEFEEFFFFFFFFEFD865387EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"77CCEECCDDFEFFFFFFFFEEA987CAC952404063CAFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"33333344334466AACCCCCCBCBCBCBCAB887787BADCCBBAAA88775656BBFFBA76",
      INIT_36 => X"FFFFFFFECA74414173A7C986A9FFFFFFFFBCAACDCCAAAA774443334333334343",
      INIT_37 => X"FFFFFFFFFFFFFFFEDC7553A8FEFFFFFFFFFFFFEEEDDCCAA9BABBDDFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFEEB7442A9EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFDC98A8CA9651404063CAFEFFFFFFFFFFFFFFFFFFFFFFFFDDBAA9CCFFFFFF",
      INIT_3B => X"AABBCCBBBBBBBBBB987564869776645444334455AACC7766AAEEEDDDEEFEFFFF",
      INIT_3C => X"5295C99697EDFFFFFFCCBCEEDDCCAA6644334344434344433433444444335588",
      INIT_3D => X"ED975387EDFEFEFFFFFFFFEEDCBABACBBBCBDDFFFFFFFFFFFFFFFFFECA744141",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"404063CAFEFFFFFFFFFFFFFFFFFFFFFFFEEDCBBACBEEFFFFFFFFFDDA6353CBEF",
      INIT_41 => X"A8867474746353434333443366775588DDFFEDEDFFFFFFFFFFDDAA87B9C96240",
      INIT_42 => X"FFDDDDFFEEDDAA554443434444444443444444444444556688999999AABBBABA",
      INIT_43 => X"FFFFFFFEDCCBDCFEEDDDDDFFFFFFFFFFFFFFFFFEBA6441414063B8B886A9EEFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA95475DCFEFEFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFEEDCCBECEDEEEFFFFFFFFDA76375DCEFFFFFFFFFFFFFFFFF",
      INIT_47 => X"43333333444465CBFFFFEEFEFFFFFFFFFFBB8798CAA74040404063CAFEFFFFFF",
      INIT_48 => X"4443434455778866554534344454657688A9A998989898A89685858574635242",
      INIT_49 => X"FEDDDDEEFFFFFFFFFFFFFFFFCA644141405185C99787DCFEFFEEFFFFFFEE9955",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECA6454CAFEFEFFEFFFFFFFFEFEFEFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"DDBABAECFFFFFFFFFFFFFC855297EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFDC9897B9B8744040404074DBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"88675544445587A9BADBCBB9B9978697848484848463524232323333444477DD",
      INIT_4F => X"FFFFFFFFCB754141404062B7B997A9EDFFFFFFFFFFDD77443333445577BBCCAA",
      INIT_50 => X"FFFFFFFFFFFFFFFFFEDC764398EDFFFEFFFFFFEEEDEDEDFEFFEEDDEEFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFEEC7352A8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"A976A8CB85415050405084DBFFFFFFFFFFFFFFFFFFFFFFFFCCBABADBEDFFFFFF",
      INIT_54 => X"DCEDDCDBECB98686847373848473525342332233443377CCFFFFFFFFFEFFFEEE",
      INIT_55 => X"40404085C99887CCFFFFFFFFFFBC55443344445589DDEECCBC9A77565566A9ED",
      INIT_56 => X"FEFD974376DCFEFFFFFFFFFFFEDCDCEDEDCBCCEEFFFFFFFFFFFFFFFFDC865240",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"523097EDFEFFFFFFFFFFFFFFFFFFFFEEBACBCCCCDDFFFFFFFEFEA86364DBFEFF",
      INIT_5A => X"938293938272624131323333343456BCFFEFFFFFEEFFFFB97598CAA852304141",
      INIT_5B => X"CBFEFFFEEE99444433433366BBDECDCDCEBDAA665387CBEECEDFCFDFEFEDC996",
      INIT_5C => X"FFFFFFFFFFEDBB99A9AACCFFFFFFFFFFFFFFFFFFED87424150504061A6B99887",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB96464CAFDFD",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFEDDCBDDEEEEEEFFFFFEFEEC864287ECFFFEFFFFFFFFFFFFFFFF",
      INIT_60 => X"423233333434459AEFFFFFFFFFFECB7597CAB975414141405141A8EDFEFFFFFF",
      INIT_61 => X"43444477BCDEBDBCACACBBA987A8CBCCBCCDCECEDEEDDBB89382839383726241",
      INIT_62 => X"CCDCEEFFFFFFFFFFFFFFFFFFEEA853415050404073B8B98797DCFFFFCC884433",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDB7653A8FCFEFFFFFFFFFFFEEDDD",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"BACBEDFFFFFFFFFEFECB6442B9EDFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"DEFFEFFFFFCB8765CACA9641415141414153CAFEFEFFFFFFFFFFFFFFFFFFDCAA",
      INIT_67 => X"9B9AAABAA8A8A899AAACBDCDCDEDECCAA5938393837362524232333334334477",
      INIT_68 => X"FFFFFFFFFEBA7441404050404096CAA97598EDFFAA55443333435489DDDEBDAC",
      INIT_69 => X"FFFFFFFFFFFFFFFFFEFFFD985376DBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FEB95364DBEDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"CA975240414040514175DCFFFFFFFFFFFFFFFFFFFFFECCBABABADCFEFFFFFFFF",
      INIT_6D => X"99ABBDCDBCEDFEDBB6948394948362524232333333333366CCFFFFFFDC8676B9",
      INIT_6E => X"40405040405297BAA886A8DCA9443344333355AAEFEFBDBC9B78778786757676",
      INIT_6F => X"FFFFFEB96464B9FDFFFFFFFFFFFFFFFFFFFFFFEEDDEEFFFFFFFFFFFFFFDC8641",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"4197EDFFFFFFFFFFFFFFFFFFFFEDDCDDDCDCEDFFFFFFFEFEEC874297EDFEFEFF",
      INIT_73 => X"C8958494958463524232333333333355AAFEFFDC9775A8EBA762304151404040",
      INIT_74 => X"DA97768676543333434366BBEFDFBDAC8A57556564536475889ACDCDCCEEFFED",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFDDCBDCFEFFFFFFFFFFFFED974140404040404063A7",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEDB765397ED",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFEDCBBDCEDEEFEFFFFFFFEFEBA6443BAFEFFFEFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"423233333333325488DCCB8776B9DAA7734040514040504063B9FEFFFFFFFFFF",
      INIT_7A => X"434377CCEFDFBDAC7946445453536475779ABDCDCDEEFFEED9A6858485746352",
      INIT_7B => X"FEEDCCBBBBEDFFFEFFFFFFFFFFFEB9634050404050404163A7C9A86453545433",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD985375DBFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"DCEEFEFFFFFFFEED874386DCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"65988776A8DAB862404040404040504087DCFEFEFFFFFFFFFFFFFEEEEECBA9BA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => wea(0),
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"33FD570F4EC9BE2AEB7FD53E7FFFFFFFFFFFFFFFFFFDFF239D1C16C6EC8B0DFE",
      INITP_01 => X"FFFFFFFFFF813F9F7D2EF5F7BF994C977FD57F5DFFFFFFFFFFFFFFFFFCFFCF8F",
      INITP_02 => X"7D7FFFFFFFFFFFFFFFFFFB3F8D3FEBE7BC1ADBE77585B6FF7CFEBFFFFFFFFFFF",
      INITP_03 => X"1700FBB459FFCF787FFFFFFFFFFFFFFFFFFCFFEDFFC3859317C303648CEBFFB3",
      INITP_04 => X"9FCF3FDCC16CF0F9E31E09BFFF37FBFFFFFFFFFFFFFFFFFFFD9FE7FF9B96BC0E",
      INITP_05 => X"FFFFFFFFFFFFFF3FFF3FEE689881B09DF901AFFEFFF7FFFFFFFFFFFFFFFFFFFE",
      INITP_06 => X"DCFE7FF9BFFFFFFFFFFFFFFFFFFF47FFFFF8D8500E5B189386DCFC19F0FFFFFF",
      INITP_07 => X"0FFEBC000AA366BF3FE9C5FFFFFFFFFFFFFFFFFFFFDBFECFFEFCF877C5289F2F",
      INITP_08 => X"FFFFFFD1FA5FFF13F8C8C33801E8FFFFFEE3FFFFFFFFFFFFFFFFFFFFF7FC01FF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFBFFDFFFCD7F800063F03CFFFBFF9FFFFFFFFFFFFFFF",
      INITP_0A => X"0FFB6FFAA8BCEFFFFFFFFFFFFFFFFFFFFFFEFC21FFDF0FF8381EE7FBFEFDBF1F",
      INITP_0B => X"3F642F7D6700E73801FFFD2EFDBFFFFFFFFFFFFFFFFFFFFFF87E5F66FEF8F0C3",
      INITP_0C => X"FFFFFFFFFFFFFF9FCDD90FEB32FD2DD7FE6751FEFFFFFFFFFFFFFFFFFFFFFFFB",
      INITP_0D => X"C7F5FFFFFFFFFFFFFFFFFFFFFFBF7FB28D3FFCC3FFC44FFEC3D7FBFFFFFFFFFF",
      INITP_0E => X"FFFFFEFF00BFC9F3F1FFFFFFFFFFFFFFFFFFFFFFFF2F3D3BFFFFFFFFFFFFF717",
      INITP_0F => X"FFFFFFDB6FD577E0FFFFFFFFFF81BFBFFFFFFFFFFFFFFFFFFFFFFF7F1F0E9FFD",
      INIT_00 => X"7956455553537576879ABCCDCEDFEFEFDBB99685757453424332333332333243",
      INIT_01 => X"FFFFFFFFFFFFDB96515040404040404163A7C99764545443435487DDFFEFCDBD",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFECB7564A8FEFFFFFFFFFFFFFFEDCCBAAACBEEFFFE",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"6543CAFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"3051404040404061B9FEFFFFFFFFFFFFFFFFEDDCEDDCCBCCCCFEFFFFFEFFEDCB",
      INIT_06 => X"98ABBDCDDEEFEFEFEDCBA987756453324322333332333343426575B9DBA76251",
      INIT_07 => X"52404051404051405163A7DAA8755453546598DDFFEFCDAC7957565554547687",
      INIT_08 => X"FFFFFEFEED975476DCEEFFFFFFFFFFFFDDDCCCCBBBDCFEFFFFFFFFFFFFFFEDB9",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"DCEDFFFFFFFFFFFFFFEEEDEDBABAEDDCEEFFFFFFFEFFDC984376DCFFFFFFFFFF",
      INIT_0C => X"DDCCBA986643433332333322324343324297CACA967351405040405040406295",
      INIT_0D => X"514062A7C9A875546576A9EDFFDECDCEACACAB88655487CBCCCDDECFDFEFEFEF",
      INIT_0E => X"AAFEFEFEFFFFFFFFFFEDCBCBCCCCEDFFFFFFFFFFFFFFFEDC8652405040404040",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFECB6543",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"EDEDDCCBCBBABAEDFFFFFEFEFFFECA655498EDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"4433223333324354A8C9C9966240405050404051414074C8FEFEFFFFFFFFFFFF",
      INIT_13 => X"5375B9EDFFDECDCDDFDFDECCAAA9CBEEEEEFDFCECFDFDFDFDECDCDBB99554333",
      INIT_14 => X"FFFEEEEDDCDCEDFEFFFFFFFFFFFFFFFDB9644051514040404040405296CACA97",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEC874376DCFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFEFEDC975476CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"EBB8855240404040404040414152A7ECFEFFFFFFFFFFFFFFFFEDBAA9DCEDDCEE",
      INIT_19 => X"DEBCAAAABBCCDCDDDEEFFFEFEFEFEFDFDEDEDEDDBB77333333232233324386CA",
      INIT_1A => X"FFFFFFFFFFFFFFFEFD97524141404040304051415275B8DBB8867586BADDEFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFEBA5443A9FEFEFEFFFFFFFFFFDDA998BAEDFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"98FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"405141305296DBFDFEFFFFFFFFFFFFFFFFCCDCBAA9CCEEFFFFFFFFFFFEB96454",
      INIT_1F => X"88AACDEFEFDFDECEDEDEDDDDDD8843333322224487BADBDA9774414040504040",
      INIT_20 => X"FEDB86523040514050404051414163A7DAC9A7756587BADDDD99555466878888",
      INIT_21 => X"FFFFFFFFFFFFED874376DCFEFEFFFFFFFFFFFFEEEDFEFEFEFFFFFFFFFFFFFFFE",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFEDBAEDFEBACCFEFFFFFFFEFFEC865365DBFFFFFFFFFFFFFF",
      INIT_25 => X"EFEFDECDBB663232335476A8CADBA87452414151514040404040404175CBFEFF",
      INIT_26 => X"505040404041414184A7DACAA87676768765434343444444446699BCCDDEDEDE",
      INIT_27 => X"645398EDFEFFFEFFFFFFFEFEFFFFFFFEFFEEFFFFFFFFFFFFFEFECB7541404040",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFECB",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"EEA9BAEDFFFFFFFFFFFFFFFDB96464A8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"87A9DBDBA8755251414040504040404040304175BAEDFFFFFFFFFFFFFFFFFFEE",
      INIT_2C => X"416285B8DACAA987645343434343433344446689BBCDDDCCCDCDBB9977544365",
      INIT_2D => X"FFFFFFFFFFFFFEFEEEEEFEFFFFFFFFFFFFFFEDB9755140403050514030404141",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEED975365CAFEFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"EFFFFFCB755397DCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"5140404040504040404174B9EDFEFFFFFFFFFFFFFFFFFEEDDDBBA9CBFEEEEEFF",
      INIT_32 => X"CAA88564534343434343446687989888898988878787A9CADBB9978674524040",
      INIT_33 => X"DDDCDDFEFFFFFFFFFFFFFEECC985515150404040414140415151516385A7B9CA",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFCA755397DCFEFFFFFFFFFFFFFFFEFEFE",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"4074B8EDFFFFFFFFFFFFFFFFFFFFFFEEEDEDCBCBDCDDFFFFFFFFEDA85364B9FD",
      INIT_38 => X"76767676767687989999A9BACACBCAB997755342414140404041404040504040",
      INIT_39 => X"FFFFFFFEFDB8635140404041414141404040404152637597B8C9CADABAA89887",
      INIT_3A => X"FFFFFFFEFFFFEEFFFDA85365BAEDFFFFFFFFFFFFFFFFFEDDBBBACCEDEEFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFEFFFFFFFFFFFFFEFFEEEFFFEFEFFFFDFEA8535398EDFEFFFFFFFFFFFFFFFF",
      INIT_3E => X"DAD9D9C8B79584735140404050505040404040404141424286BAEEFFFFFFFFFF",
      INIT_3F => X"51414040404040404040404040415152647596A8B9B9CACBCBCBCBCBCBCBCBCB",
      INIT_40 => X"FEEC875376CBFEFFFFFFFFFFFFFFEECCB9DBDBDCEEFEFFFFFFFFFFFEFEFDC985",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFDDB865376CBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"40404050504050514040514030416497CBEDFFFFFFFFFFFFFFFFFFFEFEFEFFFF",
      INIT_45 => X"40404040404040404041525263748586979797A8A89797978584746362514040",
      INIT_46 => X"FFFFFFFFFFFFEECDECFDEDBABAEDFFFFFFFFFFFFFEFEEDDB8674414040404040",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDCA755498EDFE",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"EC865364B9FEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"404040405274B8ECFEFFFFFFFFFFFFFFFFFFFEDDDCCCDDFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4040404040404151525252525252525241414040404040414040404040304040",
      INIT_4C => X"FEFDECCBBADCFFFFFFFFFFFFFFFEFEFEECB97552414040414040404040404040",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFDA95354A9EDFEFFFFFFFFFFDDDD",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FEFEFEFEFFFFFFFEFEFFEECCCCBBCCEEFFFEFFFFFFFFFFFEB95353A8EDFFFEFF",
      INIT_51 => X"51404040404040514141414141414141404040415140404041415274A7DAFDFE",
      INIT_52 => X"FEFFFFFFFFFFFEFEFFEDCB987552414041404040404040404040404050504040",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFEFEED874375BAFEFFFEEEFFFFEEEECAA8B9CACACBEDEE",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"CBDCCCCBCCBBCCEEFFFEFFFFFFFFEDCA654387DCFEFFFEFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"414130414141304041403040404040415274A8DAECFEFEFFFFFFFEFFFFFEEDDC",
      INIT_58 => X"FFFFFFEECB977553414140304040404040404040504040403040515151504030",
      INIT_59 => X"FFFFFEFECB755375DBFEFFFEFFFFFFEEECDBBAA9BABAA9BAEDFFFFEEFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFEFEFECA754276DBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"4141414141527485A9CBEDFEFEFEFFFEFFFFFFFFFFFFFEEDAABAAABBCCCCDDEE",
      INIT_5E => X"857463525141414150404040405151527385A7B8B8A785735352414141414141",
      INIT_5F => X"87DBFEFFFEFFFFFFEDDCBACAECDCCBDCDCEEDDCCDEFFFFFFFFFFFFFFFFEDCBB9",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEBA6442",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"65CBFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FEFEFEFEFEFFFFFFFEFFFEFEFEFFFFFFDDCBBBCCDEEEFFFFFFFFFFFEFDDB9652",
      INIT_64 => X"636374748596A8A8CADBEDFDFDFDDBCAB8A796857564646474758697A8B9DBFD",
      INIT_65 => X"FEDCCBEDFEDCCBCBCBDCCBBBDDFFFFFFFFFFFFFFFFFFFFFEECDBCAA897857464",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEDA8645397DBFEFEFEFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFEEDCDCEDFEFEFFDCBBCCEEFFFFFFFFFFFEFEEC965353A9FEFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFEFEFFFFFFFDFDECECDBDBDBDBDBDBDBECFDFEFEFEFFFFFFFFFFFFFFFF",
      INIT_6B => X"BACBBBCCFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDEDECECDCDBDBDBDCDCDCDDEDFE",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEEC974264A8ECFEFFFFFFFFFEFFFEEDEDDCA9",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFEEEEEFFFFFFFFFFFEFEEC975364A8FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FEFEFEFEFEFEFEFEFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFEEECCDCCBCBFEFE",
      INIT_71 => X"FFFFFFFFFFFFFFFFFEFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFEFDEC865353A9EDFEFEFFFFFFFFFFFFFEEDDCCBCBDCDCCBEDFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFEC98646497DAFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEEECBBACBEDFEFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"DB875364A9EDFFFEFFFFFFFFFFFFFFEDDCCBBACBCBCCEDFEFFFFFFFFFFFEFEFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFEEEDDDBBCBEDDCEDFFFFFFFFFFFFFFFFFFED98545397DBFD",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFEDCDCDCCBDCEDEDFEEEFEEEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFECB764364BAEDFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(12),
      I1 => wea(0),
      I2 => addra(14),
      I3 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFF3FDC3BEF8FFFFFFFFE1A81F83FFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFF0BBFF9FFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4387EFFFFFFFFFE5DFE27FFFF",
      INITP_02 => X"9E18A77E7FFFFFFE8BCEFEDEFFFFFFFFFFFFFFFFFFFFFFFFFE3F3B8AFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFF9FD3C07E29C5FFFFFF9FFF7F1357FFFFFFFFFFFFFFFFFFFFFFFF9",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFCC3FF3983BCFFFFC1C5F7FDFCFFFFFFFFFFFF",
      INITP_05 => X"3B6CBA6947FE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFF1B7DE7F7E25BBFEA7",
      INITP_06 => X"FFFFFFEDBFFF847DEEBBACFCFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7EFC2D",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFDEFFC5FA177EEBF8FB5FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"7F967FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC13FFFD7E4A3CEFFFC3BFFFFFFFFF",
      INITP_09 => X"D63FFDFFFDFFDFFF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F14FFFFFC3E1FFF",
      INITP_0A => X"FFFFFFFFFFFFFFE62FFFFFFFFFFFEF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7C51FFFFFFFFFF9A9FFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFE31CD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F255FFFFFFFFCE77FFFFF",
      INITP_0D => X"FFFFFC7FF1F6233F06B21F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FD059FF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFEEED2C0AB367EFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"CCBBAAA9CBEDDCEDFFFFFFFFFFFFFFFEED98435497DBFDFEFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFEEEEEEEEDD",
      INIT_04 => X"FEFFEDBBBABAA9A9A9DCFEFFEEFFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCB875354A9FDFFFFFFFFFFFFFEFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFEFFFFFEEC97544387DCFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEEDDCCCCDDDCAAAACCDCEDFF",
      INIT_0A => X"DCBAA9EDFEEDCBCBEEFFFFFFFFFFFFFFFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFEFEFEDC864264A8EDFFFFFEFFFFFFFFFFFFFFEDDCCCBABA",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"435497DCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFEFEEDCCCBEDFFEDBBDCFEEDFFFFFFFFFFFFFFFECB87",
      INIT_10 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFECB87544397DCFEFEFEFFFFFFFFFFFFFFFEDDCBCCCBBABACBBA99BAEE",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"EDEDBACBBABBBADDEEDCCCEEFFFFFFFEFFFFFEFEEECB865364A8ECFEFEFFFFFF",
      INIT_16 => X"FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEE",
      INIT_17 => X"5396DBFDFEFEFFFFFFFFFFFFFFEEEEEDCBBBCCBABBBACCDCEDFEFFFEFEFFFEEE",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEDC9753",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"EEDDFFFFFEFFFFFFFFFFFFEEA9655364A8DCFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDCBADBB9BAA9CCBABB",
      INIT_1D => X"FFFFFFFFFFFFFFEEEECBCCBBDDBBDCDDCCDDEDEEFEEEDCCBDDDDEEFFFFFFFFEF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEDBA8635275CAFDFEFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FEFDDC98544376BAEEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFEEDEDEDDDA9DCAACBDCCCBACBEDEDFFFEFFFFFFFFFFFF",
      INIT_23 => X"FEFEFEEDBACBEDFDDCCACACACAECECCABACBDDFEFFFEEDDDEEFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEA9654365BADDFEFFFFFFFFFFFFEFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"DDDDDCDDCBDC99CCBBCCEDEDDDEDFEFEFEFFFFFFFFFFFFFFFDCA86535487CBED",
      INIT_29 => X"BABACBCBBADBECDBBBDDEEFFFFEECCCBEDFEFFFEFFFFFFFFFEFEFFFFFFFFFEED",
      INIT_2A => X"FFFFFFFFFFFFFFFFEDBA76435498DCFEFFFFFFFFFFFFFFFFFFFFFFFFEDEDEDDC",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"DBDBEDFEEEFFFFFFFFFFFFFEFFFFFEECA975435498DCFEFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"CCEEFFFFFFDDAAAADDEEFFEDFEDDEDEDDDEEFFFFFFEEDCCBCBCCCCDDAACBA9CC",
      INIT_30 => X"FEFDCB86434387BADCFEFFFFFFFFFFFEFFFFFFFFFFFFEECCCBCCDCCBBACBEDDC",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFEFEFDCA96535375BAEDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"DDCCCCA9BAA9BBCBBBCCEDFEFFEEDCBBBACBDCDDBADCCCEDFDFDFEFFFFFFFFFF",
      INIT_36 => X"98CBFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFEEDDCCCCDDEDCCCCFEFFFFFFEECCCC",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEECA8644354",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"5487CBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"AABBDCFEFFFFFEEDBBBBDDEDDCEDFFFEFEFEFFFFFFFFFFFFFFFFFFFEDBA77351",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFEEEFFFEEBCDDFFFFFFFFEDBBBBCBBBCCBACCBACBCB",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDBA76535376B9ECFEFEFEFE",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"DDDDFEEEFEFEFFFFFEFEFEFFFFFFFFFFFFFEDCB974415274A9DCFFFEFEFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFDEEEFFFFFFFFDDAAAAAAAACBCBDDCBBABAAAAABBDDFFFFEEED",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFECBA854435386CAFCFDFDFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFEFDDBB98664526397DBEDFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFEEEEEEEDDDDCDDDCDCEDEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_49 => X"FEFFFFFFFEFEFEEDCB8753426497CAECFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"8563426497CBEDFEFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FEFFFFFFFFFEEDFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFEFDFDDBB9",
      INIT_4F => X"FEECBA8653536486BADCFEFEFFFEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFEECCAA87552416497CADCFEFFFF",
      INIT_55 => X"5486A9DBECFDFEFFFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEDCB9866443",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFEFFFFFFFEEDDCB98764536475A8B9DBEDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FDFEFEFFFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEDCA9877463536497CAECEC",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"97755353536598BAEDFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEDCBB9",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDCB897645252648697CADBECFDFDFEFEFE",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDEEEDDCBAA987655452526486B9DCEEFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFDECDBA886645353537597B9CADBECFDFEFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"EEEEEEEDEDDDDCCB988775544343546486A8DBEDFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FEFEFEFDECCA98875353434353758798CBCCDCEDEDFEFEFFEEFEFEFFFFFFEEEE",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"434343536587BADCDDFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"DCBA875443435354545566768798A9AACBCBCCCCCCCCCCBCAAAA998776655443",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFEED",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDFEFE",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFFFFFEFE",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => wea(0),
      I2 => addra(14),
      I3 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(13),
      I2 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF8FFFFFFFFFFFF3F",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEFEFEFEFEFEFEFFFFFFFFFFFEFEFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_14_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_14_out(8),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFE387C1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33C007EDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFEDF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E31FF1CE57FFFFFFF",
      INIT_09 => X"FFFFFFFFF0C7FFFFFFCA2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B27F",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFF5D7FE4FF3FFDBAFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE7FFFFFFFFFFD77FFFFFFFFFFFFF",
      INIT_0C => X"3FFE3FFF933FFD5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9FFFFFFFC7FFFA",
      INIT_0D => X"FFFFFFFFFF7F7DFFFF5FFFD8BFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCE",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFBDBFFD4BFFFF6BFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"887FFEFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFF973FFAEFFFFFD1FFFFF",
      INIT_10 => X"FFEEFFFFFEA3FFF83FF9FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FFF",
      INIT_11 => X"FFFFFFFFFFFFFFFF9FFFFFFEA17FE5FFF1FF99FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FBFFFF7D3FFA7FDFCFFDFFFFFFFFFFFF",
      INIT_13 => X"FEABFFBDFF983FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFCCFD3FFFFF6BF573F9CF7",
      INIT_14 => X"FFFFFFF3FF825FFFF1FFC9FFFB3FFD4FFFFFFFFFFFFFFFFFFFFFFFFFF9DF83FF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFE3FFC6EFFDC3FFEFFFFB47FFC7FFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFB96FFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFF89FFCFFFFFFFFD137FFF3FFFF",
      INIT_17 => X"FFFF04FFB3FCEBFFDB57FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFF88FFF1FF1F",
      INIT_18 => X"FFFFFFFFFFFFCFFFFCFFFDBE00FC3FFF8FFFFEFFFFFFFFFFFFFFFFFFFFFFFFA7",
      INIT_19 => X"3BBFFFFFFFFFFFFFFFFFFFFFFF6FFFFFF5FA00F0005F9DCFFFFF7FFFFFFFFFFF",
      INIT_1A => X"00000073FF9FF47C3FFFFFFFFFFFFFFFFFFFFFFF9FFFFEAFE800000097FF0FFD",
      INIT_1B => X"FFFAFEFFFFFF9900000039FFFFE21E5FFFFFFFFFFFFFFFFFFFFFF83FFFFF7FD4",
      INIT_1C => X"FFFFFFFFFFFFFFFFF4FCF3FFBF700000000CFFFFDBEF5FFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"3FFF565FD3FFFFFFFFFFFFFFFFFFFFFDFD2FFF3E28000100057FFF9FEFF7FFFF",
      INIT_1E => X"7FFE0027FFF610FFFEC63FDFFFFFFFFFFFFFFFFFFFFFCFFE27FF7F800303E000",
      INIT_1F => X"FFFFFFFFE7FF307FFD020600E1C43FFEA83FFDFFFFFFFFFFFFFFFFFFFFD7FEF5",
      INIT_20 => X"F7FFFFFFFFFFFFFFFFFFFF3FFEF6FFF308C1FFFED10FFDA0BFF4FFFFFFFFFFFF",
      INIT_21 => X"FFFC1D36FE397FFE7FFFFFFFFFFFFFFFFFFFCFFCEFFFEEA233FFECB427FF1A5F",
      INIT_22 => X"3FFFEFFD3DA1FFFFFFA23EBFBE7FF9FFFFFFFFFFFFFFFFFFFEFFFFE3FFA7A8BF",
      INIT_23 => X"FFFFFFFFFFFFFDBFFFFFF19D97FFFFFFE49FAFD8FFFF3FFFFFFFFFFFFFFFFFFE",
      INIT_24 => X"1CF3FFFEBFFFFFFFFFFFFFFFFFFC7FFFF7CF0C9FFC07FFFCFC23EDFFFCFFFFFF",
      INIT_25 => X"88FF5C003AFF4A04FFFFFE7CFFFFFFFFFFFFFFFFFA7FFFFF7C4A7FE870E7FF92",
      INIT_26 => X"FFFFF2FFFFFC8035FE6000061DB7003FFFFFFFFFFFFFFFFFFFFFFFFB7FFFFEE0",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFDFFFFF981AFFC0000004ED2009FFE7F2FFFFFFFFFFFFF",
      INIT_28 => X"0011388167F92FAFFFFFFFFFFFFFFFFFE7F5FFF300EFF800000013E9404FFF3F",
      INIT_29 => X"67CC047BF400000020D8C733F853F7FFFFFFFFFFFFFFFFFDF9D7E603FDF20000",
      INIT_2A => X"FFFFFFFFFFDFE25FF889FC38000000018CB21FFB8DD7FFFFFFFFFFFFFFFFEBFC",
      INIT_2B => X"0FF17FFFFFFFFFFFFFFFFFFFDBF37F9943FB626000000346A019FE6BFBFFFFFF",
      INIT_2C => X"7F000200019F0504DD9FEFFFFFFFFFFFFFFFFFE7FFCFA31CD8F7000200011F98",
      INIT_2D => X"FF97C393A019A01F00020601979D05ECBFFBFFFFFFFFFFFFFFFFDFE861A323F0",
      INIT_2E => X"FFFFFFFFFFFFFFFFEFFBEA0067C15E0000174097C100DCDFEDFFFFFFFFFFFFFF",
      INIT_2F => X"A077FC017F3FF3FFFFFFFFFFFFFFFFFFFFEE0077035E000014C0D7CB037FFFFF",
      INIT_30 => X"00A7C0CCFE02028017E3083FFFFDFFFFFFFFFFFFFFFFAFFFFF008F40DE000595",
      INIT_31 => X"FFFFFFFF5FFFFF001FC3C9FFB341404FFE09BFFFFEFFFFFFFFFFFFFFFF0FFFFC",
      INIT_32 => X"7FFFFAFFFFFFFFFFFFFFFFFFFFFD006FCBD93FF8CB004FF0563FFFF7FFFFFFFF",
      INIT_33 => X"7FD0C2805FFF0EFFFFFBFFFFFFFFFFFFFFFFFFFFFF015FCBA93FF6C3E04FF3DE",
      INIT_34 => X"5FFFFF001F832EFF8CDE204FF80CFFFFFFFFFFFFFFFFFFFFFF7FFFFF017F83AD",
      INIT_35 => X"FFFFFFFFFFFFFE5FFFFF02BF835DFFD08C500FFC8CDFFFFE7FFFFFFFFFFFFFFF",
      INIT_36 => X"AFFFC4FFFFF87FFFFFFFFFFFFFFEBFFFFF03FF8699FFA3E0402FFDC4FFFFFA7F",
      INIT_37 => X"BFC947FF0B90B9AFFFC4FFFFF87FFFFFFFFFFFFFFEBFFFFF03BF8E73FF47D1D0",
      INIT_38 => X"FFFFFF7FFFFF013FD46FFC8388E9BFFE80FFFFFD7FFFFFFFFFFFFFFFBFFFFF01",
      INIT_39 => X"FFFD7FFFFFFFFFFFFFFF7FFFFF003F54FBF84DC998BFFC80FFFFFD7FFFFFFFFF",
      INIT_3A => X"40F308C7FC81BFFFFD7FFFFFFFFFFFFFFF7FFFFD003F01F5F63B31288FFC80BF",
      INIT_3B => X"FFFC80BFE7F96AE7F4A9D7FC817FFFFD7FFFFFFFFFFFFFFFFFFFFD00BFC7FDAA",
      INIT_3C => X"FFFFFFFFFFFF7FC3FE403FE6FC8E75F879D7FC81FFD1FD7FFFFFFFFFFFFFFFFF",
      INIT_3D => X"FC80FFFAFD7FFFFFFFFFFFFFFF7FDBFF003FA0FCACEEFD7897FC807FD6FD7FFF",
      INIT_3E => X"A1F9E31FFE92AFFF96FFFEF87FFFFFFFFFFFFFFF7FD3FE103FA1FCD906FDFB87",
      INIT_3F => X"FFFEBFDBFF71FFA3FC3E1FF792BFFFD6FF8DF87FFFFFFFFFFFFFFEBFCFFEE1FF",
      INIT_40 => X"FF7FFFFFFFFFFFFFFEDFE1FFB3FFA3FF803FC799BFFDEDFF8FFE7FFFFFFFFFFF",
      INIT_41 => X"D2FA1FF8BFFFE1FFFFFFFFFFFFFFFFFEDFE1FFF23FA7E1E0003798BFFCBFFFE1",
      INIT_42 => X"FFCC7FA59E4402E7FF1FFF33FFE7FBFFFFFFFFFFFFFFFF5FC1FF981FA7D97003",
      INIT_43 => X"FFFFFFFFFFFFE0FFF77FA57FC3010FED4BFFEFFFE1FAFFFFFFFFFFFFFFFF7FE1",
      INIT_44 => X"5FFF9BFFFFFFFFFFFFFFFFFF9FE1FFFA5FE5CFEBCCFFEB6BF1FFFFE3F2FFFFFF",
      INIT_45 => X"DFFE31DF9CC7EBDFFFF3FDFFFFFFFFFFFFFFFFDFF5FFF21FBCFFEAC37FCE07FE",
      INIT_46 => X"FFBFF9BFF3AFC69FF103537FA7FEDFFFCFF7FFFFFFFFFFFFFFFF6FE0FFFBB783",
      INIT_47 => X"FFFFFFFFFFFFFFFFEFF63FF33FBB9FFA8863096FFCDFFFF7FBFFFFFFFFFFFFFF",
      INIT_48 => X"02FF985FFF8FFBFFFFFFFFFFFFFFFFEFF1BFF26F9DFEFB7FBC0A7FF44FFFDBED",
      INIT_49 => X"FC36FDF1259A0402FF243FFFAFEFFFFFFFFFFFFFFFFFB7FFDFF219BFF9C7610E",
      INIT_4A => X"FFFFFFFFE3F99FFC1CFBF657056700FFF83FFF2FFFFFFFFFFFFFFFFFFFCFFFFF",
      INIT_4B => X"FEFFD7FFFFFFFFFFFFFFFFFBFADFFB127F19D003FE02FE343FFF07FFFFFFFFFF",
      INIT_4C => X"30797F80F8C0BFFD3FB7FFFFFFFFFFFFFFFFCFFE3FFF083E13E3E2FF03FCF0DF",
      INIT_4D => X"FDFFFFFD0ABD3B673A67817880BFFD9FFFFFFFFFFFFFFFFFFFE3FFFFF9057403",
      INIT_4E => X"FFFFFFFFFFFFFFE7FFE3FF84D43A5BBAB301F320FFFC3F9FFFFFFFFFFFFFFFFF",
      INIT_4F => X"4400FFFB7FDFFFFFFFFFFFFFFFFFFDFFD7FC800E2A13BAB321C241BFF8FF6FFF",
      INIT_50 => X"0091EA73396E0188827FE87F1FFFFFFFFFFFFFFFFFF7FFB7FF00370B93B84E01",
      INIT_51 => X"FFFFFFFAFFC3FF804B3AE9F02866F805FFF6FFBFFFFFFFFFFFFFFFFFFA7F0BFE",
      INIT_52 => X"FF3FFFFFFFFFFFFFFFFFFC7FF3FF20E7B8EF180C8B6405FFC5FCFFFFFFFFFFFF",
      INIT_53 => X"48FF1F701FFFABF9FFFFFFFFFFFFFFFFFFFD7FD7FFC08747B03CF09FEC0BFFFD",
      INIT_54 => X"FFFFFFEC01B84F57F0AD0033FFB3FF7FFFFFFFFFFFFFFFFFFE3FFFFFF804E9F8",
      INIT_55 => X"FFFFFFFFFFFFFFEFFFFFE608ADFE6756B50037FFFFF7FFFFFFFFFFFFFFFFFFFE",
      INIT_56 => X"7FFFC3F9FFFFFFFFFFFFFFFFFFFFBFFF1FF4004BAFB7E5DB002FFFAFE7FFFFFF",
      INIT_57 => X"000163FFF323873FFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFDFF800FA3B03E7DF00",
      INIT_58 => X"FFFFFFDFFCFBFE5000C7C3C0000D7FFFFFD3FFFFFFFFFFFFFFFFFFFFC3FE8FFC",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFF7FCEBFFAC000000600039FFE1FFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000BFFC41FE9FFFFFFFFFFFFFFFFFFFFFF2FF63FFF70000380118EFFFE5FF7F",
      INIT_5B => X"FFA9C7FE87005A3803BFFE21FD1FFFFFFFFFFFFFFFFFFFFFF2FF9FFFF4F800C3",
      INIT_5C => X"FFFFFFFFFFFFFFFF9817FFCC0E7E3033FFFF8FF9BFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_5D => X"FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFD8FFFFF3FFFFBBFFFE78FFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFEBFFF1FFFFFFFFFFFFFFFFFFFFFFFFEFFE07FFFFFFFFFFFFFFC3",
      INIT_5F => X"FFFFFF8BFFEBFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFCFFFE3FFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFF9EFFC6FFFFFFFFFFFFFFFFFFFFFFFFFF3FFF8BCFFFFFFFFFFF8B3FFDFFFFF",
      INIT_62 => X"FFFF04FFFFFFFFFFCA9FF9FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFC0FFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFF4FFF897E3FFFFFFEBBBFF37EFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF27FFEB069FFFFFFE43F8F9FFFFFFFFFFFFFF",
      INIT_65 => X"7FFB7C1A3FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFE82BCFFFFD287FFD9",
      INIT_66 => X"FFFFFFFFFFFFE27C1A9D99FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FFFE0A",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFF99FFFFF7E17DFD7FFF99FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FFFEFBC3EF3FFFE6FFFFFFFFFF",
      INIT_69 => X"CA7FFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFC1FFFF",
      INIT_6A => X"FFFFFFFFFFFFFFF3BFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7BFFFFFFFFFFCEBFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFDADBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C3FFFFFFFF9BDFFFFFF",
      INIT_6D => X"FFFFFFFFFA0D1FFFF821BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFF5131C0CC0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFC07C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C007E3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFF1F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E0FFFE0E3FFFFFFFF",
      INIT_09 => X"FFFFFFFFE7DFFFFFFFF3E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F1FF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFF9CFFFFFFFFFE39FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFE73FFFFFFFFFFFFF",
      INIT_0C => X"FFFFDFFFD7FFFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFC",
      INIT_0D => X"FFFFFFFFFFFFBBFFFE0FFFEB7FFF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFC17FFE37FFFE67FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"DCFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFD17FFD9FFFFF9BFFFFF",
      INIT_10 => X"FFEDFFFFFF07FFC67FFCFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFE07FF",
      INIT_11 => X"FFFFFFFFFFFFFFFFDBFFFFFF70FFF2BFF8FFDBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FB7FFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFEF77FC73FE6FFECFFFFFFFFFFFF",
      INIT_13 => X"FE91FFDBFFD8CFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFEDFEDFFFE3E7F93FFDCCF",
      INIT_14 => X"FFFFFFFB7FCC3FFDC3FFEBFFD80FFEDFFFFFFFFFFFFFFFFFFFFFFFFFFDBFCCFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFF6FFF8DFFD3FFFF3FFD9BFFF6FFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFF067FFDBFFFFFFFFFFFFFFFFFFFFFFFFEDFFFF03FFFFFFFFFFD18FFFB7FFFF",
      INIT_17 => X"FFFE05FFC3FCE7FF8C4FFFEDFFFFFFFFFFFFFFFFFFFFFFFFD7FFFF0DFFFE00FF",
      INIT_18 => X"FFFFFFFFFFFF5FFFFE8DFE3E00FCFF9E9FFFF7FFFFFFFFFFFFFFFFFFFFFFFFAF",
      INIT_19 => X"FDFFFFFFFFFFFFFFFFFFFFFFFEDFFFFE8FFC0000003FFE5FFFFBFFFFFFFFFFFF",
      INIT_1A => X"00000077FFFFF83EBFFFFFFFFFFFFFFFFFFFFFFDBFFFFF7FF00000008FFF9FFE",
      INIT_1B => X"FFFAFFFFFFFFD80000003BFFFFF1BF5FFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFE4",
      INIT_1C => X"FFFFFFFFFFFFFFFFF5FE7FFFFFB00000000DFFFFE79FEFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"7FFF8FCFD7FFFFFFFFFFFFFFFFFFFFEFFE73FFFF2000010004FFFFCFDFBFFFFF",
      INIT_1E => X"FFFC001FFFF810BFFFA06FFBFFFFFFFFFFFFFFFFFFFFEBFF03FFFE8000FC0000",
      INIT_1F => X"FFFFFFFFAFFD00FFF901F8001F041FFEE92FEFFFFFFFFFFFFFFFFFFFFFD7FF72",
      INIT_20 => X"FEFFFFFFFFFFFFFFFFFFFFAFFC79FFFB07000001E11FFFE12FF5FFFFFFFFFFFF",
      INIT_21 => X"FFFF0E31FF863FFAFFFFFFFFFFFFFFFFFFFF5FFFF7FFF69C0FFFF0782FFE295F",
      INIT_22 => X"BFFFEBFE3CC3FFFFFFC7BE7FCCFFFD7FFFFFFFFFFFFFFFFFFFDFFFE7FFC7707F",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFEBF99B0FFFFFFFF5DF9FE1FFFD7FFFFFFFFFFFFFFFFFFE",
      INIT_24 => X"1DFFFFFFBFFFFFFFFFFFFFFFFFFD7FFFFFEF06BFFFFFFFF86C27FFFFFEBFFFFF",
      INIT_25 => X"B1FF9FFFF9FF9C04FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBC5CFFF0701FFEBA",
      INIT_26 => X"FFFFFBFFFFFE8063FF7FFFFE03CE007FFFFF5FFFFFFFFFFFFFFFFFFAFFFFFF60",
      INIT_27 => X"AFFFFFFFFFFFFFFFFFF5FFFFFD8047FEFFFFFFFDE700BFFFFFBFFFFFFFFFFFFF",
      INIT_28 => X"FFEF79C06FFE7FEFFFFFFFFFFFFFFFFFF5FBFFFB019FFDFFFFFFEEF3805FFE7F",
      INIT_29 => X"6FEC033CF7FFFFFFDFBCE037F997FFFFFFFFFFFFFFFFFFEFF38FF6011FFBFFFF",
      INIT_2A => X"FFFFFFFFFFFBFC3FD80678EFFFFFFFFF9E601BFA3BD7FFFFFFFFFFFFFFFFEBFF",
      INIT_2B => X"0DF95FFBFFFFFFFFFFFFFFFFFFE0FFD80CF30F9FFFFFFF5FF01BFA67DFFFFFFF",
      INIT_2C => X"FFFFFDFFFF8F9905EC3FEBFFFFFFFFFFFFFFFFD7DB33A009EFFFFFFDFFFF0F30",
      INIT_2D => X"FFDFFC512033FFFFFFFDFFFF8FC904CD1FEBFFFFFFFFFFFFFFFFD7C703A019DF",
      INIT_2E => X"FFFFFFFFFFFFFFFFAFFCC70033BEBFFFFFEFBF8FCD00E0DFFFFFFFFFFFFFFFFF",
      INIT_2F => X"DFEFE6017FFFF5FFFFFFFFFFFFFFFFAFFFDF0027BCBFFFFFECBFCFE503FCDFFD",
      INIT_30 => X"004F7F3F01FE7D7FCFF6007FFFF5FFFFFFFFFFFFFFFFBFFFFE0067FF3FFFFBEC",
      INIT_31 => X"FFFFFFFFDFFFFD00CF7C3E004E7DFFDFF301FFFFF7FFFFFFFFFFFFFFFF9FFFFE",
      INIT_32 => X"3FFFFBFFFFFFFFFFFFFFFF5FFFFF00BF743EC00575BFDFFB407FFFFFFFFFFFFF",
      INIT_33 => X"802B7DDFCFF980BFFFFAFFFFFFFFFFFFFFFF5FFFFD009F746EC00D7DBFDFF940",
      INIT_34 => X"7FFFFD01BF7CEF007B7DDFDFFD80BFFFFAFFFFFFFFFFFFFFFF5FFFFD009F7C6E",
      INIT_35 => X"FFFFFFFFFFFFFF7FFFFD013F7CDE00372FFFDFFD80BFFFFAFFFFFFFFFFFFFFFF",
      INIT_36 => X"7FFC80BFFFFCFFFFFFFFFFFFFFFFBFFFFD013F799E006F63EFFFFC80BFFFFEFF",
      INIT_37 => X"7F77E800BF008E7FFC80BFFFFCFFFFFFFFFFFFFFFFBFFFFD017F711C00DF422F",
      INIT_38 => X"FFFFFEBFFFFD037F6AF80387322E6FFCC0BFFFFDFFFFFFFFFFFFFFFEBFFFFD03",
      INIT_39 => X"FFFDFFFFFFFFFFFFFFFEBFFFFD037FEAF407CB334F6FFEC0BFFFFDFFFFFFFFFF",
      INIT_3A => X"CFFB7F2FFEC1FFFFFDFFFFFFFFFFFFFFFEBFFFFF037FBEFE0F87FB5F6FFEC0FF",
      INIT_3B => X"FFFE837FBAFE5BEFF87E3FFEC17FFFFDFFFFFFFFFFFFFFFEBFFFFF037FBAF9DB",
      INIT_3C => X"FFFFFFFFFFFEBFFFFE437FBBFF386FFFEE3FFEC17FEFFDFFFFFFFFFFFFFFFEBF",
      INIT_3D => X"FEC0FFFDFDFFFFFFFFFFFFFFFEBFE7FE037FFDFF3B1FFFEF7FFEC0FFE9FDFFFF",
      INIT_3E => X"FDFE01FFFFED67FCD6FFFFFCFFFFFFFFFFFFFFFEBFEFFF137FFDFF1BFFFFEC6F",
      INIT_3F => X"FFFFBFE7FFF33FFDFFC1FFFFED67FC97FFFFFCFFFFFFFFFFFFFFFFBFFFFF633F",
      INIT_40 => X"FAFFFFFFFFFFFFFFFFFFFFFFB13FFDFFFFFFFFEE67FCADFFFFFAFFFFFFFFFFFF",
      INIT_41 => X"0FEFC7FDBBFFFFFAFFFFFFFFFFFFFFFFFFFFFFB1BFFDFFFFFFCFEF67FDBDFFFF",
      INIT_42 => X"FFED9FFFDE3BFC1FEDC7F9B7FFFFFAFFFFFFFFFFFFFFFF7FFFFFD9BFFDE8FFFC",
      INIT_43 => X"FFFFFFFFFF5FFFFFE69FFFBFC0FEFFEBD7F967FFFFFBFFFFFFFFFFFFFFFF5FFF",
      INIT_44 => X"5FFFE7F7FFFFFFFFFFFFFFFF5FFFFFF29FBF7FF83FFFEFD7FB6FFFFFFBFFFFFF",
      INIT_45 => X"FFFDCE3FD6BFF6DFFFFFF5FFFFFFFFFFFFFFFF5FFBFFFACFFFFFF93FFFE6BFF3",
      INIT_46 => X"FFAFFE7FFB6798FFFCFC4C75FFE6DFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFB4FC0",
      INIT_47 => X"FFFFFFFFFFFFFFFFAFF9FFFB67DDFFFE7763F57FE6DFFFCFFDFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFCC5FFFFFEBFFFFFFFFFFFFFFFFAFFFFFFA33FFFFFF003FFAFFCC5FFFE7FF",
      INIT_49 => X"F819FDF63C6207FFFF981FFFDFEBFFFFFFFFFFFFFFFFFFFFFFFA33FDF9FF000F",
      INIT_4A => X"FFFFFFFFD7FFFFF809FFF79DF967FDFF501FFFDFFBFFFFFFFFFFFFFFFFD7FFFF",
      INIT_4B => X"FFFFD7FFFFFFFFFFFFFFFFDFFC3FFB0CFBF61BFDFFFFFF745FFFFFDFFFFFFFFF",
      INIT_4C => X"00067FFEFCE0BFFEFFFFFFFFFFFFFFFFFFFFEBFFFFFB067BFC001CFFFEFE60FF",
      INIT_4D => X"EFFFFFFD0917EC670767FFF9C0BFFE7FBFFFFFFFFFFFFFFFFFEBFFFFFD023FEC",
      INIT_4E => X"FFFFFFFFFFFFFFF5FFFFFD8587EC7F8733FF71A0BFFFFFAFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0E007FFCFF5FFFFFFFFFFFFFFFFFF5FFEFFE80EFFC7F8733FF6741FFFFFFFFFF",
      INIT_50 => X"00B9DC7F078FFF9C82FFFFFF7FFFFFFFFFFFFFFFFFFEFFCFFE0067DCFF878FFF",
      INIT_51 => X"FFFFFFFF7FFFFF005D1D0C0FCFFFB004FFFBFEBFFFFFFFFFFFFFFFFFFAFFF7FF",
      INIT_52 => X"FD7FFFFFFFFFFFFFFFFFFD7FFFFFA0EE9FF1E7F7FFF405FFFBFEBFFFFFFFFFFF",
      INIT_53 => X"3FFBF7B01BFFF7FD7FFFFFFFFFFFFFFFFFFFBFE3FF80838FCFFFFBFDCC09FFCF",
      INIT_54 => X"DFFFFFEC01707FCFFB9E0037FFFFFBFFFFFFFFFFFFFFFFFFFEBFFFFFD805CBB8",
      INIT_55 => X"FFFFFFFFFFFFFF7FFFFFF6089EFFEFE679002FFF9FFEFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"3FFFFFEBFFFFFFFFFFFFFFFFFFFFAFFFFFF80047CFF003E3001FFFDFF5FFFFFF",
      INIT_57 => X"00001FFFFC23077FFFFFFBFFFFFFFFFFFFFFFFFFFFB7FF3FFC00F9FC001F1F00",
      INIT_58 => X"FFFFFFFBFFE7FF9000C03C00000CFFFFFFD7FFFFFFFFFFFFFFFFFFFFD7FF7FFE",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFEDFFF7FFCC00000060003BFFFFFFB7FFFFFFFFFFFFFF",
      INIT_5A => X"00009FFFFFFFDFFFFFFFFFFFFFFFFFFFFFF7FF9FFFE70000380000E7FFFBFFEF",
      INIT_5B => X"7FDFFFFF07003C38007FFFDFFFBFFFFFFFFFFFFFFFFFFFFFFAFFE0FFF8F800C3",
      INIT_5C => X"FFFFFFFFFFFFFDBFFFEFFFF001FFC00FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFF5FFFFFFFFFFFFFFFFFFFFFFFEDFFE7FFFFFFFFFFFFFFFFFFFFB7FFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFF7FFE3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFEDFFFC7FFFFFFFFFFFFFCFFFB7FFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFDFFEDFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFDFFFFFFFFFFFFFCFFF6FFFFF",
      INIT_62 => X"BFFFFBFFFFFFFFFFF5FFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFF1FFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFE5FFFFFFFFFFFFFFF44FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFF7FF7FFFFFFD3FFFECFFFFFFFFFFFFFF",
      INIT_65 => X"FCFFFFF5FFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFF7F7FFFFFFD7FFFDB",
      INIT_66 => X"FFFFFFF77FFFFFFFE17E77FFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFF7",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFDBFFFFEFDE83F3FFFFDBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFC3C1FFFFFF67FFFFFFFFF",
      INIT_69 => X"EEFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFB9FFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFE3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFE3CFFFFFF",
      INIT_6D => X"FFFFFFFFFCFCFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7CFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFF9FF03F0FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF81FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF1FFFFFFFFF",
      INIT_09 => X"FFFFFFFFF83FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFF8FFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFEFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFC7FFFFFFFFF7FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFEFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFEEFFFFFFFFFFE7FFFFF",
      INIT_10 => X"FFF3FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF8FFFFFFF9FFF3FFFFFFFFFFFF",
      INIT_13 => X"FF7FFFE7FFE7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF9FFEFFFE3FF",
      INIT_14 => X"FFFFFFFCFFFFFFFE3FFFF7FFE7FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFF9FFFF3FFEFFFFFFFFE7FFFF9FFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFCF9FFFE7FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFEFFFFFCFFFFF",
      INIT_17 => X"FFFFFBFFFC031FFFFFBFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF3FFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFBFFFFF7FFFC1FF03FFFF7FFFF9FFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_19 => X"FE7FFFFFFFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFBFFFFCFFFFFFFFFFFF",
      INIT_1A => X"FFFFFF8FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFF",
      INIT_1B => X"FFFDFFFFFFFFE7FFFFFFC7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFB",
      INIT_1C => X"FFFFFFFFFFFFFFFFFBFFFFFFFFCFFFFFFFF3FFFFFFFF9FFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFDFFFFEFFFBFFFFFFFFCFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEF7FFF7FDFE7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFF",
      INIT_1F => X"FFFFFFFFDFFEFFFFFEFFFFFFFFFBFFFF77DFF3FFFFFFFFFFFFFFFFFFFFEFFF8F",
      INIT_20 => X"F9FFFFFFFFFFFFFFFFFFFFDFFFFFFFFCFFFFFFFFFEFFFE7FDFFBFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFCFFFFFFFFDFFFFFFFFFFFFFFFFFFFFBFFFFFFFF97FFFFFFFFFDFFFF7BF",
      INIT_22 => X"7FFFF7FFC3FFFFFFFFFFC1FFFFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFF8FFFF",
      INIT_23 => X"FFFFFFFFFFFFFE7FFFF7FE67FFFFFFFFFBE07FFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"E3FFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFF0FF7FFFFFFFFFF3DFF3FFFF7FFFFF",
      INIT_25 => X"7FFFE00007FFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFCFFFFFFC3BFFFFF8FFFFF7D",
      INIT_26 => X"FFFFFDFFFFFF7FFFFF800001FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFF9F",
      INIT_27 => X"DFFFFFFFFFFFFFFFFFFBFFFFFE7FFFFF00000003FFFF7FFFFFDFFFFFFFFFFFFF",
      INIT_28 => X"0000FFFF9FFFFFDFFFFFFFFFFFFFFFFFFBFFFFFCFFFFFE00000001FFFFBFFFFF",
      INIT_29 => X"9FF3FFFFF8000000007FFFCFFFEFCFFFFFFFFFFFFFFFFFF3FFFFF9FFFFFC0000",
      INIT_2A => X"FFFFFFFFFFE7FFFFE7FFFFF0000000007FFFE7FDC7EFFFFFFFFFFFFFFFFFF7FF",
      INIT_2B => X"F3FEBFE7FFFFFFFFFFFFFFFFE7FFFFE7FFFCF000000000BF7FE7FD9FE7FFFFFF",
      INIT_2C => X"00000000007FFEFBF3FFF7FFFFFFFFFFFFFFFFEFE7FFDFFFF00000000000FFFF",
      INIT_2D => X"FFEFFFEFDFFFC000000000007FFEFBF3FFF7FFFFFFFFFFFFFFFFEFFFFFDFFFE0",
      INIT_2E => X"FFFFFFFFFFFFFFFFDFFFFFFFFFC000000000007FFEFFFF3FF3FFFFFFFFFFFFFF",
      INIT_2F => X"001FFFFEFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFC000000003003FFEFCFF3FF3",
      INIT_30 => X"FFFF8000000183803FFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFF8000000003",
      INIT_31 => X"FFFFFFFFBFFFFEFFFF8000000183803FFFFE7FFFF9FFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFDFFFFFFFFFFFFFFFFBFFFFEFFDF8000000383C03FFFBFFFFFF9FFFFFFFF",
      INIT_33 => X"000783E03FFFFF7FFFFDFFFFFFFFFFFFFFFFBFFFFEFFFF8010000383C03FFFBF",
      INIT_34 => X"BFFFFEFFFF8010000783E03FFFFF7FFFFDFFFFFFFFFFFFFFFFBFFFFEFFFF8010",
      INIT_35 => X"FFFFFFFFFFFFFFBFFFFEFFFF8020000FD3E03FFFFF7FFFFDFFFFFFFFFFFFFFFF",
      INIT_36 => X"1FFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFEFFFF8060001F9FF01FFFFF7FFFFDFF",
      INIT_37 => X"FF80F0007FFF701FFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFEFFFF80E0003FBFF0",
      INIT_38 => X"FFFFFF7FFFFEFFFF81F0007FFDD01FFFFF7FFFFEFFFFFFFFFFFFFFFF7FFFFEFF",
      INIT_39 => X"FFFEFFFFFFFFFFFFFFFF7FFFFEFFFF81F80037FCF01FFFFF7FFFFEFFFFFFFFFF",
      INIT_3A => X"3FFCF01FFFFE7FFFFEFFFFFFFFFFFFFFFF7FFFFEFFFFC1F8007FFCF01FFFFF7F",
      INIT_3B => X"FFFF7FFFC1FF841FFFF00FFFFEFFFFFEFFFFFFFFFFFFFFFF7FFFFEFFFFC1FE04",
      INIT_3C => X"FFFFFFFFFFFF7FFFFFBFFFC1FFC79FFFF00FFFFEFFFFFEFFFFFFFFFFFFFFFF7F",
      INIT_3D => X"FFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFC3FFC7FFFFF00FFFFFFFFFFEFFFF",
      INIT_3E => X"C3FFFFFFFFF01FFFE9FFFFFFFFFFFFFFFFFFFFFF7FFFFFEFFFC3FFE7FFFFF01F",
      INIT_3F => X"FFFF7FFFFF8FFFC3FFFFFFFFF01FFFE9FFFFFFFFFFFFFFFFFFFFFF7FFFFF9FFF",
      INIT_40 => X"FDFFFFFFFFFFFFFFFF3FFFFFCFFFC3FFFFFFFFF01FFFD3FFFFFDFFFFFFFFFFFF",
      INIT_41 => X"FFF03FFFC7FFFFFDFFFFFFFFFFFFFFFF3FFFFFCFFFC3FFFFFFFFF01FFFC3FFFF",
      INIT_42 => X"FFF3FFC3E1FFFFFFF23FFFCFFFFFFDFFFFFFFFFFFFFFFFBFFFFFE7FFC3F7FFFF",
      INIT_43 => X"FFFFFFFFFFBFFFFFF9FFC3C03FFFFFF63FFF9FFFFFFDFFFFFFFFFFFFFFFFBFFF",
      INIT_44 => X"BFFFFFF9FFFFFFFFFFFFFFFFBFFFFFFDFFC38007FFFFF63FFF9FFFFFFDFFFFFF",
      INIT_45 => X"0003FFFFEF7FFF3FFFFFFBFFFFFFFFFFFFFFFFBFFFFFFDFFC30007FFFFFF7FFF",
      INIT_46 => X"FFDFFFFFFCFFFF0003FFBF8E7FFF3FFFFFFBFFFFFFFFFFFFFFFF9FFFFFFCFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFDFFFFFFCFFFE0001FF9C0EFFFF3FFFFFF3FFFFFFFFFFFFFF",
      INIT_48 => X"01FFFFBFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFDFFFE0000FFC005FFFFBFFFFFF3",
      INIT_49 => X"FFFFFE0FC3FDF801FFFFFFFFFFF7FFFFFFFFFFFFFFFFCFFFFFFDFFFE0600FFF0",
      INIT_4A => X"FFFFFFFFEFFFFFFFFFFC0FE3FE9803FFBFFFFFFFE7FFFFFFFFFFFFFFFFEFFFFF",
      INIT_4B => X"FFFFEFFFFFFFFFFFFFFFFFE7FFFFFCFFFC0FE7FE0001FFFBBFFFFFE7FFFFFFFF",
      INIT_4C => X"FFFF8001FFFF7FFFFFCFFFFFFFFFFFFFFFFFF7FFFFFCFFFC0FFFFF0001FFFF3F",
      INIT_4D => X"F3FFFFFEF7F81F98FF9800FFFF7FFFFFCFFFFFFFFFFFFFFFFFF7FFFFFEFFF81F",
      INIT_4E => X"FFFFFFFFFFFFFFFBFFFFFE7BF81F807FCC00FFDF7FFFFFDFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFFFBFFFFFF7FF01F807FCC00FFBE7FFFFF9FFF",
      INIT_50 => X"FF7E3F80FFF0007F7DFFFFFFBFFFFFFFFFFFFFFFFFF9FFFFFFFFF83F007FF000",
      INIT_51 => X"FFFFFFFCFFFFFFFFBEFFF3FFF0007FFBFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_52 => X"FEFFFFFFFFFFFFFFFFFFFEFFFFFFDF1F7FFFFFF800FBFBFFFFFF7FFFFFFFFFFF",
      INIT_53 => X"FFFC0FCFE7FFFFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFF7FFFFFFFFC03F3F7FFFF",
      INIT_54 => X"3FFFFFF3FEFF803FFC7FFFCFFFFFFCFFFFFFFFFFFFFFFFFFFF7FFFFFE7FBF7C7",
      INIT_55 => X"FFFFFFFFFFFFFF9FFFFFF9F77F001FF9FEFFDFFFFFF9FFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFBFF00FFFFCFFFFFFFFFBFFFFFF",
      INIT_57 => X"FFFFFFFFFFDCF8FFFFFFE7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFF07FFFFFFE0FF",
      INIT_58 => X"FFFFFFE7FFFFFFEFFF3FFFFFFFF3FFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFF3FFFFFFF3FFFFFF9FFFC7FFFFFFCFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFF7FFFFFFF3FFFFFFFFFFFFFFFFFFFFFF9FFFFFFF8FFFFC7FFFF1FFFFFFF9F",
      INIT_5B => X"FFFFFFFFF8FFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF07FF3C",
      INIT_5C => X"FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFC",
      INIT_5D => X"FFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_62 => X"7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE7",
      INIT_66 => X"FFFFFFF8FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF9FFFFFFFFFF",
      INIT_69 => X"F1FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFC7FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFC3FFFFFF",
      INIT_6D => X"FFFFFFFFFF03FFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFE00FFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => doutb(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    ram_doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      enb_array(0) => enb_array(0),
      p_14_out(8 downto 0) => p_14_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      doutb(0) => doutb(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ena_array(0) => ena_array(14),
      wea(0) => wea(0)
    );
\bindec_b.bindec_inst_b\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec_0
     port map (
      addrb(3 downto 0) => addrb(14 downto 11),
      enb_array(0) => enb_array(14)
    );
\has_mux_b.B\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux__parameterized0\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addrb(3 downto 0) => addrb(14 downto 11),
      clkb => clkb,
      doutb(8 downto 0) => doutb(8 downto 0),
      \doutb[7]\(7) => \ramloop[1].ram.r_n_0\,
      \doutb[7]\(6) => \ramloop[1].ram.r_n_1\,
      \doutb[7]\(5) => \ramloop[1].ram.r_n_2\,
      \doutb[7]\(4) => \ramloop[1].ram.r_n_3\,
      \doutb[7]\(3) => \ramloop[1].ram.r_n_4\,
      \doutb[7]\(2) => \ramloop[1].ram.r_n_5\,
      \doutb[7]\(1) => \ramloop[1].ram.r_n_6\,
      \doutb[7]\(0) => \ramloop[1].ram.r_n_7\,
      \doutb[7]_0\(7) => \ramloop[2].ram.r_n_0\,
      \doutb[7]_0\(6) => \ramloop[2].ram.r_n_1\,
      \doutb[7]_0\(5) => \ramloop[2].ram.r_n_2\,
      \doutb[7]_0\(4) => \ramloop[2].ram.r_n_3\,
      \doutb[7]_0\(3) => \ramloop[2].ram.r_n_4\,
      \doutb[7]_0\(2) => \ramloop[2].ram.r_n_5\,
      \doutb[7]_0\(1) => \ramloop[2].ram.r_n_6\,
      \doutb[7]_0\(0) => \ramloop[2].ram.r_n_7\,
      \doutb[7]_1\(7) => \ramloop[3].ram.r_n_0\,
      \doutb[7]_1\(6) => \ramloop[3].ram.r_n_1\,
      \doutb[7]_1\(5) => \ramloop[3].ram.r_n_2\,
      \doutb[7]_1\(4) => \ramloop[3].ram.r_n_3\,
      \doutb[7]_1\(3) => \ramloop[3].ram.r_n_4\,
      \doutb[7]_1\(2) => \ramloop[3].ram.r_n_5\,
      \doutb[7]_1\(1) => \ramloop[3].ram.r_n_6\,
      \doutb[7]_1\(0) => \ramloop[3].ram.r_n_7\,
      \doutb[7]_2\(7) => \ramloop[4].ram.r_n_0\,
      \doutb[7]_2\(6) => \ramloop[4].ram.r_n_1\,
      \doutb[7]_2\(5) => \ramloop[4].ram.r_n_2\,
      \doutb[7]_2\(4) => \ramloop[4].ram.r_n_3\,
      \doutb[7]_2\(3) => \ramloop[4].ram.r_n_4\,
      \doutb[7]_2\(2) => \ramloop[4].ram.r_n_5\,
      \doutb[7]_2\(1) => \ramloop[4].ram.r_n_6\,
      \doutb[7]_2\(0) => \ramloop[4].ram.r_n_7\,
      \doutb[7]_3\(7) => \ramloop[5].ram.r_n_0\,
      \doutb[7]_3\(6) => \ramloop[5].ram.r_n_1\,
      \doutb[7]_3\(5) => \ramloop[5].ram.r_n_2\,
      \doutb[7]_3\(4) => \ramloop[5].ram.r_n_3\,
      \doutb[7]_3\(3) => \ramloop[5].ram.r_n_4\,
      \doutb[7]_3\(2) => \ramloop[5].ram.r_n_5\,
      \doutb[7]_3\(1) => \ramloop[5].ram.r_n_6\,
      \doutb[7]_3\(0) => \ramloop[5].ram.r_n_7\,
      \doutb[8]\(0) => \ramloop[1].ram.r_n_8\,
      \doutb[8]_0\(0) => \ramloop[2].ram.r_n_8\,
      \doutb[8]_1\(0) => \ramloop[3].ram.r_n_8\,
      \doutb[8]_2\(0) => \ramloop[4].ram.r_n_8\,
      \doutb[8]_3\(0) => \ramloop[5].ram.r_n_8\,
      p_14_out(8 downto 0) => p_14_out(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ram_doutb(8 downto 0) => ram_doutb(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(11),
      doutb(0) => doutb(11),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOBDO(7) => \ramloop[6].ram.r_n_0\,
      DOBDO(6) => \ramloop[6].ram.r_n_1\,
      DOBDO(5) => \ramloop[6].ram.r_n_2\,
      DOBDO(4) => \ramloop[6].ram.r_n_3\,
      DOBDO(3) => \ramloop[6].ram.r_n_4\,
      DOBDO(2) => \ramloop[6].ram.r_n_5\,
      DOBDO(1) => \ramloop[6].ram.r_n_6\,
      DOBDO(0) => \ramloop[6].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[6].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(14),
      enb_array(0) => enb_array(14),
      p_14_out(8 downto 0) => p_14_out(8 downto 0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(9),
      doutb(0) => doutb(9),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(10),
      doutb(0) => doutb(10),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "FFF";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     16.507832 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "VRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "VRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "VRAM,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "FFF";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     16.507832 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "VRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "VRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 30000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => NLW_U0_douta_UNCONNECTED(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
