|CPU
clock => clock.IN10
reset => reset.IN9
sclbutt << ktane_mem:memory.sclbutt
sdabutt <> ktane_mem:memory.sdabutt
scl1 << ktane_mem:memory.scl1
sda1 <> ktane_mem:memory.sda1
scl2 << ktane_mem:memory.scl2
sda2 <> ktane_mem:memory.sda2
timer_min[0] << ktane_mem:memory.timer_sevseg3
timer_min[1] << ktane_mem:memory.timer_sevseg3
timer_min[2] << ktane_mem:memory.timer_sevseg3
timer_min[3] << ktane_mem:memory.timer_sevseg3
timer_min[4] << ktane_mem:memory.timer_sevseg3
timer_min[5] << ktane_mem:memory.timer_sevseg3
timer_min[6] << ktane_mem:memory.timer_sevseg3
timer_sec1[0] << ktane_mem:memory.timer_sevseg2
timer_sec1[1] << ktane_mem:memory.timer_sevseg2
timer_sec1[2] << ktane_mem:memory.timer_sevseg2
timer_sec1[3] << ktane_mem:memory.timer_sevseg2
timer_sec1[4] << ktane_mem:memory.timer_sevseg2
timer_sec1[5] << ktane_mem:memory.timer_sevseg2
timer_sec1[6] << ktane_mem:memory.timer_sevseg2
timer_sec2[0] << ktane_mem:memory.timer_sevseg1
timer_sec2[1] << ktane_mem:memory.timer_sevseg1
timer_sec2[2] << ktane_mem:memory.timer_sevseg1
timer_sec2[3] << ktane_mem:memory.timer_sevseg1
timer_sec2[4] << ktane_mem:memory.timer_sevseg1
timer_sec2[5] << ktane_mem:memory.timer_sevseg1
timer_sec2[6] << ktane_mem:memory.timer_sevseg1
morse_sev1[0] << ktane_mem:memory.morse_sevseg1
morse_sev1[1] << ktane_mem:memory.morse_sevseg1
morse_sev1[2] << ktane_mem:memory.morse_sevseg1
morse_sev1[3] << ktane_mem:memory.morse_sevseg1
morse_sev1[4] << ktane_mem:memory.morse_sevseg1
morse_sev1[5] << ktane_mem:memory.morse_sevseg1
morse_sev1[6] << ktane_mem:memory.morse_sevseg1
morse_sev2[0] << ktane_mem:memory.morse_sevseg2
morse_sev2[1] << ktane_mem:memory.morse_sevseg2
morse_sev2[2] << ktane_mem:memory.morse_sevseg2
morse_sev2[3] << ktane_mem:memory.morse_sevseg2
morse_sev2[4] << ktane_mem:memory.morse_sevseg2
morse_sev2[5] << ktane_mem:memory.morse_sevseg2
morse_sev2[6] << ktane_mem:memory.morse_sevseg2
morse_led << ktane_mem:memory.morse_led
keypad_leds[0] << ktane_mem:memory.keypad_leds
keypad_leds[1] << ktane_mem:memory.keypad_leds
keypad_leds[2] << ktane_mem:memory.keypad_leds
keypad_leds[3] << ktane_mem:memory.keypad_leds
butt_strip[0] << ktane_mem:memory.led1
butt_strip[1] << ktane_mem:memory.led1
butt_strip[2] << ktane_mem:memory.led1
butt_color[0] << ktane_mem:memory.led2
butt_color[1] << ktane_mem:memory.led2
butt_color[2] << ktane_mem:memory.led2
strike_leds[0] << ktane_mem:memory.strike_leds
strike_leds[1] << ktane_mem:memory.strike_leds
strike_leds[2] << ktane_mem:memory.strike_leds
button => button.IN1
morse_left => morse_left.IN1
morse_right => morse_right.IN1
morse_tx => morse_tx.IN1
keypad[0] => keypad[0].IN1
keypad[1] => keypad[1].IN1
keypad[2] => keypad[2].IN1
keypad[3] => keypad[3].IN1
ADC_CONVST << ktane_mem:memory.ADC_CONVST
ADC_SCK << ktane_mem:memory.ADC_SCK
ADC_SDO => ADC_SDO.IN1
ADC_SDI << ktane_mem:memory.ADC_SDI


|CPU|FSM:fsm
clock => currentState~1.DATAIN
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => Decoder1.IN3
instruction[4] => Equal0.IN2
instruction[4] => Equal1.IN3
instruction[5] => Decoder1.IN2
instruction[5] => Equal0.IN1
instruction[5] => Equal1.IN2
instruction[6] => Decoder1.IN1
instruction[6] => Equal0.IN3
instruction[6] => Equal1.IN1
instruction[7] => Decoder1.IN0
instruction[7] => Equal0.IN0
instruction[7] => Equal1.IN0
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Mux0.IN19
instruction[12] => Mux1.IN19
instruction[12] => Decoder0.IN3
instruction[12] => Equal2.IN3
instruction[12] => Equal3.IN3
instruction[13] => Mux0.IN18
instruction[13] => Mux1.IN18
instruction[13] => Decoder0.IN2
instruction[13] => Equal2.IN2
instruction[13] => Equal3.IN2
instruction[14] => Mux0.IN17
instruction[14] => Mux1.IN17
instruction[14] => Decoder0.IN1
instruction[14] => Equal2.IN0
instruction[14] => Equal3.IN1
instruction[15] => Mux0.IN16
instruction[15] => Mux1.IN16
instruction[15] => Decoder0.IN0
instruction[15] => Equal2.IN1
instruction[15] => Equal3.IN0
pcEn <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
irEn <= irEn.DB_MAX_OUTPUT_PORT_TYPE
pcIncOrSet <= pcIncOrSet.DB_MAX_OUTPUT_PORT_TYPE
rfWe <= rfWe.DB_MAX_OUTPUT_PORT_TYPE
pcRegSel <= pcRegSel.DB_MAX_OUTPUT_PORT_TYPE
r2ImSel <= r2ImSel.DB_MAX_OUTPUT_PORT_TYPE
immTypeSel[0] <= immTypeSel.DB_MAX_OUTPUT_PORT_TYPE
immTypeSel[1] <= immTypeSel.DB_MAX_OUTPUT_PORT_TYPE
brWe <= brWe.DB_MAX_OUTPUT_PORT_TYPE
wbRegAlu <= wbRegAlu.DB_MAX_OUTPUT_PORT_TYPE
psrEn <= psrEn.DB_MAX_OUTPUT_PORT_TYPE
psrFlags[0] => ~NO_FANOUT~
psrFlags[1] => ~NO_FANOUT~
psrFlags[2] => ~NO_FANOUT~
psrFlags[3] => ~NO_FANOUT~
psrFlags[4] => ~NO_FANOUT~


|CPU|ProgramCounter:pc
clock => index[0]~reg0.CLK
clock => index[1]~reg0.CLK
clock => index[2]~reg0.CLK
clock => index[3]~reg0.CLK
clock => index[4]~reg0.CLK
clock => index[5]~reg0.CLK
clock => index[6]~reg0.CLK
clock => index[7]~reg0.CLK
clock => index[8]~reg0.CLK
clock => index[9]~reg0.CLK
clock => index[10]~reg0.CLK
clock => index[11]~reg0.CLK
clock => index[12]~reg0.CLK
clock => index[13]~reg0.CLK
clock => index[14]~reg0.CLK
clock => index[15]~reg0.CLK
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
reset => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
enable => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
incOrSet => index.OUTPUTSELECT
newValue[0] => index.DATAA
newValue[1] => index.DATAA
newValue[2] => index.DATAA
newValue[3] => index.DATAA
newValue[4] => index.DATAA
newValue[5] => index.DATAA
newValue[6] => index.DATAA
newValue[7] => index.DATAA
newValue[8] => index.DATAA
newValue[9] => index.DATAA
newValue[10] => index.DATAA
newValue[11] => index.DATAA
newValue[12] => index.DATAA
newValue[13] => index.DATAA
newValue[14] => index.DATAA
newValue[15] => index.DATAA
index[0] <= index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[1] <= index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[2] <= index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[3] <= index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[4] <= index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[5] <= index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[6] <= index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[7] <= index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[8] <= index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[9] <= index[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[10] <= index[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[11] <= index[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[12] <= index[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[13] <= index[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[14] <= index[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[15] <= index[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|InstructionMem:instMem
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => ram.WADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => addr_reg[1].DATAIN
addr[1] => ram.WADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => addr_reg[2].DATAIN
addr[2] => ram.WADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => addr_reg[3].DATAIN
addr[3] => ram.WADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => addr_reg[4].DATAIN
addr[4] => ram.WADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => addr_reg[5].DATAIN
addr[5] => ram.WADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => addr_reg[6].DATAIN
addr[6] => ram.WADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => addr_reg[7].DATAIN
addr[7] => ram.WADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => addr_reg[8].DATAIN
addr[8] => ram.WADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => addr_reg[9].DATAIN
addr[9] => ram.WADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => addr_reg[10].DATAIN
addr[10] => ram.WADDR10
addr[11] => ram.waddr_a[11].DATAIN
addr[11] => addr_reg[11].DATAIN
addr[11] => ram.WADDR11
addr[12] => ram.waddr_a[12].DATAIN
addr[12] => addr_reg[12].DATAIN
addr[12] => ram.WADDR12
addr[13] => ram.waddr_a[13].DATAIN
addr[13] => addr_reg[13].DATAIN
addr[13] => ram.WADDR13
addr[14] => ram.waddr_a[14].DATAIN
addr[14] => addr_reg[14].DATAIN
addr[14] => ram.WADDR14
addr[15] => ram.waddr_a[15].DATAIN
addr[15] => addr_reg[15].DATAIN
addr[15] => ram.WADDR15
we => ram.we_a.DATAIN
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
clk => addr_reg[11].CLK
clk => addr_reg[12].CLK
clk => addr_reg[13].CLK
clk => addr_reg[14].CLK
clk => addr_reg[15].CLK
clk => ram.CLK0
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15


|CPU|Decoder:decoder
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => Mux11.IN19
instr[0] => Selector11.IN5
instr[0] => decoded.DATAB
instr[0] => decoded.DATAB
instr[0] => Mux27.IN19
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => Mux10.IN19
instr[1] => Selector10.IN5
instr[1] => decoded.DATAB
instr[1] => decoded.DATAB
instr[1] => Mux26.IN19
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => Mux9.IN19
instr[2] => Selector9.IN5
instr[2] => decoded.DATAB
instr[2] => decoded.DATAB
instr[2] => Mux25.IN19
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => Mux8.IN19
instr[3] => Selector8.IN5
instr[3] => decoded.DATAB
instr[3] => decoded.DATAB
instr[3] => Mux24.IN19
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => Mux7.IN19
instr[4] => Equal0.IN15
instr[4] => Equal1.IN15
instr[4] => Selector7.IN5
instr[4] => decoded.DATAB
instr[4] => decoded.DATAB
instr[4] => Mux23.IN19
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => Mux6.IN19
instr[5] => Equal0.IN14
instr[5] => Equal1.IN14
instr[5] => Selector6.IN5
instr[5] => decoded.DATAB
instr[5] => decoded.DATAB
instr[5] => Mux22.IN19
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => Mux5.IN19
instr[6] => Equal0.IN13
instr[6] => Equal1.IN13
instr[6] => Selector5.IN5
instr[6] => decoded.DATAB
instr[6] => decoded.DATAB
instr[6] => Mux21.IN19
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => Mux4.IN19
instr[7] => Equal0.IN12
instr[7] => Equal1.IN12
instr[7] => Selector4.IN5
instr[7] => decoded.DATAB
instr[7] => decoded.DATAB
instr[7] => Mux20.IN19
instr[8] => Mux0.IN19
instr[8] => Mux1.IN19
instr[8] => Mux2.IN19
instr[8] => Mux3.IN19
instr[8] => Mux4.IN18
instr[8] => Mux5.IN18
instr[8] => Mux6.IN18
instr[8] => Mux7.IN18
instr[8] => Mux8.IN18
instr[8] => Mux9.IN18
instr[8] => Mux10.IN18
instr[8] => Mux11.IN18
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => decoded.DATAB
instr[8] => Mux12.IN19
instr[8] => Mux13.IN19
instr[8] => Mux14.IN19
instr[8] => Mux15.IN19
instr[8] => Mux16.IN19
instr[8] => Mux17.IN19
instr[8] => Mux18.IN19
instr[8] => Mux19.IN18
instr[8] => Mux19.IN19
instr[8] => Mux20.IN18
instr[8] => Mux21.IN18
instr[8] => Mux22.IN18
instr[8] => Mux23.IN18
instr[8] => Mux24.IN18
instr[8] => Mux25.IN18
instr[8] => Mux26.IN18
instr[8] => Mux27.IN18
instr[9] => Mux0.IN18
instr[9] => Mux1.IN18
instr[9] => Mux2.IN18
instr[9] => Mux3.IN18
instr[9] => Mux4.IN17
instr[9] => Mux5.IN17
instr[9] => Mux6.IN17
instr[9] => Mux7.IN17
instr[9] => Mux8.IN17
instr[9] => Mux9.IN17
instr[9] => Mux10.IN17
instr[9] => Mux11.IN17
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => decoded.DATAB
instr[9] => Mux12.IN18
instr[9] => Mux13.IN18
instr[9] => Mux14.IN18
instr[9] => Mux15.IN18
instr[9] => Mux16.IN18
instr[9] => Mux17.IN18
instr[9] => Mux18.IN17
instr[9] => Mux18.IN18
instr[9] => Mux19.IN17
instr[9] => Mux20.IN17
instr[9] => Mux21.IN17
instr[9] => Mux22.IN17
instr[9] => Mux23.IN17
instr[9] => Mux24.IN17
instr[9] => Mux25.IN17
instr[9] => Mux26.IN17
instr[9] => Mux27.IN17
instr[10] => Mux0.IN17
instr[10] => Mux1.IN17
instr[10] => Mux2.IN17
instr[10] => Mux3.IN17
instr[10] => Mux4.IN16
instr[10] => Mux5.IN16
instr[10] => Mux6.IN16
instr[10] => Mux7.IN16
instr[10] => Mux8.IN16
instr[10] => Mux9.IN16
instr[10] => Mux10.IN16
instr[10] => Mux11.IN16
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => decoded.DATAB
instr[10] => Mux12.IN17
instr[10] => Mux13.IN17
instr[10] => Mux14.IN17
instr[10] => Mux15.IN17
instr[10] => Mux16.IN17
instr[10] => Mux17.IN16
instr[10] => Mux17.IN17
instr[10] => Mux18.IN16
instr[10] => Mux19.IN16
instr[10] => Mux20.IN16
instr[10] => Mux21.IN16
instr[10] => Mux22.IN16
instr[10] => Mux23.IN16
instr[10] => Mux24.IN16
instr[10] => Mux25.IN16
instr[10] => Mux26.IN16
instr[10] => Mux27.IN16
instr[11] => Mux0.IN16
instr[11] => Mux1.IN16
instr[11] => Mux2.IN16
instr[11] => Mux3.IN16
instr[11] => Mux4.IN15
instr[11] => Mux5.IN15
instr[11] => Mux6.IN15
instr[11] => Mux7.IN15
instr[11] => Mux8.IN15
instr[11] => Mux9.IN15
instr[11] => Mux10.IN15
instr[11] => Mux11.IN15
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => decoded.DATAB
instr[11] => Mux12.IN16
instr[11] => Mux13.IN16
instr[11] => Mux14.IN16
instr[11] => Mux15.IN16
instr[11] => Mux16.IN15
instr[11] => Mux16.IN16
instr[11] => Mux17.IN15
instr[11] => Mux18.IN15
instr[11] => Mux19.IN15
instr[11] => Mux20.IN15
instr[11] => Mux21.IN15
instr[11] => Mux22.IN15
instr[11] => Mux23.IN15
instr[11] => Mux24.IN15
instr[11] => Mux25.IN15
instr[11] => Mux26.IN15
instr[11] => Mux27.IN15
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => Mux3.IN15
instr[12] => Equal0.IN11
instr[12] => Equal1.IN11
instr[12] => Selector3.IN5
instr[12] => decoded.DATAB
instr[12] => decoded.DATAB
instr[12] => Mux15.IN15
instr[12] => Equal2.IN3
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => Mux2.IN15
instr[13] => Equal0.IN10
instr[13] => Equal1.IN10
instr[13] => Selector2.IN5
instr[13] => decoded.DATAB
instr[13] => decoded.DATAB
instr[13] => Mux14.IN15
instr[13] => Equal2.IN2
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => Mux1.IN15
instr[14] => Equal0.IN9
instr[14] => Equal1.IN9
instr[14] => Selector1.IN5
instr[14] => decoded.DATAB
instr[14] => decoded.DATAB
instr[14] => Mux13.IN15
instr[14] => Equal2.IN1
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => Mux0.IN15
instr[15] => Equal0.IN8
instr[15] => Equal1.IN8
instr[15] => Selector0.IN5
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => decoded.DATAB
instr[15] => Mux12.IN15
instr[15] => Equal2.IN0
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.IN0
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.OUTPUTSELECT
flags[0] => decoded.IN0
flags[0] => decoded.IN0
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.IN0
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.OUTPUTSELECT
flags[1] => decoded.IN0
flags[1] => decoded.IN0
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[2] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.IN1
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.OUTPUTSELECT
flags[3] => decoded.IN1
flags[3] => decoded.IN1
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.IN1
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.OUTPUTSELECT
flags[4] => decoded.IN1
flags[4] => decoded.IN1
decoded[0] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[1] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[2] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[3] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[4] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[5] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[6] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[7] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[8] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[9] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[10] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[11] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[12] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[13] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[14] <= decoded.DB_MAX_OUTPUT_PORT_TYPE
decoded[15] <= decoded.DB_MAX_OUTPUT_PORT_TYPE


|CPU|InstructionRegister:ir
clock => instr[0]~reg0.CLK
clock => instr[1]~reg0.CLK
clock => instr[2]~reg0.CLK
clock => instr[3]~reg0.CLK
clock => instr[4]~reg0.CLK
clock => instr[5]~reg0.CLK
clock => instr[6]~reg0.CLK
clock => instr[7]~reg0.CLK
clock => instr[8]~reg0.CLK
clock => instr[9]~reg0.CLK
clock => instr[10]~reg0.CLK
clock => instr[11]~reg0.CLK
clock => instr[12]~reg0.CLK
clock => instr[13]~reg0.CLK
clock => instr[14]~reg0.CLK
clock => instr[15]~reg0.CLK
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
reset => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
enable => instr.OUTPUTSELECT
instructionIn[0] => instr.DATAB
instructionIn[1] => instr.DATAB
instructionIn[2] => instr.DATAB
instructionIn[3] => instr.DATAB
instructionIn[4] => instr.DATAB
instructionIn[5] => instr.DATAB
instructionIn[6] => instr.DATAB
instructionIn[7] => instr.DATAB
instructionIn[8] => instr.DATAB
instructionIn[9] => instr.DATAB
instructionIn[10] => instr.DATAB
instructionIn[11] => instr.DATAB
instructionIn[12] => instr.DATAB
instructionIn[13] => instr.DATAB
instructionIn[14] => instr.DATAB
instructionIn[15] => instr.DATAB
instr[0] <= instr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterFile:rf
clock => DataBlock[0][0].CLK
clock => DataBlock[0][1].CLK
clock => DataBlock[0][2].CLK
clock => DataBlock[0][3].CLK
clock => DataBlock[0][4].CLK
clock => DataBlock[0][5].CLK
clock => DataBlock[0][6].CLK
clock => DataBlock[0][7].CLK
clock => DataBlock[0][8].CLK
clock => DataBlock[0][9].CLK
clock => DataBlock[0][10].CLK
clock => DataBlock[0][11].CLK
clock => DataBlock[0][12].CLK
clock => DataBlock[0][13].CLK
clock => DataBlock[0][14].CLK
clock => DataBlock[0][15].CLK
clock => DataBlock[1][0].CLK
clock => DataBlock[1][1].CLK
clock => DataBlock[1][2].CLK
clock => DataBlock[1][3].CLK
clock => DataBlock[1][4].CLK
clock => DataBlock[1][5].CLK
clock => DataBlock[1][6].CLK
clock => DataBlock[1][7].CLK
clock => DataBlock[1][8].CLK
clock => DataBlock[1][9].CLK
clock => DataBlock[1][10].CLK
clock => DataBlock[1][11].CLK
clock => DataBlock[1][12].CLK
clock => DataBlock[1][13].CLK
clock => DataBlock[1][14].CLK
clock => DataBlock[1][15].CLK
clock => DataBlock[2][0].CLK
clock => DataBlock[2][1].CLK
clock => DataBlock[2][2].CLK
clock => DataBlock[2][3].CLK
clock => DataBlock[2][4].CLK
clock => DataBlock[2][5].CLK
clock => DataBlock[2][6].CLK
clock => DataBlock[2][7].CLK
clock => DataBlock[2][8].CLK
clock => DataBlock[2][9].CLK
clock => DataBlock[2][10].CLK
clock => DataBlock[2][11].CLK
clock => DataBlock[2][12].CLK
clock => DataBlock[2][13].CLK
clock => DataBlock[2][14].CLK
clock => DataBlock[2][15].CLK
clock => DataBlock[3][0].CLK
clock => DataBlock[3][1].CLK
clock => DataBlock[3][2].CLK
clock => DataBlock[3][3].CLK
clock => DataBlock[3][4].CLK
clock => DataBlock[3][5].CLK
clock => DataBlock[3][6].CLK
clock => DataBlock[3][7].CLK
clock => DataBlock[3][8].CLK
clock => DataBlock[3][9].CLK
clock => DataBlock[3][10].CLK
clock => DataBlock[3][11].CLK
clock => DataBlock[3][12].CLK
clock => DataBlock[3][13].CLK
clock => DataBlock[3][14].CLK
clock => DataBlock[3][15].CLK
clock => DataBlock[4][0].CLK
clock => DataBlock[4][1].CLK
clock => DataBlock[4][2].CLK
clock => DataBlock[4][3].CLK
clock => DataBlock[4][4].CLK
clock => DataBlock[4][5].CLK
clock => DataBlock[4][6].CLK
clock => DataBlock[4][7].CLK
clock => DataBlock[4][8].CLK
clock => DataBlock[4][9].CLK
clock => DataBlock[4][10].CLK
clock => DataBlock[4][11].CLK
clock => DataBlock[4][12].CLK
clock => DataBlock[4][13].CLK
clock => DataBlock[4][14].CLK
clock => DataBlock[4][15].CLK
clock => DataBlock[5][0].CLK
clock => DataBlock[5][1].CLK
clock => DataBlock[5][2].CLK
clock => DataBlock[5][3].CLK
clock => DataBlock[5][4].CLK
clock => DataBlock[5][5].CLK
clock => DataBlock[5][6].CLK
clock => DataBlock[5][7].CLK
clock => DataBlock[5][8].CLK
clock => DataBlock[5][9].CLK
clock => DataBlock[5][10].CLK
clock => DataBlock[5][11].CLK
clock => DataBlock[5][12].CLK
clock => DataBlock[5][13].CLK
clock => DataBlock[5][14].CLK
clock => DataBlock[5][15].CLK
clock => DataBlock[6][0].CLK
clock => DataBlock[6][1].CLK
clock => DataBlock[6][2].CLK
clock => DataBlock[6][3].CLK
clock => DataBlock[6][4].CLK
clock => DataBlock[6][5].CLK
clock => DataBlock[6][6].CLK
clock => DataBlock[6][7].CLK
clock => DataBlock[6][8].CLK
clock => DataBlock[6][9].CLK
clock => DataBlock[6][10].CLK
clock => DataBlock[6][11].CLK
clock => DataBlock[6][12].CLK
clock => DataBlock[6][13].CLK
clock => DataBlock[6][14].CLK
clock => DataBlock[6][15].CLK
clock => DataBlock[7][0].CLK
clock => DataBlock[7][1].CLK
clock => DataBlock[7][2].CLK
clock => DataBlock[7][3].CLK
clock => DataBlock[7][4].CLK
clock => DataBlock[7][5].CLK
clock => DataBlock[7][6].CLK
clock => DataBlock[7][7].CLK
clock => DataBlock[7][8].CLK
clock => DataBlock[7][9].CLK
clock => DataBlock[7][10].CLK
clock => DataBlock[7][11].CLK
clock => DataBlock[7][12].CLK
clock => DataBlock[7][13].CLK
clock => DataBlock[7][14].CLK
clock => DataBlock[7][15].CLK
clock => DataBlock[8][0].CLK
clock => DataBlock[8][1].CLK
clock => DataBlock[8][2].CLK
clock => DataBlock[8][3].CLK
clock => DataBlock[8][4].CLK
clock => DataBlock[8][5].CLK
clock => DataBlock[8][6].CLK
clock => DataBlock[8][7].CLK
clock => DataBlock[8][8].CLK
clock => DataBlock[8][9].CLK
clock => DataBlock[8][10].CLK
clock => DataBlock[8][11].CLK
clock => DataBlock[8][12].CLK
clock => DataBlock[8][13].CLK
clock => DataBlock[8][14].CLK
clock => DataBlock[8][15].CLK
clock => DataBlock[9][0].CLK
clock => DataBlock[9][1].CLK
clock => DataBlock[9][2].CLK
clock => DataBlock[9][3].CLK
clock => DataBlock[9][4].CLK
clock => DataBlock[9][5].CLK
clock => DataBlock[9][6].CLK
clock => DataBlock[9][7].CLK
clock => DataBlock[9][8].CLK
clock => DataBlock[9][9].CLK
clock => DataBlock[9][10].CLK
clock => DataBlock[9][11].CLK
clock => DataBlock[9][12].CLK
clock => DataBlock[9][13].CLK
clock => DataBlock[9][14].CLK
clock => DataBlock[9][15].CLK
clock => DataBlock[10][0].CLK
clock => DataBlock[10][1].CLK
clock => DataBlock[10][2].CLK
clock => DataBlock[10][3].CLK
clock => DataBlock[10][4].CLK
clock => DataBlock[10][5].CLK
clock => DataBlock[10][6].CLK
clock => DataBlock[10][7].CLK
clock => DataBlock[10][8].CLK
clock => DataBlock[10][9].CLK
clock => DataBlock[10][10].CLK
clock => DataBlock[10][11].CLK
clock => DataBlock[10][12].CLK
clock => DataBlock[10][13].CLK
clock => DataBlock[10][14].CLK
clock => DataBlock[10][15].CLK
clock => DataBlock[11][0].CLK
clock => DataBlock[11][1].CLK
clock => DataBlock[11][2].CLK
clock => DataBlock[11][3].CLK
clock => DataBlock[11][4].CLK
clock => DataBlock[11][5].CLK
clock => DataBlock[11][6].CLK
clock => DataBlock[11][7].CLK
clock => DataBlock[11][8].CLK
clock => DataBlock[11][9].CLK
clock => DataBlock[11][10].CLK
clock => DataBlock[11][11].CLK
clock => DataBlock[11][12].CLK
clock => DataBlock[11][13].CLK
clock => DataBlock[11][14].CLK
clock => DataBlock[11][15].CLK
clock => DataBlock[12][0].CLK
clock => DataBlock[12][1].CLK
clock => DataBlock[12][2].CLK
clock => DataBlock[12][3].CLK
clock => DataBlock[12][4].CLK
clock => DataBlock[12][5].CLK
clock => DataBlock[12][6].CLK
clock => DataBlock[12][7].CLK
clock => DataBlock[12][8].CLK
clock => DataBlock[12][9].CLK
clock => DataBlock[12][10].CLK
clock => DataBlock[12][11].CLK
clock => DataBlock[12][12].CLK
clock => DataBlock[12][13].CLK
clock => DataBlock[12][14].CLK
clock => DataBlock[12][15].CLK
clock => DataBlock[13][0].CLK
clock => DataBlock[13][1].CLK
clock => DataBlock[13][2].CLK
clock => DataBlock[13][3].CLK
clock => DataBlock[13][4].CLK
clock => DataBlock[13][5].CLK
clock => DataBlock[13][6].CLK
clock => DataBlock[13][7].CLK
clock => DataBlock[13][8].CLK
clock => DataBlock[13][9].CLK
clock => DataBlock[13][10].CLK
clock => DataBlock[13][11].CLK
clock => DataBlock[13][12].CLK
clock => DataBlock[13][13].CLK
clock => DataBlock[13][14].CLK
clock => DataBlock[13][15].CLK
clock => DataBlock[14][0].CLK
clock => DataBlock[14][1].CLK
clock => DataBlock[14][2].CLK
clock => DataBlock[14][3].CLK
clock => DataBlock[14][4].CLK
clock => DataBlock[14][5].CLK
clock => DataBlock[14][6].CLK
clock => DataBlock[14][7].CLK
clock => DataBlock[14][8].CLK
clock => DataBlock[14][9].CLK
clock => DataBlock[14][10].CLK
clock => DataBlock[14][11].CLK
clock => DataBlock[14][12].CLK
clock => DataBlock[14][13].CLK
clock => DataBlock[14][14].CLK
clock => DataBlock[14][15].CLK
clock => DataBlock[15][0].CLK
clock => DataBlock[15][1].CLK
clock => DataBlock[15][2].CLK
clock => DataBlock[15][3].CLK
clock => DataBlock[15][4].CLK
clock => DataBlock[15][5].CLK
clock => DataBlock[15][6].CLK
clock => DataBlock[15][7].CLK
clock => DataBlock[15][8].CLK
clock => DataBlock[15][9].CLK
clock => DataBlock[15][10].CLK
clock => DataBlock[15][11].CLK
clock => DataBlock[15][12].CLK
clock => DataBlock[15][13].CLK
clock => DataBlock[15][14].CLK
clock => DataBlock[15][15].CLK
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
reset => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock.OUTPUTSELECT
shouldWrite => DataBlock[1][11].ENA
shouldWrite => DataBlock[1][10].ENA
shouldWrite => DataBlock[1][9].ENA
shouldWrite => DataBlock[1][8].ENA
shouldWrite => DataBlock[1][7].ENA
shouldWrite => DataBlock[1][6].ENA
shouldWrite => DataBlock[1][5].ENA
shouldWrite => DataBlock[1][4].ENA
shouldWrite => DataBlock[1][3].ENA
shouldWrite => DataBlock[1][2].ENA
shouldWrite => DataBlock[1][1].ENA
shouldWrite => DataBlock[1][0].ENA
shouldWrite => DataBlock[1][12].ENA
shouldWrite => DataBlock[1][13].ENA
shouldWrite => DataBlock[1][14].ENA
shouldWrite => DataBlock[1][15].ENA
shouldWrite => DataBlock[2][0].ENA
shouldWrite => DataBlock[2][1].ENA
shouldWrite => DataBlock[2][2].ENA
shouldWrite => DataBlock[2][3].ENA
shouldWrite => DataBlock[2][4].ENA
shouldWrite => DataBlock[2][5].ENA
shouldWrite => DataBlock[2][6].ENA
shouldWrite => DataBlock[2][7].ENA
shouldWrite => DataBlock[2][8].ENA
shouldWrite => DataBlock[2][9].ENA
shouldWrite => DataBlock[2][10].ENA
shouldWrite => DataBlock[2][11].ENA
shouldWrite => DataBlock[2][12].ENA
shouldWrite => DataBlock[2][13].ENA
shouldWrite => DataBlock[2][14].ENA
shouldWrite => DataBlock[2][15].ENA
shouldWrite => DataBlock[3][0].ENA
shouldWrite => DataBlock[3][1].ENA
shouldWrite => DataBlock[3][2].ENA
shouldWrite => DataBlock[3][3].ENA
shouldWrite => DataBlock[3][4].ENA
shouldWrite => DataBlock[3][5].ENA
shouldWrite => DataBlock[3][6].ENA
shouldWrite => DataBlock[3][7].ENA
shouldWrite => DataBlock[3][8].ENA
shouldWrite => DataBlock[3][9].ENA
shouldWrite => DataBlock[3][10].ENA
shouldWrite => DataBlock[3][11].ENA
shouldWrite => DataBlock[3][12].ENA
shouldWrite => DataBlock[3][13].ENA
shouldWrite => DataBlock[3][14].ENA
shouldWrite => DataBlock[3][15].ENA
shouldWrite => DataBlock[4][0].ENA
shouldWrite => DataBlock[4][1].ENA
shouldWrite => DataBlock[4][2].ENA
shouldWrite => DataBlock[4][3].ENA
shouldWrite => DataBlock[4][4].ENA
shouldWrite => DataBlock[4][5].ENA
shouldWrite => DataBlock[4][6].ENA
shouldWrite => DataBlock[4][7].ENA
shouldWrite => DataBlock[4][8].ENA
shouldWrite => DataBlock[4][9].ENA
shouldWrite => DataBlock[4][10].ENA
shouldWrite => DataBlock[4][11].ENA
shouldWrite => DataBlock[4][12].ENA
shouldWrite => DataBlock[4][13].ENA
shouldWrite => DataBlock[4][14].ENA
shouldWrite => DataBlock[4][15].ENA
shouldWrite => DataBlock[5][0].ENA
shouldWrite => DataBlock[5][1].ENA
shouldWrite => DataBlock[5][2].ENA
shouldWrite => DataBlock[5][3].ENA
shouldWrite => DataBlock[5][4].ENA
shouldWrite => DataBlock[5][5].ENA
shouldWrite => DataBlock[5][6].ENA
shouldWrite => DataBlock[5][7].ENA
shouldWrite => DataBlock[5][8].ENA
shouldWrite => DataBlock[5][9].ENA
shouldWrite => DataBlock[5][10].ENA
shouldWrite => DataBlock[5][11].ENA
shouldWrite => DataBlock[5][12].ENA
shouldWrite => DataBlock[5][13].ENA
shouldWrite => DataBlock[5][14].ENA
shouldWrite => DataBlock[5][15].ENA
shouldWrite => DataBlock[6][0].ENA
shouldWrite => DataBlock[6][1].ENA
shouldWrite => DataBlock[6][2].ENA
shouldWrite => DataBlock[6][3].ENA
shouldWrite => DataBlock[6][4].ENA
shouldWrite => DataBlock[6][5].ENA
shouldWrite => DataBlock[6][6].ENA
shouldWrite => DataBlock[6][7].ENA
shouldWrite => DataBlock[6][8].ENA
shouldWrite => DataBlock[6][9].ENA
shouldWrite => DataBlock[6][10].ENA
shouldWrite => DataBlock[6][11].ENA
shouldWrite => DataBlock[6][12].ENA
shouldWrite => DataBlock[6][13].ENA
shouldWrite => DataBlock[6][14].ENA
shouldWrite => DataBlock[6][15].ENA
shouldWrite => DataBlock[7][0].ENA
shouldWrite => DataBlock[7][1].ENA
shouldWrite => DataBlock[7][2].ENA
shouldWrite => DataBlock[7][3].ENA
shouldWrite => DataBlock[7][4].ENA
shouldWrite => DataBlock[7][5].ENA
shouldWrite => DataBlock[7][6].ENA
shouldWrite => DataBlock[7][7].ENA
shouldWrite => DataBlock[7][8].ENA
shouldWrite => DataBlock[7][9].ENA
shouldWrite => DataBlock[7][10].ENA
shouldWrite => DataBlock[7][11].ENA
shouldWrite => DataBlock[7][12].ENA
shouldWrite => DataBlock[7][13].ENA
shouldWrite => DataBlock[7][14].ENA
shouldWrite => DataBlock[7][15].ENA
shouldWrite => DataBlock[8][0].ENA
shouldWrite => DataBlock[8][1].ENA
shouldWrite => DataBlock[8][2].ENA
shouldWrite => DataBlock[8][3].ENA
shouldWrite => DataBlock[8][4].ENA
shouldWrite => DataBlock[8][5].ENA
shouldWrite => DataBlock[8][6].ENA
shouldWrite => DataBlock[8][7].ENA
shouldWrite => DataBlock[8][8].ENA
shouldWrite => DataBlock[8][9].ENA
shouldWrite => DataBlock[8][10].ENA
shouldWrite => DataBlock[8][11].ENA
shouldWrite => DataBlock[8][12].ENA
shouldWrite => DataBlock[8][13].ENA
shouldWrite => DataBlock[8][14].ENA
shouldWrite => DataBlock[8][15].ENA
shouldWrite => DataBlock[9][0].ENA
shouldWrite => DataBlock[9][1].ENA
shouldWrite => DataBlock[9][2].ENA
shouldWrite => DataBlock[9][3].ENA
shouldWrite => DataBlock[9][4].ENA
shouldWrite => DataBlock[9][5].ENA
shouldWrite => DataBlock[9][6].ENA
shouldWrite => DataBlock[9][7].ENA
shouldWrite => DataBlock[9][8].ENA
shouldWrite => DataBlock[9][9].ENA
shouldWrite => DataBlock[9][10].ENA
shouldWrite => DataBlock[9][11].ENA
shouldWrite => DataBlock[9][12].ENA
shouldWrite => DataBlock[9][13].ENA
shouldWrite => DataBlock[9][14].ENA
shouldWrite => DataBlock[9][15].ENA
shouldWrite => DataBlock[10][0].ENA
shouldWrite => DataBlock[10][1].ENA
shouldWrite => DataBlock[10][2].ENA
shouldWrite => DataBlock[10][3].ENA
shouldWrite => DataBlock[10][4].ENA
shouldWrite => DataBlock[10][5].ENA
shouldWrite => DataBlock[10][6].ENA
shouldWrite => DataBlock[10][7].ENA
shouldWrite => DataBlock[10][8].ENA
shouldWrite => DataBlock[10][9].ENA
shouldWrite => DataBlock[10][10].ENA
shouldWrite => DataBlock[10][11].ENA
shouldWrite => DataBlock[10][12].ENA
shouldWrite => DataBlock[10][13].ENA
shouldWrite => DataBlock[10][14].ENA
shouldWrite => DataBlock[10][15].ENA
shouldWrite => DataBlock[11][0].ENA
shouldWrite => DataBlock[11][1].ENA
shouldWrite => DataBlock[11][2].ENA
shouldWrite => DataBlock[11][3].ENA
shouldWrite => DataBlock[11][4].ENA
shouldWrite => DataBlock[11][5].ENA
shouldWrite => DataBlock[11][6].ENA
shouldWrite => DataBlock[11][7].ENA
shouldWrite => DataBlock[11][8].ENA
shouldWrite => DataBlock[11][9].ENA
shouldWrite => DataBlock[11][10].ENA
shouldWrite => DataBlock[11][11].ENA
shouldWrite => DataBlock[11][12].ENA
shouldWrite => DataBlock[11][13].ENA
shouldWrite => DataBlock[11][14].ENA
shouldWrite => DataBlock[11][15].ENA
shouldWrite => DataBlock[12][0].ENA
shouldWrite => DataBlock[12][1].ENA
shouldWrite => DataBlock[12][2].ENA
shouldWrite => DataBlock[12][3].ENA
shouldWrite => DataBlock[12][4].ENA
shouldWrite => DataBlock[12][5].ENA
shouldWrite => DataBlock[12][6].ENA
shouldWrite => DataBlock[12][7].ENA
shouldWrite => DataBlock[12][8].ENA
shouldWrite => DataBlock[12][9].ENA
shouldWrite => DataBlock[12][10].ENA
shouldWrite => DataBlock[12][11].ENA
shouldWrite => DataBlock[12][12].ENA
shouldWrite => DataBlock[12][13].ENA
shouldWrite => DataBlock[12][14].ENA
shouldWrite => DataBlock[12][15].ENA
shouldWrite => DataBlock[13][0].ENA
shouldWrite => DataBlock[13][1].ENA
shouldWrite => DataBlock[13][2].ENA
shouldWrite => DataBlock[13][3].ENA
shouldWrite => DataBlock[13][4].ENA
shouldWrite => DataBlock[13][5].ENA
shouldWrite => DataBlock[13][6].ENA
shouldWrite => DataBlock[13][7].ENA
shouldWrite => DataBlock[13][8].ENA
shouldWrite => DataBlock[13][9].ENA
shouldWrite => DataBlock[13][10].ENA
shouldWrite => DataBlock[13][11].ENA
shouldWrite => DataBlock[13][12].ENA
shouldWrite => DataBlock[13][13].ENA
shouldWrite => DataBlock[13][14].ENA
shouldWrite => DataBlock[13][15].ENA
shouldWrite => DataBlock[14][0].ENA
shouldWrite => DataBlock[14][1].ENA
shouldWrite => DataBlock[14][2].ENA
shouldWrite => DataBlock[14][3].ENA
shouldWrite => DataBlock[14][4].ENA
shouldWrite => DataBlock[14][5].ENA
shouldWrite => DataBlock[14][6].ENA
shouldWrite => DataBlock[14][7].ENA
shouldWrite => DataBlock[14][8].ENA
shouldWrite => DataBlock[14][9].ENA
shouldWrite => DataBlock[14][10].ENA
shouldWrite => DataBlock[14][11].ENA
shouldWrite => DataBlock[14][12].ENA
shouldWrite => DataBlock[14][13].ENA
shouldWrite => DataBlock[14][14].ENA
shouldWrite => DataBlock[14][15].ENA
shouldWrite => DataBlock[15][0].ENA
shouldWrite => DataBlock[15][1].ENA
shouldWrite => DataBlock[15][2].ENA
shouldWrite => DataBlock[15][3].ENA
shouldWrite => DataBlock[15][4].ENA
shouldWrite => DataBlock[15][5].ENA
shouldWrite => DataBlock[15][6].ENA
shouldWrite => DataBlock[15][7].ENA
shouldWrite => DataBlock[15][8].ENA
shouldWrite => DataBlock[15][9].ENA
shouldWrite => DataBlock[15][10].ENA
shouldWrite => DataBlock[15][11].ENA
shouldWrite => DataBlock[15][12].ENA
shouldWrite => DataBlock[15][13].ENA
shouldWrite => DataBlock[15][14].ENA
shouldWrite => DataBlock[15][15].ENA
register1Address[0] => Mux0.IN3
register1Address[0] => Mux1.IN3
register1Address[0] => Mux2.IN3
register1Address[0] => Mux3.IN3
register1Address[0] => Mux4.IN3
register1Address[0] => Mux5.IN3
register1Address[0] => Mux6.IN3
register1Address[0] => Mux7.IN3
register1Address[0] => Mux8.IN3
register1Address[0] => Mux9.IN3
register1Address[0] => Mux10.IN3
register1Address[0] => Mux11.IN3
register1Address[0] => Mux12.IN3
register1Address[0] => Mux13.IN3
register1Address[0] => Mux14.IN3
register1Address[0] => Mux15.IN3
register1Address[0] => Equal1.IN3
register1Address[1] => Mux0.IN2
register1Address[1] => Mux1.IN2
register1Address[1] => Mux2.IN2
register1Address[1] => Mux3.IN2
register1Address[1] => Mux4.IN2
register1Address[1] => Mux5.IN2
register1Address[1] => Mux6.IN2
register1Address[1] => Mux7.IN2
register1Address[1] => Mux8.IN2
register1Address[1] => Mux9.IN2
register1Address[1] => Mux10.IN2
register1Address[1] => Mux11.IN2
register1Address[1] => Mux12.IN2
register1Address[1] => Mux13.IN2
register1Address[1] => Mux14.IN2
register1Address[1] => Mux15.IN2
register1Address[1] => Equal1.IN2
register1Address[2] => Mux0.IN1
register1Address[2] => Mux1.IN1
register1Address[2] => Mux2.IN1
register1Address[2] => Mux3.IN1
register1Address[2] => Mux4.IN1
register1Address[2] => Mux5.IN1
register1Address[2] => Mux6.IN1
register1Address[2] => Mux7.IN1
register1Address[2] => Mux8.IN1
register1Address[2] => Mux9.IN1
register1Address[2] => Mux10.IN1
register1Address[2] => Mux11.IN1
register1Address[2] => Mux12.IN1
register1Address[2] => Mux13.IN1
register1Address[2] => Mux14.IN1
register1Address[2] => Mux15.IN1
register1Address[2] => Equal1.IN1
register1Address[3] => Mux0.IN0
register1Address[3] => Mux1.IN0
register1Address[3] => Mux2.IN0
register1Address[3] => Mux3.IN0
register1Address[3] => Mux4.IN0
register1Address[3] => Mux5.IN0
register1Address[3] => Mux6.IN0
register1Address[3] => Mux7.IN0
register1Address[3] => Mux8.IN0
register1Address[3] => Mux9.IN0
register1Address[3] => Mux10.IN0
register1Address[3] => Mux11.IN0
register1Address[3] => Mux12.IN0
register1Address[3] => Mux13.IN0
register1Address[3] => Mux14.IN0
register1Address[3] => Mux15.IN0
register1Address[3] => Equal1.IN0
register2Address[0] => Mux16.IN3
register2Address[0] => Mux17.IN3
register2Address[0] => Mux18.IN3
register2Address[0] => Mux19.IN3
register2Address[0] => Mux20.IN3
register2Address[0] => Mux21.IN3
register2Address[0] => Mux22.IN3
register2Address[0] => Mux23.IN3
register2Address[0] => Mux24.IN3
register2Address[0] => Mux25.IN3
register2Address[0] => Mux26.IN3
register2Address[0] => Mux27.IN3
register2Address[0] => Mux28.IN3
register2Address[0] => Mux29.IN3
register2Address[0] => Mux30.IN3
register2Address[0] => Mux31.IN3
register2Address[0] => Equal2.IN3
register2Address[1] => Mux16.IN2
register2Address[1] => Mux17.IN2
register2Address[1] => Mux18.IN2
register2Address[1] => Mux19.IN2
register2Address[1] => Mux20.IN2
register2Address[1] => Mux21.IN2
register2Address[1] => Mux22.IN2
register2Address[1] => Mux23.IN2
register2Address[1] => Mux24.IN2
register2Address[1] => Mux25.IN2
register2Address[1] => Mux26.IN2
register2Address[1] => Mux27.IN2
register2Address[1] => Mux28.IN2
register2Address[1] => Mux29.IN2
register2Address[1] => Mux30.IN2
register2Address[1] => Mux31.IN2
register2Address[1] => Equal2.IN2
register2Address[2] => Mux16.IN1
register2Address[2] => Mux17.IN1
register2Address[2] => Mux18.IN1
register2Address[2] => Mux19.IN1
register2Address[2] => Mux20.IN1
register2Address[2] => Mux21.IN1
register2Address[2] => Mux22.IN1
register2Address[2] => Mux23.IN1
register2Address[2] => Mux24.IN1
register2Address[2] => Mux25.IN1
register2Address[2] => Mux26.IN1
register2Address[2] => Mux27.IN1
register2Address[2] => Mux28.IN1
register2Address[2] => Mux29.IN1
register2Address[2] => Mux30.IN1
register2Address[2] => Mux31.IN1
register2Address[2] => Equal2.IN1
register2Address[3] => Mux16.IN0
register2Address[3] => Mux17.IN0
register2Address[3] => Mux18.IN0
register2Address[3] => Mux19.IN0
register2Address[3] => Mux20.IN0
register2Address[3] => Mux21.IN0
register2Address[3] => Mux22.IN0
register2Address[3] => Mux23.IN0
register2Address[3] => Mux24.IN0
register2Address[3] => Mux25.IN0
register2Address[3] => Mux26.IN0
register2Address[3] => Mux27.IN0
register2Address[3] => Mux28.IN0
register2Address[3] => Mux29.IN0
register2Address[3] => Mux30.IN0
register2Address[3] => Mux31.IN0
register2Address[3] => Equal2.IN0
writeAddress[0] => Decoder0.IN3
writeAddress[0] => Equal0.IN31
writeAddress[1] => Decoder0.IN2
writeAddress[1] => Equal0.IN30
writeAddress[2] => Decoder0.IN1
writeAddress[2] => Equal0.IN29
writeAddress[3] => Decoder0.IN0
writeAddress[3] => Equal0.IN28
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[0] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[1] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[2] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[3] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[4] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[5] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[6] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[7] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[8] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[9] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[10] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[11] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[12] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[13] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[14] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
writeData[15] => DataBlock.DATAB
register1Data[0] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[1] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[2] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[3] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[4] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[5] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[6] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[7] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[8] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[9] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[10] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[11] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[12] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[13] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[14] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register1Data[15] <= register1Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[0] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[1] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[2] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[3] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[4] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[5] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[6] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[7] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[8] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[9] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[10] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[11] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[12] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[13] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[14] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE
register2Data[15] <= register2Data.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mux2to1:pcOrReg
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mux2to1:wbRgAlu
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SignExtender:signExt
immediate[0] => extended[0].DATAIN
immediate[1] => extended[1].DATAIN
immediate[2] => extended[2].DATAIN
immediate[3] => extended[3].DATAIN
immediate[4] => extended[4].DATAIN
immediate[5] => extended[5].DATAIN
immediate[6] => extended[6].DATAIN
immediate[7] => extended[7].DATAIN
immediate[7] => extended[15].DATAIN
immediate[7] => extended[14].DATAIN
immediate[7] => extended[13].DATAIN
immediate[7] => extended[12].DATAIN
immediate[7] => extended[11].DATAIN
immediate[7] => extended[10].DATAIN
immediate[7] => extended[9].DATAIN
immediate[7] => extended[8].DATAIN
extended[0] <= immediate[0].DB_MAX_OUTPUT_PORT_TYPE
extended[1] <= immediate[1].DB_MAX_OUTPUT_PORT_TYPE
extended[2] <= immediate[2].DB_MAX_OUTPUT_PORT_TYPE
extended[3] <= immediate[3].DB_MAX_OUTPUT_PORT_TYPE
extended[4] <= immediate[4].DB_MAX_OUTPUT_PORT_TYPE
extended[5] <= immediate[5].DB_MAX_OUTPUT_PORT_TYPE
extended[6] <= immediate[6].DB_MAX_OUTPUT_PORT_TYPE
extended[7] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[8] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[9] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[10] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[11] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[12] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[13] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[14] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
extended[15] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ZeroExtender:zeroExt
immediate[0] => result[0].DATAIN
immediate[1] => result[1].DATAIN
immediate[2] => result[2].DATAIN
immediate[3] => result[3].DATAIN
immediate[4] => result[4].DATAIN
immediate[5] => result[5].DATAIN
immediate[6] => result[6].DATAIN
immediate[7] => result[7].DATAIN
result[0] <= immediate[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= immediate[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= immediate[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= immediate[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= immediate[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= immediate[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= immediate[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|CPU|mux4to1:immMux
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in3[0] => out.DATAB
in3[1] => out.DATAB
in3[2] => out.DATAB
in3[3] => out.DATAB
in3[4] => out.DATAB
in3[5] => out.DATAB
in3[6] => out.DATAB
in3[7] => out.DATAB
in3[8] => out.DATAB
in3[9] => out.DATAB
in3[10] => out.DATAB
in3[11] => out.DATAB
in3[12] => out.DATAB
in3[13] => out.DATAB
in3[14] => out.DATAB
in3[15] => out.DATAB
in4[0] => out.DATAA
in4[1] => out.DATAA
in4[2] => out.DATAA
in4[3] => out.DATAA
in4[4] => out.DATAA
in4[5] => out.DATAA
in4[6] => out.DATAA
in4[7] => out.DATAA
in4[8] => out.DATAA
in4[9] => out.DATAA
in4[10] => out.DATAA
in4[11] => out.DATAA
in4[12] => out.DATAA
in4[13] => out.DATAA
in4[14] => out.DATAA
in4[15] => out.DATAA
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[0] => out.OUTPUTSELECT
select[1] => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mux2to1:r2OrImmediate
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALUController:aluCtl
clock => aluOpcode[0]~reg0.CLK
clock => aluOpcode[1]~reg0.CLK
clock => aluOpcode[2]~reg0.CLK
clock => aluOpcode[3]~reg0.CLK
clock => aluOpcode[4]~reg0.CLK
clock => aluOpcode[5]~reg0.CLK
clock => aluOpcode[6]~reg0.CLK
clock => aluOpcode[7]~reg0.CLK
reset => ~NO_FANOUT~
opcode[0] => aluOpcode.DATAA
opcode[0] => Mux7.IN17
opcode[0] => Mux7.IN18
opcode[0] => Mux7.IN19
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN3
opcode[1] => aluOpcode.DATAA
opcode[1] => Mux6.IN17
opcode[1] => Mux6.IN18
opcode[1] => Mux6.IN19
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN2
opcode[2] => aluOpcode.DATAA
opcode[2] => Mux5.IN17
opcode[2] => Mux5.IN18
opcode[2] => Mux5.IN19
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN1
opcode[3] => aluOpcode.DATAA
opcode[3] => Mux4.IN17
opcode[3] => Mux4.IN18
opcode[3] => Mux4.IN19
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[4] => aluOpcode.DATAA
opcode[4] => Mux0.IN19
opcode[4] => Mux1.IN19
opcode[4] => Mux2.IN19
opcode[4] => Mux3.IN16
opcode[4] => Mux3.IN17
opcode[4] => Mux3.IN18
opcode[4] => Mux3.IN19
opcode[4] => Mux4.IN16
opcode[4] => Mux5.IN16
opcode[4] => Mux6.IN16
opcode[4] => Mux7.IN5
opcode[4] => Mux7.IN6
opcode[4] => Mux7.IN7
opcode[4] => Mux7.IN8
opcode[4] => Mux7.IN9
opcode[4] => Mux7.IN10
opcode[4] => Mux7.IN11
opcode[4] => Mux7.IN12
opcode[4] => Mux7.IN13
opcode[4] => Mux7.IN14
opcode[4] => Mux7.IN15
opcode[4] => Mux7.IN16
opcode[5] => aluOpcode.DATAA
opcode[5] => Mux0.IN18
opcode[5] => Mux1.IN18
opcode[5] => Mux2.IN15
opcode[5] => Mux2.IN16
opcode[5] => Mux2.IN17
opcode[5] => Mux2.IN18
opcode[5] => Mux3.IN15
opcode[5] => Mux4.IN15
opcode[5] => Mux5.IN15
opcode[5] => Mux6.IN4
opcode[5] => Mux6.IN5
opcode[5] => Mux6.IN6
opcode[5] => Mux6.IN7
opcode[5] => Mux6.IN8
opcode[5] => Mux6.IN9
opcode[5] => Mux6.IN10
opcode[5] => Mux6.IN11
opcode[5] => Mux6.IN12
opcode[5] => Mux6.IN13
opcode[5] => Mux6.IN14
opcode[5] => Mux6.IN15
opcode[5] => Mux7.IN4
opcode[6] => aluOpcode.DATAA
opcode[6] => Mux0.IN17
opcode[6] => Mux1.IN14
opcode[6] => Mux1.IN15
opcode[6] => Mux1.IN16
opcode[6] => Mux1.IN17
opcode[6] => Mux2.IN14
opcode[6] => Mux3.IN14
opcode[6] => Mux4.IN14
opcode[6] => Mux5.IN3
opcode[6] => Mux5.IN4
opcode[6] => Mux5.IN5
opcode[6] => Mux5.IN6
opcode[6] => Mux5.IN7
opcode[6] => Mux5.IN8
opcode[6] => Mux5.IN9
opcode[6] => Mux5.IN10
opcode[6] => Mux5.IN11
opcode[6] => Mux5.IN12
opcode[6] => Mux5.IN13
opcode[6] => Mux5.IN14
opcode[6] => Mux6.IN3
opcode[6] => Mux7.IN3
opcode[7] => aluOpcode.DATAA
opcode[7] => Mux0.IN13
opcode[7] => Mux0.IN14
opcode[7] => Mux0.IN15
opcode[7] => Mux0.IN16
opcode[7] => Mux1.IN13
opcode[7] => Mux2.IN13
opcode[7] => Mux3.IN13
opcode[7] => Mux4.IN2
opcode[7] => Mux4.IN3
opcode[7] => Mux4.IN4
opcode[7] => Mux4.IN5
opcode[7] => Mux4.IN6
opcode[7] => Mux4.IN7
opcode[7] => Mux4.IN8
opcode[7] => Mux4.IN9
opcode[7] => Mux4.IN10
opcode[7] => Mux4.IN11
opcode[7] => Mux4.IN12
opcode[7] => Mux4.IN13
opcode[7] => Mux5.IN2
opcode[7] => Mux6.IN2
opcode[7] => Mux7.IN2
aluOpcode[0] <= aluOpcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[1] <= aluOpcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[2] <= aluOpcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[3] <= aluOpcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[4] <= aluOpcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[5] <= aluOpcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[6] <= aluOpcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpcode[7] <= aluOpcode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:alu
clock => psr[0].CLK
clock => psr[1].CLK
clock => psr[2].CLK
clock => psr[3].CLK
clock => psr[4].CLK
clock => resWire[0].CLK
clock => resWire[1].CLK
clock => resWire[2].CLK
clock => resWire[3].CLK
clock => resWire[4].CLK
clock => resWire[5].CLK
clock => resWire[6].CLK
clock => resWire[7].CLK
clock => resWire[8].CLK
clock => resWire[9].CLK
clock => resWire[10].CLK
clock => resWire[11].CLK
clock => resWire[12].CLK
clock => resWire[13].CLK
clock => resWire[14].CLK
clock => resWire[15].CLK
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => resWire.OUTPUTSELECT
reset => psr.OUTPUTSELECT
reset => psr.OUTPUTSELECT
reset => psr.OUTPUTSELECT
reset => psr.OUTPUTSELECT
reset => psr[0].ENA
opcode[0] => Mux0.IN17
opcode[0] => Mux1.IN17
opcode[0] => Mux2.IN17
opcode[0] => Mux3.IN17
opcode[0] => Mux4.IN17
opcode[0] => Mux5.IN17
opcode[0] => Mux6.IN17
opcode[0] => Mux7.IN17
opcode[0] => Mux8.IN17
opcode[0] => Mux9.IN17
opcode[0] => Mux10.IN17
opcode[0] => Mux11.IN17
opcode[0] => Mux12.IN17
opcode[0] => Mux13.IN17
opcode[0] => Mux14.IN17
opcode[0] => Mux15.IN17
opcode[0] => Decoder0.IN3
opcode[0] => Equal1.IN7
opcode[0] => Equal2.IN7
opcode[0] => Equal3.IN3
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[0] => resWire.OUTPUTSELECT
opcode[1] => Mux0.IN16
opcode[1] => Mux1.IN16
opcode[1] => Mux2.IN16
opcode[1] => Mux3.IN16
opcode[1] => Mux4.IN16
opcode[1] => Mux5.IN16
opcode[1] => Mux6.IN16
opcode[1] => Mux7.IN16
opcode[1] => Mux8.IN16
opcode[1] => Mux9.IN16
opcode[1] => Mux10.IN16
opcode[1] => Mux11.IN16
opcode[1] => Mux12.IN16
opcode[1] => Mux13.IN16
opcode[1] => Mux14.IN16
opcode[1] => Mux15.IN16
opcode[1] => Decoder0.IN2
opcode[1] => Equal1.IN6
opcode[1] => Equal2.IN6
opcode[1] => Equal3.IN2
opcode[2] => Mux0.IN15
opcode[2] => Mux1.IN15
opcode[2] => Mux2.IN15
opcode[2] => Mux3.IN15
opcode[2] => Mux4.IN15
opcode[2] => Mux5.IN15
opcode[2] => Mux6.IN15
opcode[2] => Mux7.IN15
opcode[2] => Mux8.IN15
opcode[2] => Mux9.IN15
opcode[2] => Mux10.IN15
opcode[2] => Mux11.IN15
opcode[2] => Mux12.IN15
opcode[2] => Mux13.IN15
opcode[2] => Mux14.IN15
opcode[2] => Mux15.IN15
opcode[2] => Decoder0.IN1
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN0
opcode[3] => Mux0.IN14
opcode[3] => Mux1.IN14
opcode[3] => Mux2.IN14
opcode[3] => Mux3.IN14
opcode[3] => Mux4.IN14
opcode[3] => Mux5.IN14
opcode[3] => Mux6.IN14
opcode[3] => Mux7.IN14
opcode[3] => Mux8.IN14
opcode[3] => Mux9.IN14
opcode[3] => Mux10.IN14
opcode[3] => Mux11.IN14
opcode[3] => Mux12.IN14
opcode[3] => Mux13.IN14
opcode[3] => Mux14.IN14
opcode[3] => Mux15.IN14
opcode[3] => Decoder0.IN0
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN1
opcode[4] => Mux16.IN18
opcode[4] => Mux17.IN18
opcode[4] => Mux18.IN18
opcode[4] => Mux19.IN18
opcode[4] => Mux20.IN18
opcode[4] => Mux21.IN18
opcode[4] => Mux22.IN18
opcode[4] => Mux23.IN18
opcode[4] => Mux24.IN19
opcode[4] => Mux25.IN19
opcode[4] => Mux26.IN19
opcode[4] => Mux27.IN19
opcode[4] => Mux28.IN19
opcode[4] => Mux29.IN19
opcode[4] => Mux30.IN19
opcode[4] => Mux31.IN19
opcode[4] => Decoder1.IN3
opcode[5] => Mux16.IN17
opcode[5] => Mux17.IN17
opcode[5] => Mux18.IN17
opcode[5] => Mux19.IN17
opcode[5] => Mux20.IN17
opcode[5] => Mux21.IN17
opcode[5] => Mux22.IN17
opcode[5] => Mux23.IN17
opcode[5] => Mux24.IN18
opcode[5] => Mux25.IN18
opcode[5] => Mux26.IN18
opcode[5] => Mux27.IN18
opcode[5] => Mux28.IN18
opcode[5] => Mux29.IN18
opcode[5] => Mux30.IN18
opcode[5] => Mux31.IN18
opcode[5] => Decoder1.IN2
opcode[6] => Mux16.IN16
opcode[6] => Mux17.IN16
opcode[6] => Mux18.IN16
opcode[6] => Mux19.IN16
opcode[6] => Mux20.IN16
opcode[6] => Mux21.IN16
opcode[6] => Mux22.IN16
opcode[6] => Mux23.IN16
opcode[6] => Mux24.IN17
opcode[6] => Mux25.IN17
opcode[6] => Mux26.IN17
opcode[6] => Mux27.IN17
opcode[6] => Mux28.IN17
opcode[6] => Mux29.IN17
opcode[6] => Mux30.IN17
opcode[6] => Mux31.IN17
opcode[6] => Decoder1.IN1
opcode[7] => Mux16.IN15
opcode[7] => Mux17.IN15
opcode[7] => Mux18.IN15
opcode[7] => Mux19.IN15
opcode[7] => Mux20.IN15
opcode[7] => Mux21.IN15
opcode[7] => Mux22.IN15
opcode[7] => Mux23.IN15
opcode[7] => Mux24.IN16
opcode[7] => Mux25.IN16
opcode[7] => Mux26.IN16
opcode[7] => Mux27.IN16
opcode[7] => Mux28.IN16
opcode[7] => Mux29.IN16
opcode[7] => Mux30.IN16
opcode[7] => Mux31.IN16
opcode[7] => Decoder1.IN0
rdataA[0] => resWire.IN0
rdataA[0] => resWire.IN0
rdataA[0] => resWire.IN0
rdataA[0] => Add0.IN16
rdataA[0] => Add1.IN32
rdataA[0] => LessThan0.IN16
rdataA[0] => resWire.DATAA
rdataA[0] => ShiftRight0.IN24
rdataA[0] => ShiftLeft0.IN17
rdataA[0] => ShiftLeft1.IN17
rdataA[0] => ShiftRight1.IN17
rdataA[1] => resWire.IN0
rdataA[1] => resWire.IN0
rdataA[1] => resWire.IN0
rdataA[1] => Add0.IN15
rdataA[1] => Add1.IN31
rdataA[1] => LessThan0.IN15
rdataA[1] => resWire.DATAA
rdataA[1] => ShiftRight0.IN23
rdataA[1] => ShiftLeft0.IN16
rdataA[1] => ShiftLeft1.IN16
rdataA[1] => ShiftRight1.IN16
rdataA[2] => resWire.IN0
rdataA[2] => resWire.IN0
rdataA[2] => resWire.IN0
rdataA[2] => Add0.IN14
rdataA[2] => Add1.IN30
rdataA[2] => LessThan0.IN14
rdataA[2] => resWire.DATAA
rdataA[2] => ShiftRight0.IN22
rdataA[2] => ShiftLeft0.IN15
rdataA[2] => ShiftLeft1.IN15
rdataA[2] => ShiftRight1.IN15
rdataA[3] => resWire.IN0
rdataA[3] => resWire.IN0
rdataA[3] => resWire.IN0
rdataA[3] => Add0.IN13
rdataA[3] => Add1.IN29
rdataA[3] => LessThan0.IN13
rdataA[3] => resWire.DATAA
rdataA[3] => ShiftRight0.IN21
rdataA[3] => ShiftLeft0.IN14
rdataA[3] => ShiftLeft1.IN14
rdataA[3] => ShiftRight1.IN14
rdataA[4] => resWire.IN0
rdataA[4] => resWire.IN0
rdataA[4] => resWire.IN0
rdataA[4] => Add0.IN12
rdataA[4] => Add1.IN28
rdataA[4] => LessThan0.IN12
rdataA[4] => resWire.DATAA
rdataA[4] => ShiftRight0.IN20
rdataA[4] => ShiftLeft0.IN13
rdataA[4] => ShiftLeft1.IN13
rdataA[4] => ShiftRight1.IN13
rdataA[5] => resWire.IN0
rdataA[5] => resWire.IN0
rdataA[5] => resWire.IN0
rdataA[5] => Add0.IN11
rdataA[5] => Add1.IN27
rdataA[5] => LessThan0.IN11
rdataA[5] => resWire.DATAA
rdataA[5] => ShiftRight0.IN19
rdataA[5] => ShiftLeft0.IN12
rdataA[5] => ShiftLeft1.IN12
rdataA[5] => ShiftRight1.IN12
rdataA[6] => resWire.IN0
rdataA[6] => resWire.IN0
rdataA[6] => always0.IN0
rdataA[6] => always0.IN1
rdataA[6] => Add0.IN10
rdataA[6] => Add1.IN26
rdataA[6] => LessThan0.IN10
rdataA[6] => resWire.DATAA
rdataA[6] => ShiftRight0.IN18
rdataA[6] => ShiftLeft0.IN11
rdataA[6] => ShiftLeft1.IN11
rdataA[6] => ShiftRight1.IN11
rdataA[7] => resWire.IN0
rdataA[7] => resWire.IN0
rdataA[7] => Add0.IN9
rdataA[7] => Add1.IN25
rdataA[7] => LessThan0.IN9
rdataA[7] => psr.IN0
rdataA[7] => resWire.DATAA
rdataA[7] => ShiftRight0.IN17
rdataA[7] => ShiftLeft0.IN10
rdataA[7] => ShiftLeft1.IN10
rdataA[7] => ShiftRight1.IN10
rdataA[8] => resWire.IN0
rdataA[8] => resWire.IN0
rdataA[8] => resWire.IN0
rdataA[8] => Add0.IN8
rdataA[8] => Add1.IN24
rdataA[8] => LessThan0.IN8
rdataA[8] => resWire.DATAA
rdataA[8] => ShiftRight0.IN16
rdataA[8] => ShiftLeft0.IN9
rdataA[8] => ShiftLeft1.IN9
rdataA[8] => ShiftRight1.IN9
rdataA[9] => resWire.IN0
rdataA[9] => resWire.IN0
rdataA[9] => resWire.IN0
rdataA[9] => Add0.IN7
rdataA[9] => Add1.IN23
rdataA[9] => LessThan0.IN7
rdataA[9] => resWire.DATAA
rdataA[9] => ShiftRight0.IN15
rdataA[9] => ShiftLeft0.IN8
rdataA[9] => ShiftLeft1.IN8
rdataA[9] => ShiftRight1.IN8
rdataA[10] => resWire.IN0
rdataA[10] => resWire.IN0
rdataA[10] => resWire.IN0
rdataA[10] => Add0.IN6
rdataA[10] => Add1.IN22
rdataA[10] => LessThan0.IN6
rdataA[10] => resWire.DATAA
rdataA[10] => ShiftRight0.IN14
rdataA[10] => ShiftLeft0.IN7
rdataA[10] => ShiftLeft1.IN7
rdataA[10] => ShiftRight1.IN7
rdataA[11] => resWire.IN0
rdataA[11] => resWire.IN0
rdataA[11] => resWire.IN0
rdataA[11] => Add0.IN5
rdataA[11] => Add1.IN21
rdataA[11] => LessThan0.IN5
rdataA[11] => resWire.DATAA
rdataA[11] => ShiftRight0.IN13
rdataA[11] => ShiftLeft0.IN6
rdataA[11] => ShiftLeft1.IN6
rdataA[11] => ShiftRight1.IN6
rdataA[12] => resWire.IN0
rdataA[12] => resWire.IN0
rdataA[12] => resWire.IN0
rdataA[12] => Add0.IN4
rdataA[12] => Add1.IN20
rdataA[12] => LessThan0.IN4
rdataA[12] => resWire.DATAA
rdataA[12] => ShiftRight0.IN12
rdataA[12] => ShiftLeft0.IN5
rdataA[12] => ShiftLeft1.IN5
rdataA[12] => ShiftRight1.IN5
rdataA[13] => resWire.IN0
rdataA[13] => resWire.IN0
rdataA[13] => resWire.IN0
rdataA[13] => Add0.IN3
rdataA[13] => Add1.IN19
rdataA[13] => LessThan0.IN3
rdataA[13] => resWire.DATAA
rdataA[13] => ShiftRight0.IN11
rdataA[13] => ShiftLeft0.IN4
rdataA[13] => ShiftLeft1.IN4
rdataA[13] => ShiftRight1.IN4
rdataA[14] => resWire.IN0
rdataA[14] => resWire.IN0
rdataA[14] => resWire.IN0
rdataA[14] => Add0.IN2
rdataA[14] => Add1.IN18
rdataA[14] => LessThan0.IN2
rdataA[14] => resWire.DATAA
rdataA[14] => ShiftRight0.IN10
rdataA[14] => ShiftLeft0.IN3
rdataA[14] => ShiftLeft1.IN3
rdataA[14] => ShiftRight1.IN3
rdataA[15] => resWire.IN0
rdataA[15] => resWire.IN0
rdataA[15] => resWire.IN0
rdataA[15] => Add0.IN1
rdataA[15] => Add1.IN17
rdataA[15] => LessThan0.IN1
rdataA[15] => resWire.DATAA
rdataA[15] => ShiftRight0.IN9
rdataA[15] => ShiftLeft0.IN2
rdataA[15] => ShiftLeft1.IN2
rdataA[15] => ShiftRight1.IN2
rdataB[0] => resWire.IN1
rdataB[0] => resWire.IN1
rdataB[0] => resWire.IN1
rdataB[0] => Add0.IN32
rdataB[0] => LessThan0.IN32
rdataB[0] => Mux15.IN18
rdataB[0] => Add2.IN14
rdataB[0] => ShiftLeft0.IN24
rdataB[0] => ShiftLeft1.IN21
rdataB[0] => ShiftRight1.IN21
rdataB[0] => Mux23.IN19
rdataB[0] => Add1.IN16
rdataB[1] => resWire.IN1
rdataB[1] => resWire.IN1
rdataB[1] => resWire.IN1
rdataB[1] => Add0.IN31
rdataB[1] => LessThan0.IN31
rdataB[1] => Mux14.IN18
rdataB[1] => Add2.IN13
rdataB[1] => ShiftLeft0.IN23
rdataB[1] => ShiftLeft1.IN20
rdataB[1] => ShiftRight1.IN20
rdataB[1] => Mux22.IN19
rdataB[1] => Add1.IN15
rdataB[2] => resWire.IN1
rdataB[2] => resWire.IN1
rdataB[2] => resWire.IN1
rdataB[2] => Add0.IN30
rdataB[2] => LessThan0.IN30
rdataB[2] => Mux13.IN18
rdataB[2] => Add2.IN12
rdataB[2] => ShiftLeft0.IN22
rdataB[2] => ShiftLeft1.IN19
rdataB[2] => ShiftRight1.IN19
rdataB[2] => Mux21.IN19
rdataB[2] => Add1.IN14
rdataB[3] => resWire.IN1
rdataB[3] => resWire.IN1
rdataB[3] => resWire.IN1
rdataB[3] => Add0.IN29
rdataB[3] => LessThan0.IN29
rdataB[3] => Mux12.IN18
rdataB[3] => Add2.IN11
rdataB[3] => ShiftLeft0.IN21
rdataB[3] => ShiftLeft1.IN18
rdataB[3] => ShiftRight1.IN18
rdataB[3] => Mux20.IN19
rdataB[3] => Add1.IN13
rdataB[4] => resWire.IN1
rdataB[4] => resWire.IN1
rdataB[4] => resWire.IN1
rdataB[4] => Add0.IN28
rdataB[4] => LessThan0.IN28
rdataB[4] => Mux11.IN18
rdataB[4] => Add2.IN10
rdataB[4] => ShiftLeft0.IN20
rdataB[4] => Mux19.IN19
rdataB[4] => Add1.IN12
rdataB[5] => resWire.IN1
rdataB[5] => resWire.IN1
rdataB[5] => resWire.IN1
rdataB[5] => Add0.IN27
rdataB[5] => LessThan0.IN27
rdataB[5] => Mux10.IN18
rdataB[5] => Add2.IN9
rdataB[5] => ShiftLeft0.IN19
rdataB[5] => Mux18.IN19
rdataB[5] => Add1.IN11
rdataB[6] => resWire.IN1
rdataB[6] => resWire.IN1
rdataB[6] => always0.IN1
rdataB[6] => Add0.IN26
rdataB[6] => LessThan0.IN26
rdataB[6] => Mux9.IN18
rdataB[6] => Add2.IN8
rdataB[6] => ShiftLeft0.IN18
rdataB[6] => Mux17.IN19
rdataB[6] => Add1.IN10
rdataB[7] => resWire.IN1
rdataB[7] => resWire.IN1
rdataB[7] => Add0.IN25
rdataB[7] => LessThan0.IN25
rdataB[7] => psr.IN1
rdataB[7] => Mux8.IN18
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => resWire.OUTPUTSELECT
rdataB[7] => Mux16.IN19
rdataB[7] => Add1.IN9
rdataB[8] => resWire.IN1
rdataB[8] => resWire.IN1
rdataB[8] => resWire.IN1
rdataB[8] => Add0.IN24
rdataB[8] => LessThan0.IN24
rdataB[8] => Mux7.IN18
rdataB[8] => Add1.IN8
rdataB[9] => resWire.IN1
rdataB[9] => resWire.IN1
rdataB[9] => resWire.IN1
rdataB[9] => Add0.IN23
rdataB[9] => LessThan0.IN23
rdataB[9] => Mux6.IN18
rdataB[9] => Add1.IN7
rdataB[10] => resWire.IN1
rdataB[10] => resWire.IN1
rdataB[10] => resWire.IN1
rdataB[10] => Add0.IN22
rdataB[10] => LessThan0.IN22
rdataB[10] => Mux5.IN18
rdataB[10] => Add1.IN6
rdataB[11] => resWire.IN1
rdataB[11] => resWire.IN1
rdataB[11] => resWire.IN1
rdataB[11] => Add0.IN21
rdataB[11] => LessThan0.IN21
rdataB[11] => Mux4.IN18
rdataB[11] => Add1.IN5
rdataB[12] => resWire.IN1
rdataB[12] => resWire.IN1
rdataB[12] => resWire.IN1
rdataB[12] => Add0.IN20
rdataB[12] => LessThan0.IN20
rdataB[12] => Mux3.IN18
rdataB[12] => Add1.IN4
rdataB[13] => resWire.IN1
rdataB[13] => resWire.IN1
rdataB[13] => resWire.IN1
rdataB[13] => Add0.IN19
rdataB[13] => LessThan0.IN19
rdataB[13] => Mux2.IN18
rdataB[13] => Add1.IN3
rdataB[14] => resWire.IN1
rdataB[14] => resWire.IN1
rdataB[14] => resWire.IN1
rdataB[14] => Add0.IN18
rdataB[14] => LessThan0.IN18
rdataB[14] => Mux1.IN18
rdataB[14] => Add1.IN2
rdataB[15] => resWire.IN1
rdataB[15] => resWire.IN1
rdataB[15] => resWire.IN1
rdataB[15] => Add0.IN17
rdataB[15] => LessThan0.IN17
rdataB[15] => Mux0.IN18
rdataB[15] => Add1.IN1
psrOut[0] <= psr[0].DB_MAX_OUTPUT_PORT_TYPE
psrOut[1] <= psr[1].DB_MAX_OUTPUT_PORT_TYPE
psrOut[2] <= psr[2].DB_MAX_OUTPUT_PORT_TYPE
psrOut[3] <= psr[3].DB_MAX_OUTPUT_PORT_TYPE
psrOut[4] <= psr[4].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= resWire[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= resWire[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= resWire[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= resWire[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= resWire[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= resWire[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= resWire[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= resWire[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= resWire[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= resWire[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= resWire[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= resWire[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= resWire[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= resWire[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= resWire[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= resWire[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|PSR:psr
clock => flagsOut[0]~reg0.CLK
clock => flagsOut[1]~reg0.CLK
clock => flagsOut[2]~reg0.CLK
clock => flagsOut[3]~reg0.CLK
clock => flagsOut[4]~reg0.CLK
enable => flagsOut.OUTPUTSELECT
enable => flagsOut.OUTPUTSELECT
enable => flagsOut.OUTPUTSELECT
enable => flagsOut.OUTPUTSELECT
enable => flagsOut.OUTPUTSELECT
reset => flagsOut.OUTPUTSELECT
reset => flagsOut.OUTPUTSELECT
reset => flagsOut.OUTPUTSELECT
reset => flagsOut.OUTPUTSELECT
reset => flagsOut.OUTPUTSELECT
flagsIn[0] => flagsOut.DATAB
flagsIn[1] => flagsOut.DATAB
flagsIn[2] => flagsOut.DATAB
flagsIn[3] => flagsOut.DATAB
flagsIn[4] => flagsOut.DATAB
flagsOut[0] <= flagsOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[1] <= flagsOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[2] <= flagsOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[3] <= flagsOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flagsOut[4] <= flagsOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory
data[0] => data[0].IN6
data[1] => data[1].IN6
data[2] => data[2].IN6
data[3] => data[3].IN6
data[4] => data[4].IN6
data[5] => data[5].IN6
data[6] => data[6].IN6
data[7] => data[7].IN6
data[8] => data[8].IN6
data[9] => data[9].IN6
data[10] => data[10].IN6
data[11] => data[11].IN6
data[12] => data[12].IN6
data[13] => data[13].IN6
data[14] => data[14].IN6
data[15] => data[15].IN6
addr[0] => addr[0].IN6
addr[1] => addr[1].IN6
addr[2] => addr[2].IN6
addr[3] => addr[3].IN6
addr[4] => addr[4].IN6
addr[5] => addr[5].IN6
addr[6] => addr[6].IN6
addr[7] => addr[7].IN6
addr[8] => addr[8].IN6
addr[9] => addr[9].IN6
addr[10] => addr[10].IN6
addr[11] => addr[11].IN6
addr[12] => addr[12].IN6
addr[13] => addr[13].IN6
addr[14] => addr[14].IN6
addr[15] => addr[15].IN6
we => we.IN5
clk => clk.IN6
q[0] <= mux5:output_mux.out
q[1] <= mux5:output_mux.out
q[2] <= mux5:output_mux.out
q[3] <= mux5:output_mux.out
q[4] <= mux5:output_mux.out
q[5] <= mux5:output_mux.out
q[6] <= mux5:output_mux.out
q[7] <= mux5:output_mux.out
q[8] <= mux5:output_mux.out
q[9] <= mux5:output_mux.out
q[10] <= mux5:output_mux.out
q[11] <= mux5:output_mux.out
q[12] <= mux5:output_mux.out
q[13] <= mux5:output_mux.out
q[14] <= mux5:output_mux.out
q[15] <= mux5:output_mux.out
reset => reset.IN1
sdabutt <> button_mem:button_mem.sda
sclbutt <= button_mem:button_mem.scl
sda1 <> keypad_mem:keypad_mem.sda1
scl1 <= keypad_mem:keypad_mem.scl1
sda2 <> keypad_mem:keypad_mem.sda2
scl2 <= keypad_mem:keypad_mem.scl2
led1[0] <= button_mem:button_mem.led1
led1[1] <= button_mem:button_mem.led1
led1[2] <= button_mem:button_mem.led1
led2[0] <= button_mem:button_mem.led2
led2[1] <= button_mem:button_mem.led2
led2[2] <= button_mem:button_mem.led2
button => button.IN1
morse_left => morse_left.IN1
morse_right => morse_right.IN1
morse_tx => morse_tx.IN1
morse_led <= morse_mem:morse_mem.morse_led
keypad_TL => keypad_TL.IN1
keypad_TR => keypad_TR.IN1
keypad_LL => keypad_LL.IN1
keypad_LR => keypad_LR.IN1
keypad_leds[0] <= keypad_mem:keypad_mem.leds
keypad_leds[1] <= keypad_mem:keypad_mem.leds
keypad_leds[2] <= keypad_mem:keypad_mem.leds
keypad_leds[3] <= keypad_mem:keypad_mem.leds
morse_sevseg1[0] <= morse_mem:morse_mem.sevseg1
morse_sevseg1[1] <= morse_mem:morse_mem.sevseg1
morse_sevseg1[2] <= morse_mem:morse_mem.sevseg1
morse_sevseg1[3] <= morse_mem:morse_mem.sevseg1
morse_sevseg1[4] <= morse_mem:morse_mem.sevseg1
morse_sevseg1[5] <= morse_mem:morse_mem.sevseg1
morse_sevseg1[6] <= morse_mem:morse_mem.sevseg1
morse_sevseg2[0] <= morse_mem:morse_mem.sevseg2
morse_sevseg2[1] <= morse_mem:morse_mem.sevseg2
morse_sevseg2[2] <= morse_mem:morse_mem.sevseg2
morse_sevseg2[3] <= morse_mem:morse_mem.sevseg2
morse_sevseg2[4] <= morse_mem:morse_mem.sevseg2
morse_sevseg2[5] <= morse_mem:morse_mem.sevseg2
morse_sevseg2[6] <= morse_mem:morse_mem.sevseg2
timer_sevseg1[0] <= extras_mem:extras_mem.sevseg1
timer_sevseg1[1] <= extras_mem:extras_mem.sevseg1
timer_sevseg1[2] <= extras_mem:extras_mem.sevseg1
timer_sevseg1[3] <= extras_mem:extras_mem.sevseg1
timer_sevseg1[4] <= extras_mem:extras_mem.sevseg1
timer_sevseg1[5] <= extras_mem:extras_mem.sevseg1
timer_sevseg1[6] <= extras_mem:extras_mem.sevseg1
timer_sevseg2[0] <= extras_mem:extras_mem.sevseg2
timer_sevseg2[1] <= extras_mem:extras_mem.sevseg2
timer_sevseg2[2] <= extras_mem:extras_mem.sevseg2
timer_sevseg2[3] <= extras_mem:extras_mem.sevseg2
timer_sevseg2[4] <= extras_mem:extras_mem.sevseg2
timer_sevseg2[5] <= extras_mem:extras_mem.sevseg2
timer_sevseg2[6] <= extras_mem:extras_mem.sevseg2
timer_sevseg3[0] <= extras_mem:extras_mem.sevseg3
timer_sevseg3[1] <= extras_mem:extras_mem.sevseg3
timer_sevseg3[2] <= extras_mem:extras_mem.sevseg3
timer_sevseg3[3] <= extras_mem:extras_mem.sevseg3
timer_sevseg3[4] <= extras_mem:extras_mem.sevseg3
timer_sevseg3[5] <= extras_mem:extras_mem.sevseg3
timer_sevseg3[6] <= extras_mem:extras_mem.sevseg3
strike_leds[0] <= extras_mem:extras_mem.leds
strike_leds[1] <= extras_mem:extras_mem.leds
strike_leds[2] <= extras_mem:extras_mem.leds
ADC_CONVST <= wire_mem:wires_mem.ADC_CONVST
ADC_SCK <= wire_mem:wires_mem.ADC_SCK
ADC_SDI <= wire_mem:wires_mem.ADC_SDI
ADC_SDO => ADC_SDO.IN1


|CPU|ktane_mem:memory|BlockRam:br
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.RADDR10
addr[11] => ram.waddr_a[11].DATAIN
addr[11] => ram.WADDR11
addr[11] => ram.RADDR11
addr[12] => ram.waddr_a[12].DATAIN
addr[12] => ram.WADDR12
addr[12] => ram.RADDR12
addr[13] => ram.waddr_a[13].DATAIN
addr[13] => ram.WADDR13
addr[13] => ram.RADDR13
addr[14] => ram.waddr_a[14].DATAIN
addr[14] => ram.WADDR14
addr[14] => ram.RADDR14
addr[15] => ram.waddr_a[15].DATAIN
addr[15] => ram.WADDR15
addr[15] => ram.RADDR15
we => ram.we_a.DATAIN
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => ram.CLK0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|button_mem:button_mem
data[0] => data[0].IN3
data[1] => data[1].IN3
data[2] => data[2].IN3
data[3] => data[3].IN3
data[4] => data[4].IN3
data[5] => data[5].IN3
data[6] => data[6].IN3
data[7] => data[7].IN3
data[8] => data[8].IN3
data[9] => data[9].IN3
data[10] => data[10].IN3
data[11] => data[11].IN3
data[12] => data[12].IN3
data[13] => data[13].IN3
data[14] => data[14].IN3
data[15] => data[15].IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => Equal3.IN2
addr[8] => Equal4.IN0
addr[8] => Equal5.IN2
addr[8] => Equal6.IN1
addr[8] => Equal7.IN2
addr[8] => Equal8.IN1
addr[8] => Equal9.IN2
addr[8] => Equal10.IN2
addr[9] => Equal0.IN1
addr[9] => Equal1.IN0
addr[9] => Equal2.IN1
addr[9] => Equal3.IN1
addr[9] => Equal4.IN2
addr[9] => Equal5.IN0
addr[9] => Equal6.IN0
addr[9] => Equal7.IN1
addr[9] => Equal8.IN2
addr[9] => Equal9.IN1
addr[9] => Equal10.IN1
addr[10] => Equal0.IN0
addr[10] => Equal1.IN1
addr[10] => Equal2.IN0
addr[10] => Equal3.IN0
addr[10] => Equal4.IN1
addr[10] => Equal5.IN1
addr[10] => Equal6.IN2
addr[10] => Equal7.IN0
addr[10] => Equal8.IN0
addr[10] => Equal9.IN0
addr[10] => Equal10.IN0
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
we => setWord.IN0
we => setColor.IN0
we => setStrip.IN0
en => setWord.IN1
en => setColor.IN1
en => setStrip.IN1
clk => clk.IN3
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
sda <> oleds:button_oled.SDA
scl <= oleds:button_oled.SCL
led1[0] <= rgb_led:l1.pins
led1[1] <= rgb_led:l1.pins
led1[2] <= rgb_led:l1.pins
led2[0] <= rgb_led:l2.pins
led2[1] <= rgb_led:l2.pins
led2[2] <= rgb_led:l2.pins
morse_left => q.DATAB
morse_right => q.DATAB
morse_tx => q.DATAB
keypad_TL => q.DATAB
keypad_TR => q.DATAB
keypad_LL => q.DATAB
keypad_LR => q.DATAB
button_bigButton => q.DATAB


|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled
clk => clk.IN1
data[0] => data_latch[0].DATAIN
data[1] => data_latch[1].DATAIN
data[2] => data_latch[2].DATAIN
data[3] => data_latch[3].DATAIN
data[4] => data_latch[4].DATAIN
data[5] => data_latch[5].DATAIN
data[6] => data_latch[6].DATAIN
data[7] => data_latch[7].DATAIN
data[8] => data_latch[8].DATAIN
data[9] => data_latch[9].DATAIN
data[10] => data_latch[10].DATAIN
data[11] => data_latch[11].DATAIN
data[12] => data_latch[12].DATAIN
data[13] => data_latch[13].DATAIN
data[14] => data_latch[14].DATAIN
data[15] => data_latch[15].DATAIN
SCL <= scl_i.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
dataReady => Selector5.IN3
dataReady => Selector0.IN5
dataReady => address_latch[0].CLK
dataReady => address_latch[1].CLK
dataReady => address_latch[2].CLK
dataReady => address_latch[3].CLK
dataReady => address_latch[4].CLK
dataReady => address_latch[5].CLK
dataReady => address_latch[6].CLK
dataReady => data_latch[0].CLK
dataReady => data_latch[1].CLK
dataReady => data_latch[2].CLK
dataReady => data_latch[3].CLK
dataReady => data_latch[4].CLK
dataReady => data_latch[5].CLK
dataReady => data_latch[6].CLK
dataReady => data_latch[7].CLK
dataReady => data_latch[8].CLK
dataReady => data_latch[9].CLK
dataReady => data_latch[10].CLK
dataReady => data_latch[11].CLK
dataReady => data_latch[12].CLK
dataReady => data_latch[13].CLK
dataReady => data_latch[14].CLK
dataReady => data_latch[15].CLK
dataReady => Selector4.IN3
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
address_sel => address_latch[0].DATAIN


|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|divider:div
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => count[32].CLK
clock => en~reg0.CLK
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1
clk => last_sda_i_reg.CLK
clk => sda_i_reg.CLK
clk => scl_i_reg.CLK
clk => data_out_last_reg.CLK
clk => data_out_reg[0].CLK
clk => data_out_reg[1].CLK
clk => data_out_reg[2].CLK
clk => data_out_reg[3].CLK
clk => data_out_reg[4].CLK
clk => data_out_reg[5].CLK
clk => data_out_reg[6].CLK
clk => data_out_reg[7].CLK
clk => bit_count_reg[0].CLK
clk => bit_count_reg[1].CLK
clk => bit_count_reg[2].CLK
clk => bit_count_reg[3].CLK
clk => mode_stop_reg.CLK
clk => mode_write_multiple_reg.CLK
clk => mode_read_reg.CLK
clk => last_reg.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => phy_rx_data_reg.CLK
clk => missed_ack_reg.CLK
clk => bus_control_reg.CLK
clk => bus_active_reg.CLK
clk => busy_reg.CLK
clk => sda_o_reg.CLK
clk => scl_o_reg.CLK
clk => data_out_valid_reg.CLK
clk => data_in_ready_reg.CLK
clk => cmd_ready_reg.CLK
clk => delay_sda_reg.CLK
clk => delay_scl_reg.CLK
clk => delay_reg[0].CLK
clk => delay_reg[1].CLK
clk => delay_reg[2].CLK
clk => delay_reg[3].CLK
clk => delay_reg[4].CLK
clk => delay_reg[5].CLK
clk => delay_reg[6].CLK
clk => delay_reg[7].CLK
clk => delay_reg[8].CLK
clk => delay_reg[9].CLK
clk => delay_reg[10].CLK
clk => delay_reg[11].CLK
clk => delay_reg[12].CLK
clk => delay_reg[13].CLK
clk => delay_reg[14].CLK
clk => delay_reg[15].CLK
clk => delay_reg[16].CLK
clk => phy_state_reg~1.DATAIN
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_scl_reg.OUTPUTSELECT
rst => delay_sda_reg.OUTPUTSELECT
rst => cmd_ready_reg.OUTPUTSELECT
rst => data_in_ready_reg.OUTPUTSELECT
rst => data_out_valid_reg.OUTPUTSELECT
rst => scl_o_reg.OUTPUTSELECT
rst => sda_o_reg.OUTPUTSELECT
rst => busy_reg.OUTPUTSELECT
rst => bus_active_reg.OUTPUTSELECT
rst => bus_control_reg.OUTPUTSELECT
rst => missed_ack_reg.OUTPUTSELECT
cmd_address[0] => addr_next.DATAB
cmd_address[0] => Equal0.IN6
cmd_address[1] => addr_next.DATAB
cmd_address[1] => Equal0.IN5
cmd_address[2] => addr_next.DATAB
cmd_address[2] => Equal0.IN4
cmd_address[3] => addr_next.DATAB
cmd_address[3] => Equal0.IN3
cmd_address[4] => addr_next.DATAB
cmd_address[4] => Equal0.IN2
cmd_address[5] => addr_next.DATAB
cmd_address[5] => Equal0.IN1
cmd_address[6] => addr_next.DATAB
cmd_address[6] => Equal0.IN0
cmd_start => always0.IN1
cmd_read => always0.IN1
cmd_read => mode_read_next.DATAB
cmd_read => always0.IN1
cmd_read => always0.IN0
cmd_write => always0.IN0
cmd_write => always0.IN1
cmd_write => always0.IN1
cmd_write_multiple => always0.IN1
cmd_write_multiple => mode_write_multiple_next.DATAB
cmd_write_multiple => always0.IN1
cmd_stop => mode_stop_next.DATAB
cmd_stop => always0.IN1
cmd_valid => always0.IN1
cmd_valid => always0.IN1
cmd_ready <= cmd_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in_valid => always0.IN1
data_in_ready <= data_in_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in_last => last_next.DATAB
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_valid <= data_out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out_ready => data_out_valid_next.IN1
data_out_last <= data_out_last_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_i => scl_i_reg.DATAIN
scl_o <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_t <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_i => sda_i_reg.DATAIN
sda_o <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_t <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_control <= bus_control_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_active <= bus_active_reg.DB_MAX_OUTPUT_PORT_TYPE
missed_ack <= missed_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => Selector55.IN5
prescale[0] => Selector56.IN5
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => Selector54.IN5
prescale[1] => Selector55.IN4
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => Selector53.IN5
prescale[2] => Selector54.IN4
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => Selector52.IN5
prescale[3] => Selector53.IN4
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => Selector51.IN5
prescale[4] => Selector52.IN4
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => Selector50.IN5
prescale[5] => Selector51.IN4
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => Selector49.IN5
prescale[6] => Selector50.IN4
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => Selector48.IN5
prescale[7] => Selector49.IN4
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => Selector47.IN5
prescale[8] => Selector48.IN4
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => Selector46.IN5
prescale[9] => Selector47.IN4
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => Selector45.IN5
prescale[10] => Selector46.IN4
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => Selector44.IN5
prescale[11] => Selector45.IN4
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => Selector43.IN5
prescale[12] => Selector44.IN4
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => Selector42.IN5
prescale[13] => Selector43.IN4
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => Selector41.IN5
prescale[14] => Selector42.IN4
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => Selector40.IN5
prescale[15] => Selector41.IN4
stop_on_idle => always0.IN1
state[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= <GND>


|CPU|ktane_mem:memory|button_mem:button_mem|rgb_led:l1
clk => pins[0]~reg0.CLK
clk => pins[1]~reg0.CLK
clk => pins[2]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => b_copy[0].CLK
clk => b_copy[1].CLK
clk => b_copy[2].CLK
clk => b_copy[3].CLK
clk => b_copy[4].CLK
clk => g_copy[0].CLK
clk => g_copy[1].CLK
clk => g_copy[2].CLK
clk => g_copy[3].CLK
clk => g_copy[4].CLK
clk => r_copy[0].CLK
clk => r_copy[1].CLK
clk => r_copy[2].CLK
clk => r_copy[3].CLK
clk => r_copy[4].CLK
set => b_copy[0].ENA
set => b_copy[1].ENA
set => b_copy[2].ENA
set => b_copy[3].ENA
set => b_copy[4].ENA
set => g_copy[0].ENA
set => g_copy[1].ENA
set => g_copy[2].ENA
set => g_copy[3].ENA
set => g_copy[4].ENA
set => r_copy[0].ENA
set => r_copy[1].ENA
set => r_copy[2].ENA
set => r_copy[3].ENA
set => r_copy[4].ENA
r[0] => r_copy[0].DATAIN
r[1] => r_copy[1].DATAIN
r[2] => r_copy[2].DATAIN
r[3] => r_copy[3].DATAIN
r[4] => r_copy[4].DATAIN
g[0] => g_copy[0].DATAIN
g[1] => g_copy[1].DATAIN
g[2] => g_copy[2].DATAIN
g[3] => g_copy[3].DATAIN
g[4] => g_copy[4].DATAIN
b[0] => b_copy[0].DATAIN
b[1] => b_copy[1].DATAIN
b[2] => b_copy[2].DATAIN
b[3] => b_copy[3].DATAIN
b[4] => b_copy[4].DATAIN
pins[0] <= pins[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pins[1] <= pins[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pins[2] <= pins[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|button_mem:button_mem|rgb_led:l2
clk => pins[0]~reg0.CLK
clk => pins[1]~reg0.CLK
clk => pins[2]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => b_copy[0].CLK
clk => b_copy[1].CLK
clk => b_copy[2].CLK
clk => b_copy[3].CLK
clk => b_copy[4].CLK
clk => g_copy[0].CLK
clk => g_copy[1].CLK
clk => g_copy[2].CLK
clk => g_copy[3].CLK
clk => g_copy[4].CLK
clk => r_copy[0].CLK
clk => r_copy[1].CLK
clk => r_copy[2].CLK
clk => r_copy[3].CLK
clk => r_copy[4].CLK
set => b_copy[0].ENA
set => b_copy[1].ENA
set => b_copy[2].ENA
set => b_copy[3].ENA
set => b_copy[4].ENA
set => g_copy[0].ENA
set => g_copy[1].ENA
set => g_copy[2].ENA
set => g_copy[3].ENA
set => g_copy[4].ENA
set => r_copy[0].ENA
set => r_copy[1].ENA
set => r_copy[2].ENA
set => r_copy[3].ENA
set => r_copy[4].ENA
r[0] => r_copy[0].DATAIN
r[1] => r_copy[1].DATAIN
r[2] => r_copy[2].DATAIN
r[3] => r_copy[3].DATAIN
r[4] => r_copy[4].DATAIN
g[0] => g_copy[0].DATAIN
g[1] => g_copy[1].DATAIN
g[2] => g_copy[2].DATAIN
g[3] => g_copy[3].DATAIN
g[4] => g_copy[4].DATAIN
b[0] => b_copy[0].DATAIN
b[1] => b_copy[1].DATAIN
b[2] => b_copy[2].DATAIN
b[3] => b_copy[3].DATAIN
b[4] => b_copy[4].DATAIN
pins[0] <= pins[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pins[1] <= pins[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pins[2] <= pins[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|keypad_mem:keypad_mem
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
data[9] => data[9].IN2
data[10] => data[10].IN2
data[11] => data[11].IN2
data[12] => data[12].IN2
data[13] => data[13].IN2
data[14] => data[14].IN2
data[15] => data[15].IN2
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => Decoder0.IN2
addr[8] => Equal0.IN2
addr[8] => Equal1.IN1
addr[8] => Equal2.IN2
addr[8] => Equal3.IN2
addr[8] => Equal4.IN1
addr[8] => Equal5.IN2
addr[9] => Decoder0.IN1
addr[9] => Equal0.IN1
addr[9] => Equal1.IN2
addr[9] => Equal2.IN1
addr[9] => Equal3.IN1
addr[9] => Equal4.IN2
addr[9] => Equal5.IN1
addr[10] => Decoder0.IN0
addr[10] => Equal0.IN0
addr[10] => Equal1.IN0
addr[10] => Equal2.IN0
addr[10] => Equal3.IN0
addr[10] => Equal4.IN0
addr[10] => Equal5.IN0
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
we => setGlyph1.IN0
we => setGlyph2.IN0
we => setGlyph3.IN0
we => setGlyph4.IN0
we => addr_sel1.IN0
we => addr_sel2.IN0
we => leds.OUTPUTSELECT
we => leds.OUTPUTSELECT
we => leds.OUTPUTSELECT
we => leds.OUTPUTSELECT
en => setGlyph1.IN1
en => setGlyph2.IN1
en => setGlyph3.IN1
en => setGlyph4.IN1
en => addr_sel1.IN1
en => addr_sel2.IN1
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
en => q[8]~reg0.ENA
en => q[9]~reg0.ENA
en => q[10]~reg0.ENA
en => q[11]~reg0.ENA
en => q[12]~reg0.ENA
en => q[13]~reg0.ENA
en => q[14]~reg0.ENA
en => q[15]~reg0.ENA
en => leds[0]~reg0.ENA
en => leds[1]~reg0.ENA
en => leds[2]~reg0.ENA
en => leds[3]~reg0.ENA
clk => clk.IN2
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda1 <> oleds:button_oled1.SDA
scl1 <= oleds:button_oled1.SCL
sda2 <> oleds:button_oled2.SDA
scl2 <= oleds:button_oled2.SCL
leds[0] <= leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|keypad_mem:keypad_mem|oleds:button_oled1
clk => clk.IN1
data[0] => data_latch[0].DATAIN
data[1] => data_latch[1].DATAIN
data[2] => data_latch[2].DATAIN
data[3] => data_latch[3].DATAIN
data[4] => data_latch[4].DATAIN
data[5] => data_latch[5].DATAIN
data[6] => data_latch[6].DATAIN
data[7] => data_latch[7].DATAIN
data[8] => data_latch[8].DATAIN
data[9] => data_latch[9].DATAIN
data[10] => data_latch[10].DATAIN
data[11] => data_latch[11].DATAIN
data[12] => data_latch[12].DATAIN
data[13] => data_latch[13].DATAIN
data[14] => data_latch[14].DATAIN
data[15] => data_latch[15].DATAIN
SCL <= scl_i.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
dataReady => Selector5.IN3
dataReady => Selector0.IN5
dataReady => address_latch[0].CLK
dataReady => address_latch[1].CLK
dataReady => address_latch[2].CLK
dataReady => address_latch[3].CLK
dataReady => address_latch[4].CLK
dataReady => address_latch[5].CLK
dataReady => address_latch[6].CLK
dataReady => data_latch[0].CLK
dataReady => data_latch[1].CLK
dataReady => data_latch[2].CLK
dataReady => data_latch[3].CLK
dataReady => data_latch[4].CLK
dataReady => data_latch[5].CLK
dataReady => data_latch[6].CLK
dataReady => data_latch[7].CLK
dataReady => data_latch[8].CLK
dataReady => data_latch[9].CLK
dataReady => data_latch[10].CLK
dataReady => data_latch[11].CLK
dataReady => data_latch[12].CLK
dataReady => data_latch[13].CLK
dataReady => data_latch[14].CLK
dataReady => data_latch[15].CLK
dataReady => Selector4.IN3
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
address_sel => address_latch[0].DATAIN


|CPU|ktane_mem:memory|keypad_mem:keypad_mem|oleds:button_oled1|divider:div
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => count[32].CLK
clock => en~reg0.CLK
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|keypad_mem:keypad_mem|oleds:button_oled1|I2C:U1
clk => last_sda_i_reg.CLK
clk => sda_i_reg.CLK
clk => scl_i_reg.CLK
clk => data_out_last_reg.CLK
clk => data_out_reg[0].CLK
clk => data_out_reg[1].CLK
clk => data_out_reg[2].CLK
clk => data_out_reg[3].CLK
clk => data_out_reg[4].CLK
clk => data_out_reg[5].CLK
clk => data_out_reg[6].CLK
clk => data_out_reg[7].CLK
clk => bit_count_reg[0].CLK
clk => bit_count_reg[1].CLK
clk => bit_count_reg[2].CLK
clk => bit_count_reg[3].CLK
clk => mode_stop_reg.CLK
clk => mode_write_multiple_reg.CLK
clk => mode_read_reg.CLK
clk => last_reg.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => phy_rx_data_reg.CLK
clk => missed_ack_reg.CLK
clk => bus_control_reg.CLK
clk => bus_active_reg.CLK
clk => busy_reg.CLK
clk => sda_o_reg.CLK
clk => scl_o_reg.CLK
clk => data_out_valid_reg.CLK
clk => data_in_ready_reg.CLK
clk => cmd_ready_reg.CLK
clk => delay_sda_reg.CLK
clk => delay_scl_reg.CLK
clk => delay_reg[0].CLK
clk => delay_reg[1].CLK
clk => delay_reg[2].CLK
clk => delay_reg[3].CLK
clk => delay_reg[4].CLK
clk => delay_reg[5].CLK
clk => delay_reg[6].CLK
clk => delay_reg[7].CLK
clk => delay_reg[8].CLK
clk => delay_reg[9].CLK
clk => delay_reg[10].CLK
clk => delay_reg[11].CLK
clk => delay_reg[12].CLK
clk => delay_reg[13].CLK
clk => delay_reg[14].CLK
clk => delay_reg[15].CLK
clk => delay_reg[16].CLK
clk => phy_state_reg~1.DATAIN
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_scl_reg.OUTPUTSELECT
rst => delay_sda_reg.OUTPUTSELECT
rst => cmd_ready_reg.OUTPUTSELECT
rst => data_in_ready_reg.OUTPUTSELECT
rst => data_out_valid_reg.OUTPUTSELECT
rst => scl_o_reg.OUTPUTSELECT
rst => sda_o_reg.OUTPUTSELECT
rst => busy_reg.OUTPUTSELECT
rst => bus_active_reg.OUTPUTSELECT
rst => bus_control_reg.OUTPUTSELECT
rst => missed_ack_reg.OUTPUTSELECT
cmd_address[0] => addr_next.DATAB
cmd_address[0] => Equal0.IN6
cmd_address[1] => addr_next.DATAB
cmd_address[1] => Equal0.IN5
cmd_address[2] => addr_next.DATAB
cmd_address[2] => Equal0.IN4
cmd_address[3] => addr_next.DATAB
cmd_address[3] => Equal0.IN3
cmd_address[4] => addr_next.DATAB
cmd_address[4] => Equal0.IN2
cmd_address[5] => addr_next.DATAB
cmd_address[5] => Equal0.IN1
cmd_address[6] => addr_next.DATAB
cmd_address[6] => Equal0.IN0
cmd_start => always0.IN1
cmd_read => always0.IN1
cmd_read => mode_read_next.DATAB
cmd_read => always0.IN1
cmd_read => always0.IN0
cmd_write => always0.IN0
cmd_write => always0.IN1
cmd_write => always0.IN1
cmd_write_multiple => always0.IN1
cmd_write_multiple => mode_write_multiple_next.DATAB
cmd_write_multiple => always0.IN1
cmd_stop => mode_stop_next.DATAB
cmd_stop => always0.IN1
cmd_valid => always0.IN1
cmd_valid => always0.IN1
cmd_ready <= cmd_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in_valid => always0.IN1
data_in_ready <= data_in_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in_last => last_next.DATAB
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_valid <= data_out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out_ready => data_out_valid_next.IN1
data_out_last <= data_out_last_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_i => scl_i_reg.DATAIN
scl_o <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_t <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_i => sda_i_reg.DATAIN
sda_o <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_t <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_control <= bus_control_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_active <= bus_active_reg.DB_MAX_OUTPUT_PORT_TYPE
missed_ack <= missed_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => Selector55.IN5
prescale[0] => Selector56.IN5
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => Selector54.IN5
prescale[1] => Selector55.IN4
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => Selector53.IN5
prescale[2] => Selector54.IN4
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => Selector52.IN5
prescale[3] => Selector53.IN4
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => Selector51.IN5
prescale[4] => Selector52.IN4
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => Selector50.IN5
prescale[5] => Selector51.IN4
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => Selector49.IN5
prescale[6] => Selector50.IN4
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => Selector48.IN5
prescale[7] => Selector49.IN4
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => Selector47.IN5
prescale[8] => Selector48.IN4
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => Selector46.IN5
prescale[9] => Selector47.IN4
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => Selector45.IN5
prescale[10] => Selector46.IN4
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => Selector44.IN5
prescale[11] => Selector45.IN4
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => Selector43.IN5
prescale[12] => Selector44.IN4
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => Selector42.IN5
prescale[13] => Selector43.IN4
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => Selector41.IN5
prescale[14] => Selector42.IN4
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => Selector40.IN5
prescale[15] => Selector41.IN4
stop_on_idle => always0.IN1
state[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= <GND>


|CPU|ktane_mem:memory|keypad_mem:keypad_mem|oleds:button_oled2
clk => clk.IN1
data[0] => data_latch[0].DATAIN
data[1] => data_latch[1].DATAIN
data[2] => data_latch[2].DATAIN
data[3] => data_latch[3].DATAIN
data[4] => data_latch[4].DATAIN
data[5] => data_latch[5].DATAIN
data[6] => data_latch[6].DATAIN
data[7] => data_latch[7].DATAIN
data[8] => data_latch[8].DATAIN
data[9] => data_latch[9].DATAIN
data[10] => data_latch[10].DATAIN
data[11] => data_latch[11].DATAIN
data[12] => data_latch[12].DATAIN
data[13] => data_latch[13].DATAIN
data[14] => data_latch[14].DATAIN
data[15] => data_latch[15].DATAIN
SCL <= scl_i.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA
dataReady => Selector5.IN3
dataReady => Selector0.IN5
dataReady => address_latch[0].CLK
dataReady => address_latch[1].CLK
dataReady => address_latch[2].CLK
dataReady => address_latch[3].CLK
dataReady => address_latch[4].CLK
dataReady => address_latch[5].CLK
dataReady => address_latch[6].CLK
dataReady => data_latch[0].CLK
dataReady => data_latch[1].CLK
dataReady => data_latch[2].CLK
dataReady => data_latch[3].CLK
dataReady => data_latch[4].CLK
dataReady => data_latch[5].CLK
dataReady => data_latch[6].CLK
dataReady => data_latch[7].CLK
dataReady => data_latch[8].CLK
dataReady => data_latch[9].CLK
dataReady => data_latch[10].CLK
dataReady => data_latch[11].CLK
dataReady => data_latch[12].CLK
dataReady => data_latch[13].CLK
dataReady => data_latch[14].CLK
dataReady => data_latch[15].CLK
dataReady => Selector4.IN3
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_wait_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => packet_start_counter.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
rst => CS.OUTPUTSELECT
address_sel => address_latch[0].DATAIN


|CPU|ktane_mem:memory|keypad_mem:keypad_mem|oleds:button_oled2|divider:div
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => count[32].CLK
clock => en~reg0.CLK
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|keypad_mem:keypad_mem|oleds:button_oled2|I2C:U1
clk => last_sda_i_reg.CLK
clk => sda_i_reg.CLK
clk => scl_i_reg.CLK
clk => data_out_last_reg.CLK
clk => data_out_reg[0].CLK
clk => data_out_reg[1].CLK
clk => data_out_reg[2].CLK
clk => data_out_reg[3].CLK
clk => data_out_reg[4].CLK
clk => data_out_reg[5].CLK
clk => data_out_reg[6].CLK
clk => data_out_reg[7].CLK
clk => bit_count_reg[0].CLK
clk => bit_count_reg[1].CLK
clk => bit_count_reg[2].CLK
clk => bit_count_reg[3].CLK
clk => mode_stop_reg.CLK
clk => mode_write_multiple_reg.CLK
clk => mode_read_reg.CLK
clk => last_reg.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => phy_rx_data_reg.CLK
clk => missed_ack_reg.CLK
clk => bus_control_reg.CLK
clk => bus_active_reg.CLK
clk => busy_reg.CLK
clk => sda_o_reg.CLK
clk => scl_o_reg.CLK
clk => data_out_valid_reg.CLK
clk => data_in_ready_reg.CLK
clk => cmd_ready_reg.CLK
clk => delay_sda_reg.CLK
clk => delay_scl_reg.CLK
clk => delay_reg[0].CLK
clk => delay_reg[1].CLK
clk => delay_reg[2].CLK
clk => delay_reg[3].CLK
clk => delay_reg[4].CLK
clk => delay_reg[5].CLK
clk => delay_reg[6].CLK
clk => delay_reg[7].CLK
clk => delay_reg[8].CLK
clk => delay_reg[9].CLK
clk => delay_reg[10].CLK
clk => delay_reg[11].CLK
clk => delay_reg[12].CLK
clk => delay_reg[13].CLK
clk => delay_reg[14].CLK
clk => delay_reg[15].CLK
clk => delay_reg[16].CLK
clk => phy_state_reg~1.DATAIN
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_scl_reg.OUTPUTSELECT
rst => delay_sda_reg.OUTPUTSELECT
rst => cmd_ready_reg.OUTPUTSELECT
rst => data_in_ready_reg.OUTPUTSELECT
rst => data_out_valid_reg.OUTPUTSELECT
rst => scl_o_reg.OUTPUTSELECT
rst => sda_o_reg.OUTPUTSELECT
rst => busy_reg.OUTPUTSELECT
rst => bus_active_reg.OUTPUTSELECT
rst => bus_control_reg.OUTPUTSELECT
rst => missed_ack_reg.OUTPUTSELECT
cmd_address[0] => addr_next.DATAB
cmd_address[0] => Equal0.IN6
cmd_address[1] => addr_next.DATAB
cmd_address[1] => Equal0.IN5
cmd_address[2] => addr_next.DATAB
cmd_address[2] => Equal0.IN4
cmd_address[3] => addr_next.DATAB
cmd_address[3] => Equal0.IN3
cmd_address[4] => addr_next.DATAB
cmd_address[4] => Equal0.IN2
cmd_address[5] => addr_next.DATAB
cmd_address[5] => Equal0.IN1
cmd_address[6] => addr_next.DATAB
cmd_address[6] => Equal0.IN0
cmd_start => always0.IN1
cmd_read => always0.IN1
cmd_read => mode_read_next.DATAB
cmd_read => always0.IN1
cmd_read => always0.IN0
cmd_write => always0.IN0
cmd_write => always0.IN1
cmd_write => always0.IN1
cmd_write_multiple => always0.IN1
cmd_write_multiple => mode_write_multiple_next.DATAB
cmd_write_multiple => always0.IN1
cmd_stop => mode_stop_next.DATAB
cmd_stop => always0.IN1
cmd_valid => always0.IN1
cmd_valid => always0.IN1
cmd_ready <= cmd_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in_valid => always0.IN1
data_in_ready <= data_in_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in_last => last_next.DATAB
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_valid <= data_out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out_ready => data_out_valid_next.IN1
data_out_last <= data_out_last_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_i => scl_i_reg.DATAIN
scl_o <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_t <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_i => sda_i_reg.DATAIN
sda_o <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_t <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_control <= bus_control_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_active <= bus_active_reg.DB_MAX_OUTPUT_PORT_TYPE
missed_ack <= missed_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => Selector55.IN5
prescale[0] => Selector56.IN5
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => Selector54.IN5
prescale[1] => Selector55.IN4
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => Selector53.IN5
prescale[2] => Selector54.IN4
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => Selector52.IN5
prescale[3] => Selector53.IN4
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => Selector51.IN5
prescale[4] => Selector52.IN4
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => Selector50.IN5
prescale[5] => Selector51.IN4
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => Selector49.IN5
prescale[6] => Selector50.IN4
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => Selector48.IN5
prescale[7] => Selector49.IN4
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => Selector47.IN5
prescale[8] => Selector48.IN4
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => Selector46.IN5
prescale[9] => Selector47.IN4
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => Selector45.IN5
prescale[10] => Selector46.IN4
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => Selector44.IN5
prescale[11] => Selector45.IN4
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => Selector43.IN5
prescale[12] => Selector44.IN4
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => Selector42.IN5
prescale[13] => Selector43.IN4
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => Selector41.IN5
prescale[14] => Selector42.IN4
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => Selector40.IN5
prescale[15] => Selector41.IN4
stop_on_idle => always0.IN1
state[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= <GND>


|CPU|ktane_mem:memory|morse_mem:morse_mem
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => set_morse.DATAB
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg1.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[10] => sevseg2.OUTPUTSELECT
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
we => sevseg1.OUTPUTSELECT
we => sevseg1.OUTPUTSELECT
we => sevseg1.OUTPUTSELECT
we => sevseg1.OUTPUTSELECT
we => sevseg1.OUTPUTSELECT
we => sevseg1.OUTPUTSELECT
we => sevseg1.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => sevseg2.OUTPUTSELECT
we => set_morse.OUTPUTSELECT
en => set_morse.OUTPUTSELECT
en => sevseg2[0]~reg0.ENA
en => sevseg2[1]~reg0.ENA
en => sevseg2[2]~reg0.ENA
en => sevseg2[3]~reg0.ENA
en => sevseg2[4]~reg0.ENA
en => sevseg2[5]~reg0.ENA
en => sevseg2[6]~reg0.ENA
en => sevseg1[0]~reg0.ENA
en => sevseg1[1]~reg0.ENA
en => sevseg1[2]~reg0.ENA
en => sevseg1[3]~reg0.ENA
en => sevseg1[4]~reg0.ENA
en => sevseg1[5]~reg0.ENA
en => sevseg1[6]~reg0.ENA
clk => clk.IN1
morse_led <= morse_blink:blinker.morse_led
sevseg1[0] <= sevseg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[1] <= sevseg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[2] <= sevseg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[3] <= sevseg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[4] <= sevseg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[5] <= sevseg1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[6] <= sevseg1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[0] <= sevseg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[1] <= sevseg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[2] <= sevseg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[3] <= sevseg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[4] <= sevseg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[5] <= sevseg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sevseg2[6] <= sevseg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN1


|CPU|ktane_mem:memory|morse_mem:morse_mem|sevseg:s1
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
sev[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sev[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sev[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sev[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sev[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sev[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sev[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|morse_mem:morse_mem|sevseg:s2
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
sev[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sev[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sev[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sev[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sev[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sev[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sev[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|morse_mem:morse_mem|morse_blink:blinker
clk => CS~1.DATAIN
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
set => NS.DATA_CAPTURE.DATAB
set => Selector36.IN1
morse_led <= morse_led.DB_MAX_OUTPUT_PORT_TYPE
reset => Selector37.IN3
reset => Selector38.IN3
reset => NS.FINISH.DATAB
reset => Selector68.IN4
reset => NS.OUTPUTSELECT
reset => NS.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => counter[0].IN1
reset => counter[1].OUTPUTSELECT
reset => counter[1].IN1
reset => counter[2].OUTPUTSELECT
reset => counter[3].OUTPUTSELECT
reset => counter[4].OUTPUTSELECT
reset => counter[5].OUTPUTSELECT
reset => counter[6].OUTPUTSELECT
reset => counter[7].OUTPUTSELECT
reset => counter[8].OUTPUTSELECT
reset => counter[9].OUTPUTSELECT
reset => counter[10].OUTPUTSELECT
reset => counter[11].OUTPUTSELECT
reset => counter[12].OUTPUTSELECT
reset => counter[13].OUTPUTSELECT
reset => counter[14].OUTPUTSELECT
reset => counter[15].OUTPUTSELECT
reset => counter[16].OUTPUTSELECT
reset => counter[17].OUTPUTSELECT
reset => counter[18].OUTPUTSELECT
reset => counter[19].OUTPUTSELECT
reset => counter[20].OUTPUTSELECT
reset => counter[21].OUTPUTSELECT
reset => counter[22].OUTPUTSELECT
reset => counter[23].OUTPUTSELECT
reset => counter[24].OUTPUTSELECT
reset => counter[25].OUTPUTSELECT
reset => counter[26].OUTPUTSELECT
reset => counter[27].OUTPUTSELECT
reset => counter[28].OUTPUTSELECT
reset => counter[29].OUTPUTSELECT
reset => counter[30].OUTPUTSELECT
reset => counter[31].OUTPUTSELECT
reset => Selector36.IN0
reset => CS.OUTPUTSELECT
reset => CS.OUTPUTSELECT
reset => CS.OUTPUTSELECT
reset => CS.OUTPUTSELECT
reset => CS.OUTPUTSELECT


|CPU|ktane_mem:memory|wire_mem:wires_mem
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => Mux0.IN4
addr[8] => Mux1.IN4
addr[8] => Mux2.IN4
addr[8] => Mux3.IN4
addr[8] => Mux4.IN4
addr[8] => Mux5.IN4
addr[8] => Mux6.IN4
addr[8] => Mux7.IN4
addr[8] => Mux8.IN4
addr[8] => Mux9.IN4
addr[8] => Mux10.IN4
addr[8] => Mux11.IN4
addr[9] => Decoder0.IN1
addr[9] => Mux0.IN3
addr[9] => Mux1.IN3
addr[9] => Mux2.IN3
addr[9] => Mux3.IN3
addr[9] => Mux4.IN3
addr[9] => Mux5.IN3
addr[9] => Mux6.IN3
addr[9] => Mux7.IN3
addr[9] => Mux8.IN3
addr[9] => Mux9.IN3
addr[9] => Mux10.IN3
addr[9] => Mux11.IN3
addr[10] => Decoder0.IN0
addr[10] => Mux0.IN2
addr[10] => Mux1.IN2
addr[10] => Mux2.IN2
addr[10] => Mux3.IN2
addr[10] => Mux4.IN2
addr[10] => Mux5.IN2
addr[10] => Mux6.IN2
addr[10] => Mux7.IN2
addr[10] => Mux8.IN2
addr[10] => Mux9.IN2
addr[10] => Mux10.IN2
addr[10] => Mux11.IN2
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
en => ~NO_FANOUT~
clk => clk.IN1
q[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= <GND>
q[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= <GND>
q[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ADC_CONVST <= adc_controller:adc.ADC_CONVST
ADC_SCK <= adc_controller:adc.ADC_SCK
ADC_SDI <= adc_controller:adc.ADC_SDI
ADC_SDO => ADC_SDO.IN1


|CPU|ktane_mem:memory|wire_mem:wires_mem|adc_controller:adc
clk => clk.IN1
ADC_CONVST <= adc_ltc2308:adc.ADC_CONVST
ADC_SCK <= adc_ltc2308:adc.ADC_SCK
ADC_SDI <= adc_ltc2308:adc.ADC_SDI
ADC_SDO => ADC_SDO.IN1
ch0[0] <= ch0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[1] <= ch0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[2] <= ch0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[3] <= ch0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[4] <= ch0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[5] <= ch0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[6] <= ch0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[7] <= ch0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[8] <= ch0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[9] <= ch0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[10] <= ch0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[11] <= ch0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[0] <= ch1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[1] <= ch1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[2] <= ch1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[3] <= ch1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[4] <= ch1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[5] <= ch1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[6] <= ch1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[7] <= ch1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[8] <= ch1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[9] <= ch1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[10] <= ch1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1[11] <= ch1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[0] <= ch2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[1] <= ch2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[2] <= ch2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[3] <= ch2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[4] <= ch2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[5] <= ch2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[6] <= ch2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[7] <= ch2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[8] <= ch2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[9] <= ch2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[10] <= ch2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2[11] <= ch2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[0] <= ch3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[1] <= ch3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[2] <= ch3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[3] <= ch3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[4] <= ch3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[5] <= ch3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[6] <= ch3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[7] <= ch3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[8] <= ch3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[9] <= ch3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[10] <= ch3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch3[11] <= ch3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[0] <= ch4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[1] <= ch4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[2] <= ch4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[3] <= ch4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[4] <= ch4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[5] <= ch4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[6] <= ch4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[7] <= ch4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[8] <= ch4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[9] <= ch4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[10] <= ch4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch4[11] <= ch4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[0] <= ch5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[1] <= ch5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[2] <= ch5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[3] <= ch5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[4] <= ch5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[5] <= ch5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[6] <= ch5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[7] <= ch5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[8] <= ch5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[9] <= ch5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[10] <= ch5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch5[11] <= ch5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|wire_mem:wires_mem|adc_controller:adc|adc_ltc2308:adc
clk => ADC_SCK.DATAB
clk => measure_done~reg0.CLK
clk => tick[0].CLK
clk => tick[1].CLK
clk => tick[2].CLK
clk => tick[3].CLK
clk => tick[4].CLK
clk => tick[5].CLK
clk => tick[6].CLK
clk => tick[7].CLK
clk => tick[8].CLK
clk => tick[9].CLK
clk => tick[10].CLK
clk => tick[11].CLK
clk => tick[12].CLK
clk => tick[13].CLK
clk => tick[14].CLK
clk => tick[15].CLK
clk => pre_measure_start.CLK
clk => write_pos[0].CLK
clk => write_pos[1].CLK
clk => write_pos[2].CLK
clk => write_pos[3].CLK
clk => measured_data[0]~reg0.CLK
clk => measured_data[1]~reg0.CLK
clk => measured_data[2]~reg0.CLK
clk => measured_data[3]~reg0.CLK
clk => measured_data[4]~reg0.CLK
clk => measured_data[5]~reg0.CLK
clk => measured_data[6]~reg0.CLK
clk => measured_data[7]~reg0.CLK
clk => measured_data[8]~reg0.CLK
clk => measured_data[9]~reg0.CLK
clk => measured_data[10]~reg0.CLK
clk => measured_data[11]~reg0.CLK
clk => sdi_index[0].CLK
clk => sdi_index[1].CLK
clk => sdi_index[2].CLK
clk => ADC_SDI~reg0.CLK
clk => clk_enable.CLK
measure_start => reset_n.IN1
measure_start => pre_measure_start.DATAIN
measure_ch[0] => config_cmd[4].DATAIN
measure_ch[1] => config_cmd[2].DATAIN
measure_ch[2] => config_cmd[3].DATAIN
measure_done <= measure_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[0] <= measured_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[1] <= measured_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[2] <= measured_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[3] <= measured_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[4] <= measured_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[5] <= measured_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[6] <= measured_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[7] <= measured_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[8] <= measured_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[9] <= measured_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[10] <= measured_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
measured_data[11] <= measured_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_CONVST <= ADC_CONVST.DB_MAX_OUTPUT_PORT_TYPE
ADC_SCK <= ADC_SCK.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDI <= ADC_SDI~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB
ADC_SDO => measured_data.DATAB


|CPU|ktane_mem:memory|extras_mem:extras_mem
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => setStrikes.IN1
addr[10] => setTimer.IN1
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[10] => q.OUTPUTSELECT
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
we => setTimer.IN0
we => setStrikes.IN0
en => setTimer.IN1
en => setStrikes.IN1
clk => clk.IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
sevseg1[0] <= timer:t1.sevseg1
sevseg1[1] <= timer:t1.sevseg1
sevseg1[2] <= timer:t1.sevseg1
sevseg1[3] <= timer:t1.sevseg1
sevseg1[4] <= timer:t1.sevseg1
sevseg1[5] <= timer:t1.sevseg1
sevseg1[6] <= timer:t1.sevseg1
sevseg2[0] <= timer:t1.sevseg2
sevseg2[1] <= timer:t1.sevseg2
sevseg2[2] <= timer:t1.sevseg2
sevseg2[3] <= timer:t1.sevseg2
sevseg2[4] <= timer:t1.sevseg2
sevseg2[5] <= timer:t1.sevseg2
sevseg2[6] <= timer:t1.sevseg2
sevseg3[0] <= timer:t1.sevseg3
sevseg3[1] <= timer:t1.sevseg3
sevseg3[2] <= timer:t1.sevseg3
sevseg3[3] <= timer:t1.sevseg3
sevseg3[4] <= timer:t1.sevseg3
sevseg3[5] <= timer:t1.sevseg3
sevseg3[6] <= timer:t1.sevseg3
leds[0] <= leds[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1
sec[0] => secLeft.DATAB
sec[1] => secLeft.DATAB
sec[2] => secLeft.DATAB
sec[3] => secLeft.DATAB
sec[4] => secLeft.DATAB
sec[5] => secLeft.DATAB
sec[6] => secLeft.DATAB
sec[7] => secLeft.DATAB
sec[8] => secLeft.DATAB
sec[9] => secLeft.DATAB
sec[10] => secLeft.DATAB
sec[11] => secLeft.DATAB
sec[12] => secLeft.DATAB
sec[13] => secLeft.DATAB
sec[14] => secLeft.DATAB
sec[15] => secLeft.DATAB
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
set => secLeft.OUTPUTSELECT
secLeft[0] <= secLeft[0].DB_MAX_OUTPUT_PORT_TYPE
secLeft[1] <= secLeft[1].DB_MAX_OUTPUT_PORT_TYPE
secLeft[2] <= secLeft[2].DB_MAX_OUTPUT_PORT_TYPE
secLeft[3] <= secLeft[3].DB_MAX_OUTPUT_PORT_TYPE
secLeft[4] <= secLeft[4].DB_MAX_OUTPUT_PORT_TYPE
secLeft[5] <= secLeft[5].DB_MAX_OUTPUT_PORT_TYPE
secLeft[6] <= secLeft[6].DB_MAX_OUTPUT_PORT_TYPE
secLeft[7] <= secLeft[7].DB_MAX_OUTPUT_PORT_TYPE
secLeft[8] <= secLeft[8].DB_MAX_OUTPUT_PORT_TYPE
secLeft[9] <= secLeft[9].DB_MAX_OUTPUT_PORT_TYPE
secLeft[10] <= secLeft[10].DB_MAX_OUTPUT_PORT_TYPE
secLeft[11] <= secLeft[11].DB_MAX_OUTPUT_PORT_TYPE
secLeft[12] <= secLeft[12].DB_MAX_OUTPUT_PORT_TYPE
secLeft[13] <= secLeft[13].DB_MAX_OUTPUT_PORT_TYPE
secLeft[14] <= secLeft[14].DB_MAX_OUTPUT_PORT_TYPE
secLeft[15] <= secLeft[15].DB_MAX_OUTPUT_PORT_TYPE
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => secLeft[0]~reg0.CLK
clk => secLeft[1]~reg0.CLK
clk => secLeft[2]~reg0.CLK
clk => secLeft[3]~reg0.CLK
clk => secLeft[4]~reg0.CLK
clk => secLeft[5]~reg0.CLK
clk => secLeft[6]~reg0.CLK
clk => secLeft[7]~reg0.CLK
clk => secLeft[8]~reg0.CLK
clk => secLeft[9]~reg0.CLK
clk => secLeft[10]~reg0.CLK
clk => secLeft[11]~reg0.CLK
clk => secLeft[12]~reg0.CLK
clk => secLeft[13]~reg0.CLK
clk => secLeft[14]~reg0.CLK
clk => secLeft[15]~reg0.CLK
sevseg1[0] <= sec_to_sevseg:s1.sevseg1
sevseg1[1] <= sec_to_sevseg:s1.sevseg1
sevseg1[2] <= sec_to_sevseg:s1.sevseg1
sevseg1[3] <= sec_to_sevseg:s1.sevseg1
sevseg1[4] <= sec_to_sevseg:s1.sevseg1
sevseg1[5] <= sec_to_sevseg:s1.sevseg1
sevseg1[6] <= sec_to_sevseg:s1.sevseg1
sevseg2[0] <= sec_to_sevseg:s1.sevseg2
sevseg2[1] <= sec_to_sevseg:s1.sevseg2
sevseg2[2] <= sec_to_sevseg:s1.sevseg2
sevseg2[3] <= sec_to_sevseg:s1.sevseg2
sevseg2[4] <= sec_to_sevseg:s1.sevseg2
sevseg2[5] <= sec_to_sevseg:s1.sevseg2
sevseg2[6] <= sec_to_sevseg:s1.sevseg2
sevseg3[0] <= sec_to_sevseg:s1.sevseg3
sevseg3[1] <= sec_to_sevseg:s1.sevseg3
sevseg3[2] <= sec_to_sevseg:s1.sevseg3
sevseg3[3] <= sec_to_sevseg:s1.sevseg3
sevseg3[4] <= sec_to_sevseg:s1.sevseg3
sevseg3[5] <= sec_to_sevseg:s1.sevseg3
sevseg3[6] <= sec_to_sevseg:s1.sevseg3


|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1
sec[0] => val3[0].IN1
sec[1] => Div0.IN20
sec[1] => Div1.IN34
sec[1] => Add7.IN62
sec[2] => Div0.IN19
sec[2] => Add2.IN60
sec[2] => Add5.IN60
sec[3] => Div0.IN18
sec[3] => Add2.IN59
sec[3] => Add5.IN59
sec[4] => Div0.IN17
sec[4] => Add2.IN58
sec[4] => Add5.IN58
sec[5] => Div0.IN16
sec[5] => Add2.IN57
sec[5] => Add5.IN57
sec[6] => Div0.IN15
sec[6] => Add2.IN56
sec[6] => Add5.IN56
sec[7] => Div0.IN14
sec[7] => Add2.IN55
sec[7] => Add5.IN55
sec[8] => Div0.IN13
sec[8] => Add2.IN54
sec[8] => Add5.IN54
sec[9] => Div0.IN12
sec[9] => Add2.IN53
sec[9] => Add5.IN53
sec[10] => Div0.IN11
sec[10] => Add2.IN52
sec[10] => Add5.IN52
sec[11] => Div0.IN10
sec[11] => Add2.IN51
sec[11] => Add5.IN51
sec[12] => Div0.IN9
sec[12] => Add2.IN50
sec[12] => Add5.IN50
sec[13] => Div0.IN8
sec[13] => Add2.IN49
sec[13] => Add5.IN49
sec[14] => Div0.IN7
sec[14] => Add2.IN48
sec[14] => Add5.IN48
sec[15] => Div0.IN6
sec[15] => Add2.IN47
sec[15] => Add5.IN47
sevseg1[0] <= sevseg:s1.sev
sevseg1[1] <= sevseg:s1.sev
sevseg1[2] <= sevseg:s1.sev
sevseg1[3] <= sevseg:s1.sev
sevseg1[4] <= sevseg:s1.sev
sevseg1[5] <= sevseg:s1.sev
sevseg1[6] <= sevseg:s1.sev
sevseg2[0] <= sevseg:s2.sev
sevseg2[1] <= sevseg:s2.sev
sevseg2[2] <= sevseg:s2.sev
sevseg2[3] <= sevseg:s2.sev
sevseg2[4] <= sevseg:s2.sev
sevseg2[5] <= sevseg:s2.sev
sevseg2[6] <= sevseg:s2.sev
sevseg3[0] <= sevseg:s3.sev
sevseg3[1] <= sevseg:s3.sev
sevseg3[2] <= sevseg:s3.sev
sevseg3[3] <= sevseg:s3.sev
sevseg3[4] <= sevseg:s3.sev
sevseg3[5] <= sevseg:s3.sev
sevseg3[6] <= sevseg:s3.sev


|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s1
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
sev[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sev[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sev[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sev[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sev[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sev[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sev[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s2
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
sev[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sev[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sev[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sev[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sev[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sev[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sev[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s3
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
sev[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sev[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
sev[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sev[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sev[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sev[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
sev[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ktane_mem:memory|mux5:output_mux
a[0] => Mux15.IN3
a[1] => Mux14.IN3
a[2] => Mux13.IN3
a[3] => Mux12.IN3
a[4] => Mux11.IN3
a[5] => Mux10.IN3
a[6] => Mux9.IN3
a[7] => Mux8.IN3
a[8] => Mux7.IN3
a[9] => Mux6.IN3
a[10] => Mux5.IN3
a[11] => Mux4.IN3
a[12] => Mux3.IN3
a[13] => Mux2.IN3
a[14] => Mux1.IN3
a[15] => Mux0.IN3
b[0] => Mux15.IN4
b[1] => Mux14.IN4
b[2] => Mux13.IN4
b[3] => Mux12.IN4
b[4] => Mux11.IN4
b[5] => Mux10.IN4
b[6] => Mux9.IN4
b[7] => Mux8.IN4
b[8] => Mux7.IN4
b[9] => Mux6.IN4
b[10] => Mux5.IN4
b[11] => Mux4.IN4
b[12] => Mux3.IN4
b[13] => Mux2.IN4
b[14] => Mux1.IN4
b[15] => Mux0.IN4
c[0] => Mux15.IN5
c[1] => Mux14.IN5
c[2] => Mux13.IN5
c[3] => Mux12.IN5
c[4] => Mux11.IN5
c[5] => Mux10.IN5
c[6] => Mux9.IN5
c[7] => Mux8.IN5
c[8] => Mux7.IN5
c[9] => Mux6.IN5
c[10] => Mux5.IN5
c[11] => Mux4.IN5
c[12] => Mux3.IN5
c[13] => Mux2.IN5
c[14] => Mux1.IN5
c[15] => Mux0.IN5
d[0] => Mux15.IN6
d[1] => Mux14.IN6
d[2] => Mux13.IN6
d[3] => Mux12.IN6
d[4] => Mux11.IN6
d[5] => Mux10.IN6
d[6] => Mux9.IN6
d[7] => Mux8.IN6
d[8] => Mux7.IN6
d[9] => Mux6.IN6
d[10] => Mux5.IN6
d[11] => Mux4.IN6
d[12] => Mux3.IN6
d[13] => Mux2.IN6
d[14] => Mux1.IN6
d[15] => Mux0.IN6
e[0] => Mux15.IN7
e[1] => Mux14.IN7
e[2] => Mux13.IN7
e[3] => Mux12.IN7
e[4] => Mux11.IN7
e[5] => Mux10.IN7
e[6] => Mux9.IN7
e[7] => Mux8.IN7
e[8] => Mux7.IN7
e[9] => Mux6.IN7
e[10] => Mux5.IN7
e[11] => Mux4.IN7
e[12] => Mux3.IN7
e[13] => Mux2.IN7
e[14] => Mux1.IN7
e[15] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


