#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Feb 17 11:41:31 2024
# Process ID: 10995
# Current directory: /home/bruno/Desktop/benchmarks/atax/proj_atax_no_taffo/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/atax/xsim_script.tcl}
# Log file: /home/bruno/Desktop/benchmarks/atax/proj_atax_no_taffo/solution1/sim/verilog/xsim.log
# Journal file: /home/bruno/Desktop/benchmarks/atax/proj_atax_no_taffo/solution1/sim/verilog/xsim.jou
# Running On: bruno-ubuntu, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 2, Host memory: 8200 MB
#-----------------------------------------------------------
source xsim.dir/atax/xsim_script.tcl
# xsim {atax} -autoloadwcfg -tclbatch {atax.tcl}
Time resolution is 1 ps
source atax.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "150000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1830 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1870 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1910 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1950 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1990 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2030 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2070 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2110 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2150 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2150 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2190 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2190 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2230 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2230 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2270 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2270 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2310 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2310 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2350 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2350 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2390 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2390 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2430 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2430 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2470 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2470 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7170 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7210 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7250 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7250 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7290 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7290 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7330 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7330 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7370 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7370 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7410 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7410 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7450 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7450 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7490 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7490 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7530 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7530 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7570 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7570 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7610 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U1/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7610 ns  Iteration: 16  Process: /apatb_atax_top/AESL_inst_atax/grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313/fadd_32ns_32ns_32_2_full_dsp_1_U2/atax_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "8570000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8690 ns : File "/home/bruno/Desktop/benchmarks/atax/proj_atax_no_taffo/solution1/sim/verilog/atax.autotb.v" Line 491
## quit
INFO: [Common 17-206] Exiting xsim at Sat Feb 17 11:41:36 2024...
