# Basys3 FPGA Development Demo
**Developed By:** Derek Johnston

This Verilog project will implement a 4-bit Ripple Carry Adder in Verilog and will be built and deployed to a Basys3 FPGA development board using Vivado 2017.4

 