#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Mar 31 17:49:08 2015
# Process ID: 22724
# Log file: /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/test_pmod_audio.vds
# Journal file: /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_pmod_audio.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.cache/wt [current_project]
# set_property parent.project_path /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property ip_repo_paths /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj [current_project]
# add_files /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/test_pmod_audio_design.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/test_pmod_audio_design_ooc.xdc]
# set_property is_locked true [get_files /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/test_pmod_audio_design.bd]
# read_vhdl -library xil_defaultlib /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/new/test_pmod_audio.vhd
# read_xdc /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc
# set_property used_in_implementation false [get_files /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file test_pmod_audio.hwdef }
# synth_design -top test_pmod_audio -part xc7a100tcsg324-1
Command: synth_design -top test_pmod_audio -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.01' and will expire in -59 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 912.125 ; gain = 151.734 ; free physical = 8594 ; free virtual = 28382
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/new/test_pmod_audio.vhd:50]
INFO: [Synth 8-3491] module 'test_pmod_audio_design' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:14' bound to instance 'test_pmod_audio_design_i' of component 'test_pmod_audio_design' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/new/test_pmod_audio.vhd:104]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:29]
INFO: [Synth 8-3491] module 'test_pmod_audio_design_clk_wiz_0_0' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.vhd:74' bound to instance 'clk_wiz_0' of component 'test_pmod_audio_design_clk_wiz_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:101]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design_clk_wiz_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.vhd:86]
INFO: [Synth 8-3491] module 'test_pmod_audio_design_clk_wiz_0_0_clk_wiz' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:74' bound to instance 'U0' of component 'test_pmod_audio_design_clk_wiz_0_0_clk_wiz' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design_clk_wiz_0_0_clk_wiz' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_ibufg' to cell 'IBUF' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:120]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'plle2_adv_inst' to cell 'PLLE2_ADV' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:132]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:178]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design_clk_wiz_0_0_clk_wiz' (1#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_clk_wiz.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design_clk_wiz_0_0' (2#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.vhd:86]
INFO: [Synth 8-3491] module 'test_pmod_audio_design_not_gate_0_0' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_not_gate_0_0/synth/test_pmod_audio_design_not_gate_0_0.vhd:56' bound to instance 'not_gate_0' of component 'test_pmod_audio_design_not_gate_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:108]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design_not_gate_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_not_gate_0_0/synth/test_pmod_audio_design_not_gate_0_0.vhd:63]
INFO: [Synth 8-3491] module 'not_gate' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/not_gate_v1_0/9003264e/not_gate.vhd:31' bound to instance 'U0' of component 'not_gate' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_not_gate_0_0/synth/test_pmod_audio_design_not_gate_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'not_gate' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/not_gate_v1_0/9003264e/not_gate.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'not_gate' (3#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/not_gate_v1_0/9003264e/not_gate.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design_not_gate_0_0' (4#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_not_gate_0_0/synth/test_pmod_audio_design_not_gate_0_0.vhd:63]
INFO: [Synth 8-3491] module 'test_pmod_audio_design_pMOD_Audio_in_0_0' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_in_0_0/synth/test_pmod_audio_design_pMOD_Audio_in_0_0.vhd:56' bound to instance 'pMOD_Audio_in_0' of component 'test_pmod_audio_design_pMOD_Audio_in_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:113]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design_pMOD_Audio_in_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_in_0_0/synth/test_pmod_audio_design_pMOD_Audio_in_0_0.vhd:69]
INFO: [Synth 8-3491] module 'pMOD_Audio_in' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd:31' bound to instance 'U0' of component 'pMOD_Audio_in' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_in_0_0/synth/test_pmod_audio_design_pMOD_Audio_in_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pMOD_Audio_in' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'pMOD_Audio_in' (5#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design_pMOD_Audio_in_0_0' (6#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_in_0_0/synth/test_pmod_audio_design_pMOD_Audio_in_0_0.vhd:69]
INFO: [Synth 8-3491] module 'test_pmod_audio_design_pMOD_Audio_out_0_0' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_out_0_0/synth/test_pmod_audio_design_pMOD_Audio_out_0_0.vhd:56' bound to instance 'pMOD_Audio_out_0' of component 'test_pmod_audio_design_pMOD_Audio_out_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:124]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design_pMOD_Audio_out_0_0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_out_0_0/synth/test_pmod_audio_design_pMOD_Audio_out_0_0.vhd:69]
INFO: [Synth 8-3491] module 'pMOD_Audio_out' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_out_v1_0/8f5fe6e2/pMOD_Audio_out.vhd:33' bound to instance 'U0' of component 'pMOD_Audio_out' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_out_0_0/synth/test_pmod_audio_design_pMOD_Audio_out_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pMOD_Audio_out' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_out_v1_0/8f5fe6e2/pMOD_Audio_out.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pMOD_Audio_out' (7#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_out_v1_0/8f5fe6e2/pMOD_Audio_out.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design_pMOD_Audio_out_0_0' (8#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_pMOD_Audio_out_0_0/synth/test_pmod_audio_design_pMOD_Audio_out_0_0.vhd:69]
INFO: [Synth 8-3491] module 'test_pmod_audio_design_upsizer_msb_0_1' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_upsizer_msb_0_1/synth/test_pmod_audio_design_upsizer_msb_0_1.vhd:56' bound to instance 'upsizer_msb_0' of component 'test_pmod_audio_design_upsizer_msb_0_1' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:135]
INFO: [Synth 8-638] synthesizing module 'test_pmod_audio_design_upsizer_msb_0_1' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_upsizer_msb_0_1/synth/test_pmod_audio_design_upsizer_msb_0_1.vhd:63]
	Parameter IN_WIDTH bound to: 12 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'upsizer_msb' declared at '/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/upsizer_msb_v1_0/af192157/upsizer_msb.vhd:23' bound to instance 'U0' of component 'upsizer_msb' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_upsizer_msb_0_1/synth/test_pmod_audio_design_upsizer_msb_0_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'upsizer_msb__parameterized0' [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/upsizer_msb_v1_0/af192157/upsizer_msb.vhd:34]
	Parameter IN_WIDTH bound to: 12 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upsizer_msb__parameterized0' (9#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/upsizer_msb_v1_0/af192157/upsizer_msb.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design_upsizer_msb_0_1' (10#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_upsizer_msb_0_1/synth/test_pmod_audio_design_upsizer_msb_0_1.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio_design' (11#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/hdl/test_pmod_audio_design.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'test_pmod_audio' (12#1) [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/new/test_pmod_audio.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.367 ; gain = 187.977 ; free physical = 8557 ; free virtual = 28345
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.367 ; gain = 187.977 ; free physical = 8557 ; free virtual = 28345
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_board.xdc] for cell 'test_pmod_audio_design_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0_board.xdc] for cell 'test_pmod_audio_design_i/clk_wiz_0/U0'
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.xdc] for cell 'test_pmod_audio_design_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.xdc] for cell 'test_pmod_audio_design_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/bd/test_pmod_audio_design/ip/test_pmod_audio_design_clk_wiz_0_0/test_pmod_audio_design_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_pmod_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_pmod_audio_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_pmod_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_pmod_audio_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.590 ; gain = 0.000 ; free physical = 8376 ; free virtual = 28164
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8375 ; free virtual = 28163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8375 ; free virtual = 28163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i/clk_wiz_0. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i/pMOD_Audio_in_0. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i/pMOD_Audio_out_0. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i/upsizer_msb_0. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i/not_gate_0. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for test_pmod_audio_design_i/clk_wiz_0/U0. (constraint file  /home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.runs/synth_1/dont_touch.xdc, line 25).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8374 ; free virtual = 28162
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_reg' and it is trimmed from '16' to '15' bits. [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd:89]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'pMOD_Audio_in'
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "started_ok" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "shift_reg_load" won't be mapped to RAM because it is too sparse.
ROM "shift_reg_en" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'pMOD_Audio_in'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8368 ; free virtual = 28156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_pmod_audio 
Detailed RTL Component Info : 
Module test_pmod_audio_design_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
Module test_pmod_audio_design_clk_wiz_0_0 
Detailed RTL Component Info : 
Module not_gate 
Detailed RTL Component Info : 
Module test_pmod_audio_design_not_gate_0_0 
Detailed RTL Component Info : 
Module pMOD_Audio_in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module test_pmod_audio_design_pMOD_Audio_in_0_0 
Detailed RTL Component Info : 
Module pMOD_Audio_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module test_pmod_audio_design_pMOD_Audio_out_0_0 
Detailed RTL Component Info : 
Module upsizer_msb__parameterized0 
Detailed RTL Component Info : 
Module test_pmod_audio_design_upsizer_msb_0_1 
Detailed RTL Component Info : 
Module test_pmod_audio_design 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8368 ; free virtual = 28156
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'U0/temp_reg' and it is trimmed from '15' to '14' bits. [/home/laurent/Projects/MSE_LPSC/Audio/vivado_prj/test_audio_pmod/test_audio_pmod.srcs/sources_1/ipshared/hepia/pMOD_Audio_in_v1_0/bdf98713/pMOD_Audio_in.vhd:89]
ROM "U0/shift_reg_load" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8368 ; free virtual = 28156
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8368 ; free virtual = 28156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8344 ; free virtual = 28132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8344 ; free virtual = 28132
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8344 ; free virtual = 28132

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8344 ; free virtual = 28132
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8309 ; free virtual = 28097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8309 ; free virtual = 28097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/temp_reg[12] ) is unused and will be removed from module test_pmod_audio_design_pMOD_Audio_in_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8292 ; free virtual = 28080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8291 ; free virtual = 28080
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8291 ; free virtual = 28080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8291 ; free virtual = 28080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |LUT1      |    12|
|3     |LUT2      |     7|
|4     |LUT3      |     3|
|5     |LUT4      |     8|
|6     |LUT5      |     3|
|7     |LUT6      |    24|
|8     |PLLE2_ADV |     1|
|9     |FDCE      |     2|
|10    |FDRE      |    59|
|11    |FDSE      |     1|
|12    |IBUF      |     3|
|13    |OBUF      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------+------+
|      |Instance                   |Module                                     |Cells |
+------+---------------------------+-------------------------------------------+------+
|1     |top                        |                                           |   134|
|2     |  test_pmod_audio_design_i |test_pmod_audio_design                     |   117|
|3     |    clk_wiz_0              |test_pmod_audio_design_clk_wiz_0_0         |     4|
|4     |      U0                   |test_pmod_audio_design_clk_wiz_0_0_clk_wiz |     4|
|5     |    not_gate_0             |test_pmod_audio_design_not_gate_0_0        |     1|
|6     |    pMOD_Audio_in_0        |test_pmod_audio_design_pMOD_Audio_in_0_0   |    52|
|7     |      U0                   |pMOD_Audio_in                              |    51|
|8     |    pMOD_Audio_out_0       |test_pmod_audio_design_pMOD_Audio_out_0_0  |    60|
|9     |      U0                   |pMOD_Audio_out                             |    60|
|10    |    upsizer_msb_0          |test_pmod_audio_design_upsizer_msb_0_1     |     0|
+------+---------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8291 ; free virtual = 28080
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1284.590 ; gain = 85.227 ; free physical = 8291 ; free virtual = 28080
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.590 ; gain = 524.199 ; free physical = 8291 ; free virtual = 28080
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.590 ; gain = 421.461 ; free physical = 8290 ; free virtual = 28078
# write_checkpoint -noxdef test_pmod_audio.dcp
# catch { report_utilization -file test_pmod_audio_utilization_synth.rpt -pb test_pmod_audio_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1284.590 ; gain = 0.000 ; free physical = 8288 ; free virtual = 28076
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 17:49:31 2015...
