
CS25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a4b4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000868  0801a698  0801a698  0001b698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801af00  0801af00  0001c2b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801af00  0801af00  0001bf00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801af08  0801af08  0001c2b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801af08  0801af08  0001bf08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801af0c  0801af0c  0001bf0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b4  20000000  0801af10  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000045f4  200002b8  0801b1c4  0001c2b8  2**3
                  ALLOC
 10 ._user_heap_stack 00001504  200048ac  0801b1c4  0001c8ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c2b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039aa6  00000000  00000000  0001c2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007eaf  00000000  00000000  00055d8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000030d8  00000000  00000000  0005dc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000025a0  00000000  00000000  00060d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000b7f7  00000000  00000000  000632b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003cdba  00000000  00000000  0006eaaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108634  00000000  00000000  000ab869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b3e9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e4d4  00000000  00000000  001b3ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001c23b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002b8 	.word	0x200002b8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a67c 	.word	0x0801a67c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002bc 	.word	0x200002bc
 800021c:	0801a67c 	.word	0x0801a67c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9be 	b.w	800108c <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	468e      	mov	lr, r1
 8000d9c:	4604      	mov	r4, r0
 8000d9e:	4688      	mov	r8, r1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d14a      	bne.n	8000e3a <__udivmoddi4+0xa6>
 8000da4:	428a      	cmp	r2, r1
 8000da6:	4617      	mov	r7, r2
 8000da8:	d962      	bls.n	8000e70 <__udivmoddi4+0xdc>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	b14e      	cbz	r6, 8000dc4 <__udivmoddi4+0x30>
 8000db0:	f1c6 0320 	rsb	r3, r6, #32
 8000db4:	fa01 f806 	lsl.w	r8, r1, r6
 8000db8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dbc:	40b7      	lsls	r7, r6
 8000dbe:	ea43 0808 	orr.w	r8, r3, r8
 8000dc2:	40b4      	lsls	r4, r6
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dd0:	0c23      	lsrs	r3, r4, #16
 8000dd2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dda:	fb01 f20c 	mul.w	r2, r1, ip
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x62>
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de8:	f080 80ea 	bcs.w	8000fc0 <__udivmoddi4+0x22c>
 8000dec:	429a      	cmp	r2, r3
 8000dee:	f240 80e7 	bls.w	8000fc0 <__udivmoddi4+0x22c>
 8000df2:	3902      	subs	r1, #2
 8000df4:	443b      	add	r3, r7
 8000df6:	1a9a      	subs	r2, r3, r2
 8000df8:	b2a3      	uxth	r3, r4
 8000dfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e0a:	459c      	cmp	ip, r3
 8000e0c:	d909      	bls.n	8000e22 <__udivmoddi4+0x8e>
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e14:	f080 80d6 	bcs.w	8000fc4 <__udivmoddi4+0x230>
 8000e18:	459c      	cmp	ip, r3
 8000e1a:	f240 80d3 	bls.w	8000fc4 <__udivmoddi4+0x230>
 8000e1e:	443b      	add	r3, r7
 8000e20:	3802      	subs	r0, #2
 8000e22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e26:	eba3 030c 	sub.w	r3, r3, ip
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	b11d      	cbz	r5, 8000e36 <__udivmoddi4+0xa2>
 8000e2e:	40f3      	lsrs	r3, r6
 8000e30:	2200      	movs	r2, #0
 8000e32:	e9c5 3200 	strd	r3, r2, [r5]
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d905      	bls.n	8000e4a <__udivmoddi4+0xb6>
 8000e3e:	b10d      	cbz	r5, 8000e44 <__udivmoddi4+0xb0>
 8000e40:	e9c5 0100 	strd	r0, r1, [r5]
 8000e44:	2100      	movs	r1, #0
 8000e46:	4608      	mov	r0, r1
 8000e48:	e7f5      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000e4a:	fab3 f183 	clz	r1, r3
 8000e4e:	2900      	cmp	r1, #0
 8000e50:	d146      	bne.n	8000ee0 <__udivmoddi4+0x14c>
 8000e52:	4573      	cmp	r3, lr
 8000e54:	d302      	bcc.n	8000e5c <__udivmoddi4+0xc8>
 8000e56:	4282      	cmp	r2, r0
 8000e58:	f200 8105 	bhi.w	8001066 <__udivmoddi4+0x2d2>
 8000e5c:	1a84      	subs	r4, r0, r2
 8000e5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e62:	2001      	movs	r0, #1
 8000e64:	4690      	mov	r8, r2
 8000e66:	2d00      	cmp	r5, #0
 8000e68:	d0e5      	beq.n	8000e36 <__udivmoddi4+0xa2>
 8000e6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e6e:	e7e2      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	f000 8090 	beq.w	8000f96 <__udivmoddi4+0x202>
 8000e76:	fab2 f682 	clz	r6, r2
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	f040 80a4 	bne.w	8000fc8 <__udivmoddi4+0x234>
 8000e80:	1a8a      	subs	r2, r1, r2
 8000e82:	0c03      	lsrs	r3, r0, #16
 8000e84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	b2bc      	uxth	r4, r7
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x11e>
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x11c>
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	f200 80e0 	bhi.w	8001070 <__udivmoddi4+0x2dc>
 8000eb0:	46c4      	mov	ip, r8
 8000eb2:	1a9b      	subs	r3, r3, r2
 8000eb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ebc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ec0:	fb02 f404 	mul.w	r4, r2, r4
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	d907      	bls.n	8000ed8 <__udivmoddi4+0x144>
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ece:	d202      	bcs.n	8000ed6 <__udivmoddi4+0x142>
 8000ed0:	429c      	cmp	r4, r3
 8000ed2:	f200 80ca 	bhi.w	800106a <__udivmoddi4+0x2d6>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	1b1b      	subs	r3, r3, r4
 8000eda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ede:	e7a5      	b.n	8000e2c <__udivmoddi4+0x98>
 8000ee0:	f1c1 0620 	rsb	r6, r1, #32
 8000ee4:	408b      	lsls	r3, r1
 8000ee6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eea:	431f      	orrs	r7, r3
 8000eec:	fa0e f401 	lsl.w	r4, lr, r1
 8000ef0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ef4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000efc:	4323      	orrs	r3, r4
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	fa1f fc87 	uxth.w	ip, r7
 8000f06:	fbbe f0f9 	udiv	r0, lr, r9
 8000f0a:	0c1c      	lsrs	r4, r3, #16
 8000f0c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f14:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f1e:	d909      	bls.n	8000f34 <__udivmoddi4+0x1a0>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f26:	f080 809c 	bcs.w	8001062 <__udivmoddi4+0x2ce>
 8000f2a:	45a6      	cmp	lr, r4
 8000f2c:	f240 8099 	bls.w	8001062 <__udivmoddi4+0x2ce>
 8000f30:	3802      	subs	r0, #2
 8000f32:	443c      	add	r4, r7
 8000f34:	eba4 040e 	sub.w	r4, r4, lr
 8000f38:	fa1f fe83 	uxth.w	lr, r3
 8000f3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f40:	fb09 4413 	mls	r4, r9, r3, r4
 8000f44:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f48:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f4c:	45a4      	cmp	ip, r4
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x1ce>
 8000f50:	193c      	adds	r4, r7, r4
 8000f52:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f56:	f080 8082 	bcs.w	800105e <__udivmoddi4+0x2ca>
 8000f5a:	45a4      	cmp	ip, r4
 8000f5c:	d97f      	bls.n	800105e <__udivmoddi4+0x2ca>
 8000f5e:	3b02      	subs	r3, #2
 8000f60:	443c      	add	r4, r7
 8000f62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f66:	eba4 040c 	sub.w	r4, r4, ip
 8000f6a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f6e:	4564      	cmp	r4, ip
 8000f70:	4673      	mov	r3, lr
 8000f72:	46e1      	mov	r9, ip
 8000f74:	d362      	bcc.n	800103c <__udivmoddi4+0x2a8>
 8000f76:	d05f      	beq.n	8001038 <__udivmoddi4+0x2a4>
 8000f78:	b15d      	cbz	r5, 8000f92 <__udivmoddi4+0x1fe>
 8000f7a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f7e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f82:	fa04 f606 	lsl.w	r6, r4, r6
 8000f86:	fa22 f301 	lsr.w	r3, r2, r1
 8000f8a:	431e      	orrs	r6, r3
 8000f8c:	40cc      	lsrs	r4, r1
 8000f8e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f92:	2100      	movs	r1, #0
 8000f94:	e74f      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000f96:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f9a:	0c01      	lsrs	r1, r0, #16
 8000f9c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fa0:	b280      	uxth	r0, r0
 8000fa2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4638      	mov	r0, r7
 8000faa:	463c      	mov	r4, r7
 8000fac:	46b8      	mov	r8, r7
 8000fae:	46be      	mov	lr, r7
 8000fb0:	2620      	movs	r6, #32
 8000fb2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fb6:	eba2 0208 	sub.w	r2, r2, r8
 8000fba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fbe:	e766      	b.n	8000e8e <__udivmoddi4+0xfa>
 8000fc0:	4601      	mov	r1, r0
 8000fc2:	e718      	b.n	8000df6 <__udivmoddi4+0x62>
 8000fc4:	4610      	mov	r0, r2
 8000fc6:	e72c      	b.n	8000e22 <__udivmoddi4+0x8e>
 8000fc8:	f1c6 0220 	rsb	r2, r6, #32
 8000fcc:	fa2e f302 	lsr.w	r3, lr, r2
 8000fd0:	40b7      	lsls	r7, r6
 8000fd2:	40b1      	lsls	r1, r6
 8000fd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fe2:	b2bc      	uxth	r4, r7
 8000fe4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe8:	0c11      	lsrs	r1, r2, #16
 8000fea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fee:	fb08 f904 	mul.w	r9, r8, r4
 8000ff2:	40b0      	lsls	r0, r6
 8000ff4:	4589      	cmp	r9, r1
 8000ff6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ffa:	b280      	uxth	r0, r0
 8000ffc:	d93e      	bls.n	800107c <__udivmoddi4+0x2e8>
 8000ffe:	1879      	adds	r1, r7, r1
 8001000:	f108 3cff 	add.w	ip, r8, #4294967295
 8001004:	d201      	bcs.n	800100a <__udivmoddi4+0x276>
 8001006:	4589      	cmp	r9, r1
 8001008:	d81f      	bhi.n	800104a <__udivmoddi4+0x2b6>
 800100a:	eba1 0109 	sub.w	r1, r1, r9
 800100e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001012:	fb09 f804 	mul.w	r8, r9, r4
 8001016:	fb0e 1119 	mls	r1, lr, r9, r1
 800101a:	b292      	uxth	r2, r2
 800101c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001020:	4542      	cmp	r2, r8
 8001022:	d229      	bcs.n	8001078 <__udivmoddi4+0x2e4>
 8001024:	18ba      	adds	r2, r7, r2
 8001026:	f109 31ff 	add.w	r1, r9, #4294967295
 800102a:	d2c4      	bcs.n	8000fb6 <__udivmoddi4+0x222>
 800102c:	4542      	cmp	r2, r8
 800102e:	d2c2      	bcs.n	8000fb6 <__udivmoddi4+0x222>
 8001030:	f1a9 0102 	sub.w	r1, r9, #2
 8001034:	443a      	add	r2, r7
 8001036:	e7be      	b.n	8000fb6 <__udivmoddi4+0x222>
 8001038:	45f0      	cmp	r8, lr
 800103a:	d29d      	bcs.n	8000f78 <__udivmoddi4+0x1e4>
 800103c:	ebbe 0302 	subs.w	r3, lr, r2
 8001040:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001044:	3801      	subs	r0, #1
 8001046:	46e1      	mov	r9, ip
 8001048:	e796      	b.n	8000f78 <__udivmoddi4+0x1e4>
 800104a:	eba7 0909 	sub.w	r9, r7, r9
 800104e:	4449      	add	r1, r9
 8001050:	f1a8 0c02 	sub.w	ip, r8, #2
 8001054:	fbb1 f9fe 	udiv	r9, r1, lr
 8001058:	fb09 f804 	mul.w	r8, r9, r4
 800105c:	e7db      	b.n	8001016 <__udivmoddi4+0x282>
 800105e:	4673      	mov	r3, lr
 8001060:	e77f      	b.n	8000f62 <__udivmoddi4+0x1ce>
 8001062:	4650      	mov	r0, sl
 8001064:	e766      	b.n	8000f34 <__udivmoddi4+0x1a0>
 8001066:	4608      	mov	r0, r1
 8001068:	e6fd      	b.n	8000e66 <__udivmoddi4+0xd2>
 800106a:	443b      	add	r3, r7
 800106c:	3a02      	subs	r2, #2
 800106e:	e733      	b.n	8000ed8 <__udivmoddi4+0x144>
 8001070:	f1ac 0c02 	sub.w	ip, ip, #2
 8001074:	443b      	add	r3, r7
 8001076:	e71c      	b.n	8000eb2 <__udivmoddi4+0x11e>
 8001078:	4649      	mov	r1, r9
 800107a:	e79c      	b.n	8000fb6 <__udivmoddi4+0x222>
 800107c:	eba1 0109 	sub.w	r1, r1, r9
 8001080:	46c4      	mov	ip, r8
 8001082:	fbb1 f9fe 	udiv	r9, r1, lr
 8001086:	fb09 f804 	mul.w	r8, r9, r4
 800108a:	e7c4      	b.n	8001016 <__udivmoddi4+0x282>

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <init_mission_data>:
volatile double simulated_pressure = 0.0;

Mission_Data global_mission_data = {0};

void init_mission_data(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	memset(&global_mission_data, 0, sizeof(global_mission_data));
 8001094:	2270      	movs	r2, #112	@ 0x70
 8001096:	2100      	movs	r1, #0
 8001098:	482b      	ldr	r0, [pc, #172]	@ (8001148 <init_mission_data+0xb8>)
 800109a:	f016 f834 	bl	8017106 <memset>

	global_mission_data.TEAM_ID = 3174;//1075;
 800109e:	4b2a      	ldr	r3, [pc, #168]	@ (8001148 <init_mission_data+0xb8>)
 80010a0:	f640 4266 	movw	r2, #3174	@ 0xc66
 80010a4:	801a      	strh	r2, [r3, #0]
	strcpy(global_mission_data.MISSION_TIME, "XX:XX:XX"); // TEMP
 80010a6:	4b28      	ldr	r3, [pc, #160]	@ (8001148 <init_mission_data+0xb8>)
 80010a8:	4928      	ldr	r1, [pc, #160]	@ (800114c <init_mission_data+0xbc>)
 80010aa:	1c9a      	adds	r2, r3, #2
 80010ac:	460b      	mov	r3, r1
 80010ae:	cb03      	ldmia	r3!, {r0, r1}
 80010b0:	6010      	str	r0, [r2, #0]
 80010b2:	6051      	str	r1, [r2, #4]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	7213      	strb	r3, [r2, #8]
	global_mission_data.PACKET_COUNT = 0;				  // TEMP
 80010b8:	4b23      	ldr	r3, [pc, #140]	@ (8001148 <init_mission_data+0xb8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
	global_mission_data.MODE = 'F';
 80010be:	4b22      	ldr	r3, [pc, #136]	@ (8001148 <init_mission_data+0xb8>)
 80010c0:	2246      	movs	r2, #70	@ 0x46
 80010c2:	741a      	strb	r2, [r3, #16]
	strcpy(global_mission_data.STATE, "LAUNCH_PAD");
 80010c4:	4a22      	ldr	r2, [pc, #136]	@ (8001150 <init_mission_data+0xc0>)
 80010c6:	4b23      	ldr	r3, [pc, #140]	@ (8001154 <init_mission_data+0xc4>)
 80010c8:	cb03      	ldmia	r3!, {r0, r1}
 80010ca:	6010      	str	r0, [r2, #0]
 80010cc:	6051      	str	r1, [r2, #4]
 80010ce:	8819      	ldrh	r1, [r3, #0]
 80010d0:	789b      	ldrb	r3, [r3, #2]
 80010d2:	8111      	strh	r1, [r2, #8]
 80010d4:	7293      	strb	r3, [r2, #10]
	global_mission_data.ALTITUDE = 0.0;				  // temp
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <init_mission_data+0xb8>)
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
	global_mission_data.MAG_R = 0.0;				  // TEMP
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <init_mission_data+0xb8>)
 80010e0:	f04f 0200 	mov.w	r2, #0
 80010e4:	63da      	str	r2, [r3, #60]	@ 0x3c
	global_mission_data.MAG_P = 0.0;				  // TEMP
 80010e6:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <init_mission_data+0xb8>)
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	641a      	str	r2, [r3, #64]	@ 0x40
	global_mission_data.MAG_Y = 0.0;				  // TEMP
 80010ee:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <init_mission_data+0xb8>)
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	645a      	str	r2, [r3, #68]	@ 0x44
	global_mission_data.AUTO_GYRO_ROTATION_RATE = 0;  // TEMP
 80010f6:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <init_mission_data+0xb8>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	strcpy(global_mission_data.GPS_TIME, "XX:XX:XX"); // TEMP
 80010fe:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <init_mission_data+0xb8>)
 8001100:	4912      	ldr	r1, [pc, #72]	@ (800114c <init_mission_data+0xbc>)
 8001102:	f103 024a 	add.w	r2, r3, #74	@ 0x4a
 8001106:	460b      	mov	r3, r1
 8001108:	cb03      	ldmia	r3!, {r0, r1}
 800110a:	6010      	str	r0, [r2, #0]
 800110c:	6051      	str	r1, [r2, #4]
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	7213      	strb	r3, [r2, #8]
	global_mission_data.GPS_ALTITUDE = 0.0;			  // TEMP
 8001112:	4b0d      	ldr	r3, [pc, #52]	@ (8001148 <init_mission_data+0xb8>)
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	655a      	str	r2, [r3, #84]	@ 0x54
	global_mission_data.GPS_LATITUDE = 0.0;			  // TEMP
 800111a:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <init_mission_data+0xb8>)
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	659a      	str	r2, [r3, #88]	@ 0x58
	global_mission_data.GPS_LONGITUDE = 0.0;		  // TEMP
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <init_mission_data+0xb8>)
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	65da      	str	r2, [r3, #92]	@ 0x5c
	global_mission_data.GPS_SATS = 0;				  // TEMP
 800112a:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <init_mission_data+0xb8>)
 800112c:	2200      	movs	r2, #0
 800112e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	strcpy(global_mission_data.CMD_ECHO, "CMD");	  // TEMP
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <init_mission_data+0xc8>)
 8001134:	4a09      	ldr	r2, [pc, #36]	@ (800115c <init_mission_data+0xcc>)
 8001136:	6810      	ldr	r0, [r2, #0]
 8001138:	6018      	str	r0, [r3, #0]
	global_mission_data.ALTITUDE_OFFSET = 0.0;
 800113a:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <init_mission_data+0xb8>)
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200002e8 	.word	0x200002e8
 800114c:	0801a698 	.word	0x0801a698
 8001150:	200002f9 	.word	0x200002f9
 8001154:	0801a6a4 	.word	0x0801a6a4
 8001158:	20000349 	.word	0x20000349
 800115c:	0801a6b0 	.word	0x0801a6b0

08001160 <_write>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int _write(int fd, char *ptr, int len)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  // ignore fd, just send to UART3
  HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	b29a      	uxth	r2, r3
 8001170:	f04f 33ff 	mov.w	r3, #4294967295
 8001174:	68b9      	ldr	r1, [r7, #8]
 8001176:	4804      	ldr	r0, [pc, #16]	@ (8001188 <_write+0x28>)
 8001178:	f00b fde9 	bl	800cd4e <HAL_UART_Transmit>
  return len;
 800117c:	687b      	ldr	r3, [r7, #4]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000774 	.word	0x20000774

0800118c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800118c:	b5b0      	push	{r4, r5, r7, lr}
 800118e:	b0a0      	sub	sp, #128	@ 0x80
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001192:	f003 fd59 	bl	8004c48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001196:	f000 f8d1 	bl	800133c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119a:	f000 fe91 	bl	8001ec0 <MX_GPIO_Init>
  MX_DMA_Init();
 800119e:	f000 fe65 	bl	8001e6c <MX_DMA_Init>
  MX_ADC1_Init();
 80011a2:	f000 f95d 	bl	8001460 <MX_ADC1_Init>
  MX_I2C3_Init();
 80011a6:	f000 f9fb 	bl	80015a0 <MX_I2C3_Init>
  MX_IRTIM_Init();
 80011aa:	f000 fa39 	bl	8001620 <MX_IRTIM_Init>
  MX_RTC_Init();
 80011ae:	f000 fa55 	bl	800165c <MX_RTC_Init>
  MX_SPI2_Init();
 80011b2:	f000 fa87 	bl	80016c4 <MX_SPI2_Init>
  MX_TIM1_Init();
 80011b6:	f000 fac3 	bl	8001740 <MX_TIM1_Init>
  MX_TIM3_Init();
 80011ba:	f000 fb3b 	bl	8001834 <MX_TIM3_Init>
  MX_TIM8_Init();
 80011be:	f000 fbd1 	bl	8001964 <MX_TIM8_Init>
  MX_TIM15_Init();
 80011c2:	f000 fc49 	bl	8001a58 <MX_TIM15_Init>
  MX_TIM16_Init();
 80011c6:	f000 fccd 	bl	8001b64 <MX_TIM16_Init>
  MX_TIM17_Init();
 80011ca:	f000 fd41 	bl	8001c50 <MX_TIM17_Init>
  MX_UART5_Init();
 80011ce:	f000 fdb5 	bl	8001d3c <MX_UART5_Init>
  MX_RNG_Init();
 80011d2:	f000 fa2d 	bl	8001630 <MX_RNG_Init>
  MX_USART3_UART_Init();
 80011d6:	f000 fdfd 	bl	8001dd4 <MX_USART3_UART_Init>
  MX_CORDIC_Init();
 80011da:	f000 f9b9 	bl	8001550 <MX_CORDIC_Init>
  MX_FMAC_Init();
 80011de:	f000 f9cb 	bl	8001578 <MX_FMAC_Init>
  /* USER CODE BEGIN 2 */
  // Feedback LED
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
 80011e2:	2201      	movs	r2, #1
 80011e4:	2180      	movs	r1, #128	@ 0x80
 80011e6:	484a      	ldr	r0, [pc, #296]	@ (8001310 <main+0x184>)
 80011e8:	f005 fc3a 	bl	8006a60 <HAL_GPIO_WritePin>

  // Enable GPS and XBEE
  HAL_GPIO_WritePin(XBEE_RST_GPIO_Port, XBEE_RST_Pin, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f6:	f005 fc33 	bl	8006a60 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2120      	movs	r1, #32
 80011fe:	4844      	ldr	r0, [pc, #272]	@ (8001310 <main+0x184>)
 8001200:	f005 fc2e 	bl	8006a60 <HAL_GPIO_WritePin>
  HAL_Delay(3000); // wait for the Xbee to get brought back up again
 8001204:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001208:	f003 fd54 	bl	8004cb4 <HAL_Delay>

  // Disable ALL chip selects
  HAL_GPIO_WritePin(IMU_nCS_GPIO_Port, IMU_nCS_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2104      	movs	r1, #4
 8001210:	483f      	ldr	r0, [pc, #252]	@ (8001310 <main+0x184>)
 8001212:	f005 fc25 	bl	8006a60 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BMP_nCS_GPIO_Port, BMP_nCS_Pin, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800121c:	483c      	ldr	r0, [pc, #240]	@ (8001310 <main+0x184>)
 800121e:	f005 fc1f 	bl	8006a60 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MAG_nCS_GPIO_Port, MAG_nCS_Pin, GPIO_PIN_SET);
 8001222:	2201      	movs	r2, #1
 8001224:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001228:	4839      	ldr	r0, [pc, #228]	@ (8001310 <main+0x184>)
 800122a:	f005 fc19 	bl	8006a60 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MAGEXT_nCS_GPIO_Port, MAGEXT_nCS_Pin, GPIO_PIN_SET);
 800122e:	2201      	movs	r2, #1
 8001230:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001234:	4836      	ldr	r0, [pc, #216]	@ (8001310 <main+0x184>)
 8001236:	f005 fc13 	bl	8006a60 <HAL_GPIO_WritePin>

  // Initialize IMU
  ICM42688P_init(&hspi2, IMU_nCS_GPIO_Port, IMU_nCS_Pin);
 800123a:	2204      	movs	r2, #4
 800123c:	4934      	ldr	r1, [pc, #208]	@ (8001310 <main+0x184>)
 800123e:	4835      	ldr	r0, [pc, #212]	@ (8001314 <main+0x188>)
 8001240:	f002 fd84 	bl	8003d4c <ICM42688P_init>

  // Initialize MS5607
  MS5607_Init(&hspi2, BMP_nCS_GPIO_Port, BMP_nCS_Pin);
 8001244:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001248:	4931      	ldr	r1, [pc, #196]	@ (8001310 <main+0x184>)
 800124a:	4832      	ldr	r0, [pc, #200]	@ (8001314 <main+0x188>)
 800124c:	f002 feb8 	bl	8003fc0 <MS5607_Init>

  // Initialize BMM150
  struct bmm150_dev bmm150 = BMM150_spi_init(&hspi2, MAG_nCS_GPIO_Port, MAG_nCS_Pin);
 8001250:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8001254:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001258:	4a2d      	ldr	r2, [pc, #180]	@ (8001310 <main+0x184>)
 800125a:	492e      	ldr	r1, [pc, #184]	@ (8001314 <main+0x188>)
 800125c:	f002 fb08 	bl	8003870 <BMM150_spi_init>

  // Initialize LC76G
  LC76G_init();
 8001260:	f002 fe42 	bl	8003ee8 <LC76G_init>

  // Initializing AMT10E2
  QENC_Init_Encoder0();
 8001264:	f002 f9c8 	bl	80035f8 <QENC_Init_Encoder0>

  //drv8838_init(&htim15, DRV_DIR_GPIO_Port, DRV_DIR_Pin);

  init_mission_data();
 8001268:	f7ff ff12 	bl	8001090 <init_mission_data>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of globalData */
  osSemaphoreDef(globalData);
 800126c:	2300      	movs	r3, #0
 800126e:	653b      	str	r3, [r7, #80]	@ 0x50
  globalDataHandle = osSemaphoreCreate(osSemaphore(globalData), 1);
 8001270:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001274:	2101      	movs	r1, #1
 8001276:	4618      	mov	r0, r3
 8001278:	f011 fc16 	bl	8012aa8 <osSemaphoreCreate>
 800127c:	4603      	mov	r3, r0
 800127e:	4a26      	ldr	r2, [pc, #152]	@ (8001318 <main+0x18c>)
 8001280:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of readSensors */
  osThreadDef(readSensors, StartReadSensors, osPriorityAboveNormal, 0, 512);
 8001282:	4b26      	ldr	r3, [pc, #152]	@ (800131c <main+0x190>)
 8001284:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001288:	461d      	mov	r5, r3
 800128a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800128c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800128e:	682b      	ldr	r3, [r5, #0]
 8001290:	6023      	str	r3, [r4, #0]
  readSensorsHandle = osThreadCreate(osThread(readSensors), NULL);
 8001292:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001296:	2100      	movs	r1, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f011 fbb7 	bl	8012a0c <osThreadCreate>
 800129e:	4603      	mov	r3, r0
 80012a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001320 <main+0x194>)
 80012a2:	6013      	str	r3, [r2, #0]

  /* definition and creation of sendTelemetry */
  osThreadDef(sendTelemetry, StartSendTelemetry, osPriorityNormal, 0, 512);
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <main+0x198>)
 80012a6:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80012aa:	461d      	mov	r5, r3
 80012ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b0:	682b      	ldr	r3, [r5, #0]
 80012b2:	6023      	str	r3, [r4, #0]
  sendTelemetryHandle = osThreadCreate(osThread(sendTelemetry), NULL);
 80012b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012b8:	2100      	movs	r1, #0
 80012ba:	4618      	mov	r0, r3
 80012bc:	f011 fba6 	bl	8012a0c <osThreadCreate>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4a19      	ldr	r2, [pc, #100]	@ (8001328 <main+0x19c>)
 80012c4:	6013      	str	r3, [r2, #0]

  /* definition and creation of readCommands */
  osThreadDef(readCommands, StartReadCommands, osPriorityNormal, 0, 512);
 80012c6:	4b19      	ldr	r3, [pc, #100]	@ (800132c <main+0x1a0>)
 80012c8:	f107 0414 	add.w	r4, r7, #20
 80012cc:	461d      	mov	r5, r3
 80012ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012d2:	682b      	ldr	r3, [r5, #0]
 80012d4:	6023      	str	r3, [r4, #0]
  readCommandsHandle = osThreadCreate(osThread(readCommands), NULL);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f011 fb95 	bl	8012a0c <osThreadCreate>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a12      	ldr	r2, [pc, #72]	@ (8001330 <main+0x1a4>)
 80012e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of guideNavCtrl */
  osThreadDef(guideNavCtrl, StartGNC, osPriorityIdle, 0, 512);
 80012e8:	4b12      	ldr	r3, [pc, #72]	@ (8001334 <main+0x1a8>)
 80012ea:	463c      	mov	r4, r7
 80012ec:	461d      	mov	r5, r3
 80012ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012f2:	682b      	ldr	r3, [r5, #0]
 80012f4:	6023      	str	r3, [r4, #0]
  guideNavCtrlHandle = osThreadCreate(osThread(guideNavCtrl), NULL);
 80012f6:	463b      	mov	r3, r7
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f011 fb86 	bl	8012a0c <osThreadCreate>
 8001300:	4603      	mov	r3, r0
 8001302:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <main+0x1ac>)
 8001304:	6013      	str	r3, [r2, #0]
//  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001306:	f011 fb7a 	bl	80129fe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800130a:	bf00      	nop
 800130c:	e7fd      	b.n	800130a <main+0x17e>
 800130e:	bf00      	nop
 8001310:	48000400 	.word	0x48000400
 8001314:	200004b4 	.word	0x200004b4
 8001318:	20000878 	.word	0x20000878
 800131c:	0801a6c0 	.word	0x0801a6c0
 8001320:	20000868 	.word	0x20000868
 8001324:	0801a6e4 	.word	0x0801a6e4
 8001328:	2000086c 	.word	0x2000086c
 800132c:	0801a708 	.word	0x0801a708
 8001330:	20000870 	.word	0x20000870
 8001334:	0801a72c 	.word	0x0801a72c
 8001338:	20000874 	.word	0x20000874

0800133c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b09a      	sub	sp, #104	@ 0x68
 8001340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001342:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001346:	2238      	movs	r2, #56	@ 0x38
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f015 fedb 	bl	8017106 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  RCC_CRSInitTypeDef pInit = {0};
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]
 800136e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001370:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001374:	f007 fe74 	bl	8009060 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001378:	f007 fde2 	bl	8008f40 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800137c:	4b37      	ldr	r3, [pc, #220]	@ (800145c <SystemClock_Config+0x120>)
 800137e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001382:	4a36      	ldr	r2, [pc, #216]	@ (800145c <SystemClock_Config+0x120>)
 8001384:	f023 0318 	bic.w	r3, r3, #24
 8001388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48
 800138c:	232e      	movs	r3, #46	@ 0x2e
 800138e:	633b      	str	r3, [r7, #48]	@ 0x30
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001390:	2301      	movs	r3, #1
 8001392:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001394:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001398:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800139a:	2340      	movs	r3, #64	@ 0x40
 800139c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800139e:	2301      	movs	r3, #1
 80013a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80013a2:	2301      	movs	r3, #1
 80013a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a6:	2302      	movs	r3, #2
 80013a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013aa:	2302      	movs	r3, #2
 80013ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 8;
 80013b2:	2308      	movs	r3, #8
 80013b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013ba:	2302      	movs	r3, #2
 80013bc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013be:	2302      	movs	r3, #2
 80013c0:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013c6:	4618      	mov	r0, r3
 80013c8:	f007 fefe 	bl	80091c8 <HAL_RCC_OscConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013d2:	f001 fa2d 	bl	8002830 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d6:	230f      	movs	r3, #15
 80013d8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013da:	2303      	movs	r3, #3
 80013dc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013ea:	f107 031c 	add.w	r3, r7, #28
 80013ee:	2102      	movs	r1, #2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f008 f9fb 	bl	80097ec <HAL_RCC_ClockConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80013fc:	f001 fa18 	bl	8002830 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001400:	2200      	movs	r2, #0
 8001402:	f04f 7140 	mov.w	r1, #50331648	@ 0x3000000
 8001406:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800140a:	f008 fb2b 	bl	8009a64 <HAL_RCC_MCOConfig>
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSE);
 800140e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8001412:	f008 febb 	bl	800a18c <HAL_RCCEx_EnableLSCO>

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8001416:	4b11      	ldr	r3, [pc, #68]	@ (800145c <SystemClock_Config+0x120>)
 8001418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141a:	4a10      	ldr	r2, [pc, #64]	@ (800145c <SystemClock_Config+0x120>)
 800141c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001420:	6593      	str	r3, [r2, #88]	@ 0x58
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <SystemClock_Config+0x120>)
 8001424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800142a:	603b      	str	r3, [r7, #0]
 800142c:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  pInit.Prescaler = RCC_CRS_SYNC_DIV1;
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
  pInit.Source = RCC_CRS_SYNC_SOURCE_LSE;
 8001432:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001436:	60bb      	str	r3, [r7, #8]
  pInit.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8001438:	2300      	movs	r3, #0
 800143a:	60fb      	str	r3, [r7, #12]
  pInit.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 800143c:	f240 53b7 	movw	r3, #1463	@ 0x5b7
 8001440:	613b      	str	r3, [r7, #16]
  pInit.ErrorLimitValue = 34;
 8001442:	2322      	movs	r3, #34	@ 0x22
 8001444:	617b      	str	r3, [r7, #20]
  pInit.HSI48CalibrationValue = 32;
 8001446:	2320      	movs	r3, #32
 8001448:	61bb      	str	r3, [r7, #24]

  HAL_RCCEx_CRSConfig(&pInit);
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	4618      	mov	r0, r3
 800144e:	f008 ff07 	bl	800a260 <HAL_RCCEx_CRSConfig>
}
 8001452:	bf00      	nop
 8001454:	3768      	adds	r7, #104	@ 0x68
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000

08001460 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08c      	sub	sp, #48	@ 0x30
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001466:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2220      	movs	r2, #32
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f015 fe44 	bl	8017106 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800147e:	4b32      	ldr	r3, [pc, #200]	@ (8001548 <MX_ADC1_Init+0xe8>)
 8001480:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001484:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001486:	4b30      	ldr	r3, [pc, #192]	@ (8001548 <MX_ADC1_Init+0xe8>)
 8001488:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800148c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800148e:	4b2e      	ldr	r3, [pc, #184]	@ (8001548 <MX_ADC1_Init+0xe8>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001494:	4b2c      	ldr	r3, [pc, #176]	@ (8001548 <MX_ADC1_Init+0xe8>)
 8001496:	2200      	movs	r2, #0
 8001498:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800149a:	4b2b      	ldr	r3, [pc, #172]	@ (8001548 <MX_ADC1_Init+0xe8>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014a0:	4b29      	ldr	r3, [pc, #164]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014a6:	4b28      	ldr	r3, [pc, #160]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014a8:	2204      	movs	r2, #4
 80014aa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014ac:	4b26      	ldr	r3, [pc, #152]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014b2:	4b25      	ldr	r3, [pc, #148]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80014b8:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014be:	4b22      	ldr	r3, [pc, #136]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014c6:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80014e0:	4b19      	ldr	r3, [pc, #100]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014e8:	4817      	ldr	r0, [pc, #92]	@ (8001548 <MX_ADC1_Init+0xe8>)
 80014ea:	f003 fdff 	bl	80050ec <HAL_ADC_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80014f4:	f001 f99c 	bl	8002830 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014f8:	2300      	movs	r3, #0
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001500:	4619      	mov	r1, r3
 8001502:	4811      	ldr	r0, [pc, #68]	@ (8001548 <MX_ADC1_Init+0xe8>)
 8001504:	f004 fbf2 	bl	8005cec <HAL_ADCEx_MultiModeConfigChannel>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800150e:	f001 f98f 	bl	8002830 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <MX_ADC1_Init+0xec>)
 8001514:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001516:	2306      	movs	r3, #6
 8001518:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800151e:	237f      	movs	r3, #127	@ 0x7f
 8001520:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001522:	2304      	movs	r3, #4
 8001524:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	4619      	mov	r1, r3
 800152e:	4806      	ldr	r0, [pc, #24]	@ (8001548 <MX_ADC1_Init+0xe8>)
 8001530:	f003 ff8a 	bl	8005448 <HAL_ADC_ConfigChannel>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800153a:	f001 f979 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800153e:	bf00      	nop
 8001540:	3730      	adds	r7, #48	@ 0x30
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000358 	.word	0x20000358
 800154c:	25b00200 	.word	0x25b00200

08001550 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <MX_CORDIC_Init+0x20>)
 8001556:	4a07      	ldr	r2, [pc, #28]	@ (8001574 <MX_CORDIC_Init+0x24>)
 8001558:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800155a:	4805      	ldr	r0, [pc, #20]	@ (8001570 <MX_CORDIC_Init+0x20>)
 800155c:	f004 fcae 	bl	8005ebc <HAL_CORDIC_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001566:	f001 f963 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200003c4 	.word	0x200003c4
 8001574:	40020c00 	.word	0x40020c00

08001578 <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <MX_FMAC_Init+0x20>)
 800157e:	4a07      	ldr	r2, [pc, #28]	@ (800159c <MX_FMAC_Init+0x24>)
 8001580:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8001582:	4805      	ldr	r0, [pc, #20]	@ (8001598 <MX_FMAC_Init+0x20>)
 8001584:	f005 f826 	bl	80065d4 <HAL_FMAC_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 800158e:	f001 f94f 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200003ec 	.word	0x200003ec
 800159c:	40021400 	.word	0x40021400

080015a0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001618 <MX_I2C3_Init+0x78>)
 80015a8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C12166;
 80015aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015ac:	4a1b      	ldr	r2, [pc, #108]	@ (800161c <MX_I2C3_Init+0x7c>)
 80015ae:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80015b0:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015b6:	4b17      	ldr	r3, [pc, #92]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015bc:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80015c2:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015c8:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80015da:	480e      	ldr	r0, [pc, #56]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015dc:	f005 fa58 	bl	8006a90 <HAL_I2C_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80015e6:	f001 f923 	bl	8002830 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015ea:	2100      	movs	r1, #0
 80015ec:	4809      	ldr	r0, [pc, #36]	@ (8001614 <MX_I2C3_Init+0x74>)
 80015ee:	f005 fe73 	bl	80072d8 <HAL_I2CEx_ConfigAnalogFilter>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80015f8:	f001 f91a 	bl	8002830 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80015fc:	2100      	movs	r1, #0
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_I2C3_Init+0x74>)
 8001600:	f005 feb5 	bl	800736e <HAL_I2CEx_ConfigDigitalFilter>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800160a:	f001 f911 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000424 	.word	0x20000424
 8001618:	40007800 	.word	0x40007800
 800161c:	00c12166 	.word	0x00c12166

08001620 <MX_IRTIM_Init>:
  * @brief IRTIM Initialization Function
  * @param None
  * @retval None
  */
static void MX_IRTIM_Init(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END IRTIM_Init 1 */
  /* USER CODE BEGIN IRTIM_Init 2 */

  /* USER CODE END IRTIM_Init 2 */

}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <MX_RNG_Init+0x24>)
 8001636:	4a08      	ldr	r2, [pc, #32]	@ (8001658 <MX_RNG_Init+0x28>)
 8001638:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <MX_RNG_Init+0x24>)
 800163c:	2200      	movs	r2, #0
 800163e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001640:	4804      	ldr	r0, [pc, #16]	@ (8001654 <MX_RNG_Init+0x24>)
 8001642:	f008 fe4f 	bl	800a2e4 <HAL_RNG_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800164c:	f001 f8f0 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000478 	.word	0x20000478
 8001658:	50060800 	.word	0x50060800

0800165c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001660:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <MX_RTC_Init+0x60>)
 8001662:	4a17      	ldr	r2, [pc, #92]	@ (80016c0 <MX_RTC_Init+0x64>)
 8001664:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001666:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <MX_RTC_Init+0x60>)
 8001668:	2200      	movs	r2, #0
 800166a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800166c:	4b13      	ldr	r3, [pc, #76]	@ (80016bc <MX_RTC_Init+0x60>)
 800166e:	227f      	movs	r2, #127	@ 0x7f
 8001670:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001672:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <MX_RTC_Init+0x60>)
 8001674:	22ff      	movs	r2, #255	@ 0xff
 8001676:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001678:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <MX_RTC_Init+0x60>)
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800167e:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <MX_RTC_Init+0x60>)
 8001680:	2200      	movs	r2, #0
 8001682:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001684:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <MX_RTC_Init+0x60>)
 8001686:	2200      	movs	r2, #0
 8001688:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800168a:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <MX_RTC_Init+0x60>)
 800168c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001690:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <MX_RTC_Init+0x60>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001698:	4808      	ldr	r0, [pc, #32]	@ (80016bc <MX_RTC_Init+0x60>)
 800169a:	f008 fe58 	bl	800a34e <HAL_RTC_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80016a4:	f001 f8c4 	bl	8002830 <Error_Handler>
  }

  /** Enable the reference Clock input
  */
  if (HAL_RTCEx_SetRefClock(&hrtc) != HAL_OK)
 80016a8:	4804      	ldr	r0, [pc, #16]	@ (80016bc <MX_RTC_Init+0x60>)
 80016aa:	f008 ff6c 	bl	800a586 <HAL_RTCEx_SetRefClock>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80016b4:	f001 f8bc 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	2000048c 	.word	0x2000048c
 80016c0:	40002800 	.word	0x40002800

080016c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016ca:	4a1c      	ldr	r2, [pc, #112]	@ (800173c <MX_SPI2_Init+0x78>)
 80016cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80016ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016d6:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80016dc:	4b16      	ldr	r3, [pc, #88]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016de:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016e2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ea:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016f6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001738 <MX_SPI2_Init+0x74>)
 80016fa:	2210      	movs	r2, #16
 80016fc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001700:	2200      	movs	r2, #0
 8001702:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001706:	2200      	movs	r2, #0
 8001708:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <MX_SPI2_Init+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001710:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001712:	2207      	movs	r2, #7
 8001714:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001716:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <MX_SPI2_Init+0x74>)
 800171e:	2208      	movs	r2, #8
 8001720:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <MX_SPI2_Init+0x74>)
 8001724:	f008 ff73 	bl	800a60e <HAL_SPI_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800172e:	f001 f87f 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200004b4 	.word	0x200004b4
 800173c:	40003800 	.word	0x40003800

08001740 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b092      	sub	sp, #72	@ 0x48
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174a:	2224      	movs	r2, #36	@ 0x24
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f015 fcd9 	bl	8017106 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001754:	f107 0318 	add.w	r3, r7, #24
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
  TIMEx_EncoderIndexConfigTypeDef sEncoderIndexConfig = {0};
 8001760:	463b      	mov	r3, r7
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
 800176c:	611a      	str	r2, [r3, #16]
 800176e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001770:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <MX_TIM1_Init+0xec>)
 8001772:	4a2f      	ldr	r2, [pc, #188]	@ (8001830 <MX_TIM1_Init+0xf0>)
 8001774:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001776:	4b2d      	ldr	r3, [pc, #180]	@ (800182c <MX_TIM1_Init+0xec>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b2b      	ldr	r3, [pc, #172]	@ (800182c <MX_TIM1_Init+0xec>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001782:	4b2a      	ldr	r3, [pc, #168]	@ (800182c <MX_TIM1_Init+0xec>)
 8001784:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001788:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178a:	4b28      	ldr	r3, [pc, #160]	@ (800182c <MX_TIM1_Init+0xec>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001790:	4b26      	ldr	r3, [pc, #152]	@ (800182c <MX_TIM1_Init+0xec>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001796:	4b25      	ldr	r3, [pc, #148]	@ (800182c <MX_TIM1_Init+0xec>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800179c:	2301      	movs	r3, #1
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017a4:	2301      	movs	r3, #1
 80017a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017a8:	2300      	movs	r3, #0
 80017aa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC1Filter = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017b0:	2300      	movs	r3, #0
 80017b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017b4:	2301      	movs	r3, #1
 80017b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.IC2Filter = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80017c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c4:	4619      	mov	r1, r3
 80017c6:	4819      	ldr	r0, [pc, #100]	@ (800182c <MX_TIM1_Init+0xec>)
 80017c8:	f009 ff75 	bl	800b6b6 <HAL_TIM_Encoder_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017d2:	f001 f82d 	bl	8002830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017de:	2300      	movs	r3, #0
 80017e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017e2:	f107 0318 	add.w	r3, r7, #24
 80017e6:	4619      	mov	r1, r3
 80017e8:	4810      	ldr	r0, [pc, #64]	@ (800182c <MX_TIM1_Init+0xec>)
 80017ea:	f00b f8bd 	bl	800c968 <HAL_TIMEx_MasterConfigSynchronization>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80017f4:	f001 f81c 	bl	8002830 <Error_Handler>
  }
  sEncoderIndexConfig.Polarity = TIM_ENCODERINDEX_POLARITY_NONINVERTED;
 80017f8:	2300      	movs	r3, #0
 80017fa:	603b      	str	r3, [r7, #0]
  sEncoderIndexConfig.Prescaler = TIM_ENCODERINDEX_PRESCALER_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	607b      	str	r3, [r7, #4]
  sEncoderIndexConfig.Filter = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	60bb      	str	r3, [r7, #8]
  sEncoderIndexConfig.FirstIndexEnable = DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	733b      	strb	r3, [r7, #12]
  sEncoderIndexConfig.Position = TIM_ENCODERINDEX_POSITION_00;
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
  sEncoderIndexConfig.Direction = TIM_ENCODERINDEX_DIRECTION_UP_DOWN;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_ConfigEncoderIndex(&htim1, &sEncoderIndexConfig) != HAL_OK)
 8001810:	463b      	mov	r3, r7
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_TIM1_Init+0xec>)
 8001816:	f00b f9c9 	bl	800cbac <HAL_TIMEx_ConfigEncoderIndex>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8001820:	f001 f806 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	3748      	adds	r7, #72	@ 0x48
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000518 	.word	0x20000518
 8001830:	40012c00 	.word	0x40012c00

08001834 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08e      	sub	sp, #56	@ 0x38
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001848:	f107 031c 	add.w	r3, r7, #28
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001854:	463b      	mov	r3, r7
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
 8001860:	611a      	str	r2, [r3, #16]
 8001862:	615a      	str	r2, [r3, #20]
 8001864:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001866:	4b3d      	ldr	r3, [pc, #244]	@ (800195c <MX_TIM3_Init+0x128>)
 8001868:	4a3d      	ldr	r2, [pc, #244]	@ (8001960 <MX_TIM3_Init+0x12c>)
 800186a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800186c:	4b3b      	ldr	r3, [pc, #236]	@ (800195c <MX_TIM3_Init+0x128>)
 800186e:	2200      	movs	r2, #0
 8001870:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001872:	4b3a      	ldr	r3, [pc, #232]	@ (800195c <MX_TIM3_Init+0x128>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001878:	4b38      	ldr	r3, [pc, #224]	@ (800195c <MX_TIM3_Init+0x128>)
 800187a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800187e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001880:	4b36      	ldr	r3, [pc, #216]	@ (800195c <MX_TIM3_Init+0x128>)
 8001882:	2200      	movs	r2, #0
 8001884:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001886:	4b35      	ldr	r3, [pc, #212]	@ (800195c <MX_TIM3_Init+0x128>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800188c:	4833      	ldr	r0, [pc, #204]	@ (800195c <MX_TIM3_Init+0x128>)
 800188e:	f009 fdf3 	bl	800b478 <HAL_TIM_Base_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001898:	f000 ffca 	bl	8002830 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018a6:	4619      	mov	r1, r3
 80018a8:	482c      	ldr	r0, [pc, #176]	@ (800195c <MX_TIM3_Init+0x128>)
 80018aa:	f00a fa9b 	bl	800bde4 <HAL_TIM_ConfigClockSource>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80018b4:	f000 ffbc 	bl	8002830 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018b8:	4828      	ldr	r0, [pc, #160]	@ (800195c <MX_TIM3_Init+0x128>)
 80018ba:	f009 fea5 	bl	800b608 <HAL_TIM_PWM_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80018c4:	f000 ffb4 	bl	8002830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018d0:	f107 031c 	add.w	r3, r7, #28
 80018d4:	4619      	mov	r1, r3
 80018d6:	4821      	ldr	r0, [pc, #132]	@ (800195c <MX_TIM3_Init+0x128>)
 80018d8:	f00b f846 	bl	800c968 <HAL_TIMEx_MasterConfigSynchronization>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80018e2:	f000 ffa5 	bl	8002830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018e6:	2360      	movs	r3, #96	@ 0x60
 80018e8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018f6:	463b      	mov	r3, r7
 80018f8:	2200      	movs	r2, #0
 80018fa:	4619      	mov	r1, r3
 80018fc:	4817      	ldr	r0, [pc, #92]	@ (800195c <MX_TIM3_Init+0x128>)
 80018fe:	f00a f95d 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001908:	f000 ff92 	bl	8002830 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800190c:	463b      	mov	r3, r7
 800190e:	2204      	movs	r2, #4
 8001910:	4619      	mov	r1, r3
 8001912:	4812      	ldr	r0, [pc, #72]	@ (800195c <MX_TIM3_Init+0x128>)
 8001914:	f00a f952 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800191e:	f000 ff87 	bl	8002830 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001922:	463b      	mov	r3, r7
 8001924:	2208      	movs	r2, #8
 8001926:	4619      	mov	r1, r3
 8001928:	480c      	ldr	r0, [pc, #48]	@ (800195c <MX_TIM3_Init+0x128>)
 800192a:	f00a f947 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001934:	f000 ff7c 	bl	8002830 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001938:	463b      	mov	r3, r7
 800193a:	220c      	movs	r2, #12
 800193c:	4619      	mov	r1, r3
 800193e:	4807      	ldr	r0, [pc, #28]	@ (800195c <MX_TIM3_Init+0x128>)
 8001940:	f00a f93c 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 800194a:	f000 ff71 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800194e:	4803      	ldr	r0, [pc, #12]	@ (800195c <MX_TIM3_Init+0x128>)
 8001950:	f001 fa72 	bl	8002e38 <HAL_TIM_MspPostInit>

}
 8001954:	bf00      	nop
 8001956:	3738      	adds	r7, #56	@ 0x38
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000564 	.word	0x20000564
 8001960:	40000400 	.word	0x40000400

08001964 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b092      	sub	sp, #72	@ 0x48
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800196a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196e:	2224      	movs	r2, #36	@ 0x24
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f015 fbc7 	bl	8017106 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001978:	f107 0318 	add.w	r3, r7, #24
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
  TIMEx_EncoderIndexConfigTypeDef sEncoderIndexConfig = {0};
 8001984:	463b      	mov	r3, r7
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]
 8001992:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001994:	4b2e      	ldr	r3, [pc, #184]	@ (8001a50 <MX_TIM8_Init+0xec>)
 8001996:	4a2f      	ldr	r2, [pc, #188]	@ (8001a54 <MX_TIM8_Init+0xf0>)
 8001998:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800199a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a50 <MX_TIM8_Init+0xec>)
 800199c:	2200      	movs	r2, #0
 800199e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <MX_TIM8_Init+0xec>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80019a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a50 <MX_TIM8_Init+0xec>)
 80019a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019ac:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ae:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <MX_TIM8_Init+0xec>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80019b4:	4b26      	ldr	r3, [pc, #152]	@ (8001a50 <MX_TIM8_Init+0xec>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ba:	4b25      	ldr	r3, [pc, #148]	@ (8001a50 <MX_TIM8_Init+0xec>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80019c0:	2301      	movs	r3, #1
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019c4:	2300      	movs	r3, #0
 80019c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019c8:	2301      	movs	r3, #1
 80019ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC1Filter = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019d4:	2300      	movs	r3, #0
 80019d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019d8:	2301      	movs	r3, #1
 80019da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.IC2Filter = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80019e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019e8:	4619      	mov	r1, r3
 80019ea:	4819      	ldr	r0, [pc, #100]	@ (8001a50 <MX_TIM8_Init+0xec>)
 80019ec:	f009 fe63 	bl	800b6b6 <HAL_TIM_Encoder_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80019f6:	f000 ff1b 	bl	8002830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001a06:	f107 0318 	add.w	r3, r7, #24
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4810      	ldr	r0, [pc, #64]	@ (8001a50 <MX_TIM8_Init+0xec>)
 8001a0e:	f00a ffab 	bl	800c968 <HAL_TIMEx_MasterConfigSynchronization>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM8_Init+0xb8>
  {
    Error_Handler();
 8001a18:	f000 ff0a 	bl	8002830 <Error_Handler>
  }
  sEncoderIndexConfig.Polarity = TIM_ENCODERINDEX_POLARITY_NONINVERTED;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	603b      	str	r3, [r7, #0]
  sEncoderIndexConfig.Prescaler = TIM_ENCODERINDEX_PRESCALER_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	607b      	str	r3, [r7, #4]
  sEncoderIndexConfig.Filter = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60bb      	str	r3, [r7, #8]
  sEncoderIndexConfig.FirstIndexEnable = DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	733b      	strb	r3, [r7, #12]
  sEncoderIndexConfig.Position = TIM_ENCODERINDEX_POSITION_00;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	613b      	str	r3, [r7, #16]
  sEncoderIndexConfig.Direction = TIM_ENCODERINDEX_DIRECTION_UP_DOWN;
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_ConfigEncoderIndex(&htim8, &sEncoderIndexConfig) != HAL_OK)
 8001a34:	463b      	mov	r3, r7
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <MX_TIM8_Init+0xec>)
 8001a3a:	f00b f8b7 	bl	800cbac <HAL_TIMEx_ConfigEncoderIndex>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_TIM8_Init+0xe4>
  {
    Error_Handler();
 8001a44:	f000 fef4 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001a48:	bf00      	nop
 8001a4a:	3748      	adds	r7, #72	@ 0x48
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	200005b0 	.word	0x200005b0
 8001a54:	40013400 	.word	0x40013400

08001a58 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b098      	sub	sp, #96	@ 0x60
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a6a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]
 8001a74:	609a      	str	r2, [r3, #8]
 8001a76:	60da      	str	r2, [r3, #12]
 8001a78:	611a      	str	r2, [r3, #16]
 8001a7a:	615a      	str	r2, [r3, #20]
 8001a7c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2234      	movs	r2, #52	@ 0x34
 8001a82:	2100      	movs	r1, #0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f015 fb3e 	bl	8017106 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001a8a:	4b34      	ldr	r3, [pc, #208]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001a8c:	4a34      	ldr	r2, [pc, #208]	@ (8001b60 <MX_TIM15_Init+0x108>)
 8001a8e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001a90:	4b32      	ldr	r3, [pc, #200]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a96:	4b31      	ldr	r3, [pc, #196]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001a9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aa2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b2a      	ldr	r3, [pc, #168]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001ab6:	4829      	ldr	r0, [pc, #164]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001ab8:	f009 fda6 	bl	800b608 <HAL_TIM_PWM_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001ac2:	f000 feb5 	bl	8002830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001ace:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4821      	ldr	r0, [pc, #132]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001ad6:	f00a ff47 	bl	800c968 <HAL_TIMEx_MasterConfigSynchronization>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001ae0:	f000 fea6 	bl	8002830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ae4:	2360      	movs	r3, #96	@ 0x60
 8001ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aec:	2300      	movs	r3, #0
 8001aee:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001af0:	2300      	movs	r3, #0
 8001af2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001af8:	2300      	movs	r3, #0
 8001afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b00:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b04:	2204      	movs	r2, #4
 8001b06:	4619      	mov	r1, r3
 8001b08:	4814      	ldr	r0, [pc, #80]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001b0a:	f00a f857 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001b14:	f000 fe8c 	bl	8002830 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b24:	2300      	movs	r3, #0
 8001b26:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b30:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b36:	2300      	movs	r3, #0
 8001b38:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001b3a:	1d3b      	adds	r3, r7, #4
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4807      	ldr	r0, [pc, #28]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001b40:	f00a ffa0 	bl	800ca84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 8001b4a:	f000 fe71 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001b4e:	4803      	ldr	r0, [pc, #12]	@ (8001b5c <MX_TIM15_Init+0x104>)
 8001b50:	f001 f972 	bl	8002e38 <HAL_TIM_MspPostInit>

}
 8001b54:	bf00      	nop
 8001b56:	3760      	adds	r7, #96	@ 0x60
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	200005fc 	.word	0x200005fc
 8001b60:	40014000 	.word	0x40014000

08001b64 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b094      	sub	sp, #80	@ 0x50
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b6a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	611a      	str	r2, [r3, #16]
 8001b7a:	615a      	str	r2, [r3, #20]
 8001b7c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b7e:	463b      	mov	r3, r7
 8001b80:	2234      	movs	r2, #52	@ 0x34
 8001b82:	2100      	movs	r1, #0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f015 fabe 	bl	8017106 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001b8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001b8c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c4c <MX_TIM16_Init+0xe8>)
 8001b8e:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001b90:	4b2d      	ldr	r3, [pc, #180]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b96:	4b2c      	ldr	r3, [pc, #176]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001b9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ba2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba4:	4b28      	ldr	r3, [pc, #160]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001baa:	4b27      	ldr	r3, [pc, #156]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb0:	4b25      	ldr	r3, [pc, #148]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001bb6:	4824      	ldr	r0, [pc, #144]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001bb8:	f009 fc5e 	bl	800b478 <HAL_TIM_Base_Init>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001bc2:	f000 fe35 	bl	8002830 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001bc6:	4820      	ldr	r0, [pc, #128]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001bc8:	f009 fd1e 	bl	800b608 <HAL_TIM_PWM_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001bd2:	f000 fe2d 	bl	8002830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd6:	2360      	movs	r3, #96	@ 0x60
 8001bd8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bde:	2300      	movs	r3, #0
 8001be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001be2:	2300      	movs	r3, #0
 8001be4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bf2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4813      	ldr	r0, [pc, #76]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001bfc:	f009 ffde 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8001c06:	f000 fe13 	bl	8002830 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4805      	ldr	r0, [pc, #20]	@ (8001c48 <MX_TIM16_Init+0xe4>)
 8001c32:	f00a ff27 	bl	800ca84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8001c3c:	f000 fdf8 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001c40:	bf00      	nop
 8001c42:	3750      	adds	r7, #80	@ 0x50
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000648 	.word	0x20000648
 8001c4c:	40014400 	.word	0x40014400

08001c50 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b094      	sub	sp, #80	@ 0x50
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c56:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	60da      	str	r2, [r3, #12]
 8001c64:	611a      	str	r2, [r3, #16]
 8001c66:	615a      	str	r2, [r3, #20]
 8001c68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	2234      	movs	r2, #52	@ 0x34
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4618      	mov	r0, r3
 8001c72:	f015 fa48 	bl	8017106 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c78:	4a2f      	ldr	r2, [pc, #188]	@ (8001d38 <MX_TIM17_Init+0xe8>)
 8001c7a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8001c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c82:	4b2c      	ldr	r3, [pc, #176]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001c88:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c8e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001c96:	4b27      	ldr	r3, [pc, #156]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c9c:	4b25      	ldr	r3, [pc, #148]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001ca2:	4824      	ldr	r0, [pc, #144]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001ca4:	f009 fbe8 	bl	800b478 <HAL_TIM_Base_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8001cae:	f000 fdbf 	bl	8002830 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001cb2:	4820      	ldr	r0, [pc, #128]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001cb4:	f009 fca8 	bl	800b608 <HAL_TIM_PWM_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8001cbe:	f000 fdb7 	bl	8002830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cc2:	2360      	movs	r3, #96	@ 0x60
 8001cc4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cde:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4813      	ldr	r0, [pc, #76]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001ce8:	f009 ff68 	bl	800bbbc <HAL_TIM_PWM_ConfigChannel>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8001cf2:	f000 fd9d 	bl	8002830 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d0e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001d18:	463b      	mov	r3, r7
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <MX_TIM17_Init+0xe4>)
 8001d1e:	f00a feb1 	bl	800ca84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8001d28:	f000 fd82 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	3750      	adds	r7, #80	@ 0x50
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000694 	.word	0x20000694
 8001d38:	40014800 	.word	0x40014800

08001d3c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001d40:	4b22      	ldr	r3, [pc, #136]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d42:	4a23      	ldr	r2, [pc, #140]	@ (8001dd0 <MX_UART5_Init+0x94>)
 8001d44:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001d46:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d4c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001d54:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001d60:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d62:	220c      	movs	r2, #12
 8001d64:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d66:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d6c:	4b17      	ldr	r3, [pc, #92]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d72:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d78:	4b14      	ldr	r3, [pc, #80]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d7e:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001d84:	4811      	ldr	r0, [pc, #68]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d86:	f00a ff92 	bl	800ccae <HAL_UART_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001d90:	f000 fd4e 	bl	8002830 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d94:	2100      	movs	r1, #0
 8001d96:	480d      	ldr	r0, [pc, #52]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001d98:	f00d f8db 	bl	800ef52 <HAL_UARTEx_SetTxFifoThreshold>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001da2:	f000 fd45 	bl	8002830 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001da6:	2100      	movs	r1, #0
 8001da8:	4808      	ldr	r0, [pc, #32]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001daa:	f00d f910 	bl	800efce <HAL_UARTEx_SetRxFifoThreshold>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001db4:	f000 fd3c 	bl	8002830 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001db8:	4804      	ldr	r0, [pc, #16]	@ (8001dcc <MX_UART5_Init+0x90>)
 8001dba:	f00d f891 	bl	800eee0 <HAL_UARTEx_DisableFifoMode>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001dc4:	f000 fd34 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200006e0 	.word	0x200006e0
 8001dd0:	40005000 	.word	0x40005000

08001dd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dd8:	4b22      	ldr	r3, [pc, #136]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001dda:	4a23      	ldr	r2, [pc, #140]	@ (8001e68 <MX_USART3_UART_Init+0x94>)
 8001ddc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001dde:	4b21      	ldr	r3, [pc, #132]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001de0:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001de4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dec:	4b1d      	ldr	r3, [pc, #116]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001df2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001df8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001dfa:	220c      	movs	r2, #12
 8001dfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e04:	4b17      	ldr	r3, [pc, #92]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e0a:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e10:	4b14      	ldr	r3, [pc, #80]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e16:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e1c:	4811      	ldr	r0, [pc, #68]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e1e:	f00a ff46 	bl	800ccae <HAL_UART_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e28:	f000 fd02 	bl	8002830 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	480d      	ldr	r0, [pc, #52]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e30:	f00d f88f 	bl	800ef52 <HAL_UARTEx_SetTxFifoThreshold>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001e3a:	f000 fcf9 	bl	8002830 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e3e:	2100      	movs	r1, #0
 8001e40:	4808      	ldr	r0, [pc, #32]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e42:	f00d f8c4 	bl	800efce <HAL_UARTEx_SetRxFifoThreshold>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e4c:	f000 fcf0 	bl	8002830 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e50:	4804      	ldr	r0, [pc, #16]	@ (8001e64 <MX_USART3_UART_Init+0x90>)
 8001e52:	f00d f845 	bl	800eee0 <HAL_UARTEx_DisableFifoMode>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e5c:	f000 fce8 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000774 	.word	0x20000774
 8001e68:	40004800 	.word	0x40004800

08001e6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e72:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <MX_DMA_Init+0x50>)
 8001e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e76:	4a11      	ldr	r2, [pc, #68]	@ (8001ebc <MX_DMA_Init+0x50>)
 8001e78:	f043 0304 	orr.w	r3, r3, #4
 8001e7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ebc <MX_DMA_Init+0x50>)
 8001e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	607b      	str	r3, [r7, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001ebc <MX_DMA_Init+0x50>)
 8001e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e8e:	4a0b      	ldr	r2, [pc, #44]	@ (8001ebc <MX_DMA_Init+0x50>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e96:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <MX_DMA_Init+0x50>)
 8001e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	603b      	str	r3, [r7, #0]
 8001ea0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2105      	movs	r1, #5
 8001ea6:	200d      	movs	r0, #13
 8001ea8:	f004 f8f2 	bl	8006090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001eac:	200d      	movs	r0, #13
 8001eae:	f004 f909 	bl	80060c4 <HAL_NVIC_EnableIRQ>

}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40021000 	.word	0x40021000

08001ec0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	@ 0x28
 8001ec4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec6:	f107 0314 	add.w	r3, r7, #20
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
 8001ed2:	60da      	str	r2, [r3, #12]
 8001ed4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ed6:	4b6e      	ldr	r3, [pc, #440]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eda:	4a6d      	ldr	r2, [pc, #436]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001edc:	f043 0304 	orr.w	r3, r3, #4
 8001ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee2:	4b6b      	ldr	r3, [pc, #428]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001eee:	4b68      	ldr	r3, [pc, #416]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef2:	4a67      	ldr	r2, [pc, #412]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001ef4:	f043 0320 	orr.w	r3, r3, #32
 8001ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001efa:	4b65      	ldr	r3, [pc, #404]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efe:	f003 0320 	and.w	r3, r3, #32
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f06:	4b62      	ldr	r3, [pc, #392]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0a:	4a61      	ldr	r2, [pc, #388]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f12:	4b5f      	ldr	r3, [pc, #380]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	4b5c      	ldr	r3, [pc, #368]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f22:	4a5b      	ldr	r2, [pc, #364]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f24:	f043 0302 	orr.w	r3, r3, #2
 8001f28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f2a:	4b59      	ldr	r3, [pc, #356]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f36:	4b56      	ldr	r3, [pc, #344]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	4a55      	ldr	r2, [pc, #340]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f3c:	f043 0308 	orr.w	r3, r3, #8
 8001f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f42:	4b53      	ldr	r3, [pc, #332]	@ (8002090 <MX_GPIO_Init+0x1d0>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STAT_BKUP_Pin|EN_5V_Pin|CAM1_CTRL_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f242 0124 	movw	r1, #8228	@ 0x2024
 8001f54:	484f      	ldr	r0, [pc, #316]	@ (8002094 <MX_GPIO_Init+0x1d4>)
 8001f56:	f004 fd83 	bl	8006a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DRV_DIR_Pin|CAM0_CTRL_Pin|XBEE_RST_Pin, GPIO_PIN_RESET);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f248 0130 	movw	r1, #32816	@ 0x8030
 8001f60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f64:	f004 fd7c 	bl	8006a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IMU_nCS_Pin|MAGEXT_nCS_Pin|MAG_nCS_Pin|BMP_nCS_Pin
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f641 41a4 	movw	r1, #7332	@ 0x1ca4
 8001f6e:	484a      	ldr	r0, [pc, #296]	@ (8002098 <MX_GPIO_Init+0x1d8>)
 8001f70:	f004 fd76 	bl	8006a60 <HAL_GPIO_WritePin>
                          |GPS_RST_Pin|USR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STAT_BKUP_Pin EN_5V_Pin CAM1_CTRL_Pin */
  GPIO_InitStruct.Pin = STAT_BKUP_Pin|EN_5V_Pin|CAM1_CTRL_Pin;
 8001f74:	f242 0324 	movw	r3, #8228	@ 0x2024
 8001f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f82:	2300      	movs	r3, #0
 8001f84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f86:	f107 0314 	add.w	r3, r7, #20
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4841      	ldr	r0, [pc, #260]	@ (8002094 <MX_GPIO_Init+0x1d4>)
 8001f8e:	f004 fbcd 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pins : CHG_STAT2_Pin CHG_STAT1_Pin */
  GPIO_InitStruct.Pin = CHG_STAT2_Pin|CHG_STAT1_Pin;
 8001f92:	2303      	movs	r3, #3
 8001f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	483d      	ldr	r0, [pc, #244]	@ (800209c <MX_GPIO_Init+0x1dc>)
 8001fa6:	f004 fbc1 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_32K_Pin */
  GPIO_InitStruct.Pin = CLK_32K_Pin;
 8001faa:	2304      	movs	r3, #4
 8001fac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CLK_32K_GPIO_Port, &GPIO_InitStruct);
 8001fb6:	f107 0314 	add.w	r3, r7, #20
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc0:	f004 fbb4 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pins : DRV_DIR_Pin CAM0_CTRL_Pin XBEE_RST_Pin */
  GPIO_InitStruct.Pin = DRV_DIR_Pin|CAM0_CTRL_Pin|XBEE_RST_Pin;
 8001fc4:	f248 0330 	movw	r3, #32816	@ 0x8030
 8001fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fe0:	f004 fba4 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_nCS_Pin MAGEXT_nCS_Pin MAG_nCS_Pin BMP_nCS_Pin
                           USR_LED_Pin */
  GPIO_InitStruct.Pin = IMU_nCS_Pin|MAGEXT_nCS_Pin|MAG_nCS_Pin|BMP_nCS_Pin
 8001fe4:	f641 4384 	movw	r3, #7300	@ 0x1c84
 8001fe8:	617b      	str	r3, [r7, #20]
                          |USR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fea:	2301      	movs	r3, #1
 8001fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4826      	ldr	r0, [pc, #152]	@ (8002098 <MX_GPIO_Init+0x1d8>)
 8001ffe:	f004 fb95 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002002:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002014:	2300      	movs	r3, #0
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002022:	f004 fb83 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002026:	2350      	movs	r3, #80	@ 0x50
 8002028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800202a:	2303      	movs	r3, #3
 800202c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002032:	f107 0314 	add.w	r3, r7, #20
 8002036:	4619      	mov	r1, r3
 8002038:	4817      	ldr	r0, [pc, #92]	@ (8002098 <MX_GPIO_Init+0x1d8>)
 800203a:	f004 fb77 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_RST_Pin */
  GPIO_InitStruct.Pin = GPS_RST_Pin;
 800203e:	2320      	movs	r3, #32
 8002040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002042:	2311      	movs	r3, #17
 8002044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204a:	2300      	movs	r3, #0
 800204c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	4810      	ldr	r0, [pc, #64]	@ (8002098 <MX_GPIO_Init+0x1d8>)
 8002056:	f004 fb69 	bl	800672c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 800205a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800205e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002060:	2302      	movs	r3, #2
 8002062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002068:	2300      	movs	r3, #0
 800206a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_IR;
 800206c:	2306      	movs	r3, #6
 800206e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	4619      	mov	r1, r3
 8002076:	4808      	ldr	r0, [pc, #32]	@ (8002098 <MX_GPIO_Init+0x1d8>)
 8002078:	f004 fb58 	bl	800672c <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 800207c:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <MX_GPIO_Init+0x1e0>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	4a07      	ldr	r2, [pc, #28]	@ (80020a0 <MX_GPIO_Init+0x1e0>)
 8002082:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002086:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002088:	bf00      	nop
 800208a:	3728      	adds	r7, #40	@ 0x28
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40021000 	.word	0x40021000
 8002094:	48000800 	.word	0x48000800
 8002098:	48000400 	.word	0x48000400
 800209c:	48001400 	.word	0x48001400
 80020a0:	40010000 	.word	0x40010000

080020a4 <StartReadSensors>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartReadSensors */
void StartReadSensors(void const * argument)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b0b8      	sub	sp, #224	@ 0xe0
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 80020ac:	f012 ff04 	bl	8014eb8 <MX_USB_Device_Init>
  LC76G_gps_data gps_data;      // GPS data

  // Holds the number of quadrature encoder revolutions measured in the
  // previous and current telemetry packet, respectively (used to calculate
  // auto-gyro rotation rate)
  int16_t prev_enc_count = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
  int16_t enc_count = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc

  osStatus stat = osErrorOS;
 80020bc:	23ff      	movs	r3, #255	@ 0xff
 80020be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8


  uint8_t gps_array_check[83] = {0};
 80020c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020c6:	2253      	movs	r2, #83	@ 0x53
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f015 f81b 	bl	8017106 <memset>

  /* Infinite loop */
  for(;;)
  {
//	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
	  bmp_data = MS5607ReadValues();
 80020d0:	f002 fb56 	bl	8004780 <MS5607ReadValues>
 80020d4:	eeb0 6a40 	vmov.f32	s12, s0
 80020d8:	eef0 6a60 	vmov.f32	s13, s1
 80020dc:	eeb0 7a41 	vmov.f32	s14, s2
 80020e0:	eef0 7a61 	vmov.f32	s15, s3
 80020e4:	ed87 6b30 	vstr	d6, [r7, #192]	@ 0xc0
 80020e8:	ed87 7b32 	vstr	d7, [r7, #200]	@ 0xc8
	  // read IMU values
	  imu_data = ICM42688P_read_data();
 80020ec:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80020f0:	4618      	mov	r0, r3
 80020f2:	f001 fe97 	bl	8003e24 <ICM42688P_read_data>
	  // DELETE: broken/unused sensor data
	  // mag_data = BMM150_read_mag_data(&bmm150);
//	  gps_data = LC76G_read_data();
	  // read quadrature encoder values
	  enc_count = QENC_Get_Encoder0_Count();
 80020f6:	f001 fabb 	bl	8003670 <QENC_Get_Encoder0_Count>
 80020fa:	4603      	mov	r3, r0
 80020fc:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc

	  stat = osSemaphoreWait(globalDataHandle, 100);
 8002100:	4b92      	ldr	r3, [pc, #584]	@ (800234c <StartReadSensors+0x2a8>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2164      	movs	r1, #100	@ 0x64
 8002106:	4618      	mov	r0, r3
 8002108:	f010 fcec 	bl	8012ae4 <osSemaphoreWait>
 800210c:	4603      	mov	r3, r0
 800210e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	  if (stat != osOK) {
 8002112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <StartReadSensors+0x7c>
		  osThreadYield();
 800211a:	f010 fc9f 	bl	8012a5c <osThreadYield>
 800211e:	e7d7      	b.n	80020d0 <StartReadSensors+0x2c>
		  continue;
	  }

	  uint8_t gps_test_array[30] = {'\0'};
 8002120:	f107 030c 	add.w	r3, r7, #12
 8002124:	221e      	movs	r2, #30
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f014 ffec 	bl	8017106 <memset>
	  uint8_t *pointer = gps_test_array;
 800212e:	f107 030c 	add.w	r3, r7, #12
 8002132:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8002136:	2200      	movs	r2, #0
 8002138:	2180      	movs	r1, #128	@ 0x80
 800213a:	4885      	ldr	r0, [pc, #532]	@ (8002350 <StartReadSensors+0x2ac>)
 800213c:	f004 fc90 	bl	8006a60 <HAL_GPIO_WritePin>
	  LC76G_get_array(&huart5, &gps_test_array, 1);
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	2201      	movs	r2, #1
 8002146:	4619      	mov	r1, r3
 8002148:	4882      	ldr	r0, [pc, #520]	@ (8002354 <StartReadSensors+0x2b0>)
 800214a:	f001 ff27 	bl	8003f9c <LC76G_get_array>
	  HAL_UART_Transmit(&huart3, &gps_test_array, 3, HAL_MAX_DELAY);
 800214e:	f107 010c 	add.w	r1, r7, #12
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
 8002156:	2203      	movs	r2, #3
 8002158:	487f      	ldr	r0, [pc, #508]	@ (8002358 <StartReadSensors+0x2b4>)
 800215a:	f00a fdf8 	bl	800cd4e <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
 800215e:	2201      	movs	r2, #1
 8002160:	2180      	movs	r1, #128	@ 0x80
 8002162:	487b      	ldr	r0, [pc, #492]	@ (8002350 <StartReadSensors+0x2ac>)
 8002164:	f004 fc7c 	bl	8006a60 <HAL_GPIO_WritePin>
	  osDelay(1000);
 8002168:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800216c:	f010 fc88 	bl	8012a80 <osDelay>
//	  osDelay(100000);

//	  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);

	  // record sensor data into the global mission data struct
	  global_mission_data.TEMPERATURE = bmp_data.temperature_C;
 8002170:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8002174:	4610      	mov	r0, r2
 8002176:	4619      	mov	r1, r3
 8002178:	f7fe fd6e 	bl	8000c58 <__aeabi_d2f>
 800217c:	4603      	mov	r3, r0
 800217e:	4a77      	ldr	r2, [pc, #476]	@ (800235c <StartReadSensors+0x2b8>)
 8002180:	6253      	str	r3, [r2, #36]	@ 0x24

	  // in simulation mode, update pressure to match what is parsed from command
	  if (simulation_enable == 1)
 8002182:	4b77      	ldr	r3, [pc, #476]	@ (8002360 <StartReadSensors+0x2bc>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b01      	cmp	r3, #1
 800218a:	d10d      	bne.n	80021a8 <StartReadSensors+0x104>
	  {
		global_mission_data.PRESSURE = simulated_pressure;
 800218c:	4b75      	ldr	r3, [pc, #468]	@ (8002364 <StartReadSensors+0x2c0>)
 800218e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002192:	4610      	mov	r0, r2
 8002194:	4619      	mov	r1, r3
 8002196:	f7fe fd5f 	bl	8000c58 <__aeabi_d2f>
 800219a:	4603      	mov	r3, r0
 800219c:	4a6f      	ldr	r2, [pc, #444]	@ (800235c <StartReadSensors+0x2b8>)
 800219e:	6293      	str	r3, [r2, #40]	@ 0x28
		global_mission_data.MODE = 'S'; // set mode to 'S' for simulation
 80021a0:	4b6e      	ldr	r3, [pc, #440]	@ (800235c <StartReadSensors+0x2b8>)
 80021a2:	2253      	movs	r2, #83	@ 0x53
 80021a4:	741a      	strb	r2, [r3, #16]
 80021a6:	e00b      	b.n	80021c0 <StartReadSensors+0x11c>
	  }
	  // otherwise, update pressure to match data read from sensor
	  else
	  {
		global_mission_data.PRESSURE = bmp_data.pressure_kPa;
 80021a8:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	f7fe fd52 	bl	8000c58 <__aeabi_d2f>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a69      	ldr	r2, [pc, #420]	@ (800235c <StartReadSensors+0x2b8>)
 80021b8:	6293      	str	r3, [r2, #40]	@ 0x28
		global_mission_data.MODE = 'F'; // set mode to 'F' for flight
 80021ba:	4b68      	ldr	r3, [pc, #416]	@ (800235c <StartReadSensors+0x2b8>)
 80021bc:	2246      	movs	r2, #70	@ 0x46
 80021be:	741a      	strb	r2, [r3, #16]
	  }
	  // if the calibrating flag is true, calibrate the altitude
	  global_mission_data.ALTITUDE = calculateAltitude(global_mission_data.PRESSURE);
 80021c0:	4b66      	ldr	r3, [pc, #408]	@ (800235c <StartReadSensors+0x2b8>)
 80021c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7fe f9f7 	bl	80005b8 <__aeabi_f2d>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	ec43 2b10 	vmov	d0, r2, r3
 80021d2:	f002 fb31 	bl	8004838 <calculateAltitude>
 80021d6:	eef0 7a40 	vmov.f32	s15, s0
 80021da:	4b60      	ldr	r3, [pc, #384]	@ (800235c <StartReadSensors+0x2b8>)
 80021dc:	edc3 7a08 	vstr	s15, [r3, #32]
	  if (is_calibrated == 1)
 80021e0:	4b61      	ldr	r3, [pc, #388]	@ (8002368 <StartReadSensors+0x2c4>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d106      	bne.n	80021f8 <StartReadSensors+0x154>
	  {
		global_mission_data.ALTITUDE_OFFSET = global_mission_data.ALTITUDE; // set the offset to the current altitude
 80021ea:	4b5c      	ldr	r3, [pc, #368]	@ (800235c <StartReadSensors+0x2b8>)
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	4a5b      	ldr	r2, [pc, #364]	@ (800235c <StartReadSensors+0x2b8>)
 80021f0:	66d3      	str	r3, [r2, #108]	@ 0x6c
		is_calibrated = 0;                                                  // reset the flag
 80021f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002368 <StartReadSensors+0x2c4>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]
	  }
	  // Use altitude to update the mission state as needed
	  determineState(global_mission_data.ALTITUDE);
 80021f8:	4b58      	ldr	r3, [pc, #352]	@ (800235c <StartReadSensors+0x2b8>)
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f9db 	bl	80005b8 <__aeabi_f2d>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	ec43 2b10 	vmov	d0, r2, r3
 800220a:	f002 fbad 	bl	8004968 <determineState>

	  // update battery voltage
	  uint16_t battery_mV = 0;                                    // temp variable to hold the battery voltage in millivolts
 800220e:	2300      	movs	r3, #0
 8002210:	817b      	strh	r3, [r7, #10]
	  BQ28Z610_ReadVoltage(&hi2c3, &battery_mV);                  // read battery voltage from BQZ
 8002212:	f107 030a 	add.w	r3, r7, #10
 8002216:	4619      	mov	r1, r3
 8002218:	4854      	ldr	r0, [pc, #336]	@ (800236c <StartReadSensors+0x2c8>)
 800221a:	f001 fcf7 	bl	8003c0c <BQ28Z610_ReadVoltage>
	  global_mission_data.VOLTAGE = (float)(battery_mV) / 1000.0; // convert from mV to V
 800221e:	897b      	ldrh	r3, [r7, #10]
 8002220:	ee07 3a90 	vmov	s15, r3
 8002224:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002228:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002370 <StartReadSensors+0x2cc>
 800222c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002230:	4b4a      	ldr	r3, [pc, #296]	@ (800235c <StartReadSensors+0x2b8>)
 8002232:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	  // read gyro data
	  global_mission_data.GYRO_R = imu_data.gyro_r;
 8002236:	f9b7 20bc 	ldrsh.w	r2, [r7, #188]	@ 0xbc
 800223a:	4b48      	ldr	r3, [pc, #288]	@ (800235c <StartReadSensors+0x2b8>)
 800223c:	861a      	strh	r2, [r3, #48]	@ 0x30
	  global_mission_data.GYRO_P = imu_data.gyro_p;
 800223e:	f9b7 20b8 	ldrsh.w	r2, [r7, #184]	@ 0xb8
 8002242:	4b46      	ldr	r3, [pc, #280]	@ (800235c <StartReadSensors+0x2b8>)
 8002244:	865a      	strh	r2, [r3, #50]	@ 0x32
	  global_mission_data.GYRO_Y = imu_data.gyro_y;
 8002246:	f9b7 20ba 	ldrsh.w	r2, [r7, #186]	@ 0xba
 800224a:	4b44      	ldr	r3, [pc, #272]	@ (800235c <StartReadSensors+0x2b8>)
 800224c:	869a      	strh	r2, [r3, #52]	@ 0x34

	  // calculates the auto gyro rotation rate in degrees per second according to:
	  // (current count) - (previous count) * (360 degrees / 1 revolution) * (1 revolution / 120 counts)
	  global_mission_data.AUTO_GYRO_ROTATION_RATE = (enc_count - prev_enc_count) * 3;
 800224e:	f9b7 20dc 	ldrsh.w	r2, [r7, #220]	@ 0xdc
 8002252:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	b29b      	uxth	r3, r3
 800225a:	461a      	mov	r2, r3
 800225c:	0052      	lsls	r2, r2, #1
 800225e:	4413      	add	r3, r2
 8002260:	b29b      	uxth	r3, r3
 8002262:	b21a      	sxth	r2, r3
 8002264:	4b3d      	ldr	r3, [pc, #244]	@ (800235c <StartReadSensors+0x2b8>)
 8002266:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

	  // read gyro acceleration data
	  global_mission_data.ACCEL_R = imu_data.accel_r;
 800226a:	f9b7 20b6 	ldrsh.w	r2, [r7, #182]	@ 0xb6
 800226e:	4b3b      	ldr	r3, [pc, #236]	@ (800235c <StartReadSensors+0x2b8>)
 8002270:	86da      	strh	r2, [r3, #54]	@ 0x36
	  global_mission_data.ACCEL_P = imu_data.accel_p;
 8002272:	f9b7 20b2 	ldrsh.w	r2, [r7, #178]	@ 0xb2
 8002276:	4b39      	ldr	r3, [pc, #228]	@ (800235c <StartReadSensors+0x2b8>)
 8002278:	871a      	strh	r2, [r3, #56]	@ 0x38
	  global_mission_data.ACCEL_Y = imu_data.accel_y;
 800227a:	f9b7 20b4 	ldrsh.w	r2, [r7, #180]	@ 0xb4
 800227e:	4b37      	ldr	r3, [pc, #220]	@ (800235c <StartReadSensors+0x2b8>)
 8002280:	875a      	strh	r2, [r3, #58]	@ 0x3a

	  // update magnetometer; dummy data
	  global_mission_data.MAG_R = rand() % 1000 / 1000.0; // mag_r
 8002282:	f013 fb97 	bl	80159b4 <rand>
 8002286:	4602      	mov	r2, r0
 8002288:	4b3a      	ldr	r3, [pc, #232]	@ (8002374 <StartReadSensors+0x2d0>)
 800228a:	fb83 1302 	smull	r1, r3, r3, r2
 800228e:	1199      	asrs	r1, r3, #6
 8002290:	17d3      	asrs	r3, r2, #31
 8002292:	1acb      	subs	r3, r1, r3
 8002294:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002298:	fb01 f303 	mul.w	r3, r1, r3
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe f978 	bl	8000594 <__aeabi_i2d>
 80022a4:	f04f 0200 	mov.w	r2, #0
 80022a8:	4b33      	ldr	r3, [pc, #204]	@ (8002378 <StartReadSensors+0x2d4>)
 80022aa:	f7fe fb07 	bl	80008bc <__aeabi_ddiv>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	f7fe fccf 	bl	8000c58 <__aeabi_d2f>
 80022ba:	4603      	mov	r3, r0
 80022bc:	4a27      	ldr	r2, [pc, #156]	@ (800235c <StartReadSensors+0x2b8>)
 80022be:	63d3      	str	r3, [r2, #60]	@ 0x3c
	  global_mission_data.MAG_P = rand() % 1000 / 1000.0; // mag_p
 80022c0:	f013 fb78 	bl	80159b4 <rand>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b2b      	ldr	r3, [pc, #172]	@ (8002374 <StartReadSensors+0x2d0>)
 80022c8:	fb83 1302 	smull	r1, r3, r3, r2
 80022cc:	1199      	asrs	r1, r3, #6
 80022ce:	17d3      	asrs	r3, r2, #31
 80022d0:	1acb      	subs	r3, r1, r3
 80022d2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022d6:	fb01 f303 	mul.w	r3, r1, r3
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe f959 	bl	8000594 <__aeabi_i2d>
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	4b24      	ldr	r3, [pc, #144]	@ (8002378 <StartReadSensors+0x2d4>)
 80022e8:	f7fe fae8 	bl	80008bc <__aeabi_ddiv>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4610      	mov	r0, r2
 80022f2:	4619      	mov	r1, r3
 80022f4:	f7fe fcb0 	bl	8000c58 <__aeabi_d2f>
 80022f8:	4603      	mov	r3, r0
 80022fa:	4a18      	ldr	r2, [pc, #96]	@ (800235c <StartReadSensors+0x2b8>)
 80022fc:	6413      	str	r3, [r2, #64]	@ 0x40
	  global_mission_data.MAG_Y = rand() % 1000 / 1000.0; // mag_y
 80022fe:	f013 fb59 	bl	80159b4 <rand>
 8002302:	4602      	mov	r2, r0
 8002304:	4b1b      	ldr	r3, [pc, #108]	@ (8002374 <StartReadSensors+0x2d0>)
 8002306:	fb83 1302 	smull	r1, r3, r3, r2
 800230a:	1199      	asrs	r1, r3, #6
 800230c:	17d3      	asrs	r3, r2, #31
 800230e:	1acb      	subs	r3, r1, r3
 8002310:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002314:	fb01 f303 	mul.w	r3, r1, r3
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe f93a 	bl	8000594 <__aeabi_i2d>
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	4b14      	ldr	r3, [pc, #80]	@ (8002378 <StartReadSensors+0x2d4>)
 8002326:	f7fe fac9 	bl	80008bc <__aeabi_ddiv>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	4610      	mov	r0, r2
 8002330:	4619      	mov	r1, r3
 8002332:	f7fe fc91 	bl	8000c58 <__aeabi_d2f>
 8002336:	4603      	mov	r3, r0
 8002338:	4a08      	ldr	r2, [pc, #32]	@ (800235c <StartReadSensors+0x2b8>)
 800233a:	6453      	str	r3, [r2, #68]	@ 0x44
//	  global_mission_data.GPS_SATS = rand() % 8 + 4;

//	  HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
//	  osDelay(100);
//	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
	  osSemaphoreRelease(globalDataHandle);
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <StartReadSensors+0x2a8>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f010 fc1d 	bl	8012b80 <osSemaphoreRelease>
//	  osDelay(1000);
	  osThreadYield();
 8002346:	f010 fb89 	bl	8012a5c <osThreadYield>
  {
 800234a:	e6c1      	b.n	80020d0 <StartReadSensors+0x2c>
 800234c:	20000878 	.word	0x20000878
 8002350:	48000400 	.word	0x48000400
 8002354:	200006e0 	.word	0x200006e0
 8002358:	20000774 	.word	0x20000774
 800235c:	200002e8 	.word	0x200002e8
 8002360:	200002d7 	.word	0x200002d7
 8002364:	200002e0 	.word	0x200002e0
 8002368:	200002d5 	.word	0x200002d5
 800236c:	20000424 	.word	0x20000424
 8002370:	447a0000 	.word	0x447a0000
 8002374:	10624dd3 	.word	0x10624dd3
 8002378:	408f4000 	.word	0x408f4000

0800237c <StartSendTelemetry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendTelemetry */
void StartSendTelemetry(void const * argument)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b0b6      	sub	sp, #216	@ 0xd8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSendTelemetry */
	osStatus stat = osErrorOS;
 8002384:	23ff      	movs	r3, #255	@ 0xff
 8002386:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  /* Infinite loop */
  for(;;)
  {
	  if (telemetry_enable)
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <StartSendTelemetry+0x64>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b00      	cmp	r3, #0
 8002392:	d021      	beq.n	80023d8 <StartSendTelemetry+0x5c>
	  {
//		 HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
		stat = osSemaphoreWait(globalDataHandle, 100);
 8002394:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <StartSendTelemetry+0x68>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2164      	movs	r1, #100	@ 0x64
 800239a:	4618      	mov	r0, r3
 800239c:	f010 fba2 	bl	8012ae4 <osSemaphoreWait>
 80023a0:	4603      	mov	r3, r0
 80023a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
		if (stat != osOK) {
 80023a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <StartSendTelemetry+0x38>
			osThreadYield();
 80023ae:	f010 fb55 	bl	8012a5c <osThreadYield>
 80023b2:	e7ea      	b.n	800238a <StartSendTelemetry+0xe>
		}

//	    HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
		// create an empty buffer for the telemetry packet string
		char telemetry_string[200];
		uint16_t str_len = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
		/*char test_string[30];
		str_len = sprintf(test_string, "accel_z: %d", imu_data.accel_z);
		HAL_UART_Transmit(&huart3, test_string, str_len, HAL_MAX_DELAY);*/

		// increment packet count once the entire packet has been transmitted
		global_mission_data.PACKET_COUNT = global_mission_data.PACKET_COUNT + 1;
 80023ba:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <StartSendTelemetry+0x6c>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	3301      	adds	r3, #1
 80023c0:	4a09      	ldr	r2, [pc, #36]	@ (80023e8 <StartSendTelemetry+0x6c>)
 80023c2:	60d3      	str	r3, [r2, #12]

//		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
//		osDelay(100);
//		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);

		osSemaphoreRelease(globalDataHandle);
 80023c4:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <StartSendTelemetry+0x68>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f010 fbd9 	bl	8012b80 <osSemaphoreRelease>

	  osDelay(1000);
 80023ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023d2:	f010 fb55 	bl	8012a80 <osDelay>
 80023d6:	e7d8      	b.n	800238a <StartSendTelemetry+0xe>
	  }
	  else {
//		  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
		  osThreadYield();
 80023d8:	f010 fb40 	bl	8012a5c <osThreadYield>
		  continue;
 80023dc:	bf00      	nop
	  if (telemetry_enable)
 80023de:	e7d4      	b.n	800238a <StartSendTelemetry+0xe>
 80023e0:	20000000 	.word	0x20000000
 80023e4:	20000878 	.word	0x20000878
 80023e8:	200002e8 	.word	0x200002e8

080023ec <StartReadCommands>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCommands */
void StartReadCommands(void const * argument)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b0aa      	sub	sp, #168	@ 0xa8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCommands */
	osStatus stat = osErrorOS;
 80023f4:	23ff      	movs	r3, #255	@ 0xff
 80023f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uint8_t update_time = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  for(;;)
  {
	  // receive command (22 bytes max)
	      uint8_t rx_buff[23];

	      stat = osSemaphoreWait(globalDataHandle, 100);
 8002400:	4bc2      	ldr	r3, [pc, #776]	@ (800270c <StartReadCommands+0x320>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2164      	movs	r1, #100	@ 0x64
 8002406:	4618      	mov	r0, r3
 8002408:	f010 fb6c 	bl	8012ae4 <osSemaphoreWait>
 800240c:	4603      	mov	r3, r0
 800240e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		  if (stat != osOK) {
 8002412:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002416:	2b00      	cmp	r3, #0
 8002418:	d002      	beq.n	8002420 <StartReadCommands+0x34>
			  osThreadYield();
 800241a:	f010 fb1f 	bl	8012a5c <osThreadYield>
 800241e:	e7ef      	b.n	8002400 <StartReadCommands+0x14>
			  continue;
		  }

	      HAL_UART_Receive_IT(&huart3, rx_buff, 22);
 8002420:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002424:	2216      	movs	r2, #22
 8002426:	4619      	mov	r1, r3
 8002428:	48b9      	ldr	r0, [pc, #740]	@ (8002710 <StartReadCommands+0x324>)
 800242a:	f00a fde7 	bl	800cffc <HAL_UART_Receive_IT>
	      // HAL_UART_Transmit(&huart3, rx_buff, sizeof(rx_buff), HAL_MAX_DELAY);

	      // step1: convert rx_buff array of "uint8_t"s into array of "chars"
	      char *char_array = (char *)rx_buff;
 800242e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002432:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	      char rx_string[22];

	      // step2: convert array of chars into string  (https://www.geeksforgeeks.org/convert-character-array-to-string-in-c/)
	      strncpy(rx_string, char_array, 22);
 8002436:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800243a:	2216      	movs	r2, #22
 800243c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002440:	4618      	mov	r0, r3
 8002442:	f014 fe7a 	bl	801713a <strncpy>
	      // strcpy(global_mission_data.CMD_ECHO, rx_string);

	      // Add null terminator to end of command string
	      rx_string[22] = '\0';
 8002446:	2300      	movs	r3, #0
 8002448:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	      // HAL_UART_Transmit(&huart3, rx_string, sizeof(rx_string), HAL_MAX_DELAY);



	      // CX ON command -> start transmitting telemetry packets
	      if (strncmp(rx_string, "CMD,3174,CX,ON", 14) == 0)
 800244c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002450:	220e      	movs	r2, #14
 8002452:	49b0      	ldr	r1, [pc, #704]	@ (8002714 <StartReadCommands+0x328>)
 8002454:	4618      	mov	r0, r3
 8002456:	f014 fe5e 	bl	8017116 <strncmp>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d10e      	bne.n	800247e <StartReadCommands+0x92>
	        //    	uint16_t CXON_Pin = 8;
	        //		HAL_GPIO_WritePin(CXON_Port,CXON_Pin, GPIO_PIN_SET);
	        //		HAL_GPIO_WritePin(CXON_Port,CXON_Pin, GPIO_PIN_RESET);
	        //    	 __SEV();
	        // set global telemetry flag
	        telemetry_enable = 1;
 8002460:	4bad      	ldr	r3, [pc, #692]	@ (8002718 <StartReadCommands+0x32c>)
 8002462:	2201      	movs	r2, #1
 8002464:	701a      	strb	r2, [r3, #0]

//	        HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);

	        // set command echo in the global mission struct
	        char c_echo[] = "CXON";
 8002466:	4bad      	ldr	r3, [pc, #692]	@ (800271c <StartReadCommands+0x330>)
 8002468:	65bb      	str	r3, [r7, #88]	@ 0x58
 800246a:	2300      	movs	r3, #0
 800246c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 8002470:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002474:	4619      	mov	r1, r3
 8002476:	48aa      	ldr	r0, [pc, #680]	@ (8002720 <StartReadCommands+0x334>)
 8002478:	f014 fef6 	bl	8017268 <strcpy>
 800247c:	e1a4      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // CX OFF command -> stop transmitting telemetry packets
	      else if (strncmp(rx_string, "CMD,3174,CX,OFF", 15) == 0)
 800247e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002482:	220f      	movs	r2, #15
 8002484:	49a7      	ldr	r1, [pc, #668]	@ (8002724 <StartReadCommands+0x338>)
 8002486:	4618      	mov	r0, r3
 8002488:	f014 fe45 	bl	8017116 <strncmp>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d111      	bne.n	80024b6 <StartReadCommands+0xca>
	      {
	        // reset global telemetry flag
	        telemetry_enable = 0;
 8002492:	4ba1      	ldr	r3, [pc, #644]	@ (8002718 <StartReadCommands+0x32c>)
 8002494:	2200      	movs	r2, #0
 8002496:	701a      	strb	r2, [r3, #0]
//			osDelay(100);
//			HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
//			osDelay(100);

	        // set command echo
	        char c_echo[] = "CXOFF";
 8002498:	4aa3      	ldr	r2, [pc, #652]	@ (8002728 <StartReadCommands+0x33c>)
 800249a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800249e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024a2:	6018      	str	r0, [r3, #0]
 80024a4:	3304      	adds	r3, #4
 80024a6:	8019      	strh	r1, [r3, #0]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 80024a8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80024ac:	4619      	mov	r1, r3
 80024ae:	489c      	ldr	r0, [pc, #624]	@ (8002720 <StartReadCommands+0x334>)
 80024b0:	f014 feda 	bl	8017268 <strcpy>
 80024b4:	e188      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // ST command -> set mission time
	      else if (strncmp(rx_string, "CMD,3174,ST,", 12) == 0)
 80024b6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80024ba:	220c      	movs	r2, #12
 80024bc:	499b      	ldr	r1, [pc, #620]	@ (800272c <StartReadCommands+0x340>)
 80024be:	4618      	mov	r0, r3
 80024c0:	f014 fe29 	bl	8017116 <strncmp>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d14a      	bne.n	8002560 <StartReadCommands+0x174>
	      {
	        // parse the timestamp to set to
	        char arg[9];
	        char *time_str = rx_string + 12;
 80024ca:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80024ce:	330c      	adds	r3, #12
 80024d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	        strncpy(arg, time_str, 9);
 80024d4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80024d8:	2209      	movs	r2, #9
 80024da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80024de:	4618      	mov	r0, r3
 80024e0:	f014 fe2b 	bl	801713a <strncpy>

	        // if a manual timestamp has been input...
	        if (strlen(arg) == 8)
 80024e4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fd fef9 	bl	80002e0 <strlen>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d10c      	bne.n	800250e <StartReadCommands+0x122>
	        {
	          // set mission time
	          char *str_end;
	          strncpy(global_mission_data.MISSION_TIME, time_str, 9);
 80024f4:	2209      	movs	r2, #9
 80024f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80024fa:	488d      	ldr	r0, [pc, #564]	@ (8002730 <StartReadCommands+0x344>)
 80024fc:	f014 fe1d 	bl	801713a <strncpy>
	          // Set a flag telling us to update the RTC
	          update_time = 1;
 8002500:	2301      	movs	r3, #1
 8002502:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
	          // stop reading time from GPS
	          gps_time_enable = 0;
 8002506:	4b8b      	ldr	r3, [pc, #556]	@ (8002734 <StartReadCommands+0x348>)
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
 800250c:	e018      	b.n	8002540 <StartReadCommands+0x154>
	        }
	        // read time from GPS
	        else if (strncmp(time_str, "GPS", 3))
 800250e:	2203      	movs	r2, #3
 8002510:	4989      	ldr	r1, [pc, #548]	@ (8002738 <StartReadCommands+0x34c>)
 8002512:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8002516:	f014 fdfe 	bl	8017116 <strncmp>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <StartReadCommands+0x13c>
	        {
	          gps_time_enable = 1;
 8002520:	4b84      	ldr	r3, [pc, #528]	@ (8002734 <StartReadCommands+0x348>)
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
 8002526:	e00b      	b.n	8002540 <StartReadCommands+0x154>
	        }
	        else
	        {
	          // if the string is not 8 characters long, set it to "00:00:00"
	          strcpy(global_mission_data.MISSION_TIME, "00:00:00");
 8002528:	4b84      	ldr	r3, [pc, #528]	@ (800273c <StartReadCommands+0x350>)
 800252a:	4985      	ldr	r1, [pc, #532]	@ (8002740 <StartReadCommands+0x354>)
 800252c:	1c9a      	adds	r2, r3, #2
 800252e:	460b      	mov	r3, r1
 8002530:	cb03      	ldmia	r3!, {r0, r1}
 8002532:	6010      	str	r0, [r2, #0]
 8002534:	6051      	str	r1, [r2, #4]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	7213      	strb	r3, [r2, #8]
	          gps_time_enable = 0;
 800253a:	4b7e      	ldr	r3, [pc, #504]	@ (8002734 <StartReadCommands+0x348>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
	        }
	        // set command echo
	        char c_echo[] = "ST";
 8002540:	4a80      	ldr	r2, [pc, #512]	@ (8002744 <StartReadCommands+0x358>)
 8002542:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	4611      	mov	r1, r2
 800254a:	8019      	strh	r1, [r3, #0]
 800254c:	3302      	adds	r3, #2
 800254e:	0c12      	lsrs	r2, r2, #16
 8002550:	701a      	strb	r2, [r3, #0]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 8002552:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002556:	4619      	mov	r1, r3
 8002558:	4871      	ldr	r0, [pc, #452]	@ (8002720 <StartReadCommands+0x334>)
 800255a:	f014 fe85 	bl	8017268 <strcpy>
 800255e:	e133      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // SIM ENABLE command -> allow simulation mode to be activated
	      else if (strncmp(rx_string, "CMD,3174,SIM,ENABLE", 19) == 0)
 8002560:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002564:	2213      	movs	r2, #19
 8002566:	4978      	ldr	r1, [pc, #480]	@ (8002748 <StartReadCommands+0x35c>)
 8002568:	4618      	mov	r0, r3
 800256a:	f014 fdd4 	bl	8017116 <strncmp>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10f      	bne.n	8002594 <StartReadCommands+0x1a8>
	      {
	        // set global flag
	        simulation_pre = 1;
 8002574:	4b75      	ldr	r3, [pc, #468]	@ (800274c <StartReadCommands+0x360>)
 8002576:	2201      	movs	r2, #1
 8002578:	701a      	strb	r2, [r3, #0]
	        // set command echo
	        char c_echo[] = "SIMENABLE";
 800257a:	4a75      	ldr	r2, [pc, #468]	@ (8002750 <StartReadCommands+0x364>)
 800257c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002580:	ca07      	ldmia	r2, {r0, r1, r2}
 8002582:	c303      	stmia	r3!, {r0, r1}
 8002584:	801a      	strh	r2, [r3, #0]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 8002586:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800258a:	4619      	mov	r1, r3
 800258c:	4864      	ldr	r0, [pc, #400]	@ (8002720 <StartReadCommands+0x334>)
 800258e:	f014 fe6b 	bl	8017268 <strcpy>
 8002592:	e119      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // SIM ACTIVATE command -> turn simulation mode on
	      else if (strncmp(rx_string, "CMD,3174,SIM,ACTIVATE", 21) == 0)
 8002594:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002598:	2215      	movs	r2, #21
 800259a:	496e      	ldr	r1, [pc, #440]	@ (8002754 <StartReadCommands+0x368>)
 800259c:	4618      	mov	r0, r3
 800259e:	f014 fdba 	bl	8017116 <strncmp>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d124      	bne.n	80025f2 <StartReadCommands+0x206>
	      {
	        // check that simulation mode has been activated
	        if (simulation_pre == 1)
 80025a8:	4b68      	ldr	r3, [pc, #416]	@ (800274c <StartReadCommands+0x360>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	f040 810a 	bne.w	80027c8 <StartReadCommands+0x3dc>
	        {
	          // set global simulation flag
	          simulation_enable = 1;
 80025b4:	4b68      	ldr	r3, [pc, #416]	@ (8002758 <StartReadCommands+0x36c>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
	          // make first simulated pressure value match actual value
	          simulated_pressure = global_mission_data.PRESSURE;
 80025ba:	4b60      	ldr	r3, [pc, #384]	@ (800273c <StartReadCommands+0x350>)
 80025bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd fffa 	bl	80005b8 <__aeabi_f2d>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4964      	ldr	r1, [pc, #400]	@ (800275c <StartReadCommands+0x370>)
 80025ca:	e9c1 2300 	strd	r2, r3, [r1]
	          // set command echo
	          char c_echo[] = "SIMACT";
 80025ce:	4a64      	ldr	r2, [pc, #400]	@ (8002760 <StartReadCommands+0x374>)
 80025d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025d8:	6018      	str	r0, [r3, #0]
 80025da:	3304      	adds	r3, #4
 80025dc:	8019      	strh	r1, [r3, #0]
 80025de:	3302      	adds	r3, #2
 80025e0:	0c0a      	lsrs	r2, r1, #16
 80025e2:	701a      	strb	r2, [r3, #0]
	          strcpy(global_mission_data.CMD_ECHO, c_echo);
 80025e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025e8:	4619      	mov	r1, r3
 80025ea:	484d      	ldr	r0, [pc, #308]	@ (8002720 <StartReadCommands+0x334>)
 80025ec:	f014 fe3c 	bl	8017268 <strcpy>
 80025f0:	e0ea      	b.n	80027c8 <StartReadCommands+0x3dc>
	        }
	      }
	      // SIM DISABLE command -> turn simulation mode off
	      else if (strncmp(rx_string, "CMD,3174,SIM,DISABLE", 20) == 0)
 80025f2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80025f6:	2214      	movs	r2, #20
 80025f8:	495a      	ldr	r1, [pc, #360]	@ (8002764 <StartReadCommands+0x378>)
 80025fa:	4618      	mov	r0, r3
 80025fc:	f014 fd8b 	bl	8017116 <strncmp>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d114      	bne.n	8002630 <StartReadCommands+0x244>
	      {
	        // reset global flag
	        simulation_enable = 0;
 8002606:	4b54      	ldr	r3, [pc, #336]	@ (8002758 <StartReadCommands+0x36c>)
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
	        // set command echo
	        char c_echo[] = "SIMDIS";
 800260c:	4a56      	ldr	r2, [pc, #344]	@ (8002768 <StartReadCommands+0x37c>)
 800260e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002612:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002616:	6018      	str	r0, [r3, #0]
 8002618:	3304      	adds	r3, #4
 800261a:	8019      	strh	r1, [r3, #0]
 800261c:	3302      	adds	r3, #2
 800261e:	0c0a      	lsrs	r2, r1, #16
 8002620:	701a      	strb	r2, [r3, #0]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 8002622:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002626:	4619      	mov	r1, r3
 8002628:	483d      	ldr	r0, [pc, #244]	@ (8002720 <StartReadCommands+0x334>)
 800262a:	f014 fe1d 	bl	8017268 <strcpy>
 800262e:	e0cb      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // SIMP command -> add simulated pressure data
	      else if (strncmp(rx_string, "CMD,3174,SIMP,", 14) == 0)
 8002630:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002634:	220e      	movs	r2, #14
 8002636:	494d      	ldr	r1, [pc, #308]	@ (800276c <StartReadCommands+0x380>)
 8002638:	4618      	mov	r0, r3
 800263a:	f014 fd6c 	bl	8017116 <strncmp>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d128      	bne.n	8002696 <StartReadCommands+0x2aa>
	      {
	        // parse inputted pressure data
	        char *pressure_str = rx_string + 14;
 8002644:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002648:	330e      	adds	r3, #14
 800264a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	        char *str_end;
	        long pressure_pa = atof(rx_string + 14);
 800264e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002652:	330e      	adds	r3, #14
 8002654:	4618      	mov	r0, r3
 8002656:	f013 f8f3 	bl	8015840 <atof>
 800265a:	ec53 2b10 	vmov	r2, r3, d0
 800265e:	4610      	mov	r0, r2
 8002660:	4619      	mov	r1, r3
 8002662:	f7fe fab1 	bl	8000bc8 <__aeabi_d2iz>
 8002666:	4603      	mov	r3, r0
 8002668:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	        // if (str_end == pressure_str || *str_end != '\0')
	        // it wasn't a valid number
	        // set simulated pressure to parsed value
	        simulated_pressure = pressure_pa;
 800266c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8002670:	f7fd ff90 	bl	8000594 <__aeabi_i2d>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4938      	ldr	r1, [pc, #224]	@ (800275c <StartReadCommands+0x370>)
 800267a:	e9c1 2300 	strd	r2, r3, [r1]

	        // set command echo
	        char c_echo[] = "SIMP";
 800267e:	4b3c      	ldr	r3, [pc, #240]	@ (8002770 <StartReadCommands+0x384>)
 8002680:	61fb      	str	r3, [r7, #28]
 8002682:	2300      	movs	r3, #0
 8002684:	f887 3020 	strb.w	r3, [r7, #32]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 8002688:	f107 031c 	add.w	r3, r7, #28
 800268c:	4619      	mov	r1, r3
 800268e:	4824      	ldr	r0, [pc, #144]	@ (8002720 <StartReadCommands+0x334>)
 8002690:	f014 fdea 	bl	8017268 <strcpy>
 8002694:	e098      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // CAL command -> calibrate altitude
	      else if (strncmp(rx_string, "CMD,3174,CAL", 12) == 0)
 8002696:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800269a:	220c      	movs	r2, #12
 800269c:	4935      	ldr	r1, [pc, #212]	@ (8002774 <StartReadCommands+0x388>)
 800269e:	4618      	mov	r0, r3
 80026a0:	f014 fd39 	bl	8017116 <strncmp>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10b      	bne.n	80026c2 <StartReadCommands+0x2d6>
	      {
	        // set global flag
	        is_calibrated = 1;
 80026aa:	4b33      	ldr	r3, [pc, #204]	@ (8002778 <StartReadCommands+0x38c>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]
	        // set command echo
	        char c_echo[] = "CAL";
 80026b0:	4b32      	ldr	r3, [pc, #200]	@ (800277c <StartReadCommands+0x390>)
 80026b2:	61bb      	str	r3, [r7, #24]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 80026b4:	f107 0318 	add.w	r3, r7, #24
 80026b8:	4619      	mov	r1, r3
 80026ba:	4819      	ldr	r0, [pc, #100]	@ (8002720 <StartReadCommands+0x334>)
 80026bc:	f014 fdd4 	bl	8017268 <strcpy>
 80026c0:	e082      	b.n	80027c8 <StartReadCommands+0x3dc>
	      }
	      // MEC WIRE ON command -> actuate resistor-filament system
	      else if (strncmp(rx_string, "CMD,3174,MEC,WIRE,ON", 20) == 0)
 80026c2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80026c6:	2214      	movs	r2, #20
 80026c8:	492d      	ldr	r1, [pc, #180]	@ (8002780 <StartReadCommands+0x394>)
 80026ca:	4618      	mov	r0, r3
 80026cc:	f014 fd23 	bl	8017116 <strncmp>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d15a      	bne.n	800278c <StartReadCommands+0x3a0>
	      {
	        // set global falg
	        mec_wire_enable = 1;
 80026d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002784 <StartReadCommands+0x398>)
 80026d8:	2201      	movs	r2, #1
 80026da:	701a      	strb	r2, [r3, #0]
	        // set command echo
	        char c_echo[] = "MECON";
 80026dc:	4a2a      	ldr	r2, [pc, #168]	@ (8002788 <StartReadCommands+0x39c>)
 80026de:	f107 0310 	add.w	r3, r7, #16
 80026e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026e6:	6018      	str	r0, [r3, #0]
 80026e8:	3304      	adds	r3, #4
 80026ea:	8019      	strh	r1, [r3, #0]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 80026ec:	f107 0310 	add.w	r3, r7, #16
 80026f0:	4619      	mov	r1, r3
 80026f2:	480b      	ldr	r0, [pc, #44]	@ (8002720 <StartReadCommands+0x334>)
 80026f4:	f014 fdb8 	bl	8017268 <strcpy>
	        // DELETE:
	        HAL_UART_Transmit(&huart3, c_echo, sizeof(c_echo), HAL_MAX_DELAY);
 80026f8:	f107 0110 	add.w	r1, r7, #16
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	2206      	movs	r2, #6
 8002702:	4803      	ldr	r0, [pc, #12]	@ (8002710 <StartReadCommands+0x324>)
 8002704:	f00a fb23 	bl	800cd4e <HAL_UART_Transmit>
 8002708:	e05e      	b.n	80027c8 <StartReadCommands+0x3dc>
 800270a:	bf00      	nop
 800270c:	20000878 	.word	0x20000878
 8002710:	20000774 	.word	0x20000774
 8002714:	0801a7a4 	.word	0x0801a7a4
 8002718:	20000000 	.word	0x20000000
 800271c:	4e4f5843 	.word	0x4e4f5843
 8002720:	20000349 	.word	0x20000349
 8002724:	0801a7b4 	.word	0x0801a7b4
 8002728:	0801a878 	.word	0x0801a878
 800272c:	0801a7c4 	.word	0x0801a7c4
 8002730:	200002ea 	.word	0x200002ea
 8002734:	200002d4 	.word	0x200002d4
 8002738:	0801a7d4 	.word	0x0801a7d4
 800273c:	200002e8 	.word	0x200002e8
 8002740:	0801a7d8 	.word	0x0801a7d8
 8002744:	0801a880 	.word	0x0801a880
 8002748:	0801a7e4 	.word	0x0801a7e4
 800274c:	200002d8 	.word	0x200002d8
 8002750:	0801a884 	.word	0x0801a884
 8002754:	0801a7f8 	.word	0x0801a7f8
 8002758:	200002d7 	.word	0x200002d7
 800275c:	200002e0 	.word	0x200002e0
 8002760:	0801a890 	.word	0x0801a890
 8002764:	0801a810 	.word	0x0801a810
 8002768:	0801a898 	.word	0x0801a898
 800276c:	0801a828 	.word	0x0801a828
 8002770:	504d4953 	.word	0x504d4953
 8002774:	0801a838 	.word	0x0801a838
 8002778:	200002d5 	.word	0x200002d5
 800277c:	004c4143 	.word	0x004c4143
 8002780:	0801a848 	.word	0x0801a848
 8002784:	200002d6 	.word	0x200002d6
 8002788:	0801a8a0 	.word	0x0801a8a0
	      }
	      // MEC WIRE OFF command -> manually stop actuating resistor-filament system
	      else if (strncmp(rx_string, "CMD,3174,MEC,WIRE,OFF", 21) == 0)
 800278c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002790:	2215      	movs	r2, #21
 8002792:	4915      	ldr	r1, [pc, #84]	@ (80027e8 <StartReadCommands+0x3fc>)
 8002794:	4618      	mov	r0, r3
 8002796:	f014 fcbe 	bl	8017116 <strncmp>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d113      	bne.n	80027c8 <StartReadCommands+0x3dc>
	      {
	        // disable global flag
	        mec_wire_enable = 0;
 80027a0:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <StartReadCommands+0x400>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	701a      	strb	r2, [r3, #0]
	        // set command echo
	        char c_echo[] = "MECOFF";
 80027a6:	4a12      	ldr	r2, [pc, #72]	@ (80027f0 <StartReadCommands+0x404>)
 80027a8:	f107 0308 	add.w	r3, r7, #8
 80027ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027b0:	6018      	str	r0, [r3, #0]
 80027b2:	3304      	adds	r3, #4
 80027b4:	8019      	strh	r1, [r3, #0]
 80027b6:	3302      	adds	r3, #2
 80027b8:	0c0a      	lsrs	r2, r1, #16
 80027ba:	701a      	strb	r2, [r3, #0]
	        strcpy(global_mission_data.CMD_ECHO, c_echo);
 80027bc:	f107 0308 	add.w	r3, r7, #8
 80027c0:	4619      	mov	r1, r3
 80027c2:	480c      	ldr	r0, [pc, #48]	@ (80027f4 <StartReadCommands+0x408>)
 80027c4:	f014 fd50 	bl	8017268 <strcpy>
	      else
	      {
	        //      HAL_UART_Transmit(&huart3, rx_string, sizeof(rx_string), HAL_MAX_DELAY);
	      }
	      // clear command buffer
	      memset(rx_buff, 0, sizeof(rx_buff));
 80027c8:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80027cc:	2217      	movs	r2, #23
 80027ce:	2100      	movs	r1, #0
 80027d0:	4618      	mov	r0, r3
 80027d2:	f014 fc98 	bl	8017106 <memset>
	      osSemaphoreRelease(globalDataHandle);
 80027d6:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <StartReadCommands+0x40c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f010 f9d0 	bl	8012b80 <osSemaphoreRelease>
		  osThreadYield();
 80027e0:	f010 f93c 	bl	8012a5c <osThreadYield>
  {
 80027e4:	e60c      	b.n	8002400 <StartReadCommands+0x14>
 80027e6:	bf00      	nop
 80027e8:	0801a860 	.word	0x0801a860
 80027ec:	200002d6 	.word	0x200002d6
 80027f0:	0801a8a8 	.word	0x0801a8a8
 80027f4:	20000349 	.word	0x20000349
 80027f8:	20000878 	.word	0x20000878

080027fc <StartGNC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGNC */
void StartGNC(void const * argument)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGNC */

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002804:	2001      	movs	r0, #1
 8002806:	f010 f93b 	bl	8012a80 <osDelay>
 800280a:	e7fb      	b.n	8002804 <StartGNC+0x8>

0800280c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a04      	ldr	r2, [pc, #16]	@ (800282c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d101      	bne.n	8002822 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800281e:	f002 fa2b 	bl	8004c78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	40001000 	.word	0x40001000

08002830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002834:	b672      	cpsid	i
}
 8002836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002838:	bf00      	nop
 800283a:	e7fd      	b.n	8002838 <Error_Handler+0x8>

0800283c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 8002842:	f107 0308 	add.w	r3, r7, #8
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284c:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <HAL_MspInit+0x78>)
 800284e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002850:	4a18      	ldr	r2, [pc, #96]	@ (80028b4 <HAL_MspInit+0x78>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	6613      	str	r3, [r2, #96]	@ 0x60
 8002858:	4b16      	ldr	r3, [pc, #88]	@ (80028b4 <HAL_MspInit+0x78>)
 800285a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	607b      	str	r3, [r7, #4]
 8002862:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002864:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <HAL_MspInit+0x78>)
 8002866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002868:	4a12      	ldr	r2, [pc, #72]	@ (80028b4 <HAL_MspInit+0x78>)
 800286a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800286e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002870:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <HAL_MspInit+0x78>)
 8002872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002878:	603b      	str	r3, [r7, #0]
 800287a:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800287c:	2200      	movs	r2, #0
 800287e:	210f      	movs	r1, #15
 8002880:	f06f 0001 	mvn.w	r0, #1
 8002884:	f003 fc04 	bl	8006090 <HAL_NVIC_SetPriority>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8002888:	2300      	movs	r3, #0
 800288a:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8002890:	f107 0308 	add.w	r3, r7, #8
 8002894:	4618      	mov	r0, r3
 8002896:	f006 fb73 	bl	8008f80 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 800289a:	f006 fbd1 	bl	8009040 <HAL_PWR_EnablePVD>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 800289e:	2002      	movs	r0, #2
 80028a0:	f002 fa2a 	bl	8004cf8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 80028a4:	f002 fa3c 	bl	8004d20 <HAL_SYSCFG_DisableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80028a8:	f006 fc7e 	bl	80091a8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ac:	bf00      	nop
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40021000 	.word	0x40021000

080028b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b09e      	sub	sp, #120	@ 0x78
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	2250      	movs	r2, #80	@ 0x50
 80028d6:	2100      	movs	r1, #0
 80028d8:	4618      	mov	r0, r3
 80028da:	f014 fc14 	bl	8017106 <memset>
  if(hadc->Instance==ADC1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028e6:	d133      	bne.n	8002950 <HAL_ADC_MspInit+0x98>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80028e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028ec:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80028ee:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80028f2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028f4:	f107 0314 	add.w	r3, r7, #20
 80028f8:	4618      	mov	r0, r3
 80028fa:	f007 fa0b 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002904:	f7ff ff94 	bl	8002830 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002908:	4b13      	ldr	r3, [pc, #76]	@ (8002958 <HAL_ADC_MspInit+0xa0>)
 800290a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290c:	4a12      	ldr	r2, [pc, #72]	@ (8002958 <HAL_ADC_MspInit+0xa0>)
 800290e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002914:	4b10      	ldr	r3, [pc, #64]	@ (8002958 <HAL_ADC_MspInit+0xa0>)
 8002916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002920:	4b0d      	ldr	r3, [pc, #52]	@ (8002958 <HAL_ADC_MspInit+0xa0>)
 8002922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002924:	4a0c      	ldr	r2, [pc, #48]	@ (8002958 <HAL_ADC_MspInit+0xa0>)
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800292c:	4b0a      	ldr	r3, [pc, #40]	@ (8002958 <HAL_ADC_MspInit+0xa0>)
 800292e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = VUSB_Pin;
 8002938:	2308      	movs	r3, #8
 800293a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800293c:	2303      	movs	r3, #3
 800293e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(VUSB_GPIO_Port, &GPIO_InitStruct);
 8002944:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002948:	4619      	mov	r1, r3
 800294a:	4804      	ldr	r0, [pc, #16]	@ (800295c <HAL_ADC_MspInit+0xa4>)
 800294c:	f003 feee 	bl	800672c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002950:	bf00      	nop
 8002952:	3778      	adds	r7, #120	@ 0x78
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40021000 	.word	0x40021000
 800295c:	48000800 	.word	0x48000800

08002960 <HAL_CORDIC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcordic: CORDIC handle pointer
  * @retval None
  */
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a0a      	ldr	r2, [pc, #40]	@ (8002998 <HAL_CORDIC_MspInit+0x38>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d10b      	bne.n	800298a <HAL_CORDIC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CORDIC_MspInit 0 */

    /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8002972:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <HAL_CORDIC_MspInit+0x3c>)
 8002974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002976:	4a09      	ldr	r2, [pc, #36]	@ (800299c <HAL_CORDIC_MspInit+0x3c>)
 8002978:	f043 0308 	orr.w	r3, r3, #8
 800297c:	6493      	str	r3, [r2, #72]	@ 0x48
 800297e:	4b07      	ldr	r3, [pc, #28]	@ (800299c <HAL_CORDIC_MspInit+0x3c>)
 8002980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800298a:	bf00      	nop
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40020c00 	.word	0x40020c00
 800299c:	40021000 	.word	0x40021000

080029a0 <HAL_FMAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfmac: FMAC handle pointer
  * @retval None
  */
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0a      	ldr	r2, [pc, #40]	@ (80029d8 <HAL_FMAC_MspInit+0x38>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d10b      	bne.n	80029ca <HAL_FMAC_MspInit+0x2a>
  {
    /* USER CODE BEGIN FMAC_MspInit 0 */

    /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 80029b2:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <HAL_FMAC_MspInit+0x3c>)
 80029b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029b6:	4a09      	ldr	r2, [pc, #36]	@ (80029dc <HAL_FMAC_MspInit+0x3c>)
 80029b8:	f043 0310 	orr.w	r3, r3, #16
 80029bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80029be:	4b07      	ldr	r3, [pc, #28]	@ (80029dc <HAL_FMAC_MspInit+0x3c>)
 80029c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c2:	f003 0310 	and.w	r3, r3, #16
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END FMAC_MspInit 1 */

  }

}
 80029ca:	bf00      	nop
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40021400 	.word	0x40021400
 80029dc:	40021000 	.word	0x40021000

080029e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b09e      	sub	sp, #120	@ 0x78
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	2250      	movs	r2, #80	@ 0x50
 80029fe:	2100      	movs	r1, #0
 8002a00:	4618      	mov	r0, r3
 8002a02:	f014 fb80 	bl	8017106 <memset>
  if(hi2c->Instance==I2C3)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002a88 <HAL_I2C_MspInit+0xa8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d137      	bne.n	8002a80 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a14:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002a16:	2300      	movs	r3, #0
 8002a18:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a1a:	f107 0314 	add.w	r3, r7, #20
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f007 f978 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002a2a:	f7ff ff01 	bl	8002830 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a2e:	4b17      	ldr	r3, [pc, #92]	@ (8002a8c <HAL_I2C_MspInit+0xac>)
 8002a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a32:	4a16      	ldr	r2, [pc, #88]	@ (8002a8c <HAL_I2C_MspInit+0xac>)
 8002a34:	f043 0304 	orr.w	r3, r3, #4
 8002a38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a3a:	4b14      	ldr	r3, [pc, #80]	@ (8002a8c <HAL_I2C_MspInit+0xac>)
 8002a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3e:	f003 0304 	and.w	r3, r3, #4
 8002a42:	613b      	str	r3, [r7, #16]
 8002a44:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a4a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a4c:	2312      	movs	r3, #18
 8002a4e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a54:	2300      	movs	r3, #0
 8002a56:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8002a58:	2308      	movs	r3, #8
 8002a5a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002a60:	4619      	mov	r1, r3
 8002a62:	480b      	ldr	r0, [pc, #44]	@ (8002a90 <HAL_I2C_MspInit+0xb0>)
 8002a64:	f003 fe62 	bl	800672c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a68:	4b08      	ldr	r3, [pc, #32]	@ (8002a8c <HAL_I2C_MspInit+0xac>)
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6c:	4a07      	ldr	r2, [pc, #28]	@ (8002a8c <HAL_I2C_MspInit+0xac>)
 8002a6e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002a72:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <HAL_I2C_MspInit+0xac>)
 8002a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a78:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002a80:	bf00      	nop
 8002a82:	3778      	adds	r7, #120	@ 0x78
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40007800 	.word	0x40007800
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	48000800 	.word	0x48000800

08002a94 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b098      	sub	sp, #96	@ 0x60
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a9c:	f107 0310 	add.w	r3, r7, #16
 8002aa0:	2250      	movs	r2, #80	@ 0x50
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f014 fb2e 	bl	8017106 <memset>
  if(hrng->Instance==RNG)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a11      	ldr	r2, [pc, #68]	@ (8002af4 <HAL_RNG_MspInit+0x60>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d11a      	bne.n	8002aea <HAL_RNG_MspInit+0x56>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8002ab4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ab8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8002aba:	2300      	movs	r3, #0
 8002abc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002abe:	f107 0310 	add.w	r3, r7, #16
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f007 f926 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_RNG_MspInit+0x3e>
    {
      Error_Handler();
 8002ace:	f7ff feaf 	bl	8002830 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002ad2:	4b09      	ldr	r3, [pc, #36]	@ (8002af8 <HAL_RNG_MspInit+0x64>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad6:	4a08      	ldr	r2, [pc, #32]	@ (8002af8 <HAL_RNG_MspInit+0x64>)
 8002ad8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ade:	4b06      	ldr	r3, [pc, #24]	@ (8002af8 <HAL_RNG_MspInit+0x64>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8002aea:	bf00      	nop
 8002aec:	3760      	adds	r7, #96	@ 0x60
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	50060800 	.word	0x50060800
 8002af8:	40021000 	.word	0x40021000

08002afc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b09e      	sub	sp, #120	@ 0x78
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	2250      	movs	r2, #80	@ 0x50
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f014 faf2 	bl	8017106 <memset>
  if(hrtc->Instance==RTC)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a24      	ldr	r2, [pc, #144]	@ (8002bb8 <HAL_RTC_MspInit+0xbc>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d140      	bne.n	8002bae <HAL_RTC_MspInit+0xb2>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b2c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002b30:	617b      	str	r3, [r7, #20]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002b32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b36:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b38:	f107 0314 	add.w	r3, r7, #20
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f007 f8e9 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8002b48:	f7ff fe72 	bl	8002830 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b52:	4a1a      	ldr	r2, [pc, #104]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002b5c:	4b17      	ldr	r3, [pc, #92]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b60:	4a16      	ldr	r2, [pc, #88]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b68:	4b14      	ldr	r3, [pc, #80]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b70:	613b      	str	r3, [r7, #16]
 8002b72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b78:	4a10      	ldr	r2, [pc, #64]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b80:	4b0e      	ldr	r3, [pc, #56]	@ (8002bbc <HAL_RTC_MspInit+0xc0>)
 8002b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
    /**RTC GPIO Configuration
    PA1     ------> RTC_REFIN
    */
    GPIO_InitStruct.Pin = GPS_1PPS_Pin;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPS_1PPS_GPIO_Port, &GPIO_InitStruct);
 8002ba0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002baa:	f003 fdbf 	bl	800672c <HAL_GPIO_Init>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002bae:	bf00      	nop
 8002bb0:	3778      	adds	r7, #120	@ 0x78
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40002800 	.word	0x40002800
 8002bbc:	40021000 	.word	0x40021000

08002bc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08a      	sub	sp, #40	@ 0x28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc8:	f107 0314 	add.w	r3, r7, #20
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	609a      	str	r2, [r3, #8]
 8002bd4:	60da      	str	r2, [r3, #12]
 8002bd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a17      	ldr	r2, [pc, #92]	@ (8002c3c <HAL_SPI_MspInit+0x7c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d128      	bne.n	8002c34 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002be2:	4b17      	ldr	r3, [pc, #92]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be6:	4a16      	ldr	r2, [pc, #88]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002be8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bec:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bee:	4b14      	ldr	r3, [pc, #80]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bfa:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bfe:	4a10      	ldr	r2, [pc, #64]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002c00:	f043 0302 	orr.w	r3, r3, #2
 8002c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c06:	4b0e      	ldr	r3, [pc, #56]	@ (8002c40 <HAL_SPI_MspInit+0x80>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002c12:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002c16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c20:	2300      	movs	r3, #0
 8002c22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c24:	2305      	movs	r3, #5
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c28:	f107 0314 	add.w	r3, r7, #20
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4805      	ldr	r0, [pc, #20]	@ (8002c44 <HAL_SPI_MspInit+0x84>)
 8002c30:	f003 fd7c 	bl	800672c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002c34:	bf00      	nop
 8002c36:	3728      	adds	r7, #40	@ 0x28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40003800 	.word	0x40003800
 8002c40:	40021000 	.word	0x40021000
 8002c44:	48000400 	.word	0x48000400

08002c48 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08c      	sub	sp, #48	@ 0x30
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c50:	f107 031c 	add.w	r3, r7, #28
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	605a      	str	r2, [r3, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
 8002c5c:	60da      	str	r2, [r3, #12]
 8002c5e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a3c      	ldr	r2, [pc, #240]	@ (8002d58 <HAL_TIM_Encoder_MspInit+0x110>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d128      	bne.n	8002cbc <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c6a:	4b3c      	ldr	r3, [pc, #240]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c6e:	4a3b      	ldr	r2, [pc, #236]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002c70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c74:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c76:	4b39      	ldr	r3, [pc, #228]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c7e:	61bb      	str	r3, [r7, #24]
 8002c80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c82:	4b36      	ldr	r3, [pc, #216]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c86:	4a35      	ldr	r2, [pc, #212]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002c88:	f043 0304 	orr.w	r3, r3, #4
 8002c8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c8e:	4b33      	ldr	r3, [pc, #204]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c92:	f003 0304 	and.w	r3, r3, #4
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC4     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = ENC0_A_Pin|ENC0_B_Pin|ENC0_Z_Pin;
 8002c9a:	2313      	movs	r3, #19
 8002c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002caa:	2302      	movs	r3, #2
 8002cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cae:	f107 031c 	add.w	r3, r7, #28
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	482a      	ldr	r0, [pc, #168]	@ (8002d60 <HAL_TIM_Encoder_MspInit+0x118>)
 8002cb6:	f003 fd39 	bl	800672c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002cba:	e049      	b.n	8002d50 <HAL_TIM_Encoder_MspInit+0x108>
  else if(htim_encoder->Instance==TIM8)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a28      	ldr	r2, [pc, #160]	@ (8002d64 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d144      	bne.n	8002d50 <HAL_TIM_Encoder_MspInit+0x108>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002cc6:	4b25      	ldr	r3, [pc, #148]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cca:	4a24      	ldr	r2, [pc, #144]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002ccc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cd2:	4b22      	ldr	r3, [pc, #136]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cde:	4b1f      	ldr	r3, [pc, #124]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cea:	4b1c      	ldr	r3, [pc, #112]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cf6:	4b19      	ldr	r3, [pc, #100]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cfa:	4a18      	ldr	r2, [pc, #96]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002cfc:	f043 0304 	orr.w	r3, r3, #4
 8002d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d02:	4b16      	ldr	r3, [pc, #88]	@ (8002d5c <HAL_TIM_Encoder_MspInit+0x114>)
 8002d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	60bb      	str	r3, [r7, #8]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC1_Z_Pin;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d12:	2302      	movs	r3, #2
 8002d14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8002d1e:	230a      	movs	r3, #10
 8002d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC1_Z_GPIO_Port, &GPIO_InitStruct);
 8002d22:	f107 031c 	add.w	r3, r7, #28
 8002d26:	4619      	mov	r1, r3
 8002d28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d2c:	f003 fcfe 	bl	800672c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC1_A_Pin|ENC1_B_Pin;
 8002d30:	23c0      	movs	r3, #192	@ 0xc0
 8002d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d34:	2302      	movs	r3, #2
 8002d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002d40:	2304      	movs	r3, #4
 8002d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d44:	f107 031c 	add.w	r3, r7, #28
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4805      	ldr	r0, [pc, #20]	@ (8002d60 <HAL_TIM_Encoder_MspInit+0x118>)
 8002d4c:	f003 fcee 	bl	800672c <HAL_GPIO_Init>
}
 8002d50:	bf00      	nop
 8002d52:	3730      	adds	r7, #48	@ 0x30
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40012c00 	.word	0x40012c00
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	48000800 	.word	0x48000800
 8002d64:	40013400 	.word	0x40013400

08002d68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b087      	sub	sp, #28
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a1c      	ldr	r2, [pc, #112]	@ (8002de8 <HAL_TIM_Base_MspInit+0x80>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d10c      	bne.n	8002d94 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002d80:	f043 0302 	orr.w	r3, r3, #2
 8002d84:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d86:	4b19      	ldr	r3, [pc, #100]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	617b      	str	r3, [r7, #20]
 8002d90:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002d92:	e022      	b.n	8002dda <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM16)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a15      	ldr	r2, [pc, #84]	@ (8002df0 <HAL_TIM_Base_MspInit+0x88>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10c      	bne.n	8002db8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002d9e:	4b13      	ldr	r3, [pc, #76]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da2:	4a12      	ldr	r2, [pc, #72]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002da8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002daa:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db2:	613b      	str	r3, [r7, #16]
 8002db4:	693b      	ldr	r3, [r7, #16]
}
 8002db6:	e010      	b.n	8002dda <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM17)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002df4 <HAL_TIM_Base_MspInit+0x8c>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d10b      	bne.n	8002dda <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc6:	4a09      	ldr	r2, [pc, #36]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dce:	4b07      	ldr	r3, [pc, #28]	@ (8002dec <HAL_TIM_Base_MspInit+0x84>)
 8002dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
}
 8002dda:	bf00      	nop
 8002ddc:	371c      	adds	r7, #28
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40000400 	.word	0x40000400
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40014400 	.word	0x40014400
 8002df4:	40014800 	.word	0x40014800

08002df8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a0a      	ldr	r2, [pc, #40]	@ (8002e30 <HAL_TIM_PWM_MspInit+0x38>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d10b      	bne.n	8002e22 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM15_MspInit 0 */

    /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	4a09      	ldr	r2, [pc, #36]	@ (8002e34 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e16:	4b07      	ldr	r3, [pc, #28]	@ (8002e34 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM15_MspInit 1 */

  }

}
 8002e22:	bf00      	nop
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	40014000 	.word	0x40014000
 8002e34:	40021000 	.word	0x40021000

08002e38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08a      	sub	sp, #40	@ 0x28
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e40:	f107 0314 	add.w	r3, r7, #20
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
 8002e4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a31      	ldr	r2, [pc, #196]	@ (8002f1c <HAL_TIM_MspPostInit+0xe4>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d139      	bne.n	8002ece <HAL_TIM_MspPostInit+0x96>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e5a:	4b31      	ldr	r3, [pc, #196]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e5e:	4a30      	ldr	r2, [pc, #192]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002e60:	f043 0301 	orr.w	r3, r3, #1
 8002e64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e66:	4b2e      	ldr	r3, [pc, #184]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e72:	4b2b      	ldr	r3, [pc, #172]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e76:	4a2a      	ldr	r2, [pc, #168]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002e78:	f043 0302 	orr.w	r3, r3, #2
 8002e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e7e:	4b28      	ldr	r3, [pc, #160]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = SERVO_PWM0_Pin|SERVO_PWM1_Pin;
 8002e8a:	23c0      	movs	r3, #192	@ 0xc0
 8002e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e96:	2300      	movs	r3, #0
 8002e98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e9e:	f107 0314 	add.w	r3, r7, #20
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ea8:	f003 fc40 	bl	800672c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SERVO_PWM2_Pin|SERVO_PWM3_Pin;
 8002eac:	2303      	movs	r3, #3
 8002eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec0:	f107 0314 	add.w	r3, r7, #20
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4817      	ldr	r0, [pc, #92]	@ (8002f24 <HAL_TIM_MspPostInit+0xec>)
 8002ec8:	f003 fc30 	bl	800672c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002ecc:	e021      	b.n	8002f12 <HAL_TIM_MspPostInit+0xda>
  else if(htim->Instance==TIM15)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a15      	ldr	r2, [pc, #84]	@ (8002f28 <HAL_TIM_MspPostInit+0xf0>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d11c      	bne.n	8002f12 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed8:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002edc:	4a10      	ldr	r2, [pc, #64]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_TIM_MspPostInit+0xe8>)
 8002ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DRV_PWM_Pin;
 8002ef0:	2308      	movs	r3, #8
 8002ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efc:	2300      	movs	r3, #0
 8002efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8002f00:	2309      	movs	r3, #9
 8002f02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DRV_PWM_GPIO_Port, &GPIO_InitStruct);
 8002f04:	f107 0314 	add.w	r3, r7, #20
 8002f08:	4619      	mov	r1, r3
 8002f0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f0e:	f003 fc0d 	bl	800672c <HAL_GPIO_Init>
}
 8002f12:	bf00      	nop
 8002f14:	3728      	adds	r7, #40	@ 0x28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40000400 	.word	0x40000400
 8002f20:	40021000 	.word	0x40021000
 8002f24:	48000400 	.word	0x48000400
 8002f28:	40014000 	.word	0x40014000

08002f2c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b0a0      	sub	sp, #128	@ 0x80
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f34:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]
 8002f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f44:	f107 031c 	add.w	r3, r7, #28
 8002f48:	2250      	movs	r2, #80	@ 0x50
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f014 f8da 	bl	8017106 <memset>
  if(huart->Instance==UART5)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a64      	ldr	r2, [pc, #400]	@ (80030e8 <HAL_UART_MspInit+0x1bc>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d153      	bne.n	8003004 <HAL_UART_MspInit+0xd8>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002f5c:	2310      	movs	r3, #16
 8002f5e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002f60:	2300      	movs	r3, #0
 8002f62:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f64:	f107 031c 	add.w	r3, r7, #28
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f006 fed3 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f74:	f7ff fc5c 	bl	8002830 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002f78:	4b5c      	ldr	r3, [pc, #368]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7c:	4a5b      	ldr	r2, [pc, #364]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002f7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f84:	4b59      	ldr	r3, [pc, #356]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f90:	4b56      	ldr	r3, [pc, #344]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f94:	4a55      	ldr	r2, [pc, #340]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002f96:	f043 0304 	orr.w	r3, r3, #4
 8002f9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f9c:	4b53      	ldr	r3, [pc, #332]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fa8:	4b50      	ldr	r3, [pc, #320]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fac:	4a4f      	ldr	r2, [pc, #316]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002fae:	f043 0308 	orr.w	r3, r3, #8
 8002fb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fb4:	4b4d      	ldr	r3, [pc, #308]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8002fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8002fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002fd2:	2305      	movs	r3, #5
 8002fd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8002fd6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4844      	ldr	r0, [pc, #272]	@ (80030f0 <HAL_UART_MspInit+0x1c4>)
 8002fde:	f003 fba5 	bl	800672c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8002fe2:	2304      	movs	r3, #4
 8002fe4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002ff2:	2305      	movs	r3, #5
 8002ff4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8002ff6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	483d      	ldr	r0, [pc, #244]	@ (80030f4 <HAL_UART_MspInit+0x1c8>)
 8002ffe:	f003 fb95 	bl	800672c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003002:	e06c      	b.n	80030de <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a3b      	ldr	r2, [pc, #236]	@ (80030f8 <HAL_UART_MspInit+0x1cc>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d167      	bne.n	80030de <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800300e:	2304      	movs	r3, #4
 8003010:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003012:	2300      	movs	r3, #0
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003016:	f107 031c 	add.w	r3, r7, #28
 800301a:	4618      	mov	r0, r3
 800301c:	f006 fe7a 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8003026:	f7ff fc03 	bl	8002830 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800302a:	4b30      	ldr	r3, [pc, #192]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 800302c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800302e:	4a2f      	ldr	r2, [pc, #188]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8003030:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003034:	6593      	str	r3, [r2, #88]	@ 0x58
 8003036:	4b2d      	ldr	r3, [pc, #180]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8003038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003042:	4b2a      	ldr	r3, [pc, #168]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8003044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003046:	4a29      	ldr	r2, [pc, #164]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8003048:	f043 0304 	orr.w	r3, r3, #4
 800304c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800304e:	4b27      	ldr	r3, [pc, #156]	@ (80030ec <HAL_UART_MspInit+0x1c0>)
 8003050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800305a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800305e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003060:	2302      	movs	r3, #2
 8003062:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003068:	2300      	movs	r3, #0
 800306a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800306c:	2307      	movs	r3, #7
 800306e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003070:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003074:	4619      	mov	r1, r3
 8003076:	481e      	ldr	r0, [pc, #120]	@ (80030f0 <HAL_UART_MspInit+0x1c4>)
 8003078:	f003 fb58 	bl	800672c <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel3;
 800307c:	4b1f      	ldr	r3, [pc, #124]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 800307e:	4a20      	ldr	r2, [pc, #128]	@ (8003100 <HAL_UART_MspInit+0x1d4>)
 8003080:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8003082:	4b1e      	ldr	r3, [pc, #120]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 8003084:	221d      	movs	r2, #29
 8003086:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003088:	4b1c      	ldr	r3, [pc, #112]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 800308a:	2210      	movs	r2, #16
 800308c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800308e:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 8003090:	2200      	movs	r2, #0
 8003092:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003094:	4b19      	ldr	r3, [pc, #100]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 8003096:	2280      	movs	r2, #128	@ 0x80
 8003098:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800309a:	4b18      	ldr	r3, [pc, #96]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 800309c:	2200      	movs	r2, #0
 800309e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030a0:	4b16      	ldr	r3, [pc, #88]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80030a6:	4b15      	ldr	r3, [pc, #84]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030ac:	4b13      	ldr	r3, [pc, #76]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80030b2:	4812      	ldr	r0, [pc, #72]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 80030b4:	f003 f814 	bl	80060e0 <HAL_DMA_Init>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_UART_MspInit+0x196>
      Error_Handler();
 80030be:	f7ff fbb7 	bl	8002830 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a0d      	ldr	r2, [pc, #52]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 80030c6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80030c8:	4a0c      	ldr	r2, [pc, #48]	@ (80030fc <HAL_UART_MspInit+0x1d0>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 14, 0);
 80030ce:	2200      	movs	r2, #0
 80030d0:	210e      	movs	r1, #14
 80030d2:	2027      	movs	r0, #39	@ 0x27
 80030d4:	f002 ffdc 	bl	8006090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80030d8:	2027      	movs	r0, #39	@ 0x27
 80030da:	f002 fff3 	bl	80060c4 <HAL_NVIC_EnableIRQ>
}
 80030de:	bf00      	nop
 80030e0:	3780      	adds	r7, #128	@ 0x80
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40005000 	.word	0x40005000
 80030ec:	40021000 	.word	0x40021000
 80030f0:	48000800 	.word	0x48000800
 80030f4:	48000c00 	.word	0x48000c00
 80030f8:	40004800 	.word	0x40004800
 80030fc:	20000808 	.word	0x20000808
 8003100:	40020030 	.word	0x40020030

08003104 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08c      	sub	sp, #48	@ 0x30
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8003110:	2300      	movs	r3, #0
 8003112:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003114:	4b2c      	ldr	r3, [pc, #176]	@ (80031c8 <HAL_InitTick+0xc4>)
 8003116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003118:	4a2b      	ldr	r2, [pc, #172]	@ (80031c8 <HAL_InitTick+0xc4>)
 800311a:	f043 0310 	orr.w	r3, r3, #16
 800311e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003120:	4b29      	ldr	r3, [pc, #164]	@ (80031c8 <HAL_InitTick+0xc4>)
 8003122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	60bb      	str	r3, [r7, #8]
 800312a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800312c:	f107 020c 	add.w	r2, r7, #12
 8003130:	f107 0310 	add.w	r3, r7, #16
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f006 fd74 	bl	8009c24 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800313c:	f006 fd46 	bl	8009bcc <HAL_RCC_GetPCLK1Freq>
 8003140:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003144:	4a21      	ldr	r2, [pc, #132]	@ (80031cc <HAL_InitTick+0xc8>)
 8003146:	fba2 2303 	umull	r2, r3, r2, r3
 800314a:	0c9b      	lsrs	r3, r3, #18
 800314c:	3b01      	subs	r3, #1
 800314e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003150:	4b1f      	ldr	r3, [pc, #124]	@ (80031d0 <HAL_InitTick+0xcc>)
 8003152:	4a20      	ldr	r2, [pc, #128]	@ (80031d4 <HAL_InitTick+0xd0>)
 8003154:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003156:	4b1e      	ldr	r3, [pc, #120]	@ (80031d0 <HAL_InitTick+0xcc>)
 8003158:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800315c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800315e:	4a1c      	ldr	r2, [pc, #112]	@ (80031d0 <HAL_InitTick+0xcc>)
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003164:	4b1a      	ldr	r3, [pc, #104]	@ (80031d0 <HAL_InitTick+0xcc>)
 8003166:	2200      	movs	r2, #0
 8003168:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800316a:	4b19      	ldr	r3, [pc, #100]	@ (80031d0 <HAL_InitTick+0xcc>)
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8003170:	4817      	ldr	r0, [pc, #92]	@ (80031d0 <HAL_InitTick+0xcc>)
 8003172:	f008 f981 	bl	800b478 <HAL_TIM_Base_Init>
 8003176:	4603      	mov	r3, r0
 8003178:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800317c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003180:	2b00      	cmp	r3, #0
 8003182:	d11b      	bne.n	80031bc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003184:	4812      	ldr	r0, [pc, #72]	@ (80031d0 <HAL_InitTick+0xcc>)
 8003186:	f008 f9cf 	bl	800b528 <HAL_TIM_Base_Start_IT>
 800318a:	4603      	mov	r3, r0
 800318c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003190:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003194:	2b00      	cmp	r3, #0
 8003196:	d111      	bne.n	80031bc <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003198:	2036      	movs	r0, #54	@ 0x36
 800319a:	f002 ff93 	bl	80060c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b0f      	cmp	r3, #15
 80031a2:	d808      	bhi.n	80031b6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80031a4:	2200      	movs	r2, #0
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	2036      	movs	r0, #54	@ 0x36
 80031aa:	f002 ff71 	bl	8006090 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031ae:	4a0a      	ldr	r2, [pc, #40]	@ (80031d8 <HAL_InitTick+0xd4>)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	e002      	b.n	80031bc <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80031bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3730      	adds	r7, #48	@ 0x30
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40021000 	.word	0x40021000
 80031cc:	431bde83 	.word	0x431bde83
 80031d0:	2000087c 	.word	0x2000087c
 80031d4:	40001000 	.word	0x40001000
 80031d8:	2000000c 	.word	0x2000000c

080031dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031e0:	bf00      	nop
 80031e2:	e7fd      	b.n	80031e0 <NMI_Handler+0x4>

080031e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 80031e8:	2200      	movs	r2, #0
 80031ea:	2180      	movs	r1, #128	@ 0x80
 80031ec:	4808      	ldr	r0, [pc, #32]	@ (8003210 <HardFault_Handler+0x2c>)
 80031ee:	f003 fc37 	bl	8006a60 <HAL_GPIO_WritePin>
	  osDelay(4000);
 80031f2:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80031f6:	f00f fc43 	bl	8012a80 <osDelay>
	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
 80031fa:	2201      	movs	r2, #1
 80031fc:	2180      	movs	r1, #128	@ 0x80
 80031fe:	4804      	ldr	r0, [pc, #16]	@ (8003210 <HardFault_Handler+0x2c>)
 8003200:	f003 fc2e 	bl	8006a60 <HAL_GPIO_WritePin>
	  osDelay(4000);
 8003204:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003208:	f00f fc3a 	bl	8012a80 <osDelay>
  {
 800320c:	bf00      	nop
 800320e:	e7eb      	b.n	80031e8 <HardFault_Handler+0x4>
 8003210:	48000400 	.word	0x48000400

08003214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003218:	bf00      	nop
 800321a:	e7fd      	b.n	8003218 <MemManage_Handler+0x4>

0800321c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003220:	bf00      	nop
 8003222:	e7fd      	b.n	8003220 <BusFault_Handler+0x4>

08003224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003228:	bf00      	nop
 800322a:	e7fd      	b.n	8003228 <UsageFault_Handler+0x4>

0800322c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
	...

0800323c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003240:	4802      	ldr	r0, [pc, #8]	@ (800324c <DMA1_Channel3_IRQHandler+0x10>)
 8003242:	f003 f8b5 	bl	80063b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	20000808 	.word	0x20000808

08003250 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003254:	4802      	ldr	r0, [pc, #8]	@ (8003260 <USB_LP_IRQHandler+0x10>)
 8003256:	f004 f9e8 	bl	800762a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20004068 	.word	0x20004068

08003264 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003268:	4802      	ldr	r0, [pc, #8]	@ (8003274 <USART3_IRQHandler+0x10>)
 800326a:	f009 ff13 	bl	800d094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800326e:	bf00      	nop
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000774 	.word	0x20000774

08003278 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800327c:	4802      	ldr	r0, [pc, #8]	@ (8003288 <TIM6_DAC_IRQHandler+0x10>)
 800327e:	f008 fb4e 	bl	800b91e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	2000087c 	.word	0x2000087c

0800328c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  return 1;
 8003290:	2301      	movs	r3, #1
}
 8003292:	4618      	mov	r0, r3
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <_kill>:

int _kill(int pid, int sig)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032a6:	f013 ffb5 	bl	8017214 <__errno>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2216      	movs	r2, #22
 80032ae:	601a      	str	r2, [r3, #0]
  return -1;
 80032b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <_exit>:

void _exit (int status)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f7ff ffe7 	bl	800329c <_kill>
  while (1) {}    /* Make sure we hang here */
 80032ce:	bf00      	nop
 80032d0:	e7fd      	b.n	80032ce <_exit+0x12>

080032d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b086      	sub	sp, #24
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e00a      	b.n	80032fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032e4:	f3af 8000 	nop.w
 80032e8:	4601      	mov	r1, r0
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	1c5a      	adds	r2, r3, #1
 80032ee:	60ba      	str	r2, [r7, #8]
 80032f0:	b2ca      	uxtb	r2, r1
 80032f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	3301      	adds	r3, #1
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	429a      	cmp	r2, r3
 8003300:	dbf0      	blt.n	80032e4 <_read+0x12>
  }

  return len;
 8003302:	687b      	ldr	r3, [r7, #4]
}
 8003304:	4618      	mov	r0, r3
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <_close>:
  }
  return len;
}

int _close(int file)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003334:	605a      	str	r2, [r3, #4]
  return 0;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <_isatty>:

int _isatty(int file)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800334c:	2301      	movs	r3, #1
}
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800335a:	b480      	push	{r7}
 800335c:	b085      	sub	sp, #20
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800337c:	4a14      	ldr	r2, [pc, #80]	@ (80033d0 <_sbrk+0x5c>)
 800337e:	4b15      	ldr	r3, [pc, #84]	@ (80033d4 <_sbrk+0x60>)
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003388:	4b13      	ldr	r3, [pc, #76]	@ (80033d8 <_sbrk+0x64>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d102      	bne.n	8003396 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003390:	4b11      	ldr	r3, [pc, #68]	@ (80033d8 <_sbrk+0x64>)
 8003392:	4a12      	ldr	r2, [pc, #72]	@ (80033dc <_sbrk+0x68>)
 8003394:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003396:	4b10      	ldr	r3, [pc, #64]	@ (80033d8 <_sbrk+0x64>)
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4413      	add	r3, r2
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d207      	bcs.n	80033b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033a4:	f013 ff36 	bl	8017214 <__errno>
 80033a8:	4603      	mov	r3, r0
 80033aa:	220c      	movs	r2, #12
 80033ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033ae:	f04f 33ff 	mov.w	r3, #4294967295
 80033b2:	e009      	b.n	80033c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033b4:	4b08      	ldr	r3, [pc, #32]	@ (80033d8 <_sbrk+0x64>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033ba:	4b07      	ldr	r3, [pc, #28]	@ (80033d8 <_sbrk+0x64>)
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4413      	add	r3, r2
 80033c2:	4a05      	ldr	r2, [pc, #20]	@ (80033d8 <_sbrk+0x64>)
 80033c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033c6:	68fb      	ldr	r3, [r7, #12]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	2001c000 	.word	0x2001c000
 80033d4:	00000600 	.word	0x00000600
 80033d8:	200008c8 	.word	0x200008c8
 80033dc:	200048b0 	.word	0x200048b0

080033e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033e4:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <SystemInit+0x20>)
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ea:	4a05      	ldr	r2, [pc, #20]	@ (8003400 <SystemInit+0x20>)
 80033ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033f4:	bf00      	nop
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	e000ed00 	.word	0xe000ed00

08003404 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003404:	480d      	ldr	r0, [pc, #52]	@ (800343c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003406:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003408:	f7ff ffea 	bl	80033e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800340c:	480c      	ldr	r0, [pc, #48]	@ (8003440 <LoopForever+0x6>)
  ldr r1, =_edata
 800340e:	490d      	ldr	r1, [pc, #52]	@ (8003444 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003410:	4a0d      	ldr	r2, [pc, #52]	@ (8003448 <LoopForever+0xe>)
  movs r3, #0
 8003412:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003414:	e002      	b.n	800341c <LoopCopyDataInit>

08003416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800341a:	3304      	adds	r3, #4

0800341c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800341c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800341e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003420:	d3f9      	bcc.n	8003416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003422:	4a0a      	ldr	r2, [pc, #40]	@ (800344c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003424:	4c0a      	ldr	r4, [pc, #40]	@ (8003450 <LoopForever+0x16>)
  movs r3, #0
 8003426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003428:	e001      	b.n	800342e <LoopFillZerobss>

0800342a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800342a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800342c:	3204      	adds	r2, #4

0800342e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800342e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003430:	d3fb      	bcc.n	800342a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003432:	f013 fef5 	bl	8017220 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003436:	f7fd fea9 	bl	800118c <main>

0800343a <LoopForever>:

LoopForever:
    b LoopForever
 800343a:	e7fe      	b.n	800343a <LoopForever>
  ldr   r0, =_estack
 800343c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8003440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003444:	200002b4 	.word	0x200002b4
  ldr r2, =_sidata
 8003448:	0801af10 	.word	0x0801af10
  ldr r2, =_sbss
 800344c:	200002b8 	.word	0x200002b8
  ldr r4, =_ebss
 8003450:	200048ac 	.word	0x200048ac

08003454 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003454:	e7fe      	b.n	8003454 <ADC1_2_IRQHandler>

08003456 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b084      	sub	sp, #16
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8003464:	b672      	cpsid	i
}
 8003466:	bf00      	nop
 8003468:	f7ff f9e2 	bl	8002830 <Error_Handler>
 800346c:	bf00      	nop
 800346e:	e7fd      	b.n	800346c <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8003470:	2300      	movs	r3, #0
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	e007      	b.n	8003486 <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	2100      	movs	r1, #0
 800347c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	3301      	adds	r3, #1
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d9f4      	bls.n	8003476 <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	721a      	strb	r2, [r3, #8]
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b084      	sub	sp, #16
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d105      	bne.n	80034b4 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80034a8:	b672      	cpsid	i
}
 80034aa:	bf00      	nop
 80034ac:	f7ff f9c0 	bl	8002830 <Error_Handler>
 80034b0:	bf00      	nop
 80034b2:	e7fd      	b.n	80034b0 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	7a1b      	ldrb	r3, [r3, #8]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d905      	bls.n	80034c8 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 80034bc:	b672      	cpsid	i
}
 80034be:	bf00      	nop
 80034c0:	f7ff f9b6 	bl	8002830 <Error_Handler>
 80034c4:	bf00      	nop
 80034c6:	e7fd      	b.n	80034c4 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	7a1b      	ldrb	r3, [r3, #8]
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	b2d1      	uxtb	r1, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	7211      	strb	r1, [r2, #8]
 80034d4:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80034d6:	f3ef 8211 	mrs	r2, BASEPRI
 80034da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034de:	f383 8811 	msr	BASEPRI, r3
 80034e2:	f3bf 8f6f 	isb	sy
 80034e6:	f3bf 8f4f 	dsb	sy
 80034ea:	60fa      	str	r2, [r7, #12]
 80034ec:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80034f6:	bf00      	nop
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d105      	bne.n	8003518 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800350c:	b672      	cpsid	i
}
 800350e:	bf00      	nop
 8003510:	f7ff f98e 	bl	8002830 <Error_Handler>
 8003514:	bf00      	nop
 8003516:	e7fd      	b.n	8003514 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	7a1b      	ldrb	r3, [r3, #8]
 800351c:	3b01      	subs	r3, #1
 800351e:	b2da      	uxtb	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	7a1b      	ldrb	r3, [r3, #8]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d905      	bls.n	8003538 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 800352c:	b672      	cpsid	i
}
 800352e:	bf00      	nop
 8003530:	f7ff f97e 	bl	8002830 <Error_Handler>
 8003534:	bf00      	nop
 8003536:	e7fd      	b.n	8003534 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	7a1b      	ldrb	r3, [r3, #8]
 800353c:	461a      	mov	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003544:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800354c:	bf00      	nop
}
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b082      	sub	sp, #8
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d105      	bne.n	8003570 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8003564:	f013 fe56 	bl	8017214 <__errno>
 8003568:	4603      	mov	r3, r0
 800356a:	2216      	movs	r2, #22
 800356c:	601a      	str	r2, [r3, #0]
    return;
 800356e:	e016      	b.n	800359e <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8003570:	200c      	movs	r0, #12
 8003572:	f012 f969 	bl	8015848 <malloc>
 8003576:	4603      	mov	r3, r0
 8003578:	461a      	mov	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff ff63 	bl	8003456 <stm32_lock_init>
    return;
 8003590:	e005      	b.n	800359e <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8003592:	b672      	cpsid	i
}
 8003594:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8003596:	f7ff f94b 	bl	8002830 <Error_Handler>
 800359a:	bf00      	nop
 800359c:	e7fd      	b.n	800359a <__retarget_lock_init_recursive+0x44>
}
 800359e:	3708      	adds	r7, #8
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d105      	bne.n	80035be <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80035b2:	b672      	cpsid	i
}
 80035b4:	bf00      	nop
 80035b6:	f7ff f93b 	bl	8002830 <Error_Handler>
 80035ba:	bf00      	nop
 80035bc:	e7fd      	b.n	80035ba <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ff6a 	bl	800349a <stm32_lock_acquire>
}
 80035c6:	bf00      	nop
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b082      	sub	sp, #8
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d105      	bne.n	80035e8 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80035dc:	b672      	cpsid	i
}
 80035de:	bf00      	nop
 80035e0:	f7ff f926 	bl	8002830 <Error_Handler>
 80035e4:	bf00      	nop
 80035e6:	e7fd      	b.n	80035e4 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff ff87 	bl	80034fe <stm32_lock_release>
}
 80035f0:	bf00      	nop
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <QENC_Init_Encoder0>:
#include "AMT10E2.h"

// Initialize encoder interface on TIM1
void QENC_Init_Encoder0(void) {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08a      	sub	sp, #40	@ 0x28
 80035fc:	af00      	add	r7, sp, #0
    TIM_Encoder_InitTypeDef encoderConfig = {0};
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	2224      	movs	r2, #36	@ 0x24
 8003602:	2100      	movs	r1, #0
 8003604:	4618      	mov	r0, r3
 8003606:	f013 fd7e 	bl	8017106 <memset>

    encoderConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800360a:	2303      	movs	r3, #3
 800360c:	607b      	str	r3, [r7, #4]
    encoderConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]
    encoderConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003612:	2301      	movs	r3, #1
 8003614:	60fb      	str	r3, [r7, #12]
    encoderConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
    encoderConfig.IC1Filter = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]

    encoderConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800361e:	2300      	movs	r3, #0
 8003620:	61bb      	str	r3, [r7, #24]
    encoderConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003622:	2301      	movs	r3, #1
 8003624:	61fb      	str	r3, [r7, #28]
    encoderConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003626:	2300      	movs	r3, #0
 8003628:	623b      	str	r3, [r7, #32]
    encoderConfig.IC2Filter = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	627b      	str	r3, [r7, #36]	@ 0x24

    htim1.Instance = TIM1;
 800362e:	4b0e      	ldr	r3, [pc, #56]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 8003630:	4a0e      	ldr	r2, [pc, #56]	@ (800366c <QENC_Init_Encoder0+0x74>)
 8003632:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 0;
 8003634:	4b0c      	ldr	r3, [pc, #48]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 8003636:	2200      	movs	r2, #0
 8003638:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800363a:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 800363c:	2200      	movs	r2, #0
 800363e:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 0xFFFF;
 8003640:	4b09      	ldr	r3, [pc, #36]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 8003642:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003646:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003648:	4b07      	ldr	r3, [pc, #28]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 800364a:	2200      	movs	r2, #0
 800364c:	611a      	str	r2, [r3, #16]

    HAL_TIM_Encoder_Init(&htim1, &encoderConfig);
 800364e:	1d3b      	adds	r3, r7, #4
 8003650:	4619      	mov	r1, r3
 8003652:	4805      	ldr	r0, [pc, #20]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 8003654:	f008 f82f 	bl	800b6b6 <HAL_TIM_Encoder_Init>
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003658:	213c      	movs	r1, #60	@ 0x3c
 800365a:	4803      	ldr	r0, [pc, #12]	@ (8003668 <QENC_Init_Encoder0+0x70>)
 800365c:	f008 f8d1 	bl	800b802 <HAL_TIM_Encoder_Start>
}
 8003660:	bf00      	nop
 8003662:	3728      	adds	r7, #40	@ 0x28
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	20000518 	.word	0x20000518
 800366c:	40012c00 	.word	0x40012c00

08003670 <QENC_Get_Encoder0_Count>:
    HAL_TIM_Encoder_Init(&htim8, &encoderConfig);
    HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
}

// Get signed count from Encoder 0
int16_t QENC_Get_Encoder0_Count(void) {
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim1);
 8003674:	4b04      	ldr	r3, [pc, #16]	@ (8003688 <QENC_Get_Encoder0_Count+0x18>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	b21b      	sxth	r3, r3
}
 800367c:	4618      	mov	r0, r3
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	20000518 	.word	0x20000518

0800368c <BMM150_enable_chip_select>:
	GPIO_TypeDef* chip_select_port;
	uint16_t chip_select_pin;
};

void BMM150_enable_chip_select(GPIO_TypeDef* cs_port, uint16_t cs_gpio_pin)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	460b      	mov	r3, r1
 8003696:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(cs_port, cs_gpio_pin, GPIO_PIN_RESET);
 8003698:	887b      	ldrh	r3, [r7, #2]
 800369a:	2200      	movs	r2, #0
 800369c:	4619      	mov	r1, r3
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f003 f9de 	bl	8006a60 <HAL_GPIO_WritePin>
}
 80036a4:	bf00      	nop
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <BMM150_disable_chip_select>:

void BMM150_disable_chip_select(GPIO_TypeDef* cs_port, uint16_t cs_gpio_pin)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	460b      	mov	r3, r1
 80036b6:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(cs_port, cs_gpio_pin, GPIO_PIN_SET);
 80036b8:	887b      	ldrh	r3, [r7, #2]
 80036ba:	2201      	movs	r2, #1
 80036bc:	4619      	mov	r1, r3
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f003 f9ce 	bl	8006a60 <HAL_GPIO_WritePin>
}
 80036c4:	bf00      	nop
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <BMM150_SPI_read>:
	osDelay(period_in_micro_s / tick_amount);
}
*/

BMM150_INTF_RET_TYPE BMM150_SPI_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80036cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036d0:	b08d      	sub	sp, #52	@ 0x34
 80036d2:	af02      	add	r7, sp, #8
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
 80036d8:	603b      	str	r3, [r7, #0]
 80036da:	4603      	mov	r3, r0
 80036dc:	73fb      	strb	r3, [r7, #15]
 80036de:	466b      	mov	r3, sp
 80036e0:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	struct spi_interface *spi = (struct spi_interface *)intf_ptr;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	623b      	str	r3, [r7, #32]

	// First byte needs to have MSB set to indicate a read operation
	uint8_t tx_buf[1];
    tx_buf[0] = reg_addr | 0x80;
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	753b      	strb	r3, [r7, #20]
	// First byte received is dummy data
	uint8_t rx_buf[length + 1];
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	1c59      	adds	r1, r3, #1
 80036fa:	460b      	mov	r3, r1
 80036fc:	3b01      	subs	r3, #1
 80036fe:	61fb      	str	r3, [r7, #28]
 8003700:	2300      	movs	r3, #0
 8003702:	4688      	mov	r8, r1
 8003704:	4699      	mov	r9, r3
 8003706:	f04f 0200 	mov.w	r2, #0
 800370a:	f04f 0300 	mov.w	r3, #0
 800370e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003712:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003716:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800371a:	2300      	movs	r3, #0
 800371c:	460c      	mov	r4, r1
 800371e:	461d      	mov	r5, r3
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	00eb      	lsls	r3, r5, #3
 800372a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800372e:	00e2      	lsls	r2, r4, #3
 8003730:	1dcb      	adds	r3, r1, #7
 8003732:	08db      	lsrs	r3, r3, #3
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	ebad 0d03 	sub.w	sp, sp, r3
 800373a:	ab02      	add	r3, sp, #8
 800373c:	3300      	adds	r3, #0
 800373e:	61bb      	str	r3, [r7, #24]

	BMM150_enable_chip_select(spi->chip_select_port, spi->chip_select_pin);
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	891b      	ldrh	r3, [r3, #8]
 8003748:	4619      	mov	r1, r3
 800374a:	4610      	mov	r0, r2
 800374c:	f7ff ff9e 	bl	800368c <BMM150_enable_chip_select>

	status = HAL_SPI_TransmitReceive(spi->spi_handle, tx_buf, rx_buf, length + 1, BMM150_TIMEOUT_DURATION);
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	b29b      	uxth	r3, r3
 8003758:	3301      	adds	r3, #1
 800375a:	b29b      	uxth	r3, r3
 800375c:	f107 0114 	add.w	r1, r7, #20
 8003760:	220a      	movs	r2, #10
 8003762:	9200      	str	r2, [sp, #0]
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	f007 faab 	bl	800acc0 <HAL_SPI_TransmitReceive>
 800376a:	4603      	mov	r3, r0
 800376c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	BMM150_disable_chip_select(spi->chip_select_port, spi->chip_select_pin);
 8003770:	6a3b      	ldr	r3, [r7, #32]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	891b      	ldrh	r3, [r3, #8]
 8003778:	4619      	mov	r1, r3
 800377a:	4610      	mov	r0, r2
 800377c:	f7ff ff96 	bl	80036ac <BMM150_disable_chip_select>

	if (status == HAL_OK)
 8003780:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003784:	2b00      	cmp	r3, #0
 8003786:	d106      	bne.n	8003796 <BMM150_SPI_read+0xca>
		memcpy(reg_data, &rx_buf[1], length);
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	3301      	adds	r3, #1
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	4619      	mov	r1, r3
 8003790:	68b8      	ldr	r0, [r7, #8]
 8003792:	f013 fd71 	bl	8017278 <memcpy>

	return (BMM150_INTF_RET_TYPE)status;
 8003796:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800379a:	46b5      	mov	sp, r6
}
 800379c:	4618      	mov	r0, r3
 800379e:	372c      	adds	r7, #44	@ 0x2c
 80037a0:	46bd      	mov	sp, r7
 80037a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080037a6 <BMM150_SPI_write>:

BMM150_INTF_RET_TYPE BMM150_SPI_write(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80037a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80037aa:	b089      	sub	sp, #36	@ 0x24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60b9      	str	r1, [r7, #8]
 80037b0:	607a      	str	r2, [r7, #4]
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	4603      	mov	r3, r0
 80037b6:	73fb      	strb	r3, [r7, #15]
 80037b8:	466b      	mov	r3, sp
 80037ba:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 80037bc:	2300      	movs	r3, #0
 80037be:	77fb      	strb	r3, [r7, #31]
	struct spi_interface *spi = (struct spi_interface *)intf_ptr;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	61bb      	str	r3, [r7, #24]

	// Ensure that MSB is 0 to indicate a write operation
	uint8_t tx_buf[length + 1];
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	1c59      	adds	r1, r3, #1
 80037c8:	460b      	mov	r3, r1
 80037ca:	3b01      	subs	r3, #1
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	2300      	movs	r3, #0
 80037d0:	4688      	mov	r8, r1
 80037d2:	4699      	mov	r9, r3
 80037d4:	f04f 0200 	mov.w	r2, #0
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037e8:	2300      	movs	r3, #0
 80037ea:	460c      	mov	r4, r1
 80037ec:	461d      	mov	r5, r3
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	00eb      	lsls	r3, r5, #3
 80037f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037fc:	00e2      	lsls	r2, r4, #3
 80037fe:	1dcb      	adds	r3, r1, #7
 8003800:	08db      	lsrs	r3, r3, #3
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	ebad 0d03 	sub.w	sp, sp, r3
 8003808:	466b      	mov	r3, sp
 800380a:	3300      	adds	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
	tx_buf[0] = reg_addr & 0x7F;
 800380e:	7bfb      	ldrb	r3, [r7, #15]
 8003810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003814:	b2da      	uxtb	r2, r3
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	701a      	strb	r2, [r3, #0]
	memcpy(&tx_buf[1], reg_data, length);
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	3301      	adds	r3, #1
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	4618      	mov	r0, r3
 8003824:	f013 fd28 	bl	8017278 <memcpy>

	BMM150_enable_chip_select(spi->chip_select_port, spi->chip_select_pin);
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	891b      	ldrh	r3, [r3, #8]
 8003830:	4619      	mov	r1, r3
 8003832:	4610      	mov	r0, r2
 8003834:	f7ff ff2a 	bl	800368c <BMM150_enable_chip_select>

	status = HAL_SPI_Transmit(spi->spi_handle, tx_buf, length + 1, BMM150_TIMEOUT_DURATION);
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	6818      	ldr	r0, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	b29b      	uxth	r3, r3
 8003840:	3301      	adds	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	230a      	movs	r3, #10
 8003846:	6939      	ldr	r1, [r7, #16]
 8003848:	f006 ff8c 	bl	800a764 <HAL_SPI_Transmit>
 800384c:	4603      	mov	r3, r0
 800384e:	77fb      	strb	r3, [r7, #31]

	BMM150_disable_chip_select(spi->chip_select_port, spi->chip_select_pin);
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	891b      	ldrh	r3, [r3, #8]
 8003858:	4619      	mov	r1, r3
 800385a:	4610      	mov	r0, r2
 800385c:	f7ff ff26 	bl	80036ac <BMM150_disable_chip_select>

	return (BMM150_INTF_RET_TYPE)status;
 8003860:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003864:	46b5      	mov	sp, r6
}
 8003866:	4618      	mov	r0, r3
 8003868:	3724      	adds	r7, #36	@ 0x24
 800386a:	46bd      	mov	sp, r7
 800386c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003870 <BMM150_spi_init>:

struct bmm150_dev BMM150_spi_init(SPI_HandleTypeDef *spi_handle, GPIO_TypeDef* cs_port, uint16_t cs_gpio_pin)
{
 8003870:	b5b0      	push	{r4, r5, r7, lr}
 8003872:	b09e      	sub	sp, #120	@ 0x78
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
 800387c:	807b      	strh	r3, [r7, #2]
	struct bmm150_dev bmm150 = (struct bmm150_dev){ 0 };
 800387e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003882:	222c      	movs	r2, #44	@ 0x2c
 8003884:	2100      	movs	r1, #0
 8003886:	4618      	mov	r0, r3
 8003888:	f013 fc3d 	bl	8017106 <memset>

	if (spi_handle == NULL)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10f      	bne.n	80038b2 <BMM150_spi_init+0x42>
	{
		bmm150.intf_rslt = BMM150_E_NULL_PTR;
 8003892:	23ff      	movs	r3, #255	@ 0xff
 8003894:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
		return bmm150;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	461d      	mov	r5, r3
 800389c:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80038a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038a8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80038ac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80038b0:	e026      	b.n	8003900 <BMM150_spi_init+0x90>
	}

	struct spi_interface my_spi = {
 80038b2:	f107 0308 	add.w	r3, r7, #8
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	1d3b      	adds	r3, r7, #4
 80038ba:	61bb      	str	r3, [r7, #24]
 80038bc:	887b      	ldrh	r3, [r7, #2]
 80038be:	83bb      	strh	r3, [r7, #28]
		.spi_handle = &spi_handle,
		.chip_select_port = &cs_port,
		.chip_select_pin = cs_gpio_pin
	};

	bmm150.intf = BMM150_SPI_INTF;
 80038c0:	2300      	movs	r3, #0
 80038c2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	bmm150.read = BMM150_SPI_read;
 80038c6:	4b10      	ldr	r3, [pc, #64]	@ (8003908 <BMM150_spi_init+0x98>)
 80038c8:	65bb      	str	r3, [r7, #88]	@ 0x58
	bmm150.write = BMM150_SPI_write;
 80038ca:	4b10      	ldr	r3, [pc, #64]	@ (800390c <BMM150_spi_init+0x9c>)
 80038cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
	bmm150.delay_us = NULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	663b      	str	r3, [r7, #96]	@ 0x60
	bmm150.intf_ptr = &my_spi;
 80038d2:	f107 0314 	add.w	r3, r7, #20
 80038d6:	653b      	str	r3, [r7, #80]	@ 0x50

	//NOTE: Potential error: is chip id initialized properly?
	bmm150.intf_rslt = bmm150_init(&bmm150);
 80038d8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 f817 	bl	8003910 <bmm150_init>
 80038e2:	4603      	mov	r3, r0
 80038e4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

	return bmm150;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	461d      	mov	r5, r3
 80038ec:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80038f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038f8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80038fc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	3778      	adds	r7, #120	@ 0x78
 8003904:	46bd      	mov	sp, r7
 8003906:	bdb0      	pop	{r4, r5, r7, pc}
 8003908:	080036cd 	.word	0x080036cd
 800390c:	080037a7 	.word	0x080037a7

08003910 <bmm150_init>:
 *  @brief This API is the entry point, Call this API before using other APIs.
 *  This API reads the chip-id of the sensor which is the first step to
 *  verify the sensor and updates the trim parameters of the sensor.
 */
int8_t bmm150_init(struct bmm150_dev *dev)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 8003918:	2300      	movs	r3, #0
 800391a:	73bb      	strb	r3, [r7, #14]

    /* Power up the sensor from suspend to sleep mode */
    rslt = set_power_control_bit(BMM150_POWER_CNTRL_ENABLE, dev);
 800391c:	6879      	ldr	r1, [r7, #4]
 800391e:	2001      	movs	r0, #1
 8003920:	f000 f8ac 	bl	8003a7c <set_power_control_bit>
 8003924:	4603      	mov	r3, r0
 8003926:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 8003928:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d11e      	bne.n	800396e <bmm150_init+0x5e>
    {
        /* Start-up time delay of 3ms */
        dev->delay_us(BMM150_START_UP_TIME, dev->intf_ptr);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6852      	ldr	r2, [r2, #4]
 8003938:	4611      	mov	r1, r2
 800393a:	2003      	movs	r0, #3
 800393c:	4798      	blx	r3

        /* Chip ID of the sensor is read */
        rslt = bmm150_get_regs(BMM150_REG_CHIP_ID, &chip_id, 1, dev);
 800393e:	f107 010e 	add.w	r1, r7, #14
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	2040      	movs	r0, #64	@ 0x40
 8003948:	f000 f843 	bl	80039d2 <bmm150_get_regs>
 800394c:	4603      	mov	r3, r0
 800394e:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMM150_OK)
 8003950:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10a      	bne.n	800396e <bmm150_init+0x5e>
        {
            /* Check for chip id validity */
            if (chip_id == BMM150_CHIP_ID)
 8003958:	7bbb      	ldrb	r3, [r7, #14]
 800395a:	2b32      	cmp	r3, #50	@ 0x32
 800395c:	d107      	bne.n	800396e <bmm150_init+0x5e>
            {
                dev->chip_id = chip_id;
 800395e:	7bba      	ldrb	r2, [r7, #14]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	701a      	strb	r2, [r3, #0]

                /* Function to update trim values */
                rslt = read_trim_registers(dev);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f8c3 	bl	8003af0 <read_trim_registers>
 800396a:	4603      	mov	r3, r0
 800396c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800396e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <bmm150_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmm150_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, struct bmm150_dev *dev)
{
 800397a:	b590      	push	{r4, r7, lr}
 800397c:	b087      	sub	sp, #28
 800397e:	af00      	add	r7, sp, #0
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
 8003984:	603b      	str	r3, [r7, #0]
 8003986:	4603      	mov	r3, r0
 8003988:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800398a:	6838      	ldr	r0, [r7, #0]
 800398c:	f000 f852 	bl	8003a34 <null_ptr_check>
 8003990:	4603      	mov	r3, r0
 8003992:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMM150_OK) && (reg_data != NULL) && (len != 0))
 8003994:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d112      	bne.n	80039c2 <bmm150_set_regs+0x48>
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00f      	beq.n	80039c2 <bmm150_set_regs+0x48>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00c      	beq.n	80039c2 <bmm150_set_regs+0x48>
        /* Write the data to the reg_addr */

        /* SPI write requires to set The MSB of reg_addr as 0
         * but in default the MSB is always 0
         */
        dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	691c      	ldr	r4, [r3, #16]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	7bf8      	ldrb	r0, [r7, #15]
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	68b9      	ldr	r1, [r7, #8]
 80039b6:	47a0      	blx	r4
 80039b8:	4603      	mov	r3, r0
 80039ba:	461a      	mov	r2, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	721a      	strb	r2, [r3, #8]
 80039c0:	e001      	b.n	80039c6 <bmm150_set_regs+0x4c>
    }
    else
    {
        rslt = BMM150_E_NULL_PTR;
 80039c2:	23ff      	movs	r3, #255	@ 0xff
 80039c4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80039c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	371c      	adds	r7, #28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd90      	pop	{r4, r7, pc}

080039d2 <bmm150_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmm150_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmm150_dev *dev)
{
 80039d2:	b590      	push	{r4, r7, lr}
 80039d4:	b087      	sub	sp, #28
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	4603      	mov	r3, r0
 80039e0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80039e2:	6838      	ldr	r0, [r7, #0]
 80039e4:	f000 f826 	bl	8003a34 <null_ptr_check>
 80039e8:	4603      	mov	r3, r0
 80039ea:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMM150_OK) && (reg_data != NULL))
 80039ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d117      	bne.n	8003a24 <bmm150_get_regs+0x52>
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d014      	beq.n	8003a24 <bmm150_get_regs+0x52>
    {
        if (dev->intf != BMM150_I2C_INTF)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	785b      	ldrb	r3, [r3, #1]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d003      	beq.n	8003a0a <bmm150_get_regs+0x38>
        {
            /* If interface selected is SPI */
            reg_addr = reg_addr | 0x80;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
 8003a04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a08:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data from the reg_addr */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68dc      	ldr	r4, [r3, #12]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	7bf8      	ldrb	r0, [r7, #15]
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	68b9      	ldr	r1, [r7, #8]
 8003a18:	47a0      	blx	r4
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	721a      	strb	r2, [r3, #8]
 8003a22:	e001      	b.n	8003a28 <bmm150_get_regs+0x56>
    }
    else
    {
        rslt = BMM150_E_NULL_PTR;
 8003a24:	23ff      	movs	r3, #255	@ 0xff
 8003a26:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8003a28:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	371c      	adds	r7, #28
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd90      	pop	{r4, r7, pc}

08003a34 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmm150_dev *dev)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00f      	beq.n	8003a62 <null_ptr_check+0x2e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00b      	beq.n	8003a62 <null_ptr_check+0x2e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d007      	beq.n	8003a62 <null_ptr_check+0x2e>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d102      	bne.n	8003a68 <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMM150_E_NULL_PTR;
 8003a62:	23ff      	movs	r3, #255	@ 0xff
 8003a64:	73fb      	strb	r3, [r7, #15]
 8003a66:	e001      	b.n	8003a6c <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMM150_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8003a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <set_power_control_bit>:

/*!
 * @brief This internal API sets/resets the power control bit of 0x4B register.
 */
static int8_t set_power_control_bit(uint8_t pwrcntrl_bit, struct bmm150_dev *dev)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	6039      	str	r1, [r7, #0]
 8003a86:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data = 0;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	73bb      	strb	r3, [r7, #14]

    /* Power control register 0x4B is read */
    rslt = bmm150_get_regs(BMM150_REG_POWER_CONTROL, &reg_data, 1, dev);
 8003a8c:	f107 010e 	add.w	r1, r7, #14
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2201      	movs	r2, #1
 8003a94:	204b      	movs	r0, #75	@ 0x4b
 8003a96:	f7ff ff9c 	bl	80039d2 <bmm150_get_regs>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	73fb      	strb	r3, [r7, #15]

    /* Proceed if everything is fine until now */
    if (rslt == BMM150_OK)
 8003a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d11e      	bne.n	8003ae4 <set_power_control_bit+0x68>
    {
        /* Sets the value of power control bit */
        reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_PWR_CNTRL, pwrcntrl_bit);
 8003aa6:	7bbb      	ldrb	r3, [r7, #14]
 8003aa8:	b25b      	sxtb	r3, r3
 8003aaa:	f023 0301 	bic.w	r3, r3, #1
 8003aae:	b25a      	sxtb	r2, r3
 8003ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	b25b      	sxtb	r3, r3
 8003aba:	4313      	orrs	r3, r2
 8003abc:	b25b      	sxtb	r3, r3
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_POWER_CONTROL, &reg_data, 1, dev);
 8003ac2:	f107 010e 	add.w	r1, r7, #14
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	204b      	movs	r0, #75	@ 0x4b
 8003acc:	f7ff ff55 	bl	800397a <bmm150_set_regs>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 8003ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d103      	bne.n	8003ae4 <set_power_control_bit+0x68>
        {
            /* Store the power control bit
             * value in dev structure
             */
            dev->pwr_cntrl_bit = pwrcntrl_bit;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	79fa      	ldrb	r2, [r7, #7]
 8003ae0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }
    }

    return rslt;
 8003ae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <read_trim_registers>:
/*!
 * @brief This internal API reads the trim registers of the sensor and stores
 * the trim values in the "trim_data" of device structure.
 */
static int8_t read_trim_registers(struct bmm150_dev *dev)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b088      	sub	sp, #32
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t trim_x1y1[2] = { 0 };
 8003af8:	2300      	movs	r3, #0
 8003afa:	833b      	strh	r3, [r7, #24]
    uint8_t trim_xyz_data[4] = { 0 };
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]
    uint8_t trim_xy1xy2[10] = { 0 };
 8003b00:	f107 0308 	add.w	r3, r7, #8
 8003b04:	2200      	movs	r2, #0
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	605a      	str	r2, [r3, #4]
 8003b0a:	811a      	strh	r2, [r3, #8]
    uint16_t temp_msb = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	83bb      	strh	r3, [r7, #28]

    /* Trim register value is read */
    rslt = bmm150_get_regs(BMM150_DIG_X1, trim_x1y1, 2, dev);
 8003b10:	f107 0118 	add.w	r1, r7, #24
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2202      	movs	r2, #2
 8003b18:	205d      	movs	r0, #93	@ 0x5d
 8003b1a:	f7ff ff5a 	bl	80039d2 <bmm150_get_regs>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 8003b22:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d16a      	bne.n	8003c00 <read_trim_registers+0x110>
    {
        rslt = bmm150_get_regs(BMM150_DIG_Z4_LSB, trim_xyz_data, 4, dev);
 8003b2a:	f107 0114 	add.w	r1, r7, #20
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2204      	movs	r2, #4
 8003b32:	2062      	movs	r0, #98	@ 0x62
 8003b34:	f7ff ff4d 	bl	80039d2 <bmm150_get_regs>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMM150_OK)
 8003b3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d15d      	bne.n	8003c00 <read_trim_registers+0x110>
        {
            rslt = bmm150_get_regs(BMM150_DIG_Z2_LSB, trim_xy1xy2, 10, dev);
 8003b44:	f107 0108 	add.w	r1, r7, #8
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	220a      	movs	r2, #10
 8003b4c:	2068      	movs	r0, #104	@ 0x68
 8003b4e:	f7ff ff40 	bl	80039d2 <bmm150_get_regs>
 8003b52:	4603      	mov	r3, r0
 8003b54:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMM150_OK)
 8003b56:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d150      	bne.n	8003c00 <read_trim_registers+0x110>
            {
                /* Trim data which is read is updated
                 * in the device structure
                 */
                dev->trim_data.dig_x1 = (int8_t)trim_x1y1[0];
 8003b5e:	7e3b      	ldrb	r3, [r7, #24]
 8003b60:	b25a      	sxtb	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	761a      	strb	r2, [r3, #24]
                dev->trim_data.dig_y1 = (int8_t)trim_x1y1[1];
 8003b66:	7e7b      	ldrb	r3, [r7, #25]
 8003b68:	b25a      	sxtb	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	765a      	strb	r2, [r3, #25]
                dev->trim_data.dig_x2 = (int8_t)trim_xyz_data[2];
 8003b6e:	7dbb      	ldrb	r3, [r7, #22]
 8003b70:	b25a      	sxtb	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	769a      	strb	r2, [r3, #26]
                dev->trim_data.dig_y2 = (int8_t)trim_xyz_data[3];
 8003b76:	7dfb      	ldrb	r3, [r7, #23]
 8003b78:	b25a      	sxtb	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	76da      	strb	r2, [r3, #27]
                temp_msb = ((uint16_t)trim_xy1xy2[3]) << 8;
 8003b7e:	7afb      	ldrb	r3, [r7, #11]
 8003b80:	021b      	lsls	r3, r3, #8
 8003b82:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z1 = (uint16_t)(temp_msb | trim_xy1xy2[2]);
 8003b84:	7abb      	ldrb	r3, [r7, #10]
 8003b86:	461a      	mov	r2, r3
 8003b88:	8bbb      	ldrh	r3, [r7, #28]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	839a      	strh	r2, [r3, #28]
                temp_msb = ((uint16_t)trim_xy1xy2[1]) << 8;
 8003b92:	7a7b      	ldrb	r3, [r7, #9]
 8003b94:	021b      	lsls	r3, r3, #8
 8003b96:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z2 = (int16_t)(temp_msb | trim_xy1xy2[0]);
 8003b98:	7a3b      	ldrb	r3, [r7, #8]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	8bbb      	ldrh	r3, [r7, #28]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	b21a      	sxth	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	83da      	strh	r2, [r3, #30]
                temp_msb = ((uint16_t)trim_xy1xy2[7]) << 8;
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	021b      	lsls	r3, r3, #8
 8003bac:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z3 = (int16_t)(temp_msb | trim_xy1xy2[6]);
 8003bae:	7bbb      	ldrb	r3, [r7, #14]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	8bbb      	ldrh	r3, [r7, #28]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	b21a      	sxth	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	841a      	strh	r2, [r3, #32]
                temp_msb = ((uint16_t)trim_xyz_data[1]) << 8;
 8003bbe:	7d7b      	ldrb	r3, [r7, #21]
 8003bc0:	021b      	lsls	r3, r3, #8
 8003bc2:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z4 = (int16_t)(temp_msb | trim_xyz_data[0]);
 8003bc4:	7d3b      	ldrb	r3, [r7, #20]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	8bbb      	ldrh	r3, [r7, #28]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	b21a      	sxth	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	845a      	strh	r2, [r3, #34]	@ 0x22
                dev->trim_data.dig_xy1 = trim_xy1xy2[9];
 8003bd4:	7c7a      	ldrb	r2, [r7, #17]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                dev->trim_data.dig_xy2 = (int8_t)trim_xy1xy2[8];
 8003bdc:	7c3b      	ldrb	r3, [r7, #16]
 8003bde:	b25a      	sxtb	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                temp_msb = ((uint16_t)(trim_xy1xy2[5] & 0x7F)) << 8;
 8003be6:	7b7b      	ldrb	r3, [r7, #13]
 8003be8:	021b      	lsls	r3, r3, #8
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 8003bf0:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_xyz1 = (uint16_t)(temp_msb | trim_xy1xy2[4]);
 8003bf2:	7b3b      	ldrb	r3, [r7, #12]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	8bbb      	ldrh	r3, [r7, #28]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	84da      	strh	r2, [r3, #38]	@ 0x26
            }
        }
    }

    return rslt;
 8003c00:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3720      	adds	r7, #32
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <BQ28Z610_ReadVoltage>:

#define CMD_VOLTAGE 0x08
#define BQ28Z610_I2C_ADDR (0x55 << 1)

HAL_StatusTypeDef BQ28Z610_ReadVoltage(I2C_HandleTypeDef *hi2c, uint16_t *voltage)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af04      	add	r7, sp, #16
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
	uint8_t rx[2];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, BQ28Z610_I2C_ADDR, CMD_VOLTAGE, I2C_MEMADD_SIZE_8BIT, rx, 2, HAL_MAX_DELAY);
 8003c16:	f04f 33ff 	mov.w	r3, #4294967295
 8003c1a:	9302      	str	r3, [sp, #8]
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	9301      	str	r3, [sp, #4]
 8003c20:	f107 0308 	add.w	r3, r7, #8
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	2301      	movs	r3, #1
 8003c28:	2208      	movs	r2, #8
 8003c2a:	21aa      	movs	r1, #170	@ 0xaa
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f002 ffcb 	bl	8006bc8 <HAL_I2C_Mem_Read>
 8003c32:	4603      	mov	r3, r0
 8003c34:	73fb      	strb	r3, [r7, #15]

	if (status == HAL_OK)
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10a      	bne.n	8003c52 <BQ28Z610_ReadVoltage+0x46>
	{
		uint16_t shifted = rx[1] << 8;
 8003c3c:	7a7b      	ldrb	r3, [r7, #9]
 8003c3e:	021b      	lsls	r3, r3, #8
 8003c40:	81bb      	strh	r3, [r7, #12]
		uint16_t lower = rx[0];
 8003c42:	7a3b      	ldrb	r3, [r7, #8]
 8003c44:	817b      	strh	r3, [r7, #10]
		*voltage = shifted | lower;
 8003c46:	89ba      	ldrh	r2, [r7, #12]
 8003c48:	897b      	ldrh	r3, [r7, #10]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	801a      	strh	r2, [r3, #0]
	}
	return status;
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
};
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <ICM42688P_disable_chip_select>:
volatile static int16_t gyro_old_y = 0;
volatile static int16_t gyro_old_p = 0;
volatile static uint32_t old_time = 0;

static void ICM42688P_disable_chip_select()
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ChipSelect_GPIO_Port, ChipSelect_Pin, GPIO_PIN_RESET);
 8003c60:	4b04      	ldr	r3, [pc, #16]	@ (8003c74 <ICM42688P_disable_chip_select+0x18>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a04      	ldr	r2, [pc, #16]	@ (8003c78 <ICM42688P_disable_chip_select+0x1c>)
 8003c66:	8811      	ldrh	r1, [r2, #0]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f002 fef8 	bl	8006a60 <HAL_GPIO_WritePin>
}
 8003c70:	bf00      	nop
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	200008e8 	.word	0x200008e8
 8003c78:	200008ec 	.word	0x200008ec

08003c7c <ICM42688P_enable_chip_select>:

static void ICM42688P_enable_chip_select()
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ChipSelect_GPIO_Port, ChipSelect_Pin, GPIO_PIN_SET);
 8003c80:	4b04      	ldr	r3, [pc, #16]	@ (8003c94 <ICM42688P_enable_chip_select+0x18>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a04      	ldr	r2, [pc, #16]	@ (8003c98 <ICM42688P_enable_chip_select+0x1c>)
 8003c86:	8811      	ldrh	r1, [r2, #0]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f002 fee8 	bl	8006a60 <HAL_GPIO_WritePin>
}
 8003c90:	bf00      	nop
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	200008e8 	.word	0x200008e8
 8003c98:	200008ec 	.word	0x200008ec

08003c9c <ICM42688P_write_reg>:

static HAL_StatusTypeDef ICM42688P_write_reg(uint8_t reg, uint8_t data)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	460a      	mov	r2, r1
 8003ca6:	71fb      	strb	r3, [r7, #7]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	71bb      	strb	r3, [r7, #6]
    uint8_t tx[2] = {reg, data};
 8003cac:	79fb      	ldrb	r3, [r7, #7]
 8003cae:	733b      	strb	r3, [r7, #12]
 8003cb0:	79bb      	ldrb	r3, [r7, #6]
 8003cb2:	737b      	strb	r3, [r7, #13]
    ICM42688P_disable_chip_select();
 8003cb4:	f7ff ffd2 	bl	8003c5c <ICM42688P_disable_chip_select>
    HAL_SPI_Transmit(hspi, tx, 2, HAL_MAX_DELAY);
 8003cb8:	4b07      	ldr	r3, [pc, #28]	@ (8003cd8 <ICM42688P_write_reg+0x3c>)
 8003cba:	6818      	ldr	r0, [r3, #0]
 8003cbc:	f107 010c 	add.w	r1, r7, #12
 8003cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	f006 fd4d 	bl	800a764 <HAL_SPI_Transmit>
    ICM42688P_enable_chip_select();
 8003cca:	f7ff ffd7 	bl	8003c7c <ICM42688P_enable_chip_select>
    return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	200008e4 	.word	0x200008e4

08003cdc <ICM42688P_read_reg>:

int16_t ICM42688P_read_reg(uint8_t reg)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b088      	sub	sp, #32
 8003ce0:	af02      	add	r7, sp, #8
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71fb      	strb	r3, [r7, #7]
    uint8_t tx[3] = { reg | 0x80, 0x00, 0x00 }; // 0x80 = read bit
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	733b      	strb	r3, [r7, #12]
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	737b      	strb	r3, [r7, #13]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	73bb      	strb	r3, [r7, #14]
    int8_t rx[3] = {0};
 8003cf8:	f107 0308 	add.w	r3, r7, #8
 8003cfc:	2100      	movs	r1, #0
 8003cfe:	460a      	mov	r2, r1
 8003d00:	801a      	strh	r2, [r3, #0]
 8003d02:	460a      	mov	r2, r1
 8003d04:	709a      	strb	r2, [r3, #2]
    ICM42688P_disable_chip_select();
 8003d06:	f7ff ffa9 	bl	8003c5c <ICM42688P_disable_chip_select>
    HAL_SPI_TransmitReceive(hspi, &tx, &rx, 3, HAL_MAX_DELAY);
 8003d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8003d48 <ICM42688P_read_reg+0x6c>)
 8003d0c:	6818      	ldr	r0, [r3, #0]
 8003d0e:	f107 0208 	add.w	r2, r7, #8
 8003d12:	f107 010c 	add.w	r1, r7, #12
 8003d16:	f04f 33ff 	mov.w	r3, #4294967295
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	f006 ffcf 	bl	800acc0 <HAL_SPI_TransmitReceive>
    ICM42688P_enable_chip_select();
 8003d22:	f7ff ffab 	bl	8003c7c <ICM42688P_enable_chip_select>

    int16_t shifted = rx[1] << 8;
 8003d26:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8003d2a:	021b      	lsls	r3, r3, #8
 8003d2c:	82fb      	strh	r3, [r7, #22]
    int16_t lower = rx[2];
 8003d2e:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003d32:	82bb      	strh	r3, [r7, #20]
    int16_t value = shifted | lower;
 8003d34:	8afa      	ldrh	r2, [r7, #22]
 8003d36:	8abb      	ldrh	r3, [r7, #20]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	827b      	strh	r3, [r7, #18]
    return value;
 8003d3c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3718      	adds	r7, #24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	200008e4 	.word	0x200008e4

08003d4c <ICM42688P_init>:

uint8_t ICM42688P_init(SPI_TypeDef *spi_handle, GPIO_TypeDef *chip_select_port, uint16_t chip_select_gpio_pin)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	4613      	mov	r3, r2
 8003d58:	80fb      	strh	r3, [r7, #6]
    hspi = spi_handle;
 8003d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8003d94 <ICM42688P_init+0x48>)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6013      	str	r3, [r2, #0]
    ChipSelect_GPIO_Port = chip_select_port;
 8003d60:	4a0d      	ldr	r2, [pc, #52]	@ (8003d98 <ICM42688P_init+0x4c>)
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	6013      	str	r3, [r2, #0]
    ChipSelect_Pin = chip_select_gpio_pin;
 8003d66:	4a0d      	ldr	r2, [pc, #52]	@ (8003d9c <ICM42688P_init+0x50>)
 8003d68:	88fb      	ldrh	r3, [r7, #6]
 8003d6a:	8013      	strh	r3, [r2, #0]
    HAL_Delay(100);
    ICM42688P_write_reg(0x11, 0x00);  // Power management
    ICM42688P_write_reg(0x10, 0x0F);  // Gyro and accel config
    */

    ICM42688P_write_reg(0x11, 0x01); // Reset Device
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	2011      	movs	r0, #17
 8003d70:	f7ff ff94 	bl	8003c9c <ICM42688P_write_reg>
    
    HAL_Delay(100);
 8003d74:	2064      	movs	r0, #100	@ 0x64
 8003d76:	f000 ff9d 	bl	8004cb4 <HAL_Delay>

    ICM42688P_write_reg(0x4E, (0b11 << 2) | (0b11 << 0)); // Enable gyro & accelerometer
 8003d7a:	210f      	movs	r1, #15
 8003d7c:	204e      	movs	r0, #78	@ 0x4e
 8003d7e:	f7ff ff8d 	bl	8003c9c <ICM42688P_write_reg>
    ICM42688P_write_reg(0x7B, (0b10 << 1));               // Enable CLKIN
 8003d82:	2104      	movs	r1, #4
 8003d84:	207b      	movs	r0, #123	@ 0x7b
 8003d86:	f7ff ff89 	bl	8003c9c <ICM42688P_write_reg>

    return 0;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	200008e4 	.word	0x200008e4
 8003d98:	200008e8 	.word	0x200008e8
 8003d9c:	200008ec 	.word	0x200008ec

08003da0 <Get_Accel_P>:

int16_t Get_Accel_P(int16_t gyro_p, uint32_t time)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	80fb      	strh	r3, [r7, #6]
    return (gyro_old_p - gyro_p); // add timer later / (old_time - time);
 8003dac:	4b06      	ldr	r3, [pc, #24]	@ (8003dc8 <Get_Accel_P+0x28>)
 8003dae:	881b      	ldrh	r3, [r3, #0]
 8003db0:	b21b      	sxth	r3, r3
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	88fb      	ldrh	r3, [r7, #6]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	b21b      	sxth	r3, r3
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	200008f2 	.word	0x200008f2

08003dcc <Get_Accel_Y>:

int16_t Get_Accel_Y(int16_t gyro_y, uint32_t time)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	6039      	str	r1, [r7, #0]
 8003dd6:	80fb      	strh	r3, [r7, #6]
    return (gyro_old_y - gyro_y); // add timer later / (old_time - time);
 8003dd8:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <Get_Accel_Y+0x28>)
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	b21b      	sxth	r3, r3
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	88fb      	ldrh	r3, [r7, #6]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	b21b      	sxth	r3, r3
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	200008f0 	.word	0x200008f0

08003df8 <Get_Accel_R>:

int16_t Get_Accel_R(int16_t gyro_r, uint32_t time)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	6039      	str	r1, [r7, #0]
 8003e02:	80fb      	strh	r3, [r7, #6]
    return (gyro_old_r - gyro_r); // add timer later / (old_time - time);
 8003e04:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <Get_Accel_R+0x28>)
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	b21b      	sxth	r3, r3
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	88fb      	ldrh	r3, [r7, #6]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	b21b      	sxth	r3, r3
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	200008ee 	.word	0x200008ee

08003e24 <ICM42688P_read_data>:

ICM42688P_AccelData ICM42688P_read_data()
{
 8003e24:	b590      	push	{r4, r7, lr}
 8003e26:	b089      	sub	sp, #36	@ 0x24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	ICM42688P_AccelData data = {0};
 8003e2c:	f107 030c 	add.w	r3, r7, #12
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	605a      	str	r2, [r3, #4]
 8003e36:	609a      	str	r2, [r3, #8]
 8003e38:	819a      	strh	r2, [r3, #12]
    data.accel_z = ICM42688P_read_reg(0x23);
 8003e3a:	2023      	movs	r0, #35	@ 0x23
 8003e3c:	f7ff ff4e 	bl	8003cdc <ICM42688P_read_reg>
 8003e40:	4603      	mov	r3, r0
 8003e42:	81bb      	strh	r3, [r7, #12]

    data.gyro_p = ICM42688P_read_reg(0x25);
 8003e44:	2025      	movs	r0, #37	@ 0x25
 8003e46:	f7ff ff49 	bl	8003cdc <ICM42688P_read_reg>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	82bb      	strh	r3, [r7, #20]
    data.gyro_y = ICM42688P_read_reg(0x27);
 8003e4e:	2027      	movs	r0, #39	@ 0x27
 8003e50:	f7ff ff44 	bl	8003cdc <ICM42688P_read_reg>
 8003e54:	4603      	mov	r3, r0
 8003e56:	82fb      	strh	r3, [r7, #22]
    data.gyro_r = ICM42688P_read_reg(0x29);
 8003e58:	2029      	movs	r0, #41	@ 0x29
 8003e5a:	f7ff ff3f 	bl	8003cdc <ICM42688P_read_reg>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	833b      	strh	r3, [r7, #24]

    uint32_t time = 0;
 8003e62:	2300      	movs	r3, #0
 8003e64:	61fb      	str	r3, [r7, #28]

    data.accel_p = Get_Accel_P(data.gyro_p, time);
 8003e66:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003e6a:	69f9      	ldr	r1, [r7, #28]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff ff97 	bl	8003da0 <Get_Accel_P>
 8003e72:	4603      	mov	r3, r0
 8003e74:	81fb      	strh	r3, [r7, #14]
    data.accel_y = Get_Accel_Y(data.gyro_y, time);
 8003e76:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003e7a:	69f9      	ldr	r1, [r7, #28]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff ffa5 	bl	8003dcc <Get_Accel_Y>
 8003e82:	4603      	mov	r3, r0
 8003e84:	823b      	strh	r3, [r7, #16]
    data.accel_r = -Get_Accel_R(data.gyro_r, time);
 8003e86:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003e8a:	69f9      	ldr	r1, [r7, #28]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff ffb3 	bl	8003df8 <Get_Accel_R>
 8003e92:	4603      	mov	r3, r0
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	425b      	negs	r3, r3
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	b21b      	sxth	r3, r3
 8003e9c:	827b      	strh	r3, [r7, #18]

    gyro_old_p = data.gyro_p;
 8003e9e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed8 <ICM42688P_read_data+0xb4>)
 8003ea4:	801a      	strh	r2, [r3, #0]
    gyro_old_y = data.gyro_y;
 8003ea6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8003edc <ICM42688P_read_data+0xb8>)
 8003eac:	801a      	strh	r2, [r3, #0]
    gyro_old_r = data.gyro_r;
 8003eae:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee0 <ICM42688P_read_data+0xbc>)
 8003eb4:	801a      	strh	r2, [r3, #0]
    old_time = time;
 8003eb6:	4a0b      	ldr	r2, [pc, #44]	@ (8003ee4 <ICM42688P_read_data+0xc0>)
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	6013      	str	r3, [r2, #0]

    return data;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	461c      	mov	r4, r3
 8003ec0:	f107 030c 	add.w	r3, r7, #12
 8003ec4:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003ec6:	6020      	str	r0, [r4, #0]
 8003ec8:	6061      	str	r1, [r4, #4]
 8003eca:	60a2      	str	r2, [r4, #8]
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	81a3      	strh	r3, [r4, #12]
}
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	3724      	adds	r7, #36	@ 0x24
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd90      	pop	{r4, r7, pc}
 8003ed8:	200008f2 	.word	0x200008f2
 8003edc:	200008f0 	.word	0x200008f0
 8003ee0:	200008ee 	.word	0x200008ee
 8003ee4:	200008f4 	.word	0x200008f4

08003ee8 <LC76G_init>:
// Initialize global fields
uint8_t gps_dma_buffer[GPS_DMA_BUFFER_SIZE] = {0};
LC76G_gps_data gps_data;

void LC76G_init()
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
    // Disable all other types of NEMA sentences
    HAL_UART_Transmit(&huart5, LC76_DISABLE_GGL, strlen(LC76_DISABLE_GGL), TIMEOUT);
 8003eec:	2305      	movs	r3, #5
 8003eee:	220f      	movs	r2, #15
 8003ef0:	4923      	ldr	r1, [pc, #140]	@ (8003f80 <LC76G_init+0x98>)
 8003ef2:	4824      	ldr	r0, [pc, #144]	@ (8003f84 <LC76G_init+0x9c>)
 8003ef4:	f008 ff2b 	bl	800cd4e <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, NULL, 32, TIMEOUT);
 8003ef8:	2305      	movs	r3, #5
 8003efa:	2220      	movs	r2, #32
 8003efc:	2100      	movs	r1, #0
 8003efe:	4821      	ldr	r0, [pc, #132]	@ (8003f84 <LC76G_init+0x9c>)
 8003f00:	f008 ffb3 	bl	800ce6a <HAL_UART_Receive>

    HAL_UART_Transmit(&huart5, LC76_DISABLE_GSA, strlen(LC76_DISABLE_GSA), TIMEOUT);
 8003f04:	2305      	movs	r3, #5
 8003f06:	220f      	movs	r2, #15
 8003f08:	491f      	ldr	r1, [pc, #124]	@ (8003f88 <LC76G_init+0xa0>)
 8003f0a:	481e      	ldr	r0, [pc, #120]	@ (8003f84 <LC76G_init+0x9c>)
 8003f0c:	f008 ff1f 	bl	800cd4e <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, NULL, 32, TIMEOUT);
 8003f10:	2305      	movs	r3, #5
 8003f12:	2220      	movs	r2, #32
 8003f14:	2100      	movs	r1, #0
 8003f16:	481b      	ldr	r0, [pc, #108]	@ (8003f84 <LC76G_init+0x9c>)
 8003f18:	f008 ffa7 	bl	800ce6a <HAL_UART_Receive>

    HAL_UART_Transmit(&huart5, LC76_DISABLE_GSV, strlen(LC76_DISABLE_GSV), TIMEOUT);
 8003f1c:	2305      	movs	r3, #5
 8003f1e:	220f      	movs	r2, #15
 8003f20:	491a      	ldr	r1, [pc, #104]	@ (8003f8c <LC76G_init+0xa4>)
 8003f22:	4818      	ldr	r0, [pc, #96]	@ (8003f84 <LC76G_init+0x9c>)
 8003f24:	f008 ff13 	bl	800cd4e <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, NULL, 32, TIMEOUT);
 8003f28:	2305      	movs	r3, #5
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	4815      	ldr	r0, [pc, #84]	@ (8003f84 <LC76G_init+0x9c>)
 8003f30:	f008 ff9b 	bl	800ce6a <HAL_UART_Receive>

    HAL_UART_Transmit(&huart5, LC76_DISABLE_RMC, strlen(LC76_DISABLE_RMC), TIMEOUT);
 8003f34:	2305      	movs	r3, #5
 8003f36:	220f      	movs	r2, #15
 8003f38:	4915      	ldr	r1, [pc, #84]	@ (8003f90 <LC76G_init+0xa8>)
 8003f3a:	4812      	ldr	r0, [pc, #72]	@ (8003f84 <LC76G_init+0x9c>)
 8003f3c:	f008 ff07 	bl	800cd4e <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, NULL, 32, TIMEOUT);
 8003f40:	2305      	movs	r3, #5
 8003f42:	2220      	movs	r2, #32
 8003f44:	2100      	movs	r1, #0
 8003f46:	480f      	ldr	r0, [pc, #60]	@ (8003f84 <LC76G_init+0x9c>)
 8003f48:	f008 ff8f 	bl	800ce6a <HAL_UART_Receive>

    HAL_UART_Transmit(&huart5, LC76_DISABLE_VTG8, strlen(LC76_DISABLE_VTG8), TIMEOUT);
 8003f4c:	2305      	movs	r3, #5
 8003f4e:	220f      	movs	r2, #15
 8003f50:	4910      	ldr	r1, [pc, #64]	@ (8003f94 <LC76G_init+0xac>)
 8003f52:	480c      	ldr	r0, [pc, #48]	@ (8003f84 <LC76G_init+0x9c>)
 8003f54:	f008 fefb 	bl	800cd4e <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, NULL, 32, TIMEOUT);
 8003f58:	2305      	movs	r3, #5
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	4809      	ldr	r0, [pc, #36]	@ (8003f84 <LC76G_init+0x9c>)
 8003f60:	f008 ff83 	bl	800ce6a <HAL_UART_Receive>

    // Enable GGA sentences
    HAL_UART_Transmit(&huart5, LC76_ENABLE_GGA, strlen(LC76_ENABLE_GGA), TIMEOUT);
 8003f64:	2305      	movs	r3, #5
 8003f66:	220f      	movs	r2, #15
 8003f68:	490b      	ldr	r1, [pc, #44]	@ (8003f98 <LC76G_init+0xb0>)
 8003f6a:	4806      	ldr	r0, [pc, #24]	@ (8003f84 <LC76G_init+0x9c>)
 8003f6c:	f008 feef 	bl	800cd4e <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, NULL, 32, TIMEOUT);
 8003f70:	2305      	movs	r3, #5
 8003f72:	2220      	movs	r2, #32
 8003f74:	2100      	movs	r1, #0
 8003f76:	4803      	ldr	r0, [pc, #12]	@ (8003f84 <LC76G_init+0x9c>)
 8003f78:	f008 ff77 	bl	800ce6a <HAL_UART_Receive>
//    __HAL_UART_CLEAR_IDLEFLAG(&huart5);
//    }
//
//    // Enable DMA reception
//    HAL_UARTEx_ReceiveToIdle_DMA(&huart5, gps_dma_buffer, GPS_DMA_BUFFER_SIZE);
}
 8003f7c:	bf00      	nop
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	0801a9cc 	.word	0x0801a9cc
 8003f84:	200006e0 	.word	0x200006e0
 8003f88:	0801a9dc 	.word	0x0801a9dc
 8003f8c:	0801a9ec 	.word	0x0801a9ec
 8003f90:	0801a9fc 	.word	0x0801a9fc
 8003f94:	0801aa0c 	.word	0x0801aa0c
 8003f98:	0801a9bc 	.word	0x0801a9bc

08003f9c <LC76G_get_array>:
	}

	return data;
}

void LC76G_get_array(UART_HandleTypeDef *huart,uint8_t *array[], uint16_t size) {
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Receive(huart, array, size, 2000);
 8003faa:	88fa      	ldrh	r2, [r7, #6]
 8003fac:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f008 ff59 	bl	800ce6a <HAL_UART_Receive>
}
 8003fb8:	bf00      	nop
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <MS5607_Init>:
/** Reset and prepare for general usage.
 * This will reset the device and perform the PROM reading to find the conversion values and if
 * the communication is working.
 */
MS5607StateTypeDef MS5607_Init(SPI_HandleTypeDef *spi_handle, GPIO_TypeDef *chip_select_port, uint16_t chip_select_gpio_pin)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	80fb      	strh	r3, [r7, #6]
  hspi = spi_handle;
 8003fce:	4a16      	ldr	r2, [pc, #88]	@ (8004028 <MS5607_Init+0x68>)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6013      	str	r3, [r2, #0]
  ChipSelect_GPIO_Port = chip_select_port;
 8003fd4:	4a15      	ldr	r2, [pc, #84]	@ (800402c <MS5607_Init+0x6c>)
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	6013      	str	r3, [r2, #0]
  ChipSelect_Pin = chip_select_gpio_pin;
 8003fda:	4a15      	ldr	r2, [pc, #84]	@ (8004030 <MS5607_Init+0x70>)
 8003fdc:	88fb      	ldrh	r3, [r7, #6]
 8003fde:	8013      	strh	r3, [r2, #0]

  enableCSB();
 8003fe0:	f000 fc0a 	bl	80047f8 <enableCSB>
  SPITransmitData = RESET_COMMAND;
 8003fe4:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <MS5607_Init+0x74>)
 8003fe6:	221e      	movs	r2, #30
 8003fe8:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(hspi, &SPITransmitData, 1, 10);
 8003fea:	4b0f      	ldr	r3, [pc, #60]	@ (8004028 <MS5607_Init+0x68>)
 8003fec:	6818      	ldr	r0, [r3, #0]
 8003fee:	230a      	movs	r3, #10
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	4910      	ldr	r1, [pc, #64]	@ (8004034 <MS5607_Init+0x74>)
 8003ff4:	f006 fbb6 	bl	800a764 <HAL_SPI_Transmit>
  HAL_Delay(3);
 8003ff8:	2003      	movs	r0, #3
 8003ffa:	f000 fe5b 	bl	8004cb4 <HAL_Delay>
  disableCSB();
 8003ffe:	f000 fc0b 	bl	8004818 <disableCSB>

  MS5607PromRead(&promData);
 8004002:	480d      	ldr	r0, [pc, #52]	@ (8004038 <MS5607_Init+0x78>)
 8004004:	f000 f81a 	bl	800403c <MS5607PromRead>

  if (promData.reserved == 0x00 || promData.reserved == 0xff)
 8004008:	4b0b      	ldr	r3, [pc, #44]	@ (8004038 <MS5607_Init+0x78>)
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <MS5607_Init+0x58>
 8004010:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <MS5607_Init+0x78>)
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	2bff      	cmp	r3, #255	@ 0xff
 8004016:	d101      	bne.n	800401c <MS5607_Init+0x5c>
    return MS5607_STATE_FAILED;
 8004018:	2300      	movs	r3, #0
 800401a:	e000      	b.n	800401e <MS5607_Init+0x5e>
  else
    return MS5607_STATE_READY;
 800401c:	2301      	movs	r3, #1
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	200008f8 	.word	0x200008f8
 800402c:	200008fc 	.word	0x200008fc
 8004030:	20000900 	.word	0x20000900
 8004034:	20000902 	.word	0x20000902
 8004038:	20000908 	.word	0x20000908

0800403c <MS5607PromRead>:

/* Performs a reading on the devices PROM. */
void MS5607PromRead(struct promData *prom)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint8_t address;
  uint16_t *structPointer;

  /* As the PROM is made of 8 16bit addresses I used a pointer for accessing the data structure */
  structPointer = (uint16_t *)prom;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	613b      	str	r3, [r7, #16]

  for (address = 0; address < 8; address++)
 8004048:	2300      	movs	r3, #0
 800404a:	75fb      	strb	r3, [r7, #23]
 800404c:	e021      	b.n	8004092 <MS5607PromRead+0x56>
  {
    SPITransmitData = PROM_READ(address);
 800404e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	b25b      	sxtb	r3, r3
 8004056:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800405a:	b25b      	sxtb	r3, r3
 800405c:	b2da      	uxtb	r2, r3
 800405e:	4b1e      	ldr	r3, [pc, #120]	@ (80040d8 <MS5607PromRead+0x9c>)
 8004060:	701a      	strb	r2, [r3, #0]
    enableCSB();
 8004062:	f000 fbc9 	bl	80047f8 <enableCSB>
    HAL_SPI_Transmit(hspi, &SPITransmitData, 1, 10);
 8004066:	4b1d      	ldr	r3, [pc, #116]	@ (80040dc <MS5607PromRead+0xa0>)
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	230a      	movs	r3, #10
 800406c:	2201      	movs	r2, #1
 800406e:	491a      	ldr	r1, [pc, #104]	@ (80040d8 <MS5607PromRead+0x9c>)
 8004070:	f006 fb78 	bl	800a764 <HAL_SPI_Transmit>
    /* Receive two bytes at once and stores it directly at the structure */
    HAL_SPI_Receive(hspi, structPointer, 2, 10);
 8004074:	4b19      	ldr	r3, [pc, #100]	@ (80040dc <MS5607PromRead+0xa0>)
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	230a      	movs	r3, #10
 800407a:	2202      	movs	r2, #2
 800407c:	6939      	ldr	r1, [r7, #16]
 800407e:	f006 fce7 	bl	800aa50 <HAL_SPI_Receive>
    disableCSB();
 8004082:	f000 fbc9 	bl	8004818 <disableCSB>
    structPointer++;
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	3302      	adds	r3, #2
 800408a:	613b      	str	r3, [r7, #16]
  for (address = 0; address < 8; address++)
 800408c:	7dfb      	ldrb	r3, [r7, #23]
 800408e:	3301      	adds	r3, #1
 8004090:	75fb      	strb	r3, [r7, #23]
 8004092:	7dfb      	ldrb	r3, [r7, #23]
 8004094:	2b07      	cmp	r3, #7
 8004096:	d9da      	bls.n	800404e <MS5607PromRead+0x12>
  }

  /* Byte swap on 16bit integers*/
  structPointer = (uint16_t *)prom;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	613b      	str	r3, [r7, #16]
  for (address = 0; address < 8; address++)
 800409c:	2300      	movs	r3, #0
 800409e:	75fb      	strb	r3, [r7, #23]
 80040a0:	e012      	b.n	80040c8 <MS5607PromRead+0x8c>
  {
    uint8_t *toSwap = (uint8_t *)structPointer;
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	60fb      	str	r3, [r7, #12]
    uint8_t secondByte = toSwap[0];
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	72fb      	strb	r3, [r7, #11]
    toSwap[0] = toSwap[1];
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	785a      	ldrb	r2, [r3, #1]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	701a      	strb	r2, [r3, #0]
    toSwap[1] = secondByte;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	3301      	adds	r3, #1
 80040b8:	7afa      	ldrb	r2, [r7, #11]
 80040ba:	701a      	strb	r2, [r3, #0]
    structPointer++;
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	3302      	adds	r3, #2
 80040c0:	613b      	str	r3, [r7, #16]
  for (address = 0; address < 8; address++)
 80040c2:	7dfb      	ldrb	r3, [r7, #23]
 80040c4:	3301      	adds	r3, #1
 80040c6:	75fb      	strb	r3, [r7, #23]
 80040c8:	7dfb      	ldrb	r3, [r7, #23]
 80040ca:	2b07      	cmp	r3, #7
 80040cc:	d9e9      	bls.n	80040a2 <MS5607PromRead+0x66>
  }
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	3718      	adds	r7, #24
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	20000902 	.word	0x20000902
 80040dc:	200008f8 	.word	0x200008f8

080040e0 <MS5607UncompensatedRead>:

/* Performs a reading on the devices PROM. */
void MS5607UncompensatedRead(struct MS5607UncompensatedValues *uncompValues)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]

  /*Sensor reply data buffer*/
  uint8_t reply[3];

  enableCSB();
 80040e8:	f000 fb86 	bl	80047f8 <enableCSB>
  /* Assemble the conversion command based on previously set OSR */
  SPITransmitData = CONVERT_D1_COMMAND | Pressure_OSR;
 80040ec:	4b54      	ldr	r3, [pc, #336]	@ (8004240 <MS5607UncompensatedRead+0x160>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	4b53      	ldr	r3, [pc, #332]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 80040f8:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(hspi, &SPITransmitData, 1, 10);
 80040fa:	4b53      	ldr	r3, [pc, #332]	@ (8004248 <MS5607UncompensatedRead+0x168>)
 80040fc:	6818      	ldr	r0, [r3, #0]
 80040fe:	230a      	movs	r3, #10
 8004100:	2201      	movs	r2, #1
 8004102:	4950      	ldr	r1, [pc, #320]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 8004104:	f006 fb2e 	bl	800a764 <HAL_SPI_Transmit>

  if (Pressure_OSR == 0x00)
 8004108:	4b4d      	ldr	r3, [pc, #308]	@ (8004240 <MS5607UncompensatedRead+0x160>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d103      	bne.n	8004118 <MS5607UncompensatedRead+0x38>
    HAL_Delay(1);
 8004110:	2001      	movs	r0, #1
 8004112:	f000 fdcf 	bl	8004cb4 <HAL_Delay>
 8004116:	e01a      	b.n	800414e <MS5607UncompensatedRead+0x6e>
  else if (Pressure_OSR == 0x02)
 8004118:	4b49      	ldr	r3, [pc, #292]	@ (8004240 <MS5607UncompensatedRead+0x160>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b02      	cmp	r3, #2
 800411e:	d103      	bne.n	8004128 <MS5607UncompensatedRead+0x48>
    HAL_Delay(2);
 8004120:	2002      	movs	r0, #2
 8004122:	f000 fdc7 	bl	8004cb4 <HAL_Delay>
 8004126:	e012      	b.n	800414e <MS5607UncompensatedRead+0x6e>
  else if (Pressure_OSR == 0x04)
 8004128:	4b45      	ldr	r3, [pc, #276]	@ (8004240 <MS5607UncompensatedRead+0x160>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	2b04      	cmp	r3, #4
 800412e:	d103      	bne.n	8004138 <MS5607UncompensatedRead+0x58>
    HAL_Delay(3);
 8004130:	2003      	movs	r0, #3
 8004132:	f000 fdbf 	bl	8004cb4 <HAL_Delay>
 8004136:	e00a      	b.n	800414e <MS5607UncompensatedRead+0x6e>
  else if (Pressure_OSR == 0x06)
 8004138:	4b41      	ldr	r3, [pc, #260]	@ (8004240 <MS5607UncompensatedRead+0x160>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b06      	cmp	r3, #6
 800413e:	d103      	bne.n	8004148 <MS5607UncompensatedRead+0x68>
    HAL_Delay(5);
 8004140:	2005      	movs	r0, #5
 8004142:	f000 fdb7 	bl	8004cb4 <HAL_Delay>
 8004146:	e002      	b.n	800414e <MS5607UncompensatedRead+0x6e>
  else
    HAL_Delay(10);
 8004148:	200a      	movs	r0, #10
 800414a:	f000 fdb3 	bl	8004cb4 <HAL_Delay>

  disableCSB();
 800414e:	f000 fb63 	bl	8004818 <disableCSB>

  /* Performs the reading of the 24 bits from the ADC */

  enableCSB();
 8004152:	f000 fb51 	bl	80047f8 <enableCSB>

  SPITransmitData = READ_ADC_COMMAND;
 8004156:	4b3b      	ldr	r3, [pc, #236]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(hspi, &SPITransmitData, 1, 10);
 800415c:	4b3a      	ldr	r3, [pc, #232]	@ (8004248 <MS5607UncompensatedRead+0x168>)
 800415e:	6818      	ldr	r0, [r3, #0]
 8004160:	230a      	movs	r3, #10
 8004162:	2201      	movs	r2, #1
 8004164:	4937      	ldr	r1, [pc, #220]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 8004166:	f006 fafd 	bl	800a764 <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, reply, 3, 10);
 800416a:	4b37      	ldr	r3, [pc, #220]	@ (8004248 <MS5607UncompensatedRead+0x168>)
 800416c:	6818      	ldr	r0, [r3, #0]
 800416e:	f107 010c 	add.w	r1, r7, #12
 8004172:	230a      	movs	r3, #10
 8004174:	2203      	movs	r2, #3
 8004176:	f006 fc6b 	bl	800aa50 <HAL_SPI_Receive>

  disableCSB();
 800417a:	f000 fb4d 	bl	8004818 <disableCSB>

  /* Tranfer the 24bits read into a 32bit int */
  uncompValues->pressure = ((uint32_t)reply[0] << 16) | ((uint32_t)reply[1] << 8) | (uint32_t)reply[2];
 800417e:	7b3b      	ldrb	r3, [r7, #12]
 8004180:	041a      	lsls	r2, r3, #16
 8004182:	7b7b      	ldrb	r3, [r7, #13]
 8004184:	021b      	lsls	r3, r3, #8
 8004186:	4313      	orrs	r3, r2
 8004188:	7bba      	ldrb	r2, [r7, #14]
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	601a      	str	r2, [r3, #0]

  enableCSB();
 8004190:	f000 fb32 	bl	80047f8 <enableCSB>

  /* Assemble the conversion command based on previously set OSR */
  SPITransmitData = CONVERT_D2_COMMAND | Temperature_OSR;
 8004194:	4b2d      	ldr	r3, [pc, #180]	@ (800424c <MS5607UncompensatedRead+0x16c>)
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800419c:	b2da      	uxtb	r2, r3
 800419e:	4b29      	ldr	r3, [pc, #164]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 80041a0:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(hspi, &SPITransmitData, 1, 10);
 80041a2:	4b29      	ldr	r3, [pc, #164]	@ (8004248 <MS5607UncompensatedRead+0x168>)
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	230a      	movs	r3, #10
 80041a8:	2201      	movs	r2, #1
 80041aa:	4926      	ldr	r1, [pc, #152]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 80041ac:	f006 fada 	bl	800a764 <HAL_SPI_Transmit>

  if (Temperature_OSR == 0x00)
 80041b0:	4b26      	ldr	r3, [pc, #152]	@ (800424c <MS5607UncompensatedRead+0x16c>)
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d103      	bne.n	80041c0 <MS5607UncompensatedRead+0xe0>
    HAL_Delay(1);
 80041b8:	2001      	movs	r0, #1
 80041ba:	f000 fd7b 	bl	8004cb4 <HAL_Delay>
 80041be:	e01a      	b.n	80041f6 <MS5607UncompensatedRead+0x116>
  else if (Temperature_OSR == 0x02)
 80041c0:	4b22      	ldr	r3, [pc, #136]	@ (800424c <MS5607UncompensatedRead+0x16c>)
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d103      	bne.n	80041d0 <MS5607UncompensatedRead+0xf0>
    HAL_Delay(2);
 80041c8:	2002      	movs	r0, #2
 80041ca:	f000 fd73 	bl	8004cb4 <HAL_Delay>
 80041ce:	e012      	b.n	80041f6 <MS5607UncompensatedRead+0x116>
  else if (Temperature_OSR == 0x04)
 80041d0:	4b1e      	ldr	r3, [pc, #120]	@ (800424c <MS5607UncompensatedRead+0x16c>)
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d103      	bne.n	80041e0 <MS5607UncompensatedRead+0x100>
    HAL_Delay(3);
 80041d8:	2003      	movs	r0, #3
 80041da:	f000 fd6b 	bl	8004cb4 <HAL_Delay>
 80041de:	e00a      	b.n	80041f6 <MS5607UncompensatedRead+0x116>
  else if (Temperature_OSR == 0x06)
 80041e0:	4b1a      	ldr	r3, [pc, #104]	@ (800424c <MS5607UncompensatedRead+0x16c>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2b06      	cmp	r3, #6
 80041e6:	d103      	bne.n	80041f0 <MS5607UncompensatedRead+0x110>
    HAL_Delay(5);
 80041e8:	2005      	movs	r0, #5
 80041ea:	f000 fd63 	bl	8004cb4 <HAL_Delay>
 80041ee:	e002      	b.n	80041f6 <MS5607UncompensatedRead+0x116>
  else
    HAL_Delay(10);
 80041f0:	200a      	movs	r0, #10
 80041f2:	f000 fd5f 	bl	8004cb4 <HAL_Delay>

  disableCSB();
 80041f6:	f000 fb0f 	bl	8004818 <disableCSB>

  enableCSB();
 80041fa:	f000 fafd 	bl	80047f8 <enableCSB>

  SPITransmitData = READ_ADC_COMMAND;
 80041fe:	4b11      	ldr	r3, [pc, #68]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 8004200:	2200      	movs	r2, #0
 8004202:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(hspi, &SPITransmitData, 1, 10);
 8004204:	4b10      	ldr	r3, [pc, #64]	@ (8004248 <MS5607UncompensatedRead+0x168>)
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	230a      	movs	r3, #10
 800420a:	2201      	movs	r2, #1
 800420c:	490d      	ldr	r1, [pc, #52]	@ (8004244 <MS5607UncompensatedRead+0x164>)
 800420e:	f006 faa9 	bl	800a764 <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, reply, 3, 10);
 8004212:	4b0d      	ldr	r3, [pc, #52]	@ (8004248 <MS5607UncompensatedRead+0x168>)
 8004214:	6818      	ldr	r0, [r3, #0]
 8004216:	f107 010c 	add.w	r1, r7, #12
 800421a:	230a      	movs	r3, #10
 800421c:	2203      	movs	r2, #3
 800421e:	f006 fc17 	bl	800aa50 <HAL_SPI_Receive>

  disableCSB();
 8004222:	f000 faf9 	bl	8004818 <disableCSB>

  /* Assemble the conversion command based on previously set OSR */
  uncompValues->temperature = ((uint32_t)reply[0] << 16) | ((uint32_t)reply[1] << 8) | (uint32_t)reply[2];
 8004226:	7b3b      	ldrb	r3, [r7, #12]
 8004228:	041a      	lsls	r2, r3, #16
 800422a:	7b7b      	ldrb	r3, [r7, #13]
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	4313      	orrs	r3, r2
 8004230:	7bba      	ldrb	r2, [r7, #14]
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	605a      	str	r2, [r3, #4]
}
 8004238:	bf00      	nop
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20000903 	.word	0x20000903
 8004244:	20000902 	.word	0x20000902
 8004248:	200008f8 	.word	0x200008f8
 800424c:	20000904 	.word	0x20000904

08004250 <MS5607Convert>:

/* Performs the data conversion according to the MS5607 datasheet */
void MS5607Convert(struct MS5607UncompensatedValues *sample, struct MS5607IntReadings *value)
{
 8004250:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004254:	b0d7      	sub	sp, #348	@ 0x15c
 8004256:	af00      	add	r7, sp, #0
 8004258:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 800425c:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
  int32_t dT;
  int32_t TEMP;
  int64_t OFF;
  int64_t SENS;

  dT = sample->temperature - ((int32_t)(promData.tref << 8));
 8004260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004264:	685a      	ldr	r2, [r3, #4]
 8004266:	4bda      	ldr	r3, [pc, #872]	@ (80045d0 <MS5607Convert+0x380>)
 8004268:	895b      	ldrh	r3, [r3, #10]
 800426a:	021b      	lsls	r3, r3, #8
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

  TEMP = 2000 + (((int64_t)dT * promData.tempsens) >> 23);
 8004272:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004276:	17da      	asrs	r2, r3, #31
 8004278:	469a      	mov	sl, r3
 800427a:	4693      	mov	fp, r2
 800427c:	4bd4      	ldr	r3, [pc, #848]	@ (80045d0 <MS5607Convert+0x380>)
 800427e:	899b      	ldrh	r3, [r3, #12]
 8004280:	b29b      	uxth	r3, r3
 8004282:	2200      	movs	r2, #0
 8004284:	4698      	mov	r8, r3
 8004286:	4691      	mov	r9, r2
 8004288:	fb08 f20b 	mul.w	r2, r8, fp
 800428c:	fb0a f309 	mul.w	r3, sl, r9
 8004290:	4413      	add	r3, r2
 8004292:	fbaa 4508 	umull	r4, r5, sl, r8
 8004296:	442b      	add	r3, r5
 8004298:	461d      	mov	r5, r3
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	f04f 0300 	mov.w	r3, #0
 80042a2:	0de2      	lsrs	r2, r4, #23
 80042a4:	ea42 2245 	orr.w	r2, r2, r5, lsl #9
 80042a8:	15eb      	asrs	r3, r5, #23
 80042aa:	4613      	mov	r3, r2
 80042ac:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80042b0:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

  OFF = ((int64_t)promData.off << 17) + (((int64_t)promData.tco * dT) >> 6);
 80042b4:	4bc6      	ldr	r3, [pc, #792]	@ (80045d0 <MS5607Convert+0x380>)
 80042b6:	889b      	ldrh	r3, [r3, #4]
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2200      	movs	r2, #0
 80042bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042c0:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80042c4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042c8:	460b      	mov	r3, r1
 80042ca:	0bdb      	lsrs	r3, r3, #15
 80042cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80042d0:	460b      	mov	r3, r1
 80042d2:	045b      	lsls	r3, r3, #17
 80042d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042d8:	4bbd      	ldr	r3, [pc, #756]	@ (80045d0 <MS5607Convert+0x380>)
 80042da:	891b      	ldrh	r3, [r3, #8]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2200      	movs	r2, #0
 80042e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042e4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80042e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80042ec:	17da      	asrs	r2, r3, #31
 80042ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042f2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80042f6:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80042fa:	462b      	mov	r3, r5
 80042fc:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8004300:	4642      	mov	r2, r8
 8004302:	fb02 f203 	mul.w	r2, r2, r3
 8004306:	464b      	mov	r3, r9
 8004308:	4621      	mov	r1, r4
 800430a:	fb01 f303 	mul.w	r3, r1, r3
 800430e:	4413      	add	r3, r2
 8004310:	4622      	mov	r2, r4
 8004312:	4641      	mov	r1, r8
 8004314:	fba2 1201 	umull	r1, r2, r2, r1
 8004318:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 800431c:	460a      	mov	r2, r1
 800431e:	f8c7 2108 	str.w	r2, [r7, #264]	@ 0x108
 8004322:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8004326:	4413      	add	r3, r2
 8004328:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800432c:	f04f 0200 	mov.w	r2, #0
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8004338:	4621      	mov	r1, r4
 800433a:	098a      	lsrs	r2, r1, #6
 800433c:	4629      	mov	r1, r5
 800433e:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 8004342:	4629      	mov	r1, r5
 8004344:	118b      	asrs	r3, r1, #6
 8004346:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800434a:	4621      	mov	r1, r4
 800434c:	1889      	adds	r1, r1, r2
 800434e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004350:	4629      	mov	r1, r5
 8004352:	eb43 0101 	adc.w	r1, r3, r1
 8004356:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8004358:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800435c:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
  SENS = ((int64_t)promData.sens << 16) + (((int64_t)promData.tcs * dT) >> 7);
 8004360:	4b9b      	ldr	r3, [pc, #620]	@ (80045d0 <MS5607Convert+0x380>)
 8004362:	885b      	ldrh	r3, [r3, #2]
 8004364:	b29b      	uxth	r3, r3
 8004366:	2200      	movs	r2, #0
 8004368:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800436c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004370:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004374:	460b      	mov	r3, r1
 8004376:	0c1b      	lsrs	r3, r3, #16
 8004378:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800437c:	460b      	mov	r3, r1
 800437e:	041b      	lsls	r3, r3, #16
 8004380:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004384:	4b92      	ldr	r3, [pc, #584]	@ (80045d0 <MS5607Convert+0x380>)
 8004386:	88db      	ldrh	r3, [r3, #6]
 8004388:	b29b      	uxth	r3, r3
 800438a:	2200      	movs	r2, #0
 800438c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004390:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004394:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004398:	17da      	asrs	r2, r3, #31
 800439a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800439e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80043a2:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 80043a6:	462b      	mov	r3, r5
 80043a8:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80043ac:	4642      	mov	r2, r8
 80043ae:	fb02 f203 	mul.w	r2, r2, r3
 80043b2:	464b      	mov	r3, r9
 80043b4:	4621      	mov	r1, r4
 80043b6:	fb01 f303 	mul.w	r3, r1, r3
 80043ba:	4413      	add	r3, r2
 80043bc:	4622      	mov	r2, r4
 80043be:	4641      	mov	r1, r8
 80043c0:	fba2 1201 	umull	r1, r2, r2, r1
 80043c4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80043c8:	460a      	mov	r2, r1
 80043ca:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 80043ce:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80043d2:	4413      	add	r3, r2
 80043d4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80043e4:	4621      	mov	r1, r4
 80043e6:	09ca      	lsrs	r2, r1, #7
 80043e8:	4629      	mov	r1, r5
 80043ea:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 80043ee:	4629      	mov	r1, r5
 80043f0:	11cb      	asrs	r3, r1, #7
 80043f2:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80043f6:	4621      	mov	r1, r4
 80043f8:	1889      	adds	r1, r1, r2
 80043fa:	6339      	str	r1, [r7, #48]	@ 0x30
 80043fc:	4629      	mov	r1, r5
 80043fe:	eb43 0101 	adc.w	r1, r3, r1
 8004402:	6379      	str	r1, [r7, #52]	@ 0x34
 8004404:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8004408:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140

  /**/
  if (TEMP < 2000)
 800440c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004410:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004414:	f280 8152 	bge.w	80046bc <MS5607Convert+0x46c>
  {
    int32_t T2 = ((int64_t)dT * (int64_t)dT) >> 31;
 8004418:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800441c:	17da      	asrs	r2, r3, #31
 800441e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004422:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004426:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800442a:	17da      	asrs	r2, r3, #31
 800442c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004430:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004434:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8004438:	462b      	mov	r3, r5
 800443a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800443e:	4642      	mov	r2, r8
 8004440:	fb02 f203 	mul.w	r2, r2, r3
 8004444:	464b      	mov	r3, r9
 8004446:	4621      	mov	r1, r4
 8004448:	fb01 f303 	mul.w	r3, r1, r3
 800444c:	4413      	add	r3, r2
 800444e:	4622      	mov	r2, r4
 8004450:	4641      	mov	r1, r8
 8004452:	fba2 1201 	umull	r1, r2, r2, r1
 8004456:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 800445a:	460a      	mov	r2, r1
 800445c:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8004460:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8004464:	4413      	add	r3, r2
 8004466:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f04f 0300 	mov.w	r3, #0
 8004472:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8004476:	4621      	mov	r1, r4
 8004478:	0fca      	lsrs	r2, r1, #31
 800447a:	4629      	mov	r1, r5
 800447c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004480:	4629      	mov	r1, r5
 8004482:	17cb      	asrs	r3, r1, #31
 8004484:	4613      	mov	r3, r2
 8004486:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    int32_t TEMPM = TEMP - 2000;
 800448a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800448e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8004492:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    int64_t OFF2 = (61 * (int64_t)TEMPM * (int64_t)TEMPM) >> 4;
 8004496:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800449a:	17da      	asrs	r2, r3, #31
 800449c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80044a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80044a4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80044a8:	17da      	asrs	r2, r3, #31
 80044aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044ae:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80044b2:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80044b6:	462b      	mov	r3, r5
 80044b8:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 80044bc:	4642      	mov	r2, r8
 80044be:	fb02 f203 	mul.w	r2, r2, r3
 80044c2:	464b      	mov	r3, r9
 80044c4:	4621      	mov	r1, r4
 80044c6:	fb01 f303 	mul.w	r3, r1, r3
 80044ca:	4413      	add	r3, r2
 80044cc:	4622      	mov	r2, r4
 80044ce:	4641      	mov	r1, r8
 80044d0:	fba2 1201 	umull	r1, r2, r2, r1
 80044d4:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80044d8:	460a      	mov	r2, r1
 80044da:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80044de:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80044e2:	4413      	add	r3, r2
 80044e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80044e8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80044ec:	4622      	mov	r2, r4
 80044ee:	462b      	mov	r3, r5
 80044f0:	f04f 0000 	mov.w	r0, #0
 80044f4:	f04f 0100 	mov.w	r1, #0
 80044f8:	0119      	lsls	r1, r3, #4
 80044fa:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80044fe:	0110      	lsls	r0, r2, #4
 8004500:	4602      	mov	r2, r0
 8004502:	460b      	mov	r3, r1
 8004504:	4621      	mov	r1, r4
 8004506:	1a51      	subs	r1, r2, r1
 8004508:	62b9      	str	r1, [r7, #40]	@ 0x28
 800450a:	4629      	mov	r1, r5
 800450c:	eb63 0301 	sbc.w	r3, r3, r1
 8004510:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004512:	f04f 0200 	mov.w	r2, #0
 8004516:	f04f 0300 	mov.w	r3, #0
 800451a:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800451e:	4649      	mov	r1, r9
 8004520:	008b      	lsls	r3, r1, #2
 8004522:	4641      	mov	r1, r8
 8004524:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004528:	4641      	mov	r1, r8
 800452a:	008a      	lsls	r2, r1, #2
 800452c:	4610      	mov	r0, r2
 800452e:	4619      	mov	r1, r3
 8004530:	4603      	mov	r3, r0
 8004532:	4622      	mov	r2, r4
 8004534:	189b      	adds	r3, r3, r2
 8004536:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004538:	462b      	mov	r3, r5
 800453a:	460a      	mov	r2, r1
 800453c:	eb42 0303 	adc.w	r3, r2, r3
 8004540:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004542:	f04f 0200 	mov.w	r2, #0
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800454e:	4621      	mov	r1, r4
 8004550:	090a      	lsrs	r2, r1, #4
 8004552:	4629      	mov	r1, r5
 8004554:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8004558:	4629      	mov	r1, r5
 800455a:	110b      	asrs	r3, r1, #4
 800455c:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
    int64_t SENS2 = 2 * (int64_t)TEMPM * (int64_t)TEMPM;
 8004560:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004564:	17da      	asrs	r2, r3, #31
 8004566:	673b      	str	r3, [r7, #112]	@ 0x70
 8004568:	677a      	str	r2, [r7, #116]	@ 0x74
 800456a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800456e:	17da      	asrs	r2, r3, #31
 8004570:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004572:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004574:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8004578:	462b      	mov	r3, r5
 800457a:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 800457e:	4642      	mov	r2, r8
 8004580:	fb02 f203 	mul.w	r2, r2, r3
 8004584:	464b      	mov	r3, r9
 8004586:	4621      	mov	r1, r4
 8004588:	fb01 f303 	mul.w	r3, r1, r3
 800458c:	4413      	add	r3, r2
 800458e:	4622      	mov	r2, r4
 8004590:	4641      	mov	r1, r8
 8004592:	fba2 1201 	umull	r1, r2, r2, r1
 8004596:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800459a:	460a      	mov	r2, r1
 800459c:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80045a0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80045a4:	4413      	add	r3, r2
 80045a6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80045aa:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80045ae:	460b      	mov	r3, r1
 80045b0:	18db      	adds	r3, r3, r3
 80045b2:	623b      	str	r3, [r7, #32]
 80045b4:	4613      	mov	r3, r2
 80045b6:	eb42 0303 	adc.w	r3, r2, r3
 80045ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80045bc:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80045c0:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
    if (TEMP < -1500)
 80045c4:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 80045c8:	4b02      	ldr	r3, [pc, #8]	@ (80045d4 <MS5607Convert+0x384>)
 80045ca:	429a      	cmp	r2, r3
 80045cc:	da55      	bge.n	800467a <MS5607Convert+0x42a>
 80045ce:	e003      	b.n	80045d8 <MS5607Convert+0x388>
 80045d0:	20000908 	.word	0x20000908
 80045d4:	fffffa24 	.word	0xfffffa24
    {
      int32_t TEMPP = TEMP + 1500;
 80045d8:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80045dc:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 80045e0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
      int32_t TEMPP2 = TEMPP * TEMPP;
 80045e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80045e8:	fb03 f303 	mul.w	r3, r3, r3
 80045ec:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
      OFF2 = OFF2 + (int64_t)15 * TEMPP2;
 80045f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80045f4:	17da      	asrs	r2, r3, #31
 80045f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80045f8:	667a      	str	r2, [r7, #100]	@ 0x64
 80045fa:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80045fe:	4622      	mov	r2, r4
 8004600:	462b      	mov	r3, r5
 8004602:	f04f 0000 	mov.w	r0, #0
 8004606:	f04f 0100 	mov.w	r1, #0
 800460a:	0119      	lsls	r1, r3, #4
 800460c:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8004610:	0110      	lsls	r0, r2, #4
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	4621      	mov	r1, r4
 8004618:	1a51      	subs	r1, r2, r1
 800461a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800461c:	4629      	mov	r1, r5
 800461e:	eb63 0301 	sbc.w	r3, r3, r1
 8004622:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004624:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8004628:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800462c:	4621      	mov	r1, r4
 800462e:	1851      	adds	r1, r2, r1
 8004630:	61b9      	str	r1, [r7, #24]
 8004632:	4629      	mov	r1, r5
 8004634:	eb43 0101 	adc.w	r1, r3, r1
 8004638:	61f9      	str	r1, [r7, #28]
 800463a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800463e:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
      SENS2 = SENS2 + (int64_t)8 * TEMPP2;
 8004642:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004646:	17da      	asrs	r2, r3, #31
 8004648:	653b      	str	r3, [r7, #80]	@ 0x50
 800464a:	657a      	str	r2, [r7, #84]	@ 0x54
 800464c:	f04f 0000 	mov.w	r0, #0
 8004650:	f04f 0100 	mov.w	r1, #0
 8004654:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8004658:	462b      	mov	r3, r5
 800465a:	00d9      	lsls	r1, r3, #3
 800465c:	4623      	mov	r3, r4
 800465e:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8004662:	4623      	mov	r3, r4
 8004664:	00d8      	lsls	r0, r3, #3
 8004666:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800466a:	1814      	adds	r4, r2, r0
 800466c:	613c      	str	r4, [r7, #16]
 800466e:	414b      	adcs	r3, r1
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004676:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
    }
    TEMP -= T2;
 800467a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800467e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    OFF -= OFF2;
 8004688:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800468c:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8004690:	1a84      	subs	r4, r0, r2
 8004692:	60bc      	str	r4, [r7, #8]
 8004694:	eb61 0303 	sbc.w	r3, r1, r3
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800469e:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
    SENS -= SENS2;
 80046a2:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 80046a6:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80046aa:	1a84      	subs	r4, r0, r2
 80046ac:	603c      	str	r4, [r7, #0]
 80046ae:	eb61 0303 	sbc.w	r3, r1, r3
 80046b2:	607b      	str	r3, [r7, #4]
 80046b4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80046b8:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
  }

  value->pressure = ((((int64_t)sample->pressure * SENS) >> 21) - OFF) >> 15;
 80046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2200      	movs	r2, #0
 80046c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046c6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80046c8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80046cc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80046d0:	462a      	mov	r2, r5
 80046d2:	fb02 f203 	mul.w	r2, r2, r3
 80046d6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80046da:	4621      	mov	r1, r4
 80046dc:	fb01 f303 	mul.w	r3, r1, r3
 80046e0:	4413      	add	r3, r2
 80046e2:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 80046e6:	4621      	mov	r1, r4
 80046e8:	fba2 1201 	umull	r1, r2, r2, r1
 80046ec:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80046f0:	460a      	mov	r2, r1
 80046f2:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80046f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80046fa:	4413      	add	r3, r2
 80046fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800470c:	4621      	mov	r1, r4
 800470e:	0d4a      	lsrs	r2, r1, #21
 8004710:	4629      	mov	r1, r5
 8004712:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 8004716:	4629      	mov	r1, r5
 8004718:	154b      	asrs	r3, r1, #21
 800471a:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800471e:	1a14      	subs	r4, r2, r0
 8004720:	643c      	str	r4, [r7, #64]	@ 0x40
 8004722:	eb63 0301 	sbc.w	r3, r3, r1
 8004726:	647b      	str	r3, [r7, #68]	@ 0x44
 8004728:	f04f 0200 	mov.w	r2, #0
 800472c:	f04f 0300 	mov.w	r3, #0
 8004730:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8004734:	4621      	mov	r1, r4
 8004736:	0bca      	lsrs	r2, r1, #15
 8004738:	4629      	mov	r1, r5
 800473a:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 800473e:	4629      	mov	r1, r5
 8004740:	13cb      	asrs	r3, r1, #15
 8004742:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004746:	601a      	str	r2, [r3, #0]
  value->temperature = TEMP;
 8004748:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800474c:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8004750:	605a      	str	r2, [r3, #4]
}
 8004752:	bf00      	nop
 8004754:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 8004758:	46bd      	mov	sp, r7
 800475a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800475e:	4770      	bx	lr

08004760 <MS5607Update>:

/* Performs the sensor reading updating the data structures */
void MS5607Update(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  MS5607UncompensatedRead(&uncompValues);
 8004764:	4804      	ldr	r0, [pc, #16]	@ (8004778 <MS5607Update+0x18>)
 8004766:	f7ff fcbb 	bl	80040e0 <MS5607UncompensatedRead>
  MS5607Convert(&uncompValues, &readings);
 800476a:	4904      	ldr	r1, [pc, #16]	@ (800477c <MS5607Update+0x1c>)
 800476c:	4802      	ldr	r0, [pc, #8]	@ (8004778 <MS5607Update+0x18>)
 800476e:	f7ff fd6f 	bl	8004250 <MS5607Convert>
}
 8004772:	bf00      	nop
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20000918 	.word	0x20000918
 800477c:	20000920 	.word	0x20000920

08004780 <MS5607ReadValues>:

MS5607Readings MS5607ReadValues(void)
{
 8004780:	b5b0      	push	{r4, r5, r7, lr}
 8004782:	b08c      	sub	sp, #48	@ 0x30
 8004784:	af00      	add	r7, sp, #0
  MS5607Update();
 8004786:	f7ff ffeb 	bl	8004760 <MS5607Update>
  return (MS5607Readings){.pressure_kPa = readings.pressure / 1000.0, .temperature_C = readings.temperature / 100.0};
 800478a:	4b18      	ldr	r3, [pc, #96]	@ (80047ec <MS5607ReadValues+0x6c>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4618      	mov	r0, r3
 8004790:	f7fb ff00 	bl	8000594 <__aeabi_i2d>
 8004794:	f04f 0200 	mov.w	r2, #0
 8004798:	4b15      	ldr	r3, [pc, #84]	@ (80047f0 <MS5607ReadValues+0x70>)
 800479a:	f7fc f88f 	bl	80008bc <__aeabi_ddiv>
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	4614      	mov	r4, r2
 80047a4:	461d      	mov	r5, r3
 80047a6:	4b11      	ldr	r3, [pc, #68]	@ (80047ec <MS5607ReadValues+0x6c>)
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fb fef2 	bl	8000594 <__aeabi_i2d>
 80047b0:	f04f 0200 	mov.w	r2, #0
 80047b4:	4b0f      	ldr	r3, [pc, #60]	@ (80047f4 <MS5607ReadValues+0x74>)
 80047b6:	f7fc f881 	bl	80008bc <__aeabi_ddiv>
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	e9c7 4508 	strd	r4, r5, [r7, #32]
 80047c2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80047c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80047ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047ce:	ec41 0b16 	vmov	d6, r0, r1
 80047d2:	ec43 2b17 	vmov	d7, r2, r3
}
 80047d6:	eeb0 0a46 	vmov.f32	s0, s12
 80047da:	eef0 0a66 	vmov.f32	s1, s13
 80047de:	eeb0 1a47 	vmov.f32	s2, s14
 80047e2:	eef0 1a67 	vmov.f32	s3, s15
 80047e6:	3730      	adds	r7, #48	@ 0x30
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bdb0      	pop	{r4, r5, r7, pc}
 80047ec:	20000920 	.word	0x20000920
 80047f0:	408f4000 	.word	0x408f4000
 80047f4:	40590000 	.word	0x40590000

080047f8 <enableCSB>:
  return readings.pressure / 1000.0;
}

/* Sets the CS pin */
void enableCSB(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ChipSelect_GPIO_Port, ChipSelect_Pin, GPIO_PIN_RESET);
 80047fc:	4b04      	ldr	r3, [pc, #16]	@ (8004810 <enableCSB+0x18>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a04      	ldr	r2, [pc, #16]	@ (8004814 <enableCSB+0x1c>)
 8004802:	8811      	ldrh	r1, [r2, #0]
 8004804:	2200      	movs	r2, #0
 8004806:	4618      	mov	r0, r3
 8004808:	f002 f92a 	bl	8006a60 <HAL_GPIO_WritePin>
}
 800480c:	bf00      	nop
 800480e:	bd80      	pop	{r7, pc}
 8004810:	200008fc 	.word	0x200008fc
 8004814:	20000900 	.word	0x20000900

08004818 <disableCSB>:

/* Sets the CS pin */
void disableCSB(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ChipSelect_GPIO_Port, ChipSelect_Pin, GPIO_PIN_SET);
 800481c:	4b04      	ldr	r3, [pc, #16]	@ (8004830 <disableCSB+0x18>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a04      	ldr	r2, [pc, #16]	@ (8004834 <disableCSB+0x1c>)
 8004822:	8811      	ldrh	r1, [r2, #0]
 8004824:	2201      	movs	r2, #1
 8004826:	4618      	mov	r0, r3
 8004828:	f002 f91a 	bl	8006a60 <HAL_GPIO_WritePin>
}
 800482c:	bf00      	nop
 800482e:	bd80      	pop	{r7, pc}
 8004830:	200008fc 	.word	0x200008fc
 8004834:	20000900 	.word	0x20000900

08004838 <calculateAltitude>:
float const alt_offset_height = 20.00;
float const accel_tolerance = 0.1;

float calibrated_altitude = 0.00;

float calculateAltitude(double pressure) {
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	ed87 0b00 	vstr	d0, [r7]
	double pressure_mb = 33.8639 * (0.2953 * pressure);
 8004842:	a343      	add	r3, pc, #268	@ (adr r3, 8004950 <calculateAltitude+0x118>)
 8004844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004848:	e9d7 0100 	ldrd	r0, r1, [r7]
 800484c:	f7fb ff0c 	bl	8000668 <__aeabi_dmul>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	4610      	mov	r0, r2
 8004856:	4619      	mov	r1, r3
 8004858:	a33f      	add	r3, pc, #252	@ (adr r3, 8004958 <calculateAltitude+0x120>)
 800485a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485e:	f7fb ff03 	bl	8000668 <__aeabi_dmul>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	e9c7 2304 	strd	r2, r3, [r7, #16]
	float h_meter = 0.3048 * (1 - pow((pressure_mb / 1013.25), 0.190284)) * 145366.54;
 800486a:	a33d      	add	r3, pc, #244	@ (adr r3, 8004960 <calculateAltitude+0x128>)
 800486c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004870:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004874:	f7fc f822 	bl	80008bc <__aeabi_ddiv>
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	ec43 2b17 	vmov	d7, r2, r3
 8004880:	ed9f 1b29 	vldr	d1, [pc, #164]	@ 8004928 <calculateAltitude+0xf0>
 8004884:	eeb0 0a47 	vmov.f32	s0, s14
 8004888:	eef0 0a67 	vmov.f32	s1, s15
 800488c:	f014 ff48 	bl	8019720 <pow>
 8004890:	ec53 2b10 	vmov	r2, r3, d0
 8004894:	f04f 0000 	mov.w	r0, #0
 8004898:	4929      	ldr	r1, [pc, #164]	@ (8004940 <calculateAltitude+0x108>)
 800489a:	f7fb fd2d 	bl	80002f8 <__aeabi_dsub>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	4610      	mov	r0, r2
 80048a4:	4619      	mov	r1, r3
 80048a6:	a322      	add	r3, pc, #136	@ (adr r3, 8004930 <calculateAltitude+0xf8>)
 80048a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ac:	f7fb fedc 	bl	8000668 <__aeabi_dmul>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	4610      	mov	r0, r2
 80048b6:	4619      	mov	r1, r3
 80048b8:	a31f      	add	r3, pc, #124	@ (adr r3, 8004938 <calculateAltitude+0x100>)
 80048ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048be:	f7fb fed3 	bl	8000668 <__aeabi_dmul>
 80048c2:	4602      	mov	r2, r0
 80048c4:	460b      	mov	r3, r1
 80048c6:	4610      	mov	r0, r2
 80048c8:	4619      	mov	r1, r3
 80048ca:	f7fc f9c5 	bl	8000c58 <__aeabi_d2f>
 80048ce:	4603      	mov	r3, r0
 80048d0:	60fb      	str	r3, [r7, #12]
	if (is_calibrated)
 80048d2:	4b1c      	ldr	r3, [pc, #112]	@ (8004944 <calculateAltitude+0x10c>)
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d005      	beq.n	80048e8 <calculateAltitude+0xb0>
	{
      // Clear altitude history
      memset(altitude_history, 0, 3);
 80048dc:	2203      	movs	r2, #3
 80048de:	2100      	movs	r1, #0
 80048e0:	4819      	ldr	r0, [pc, #100]	@ (8004948 <calculateAltitude+0x110>)
 80048e2:	f012 fc10 	bl	8017106 <memset>
 80048e6:	e011      	b.n	800490c <calculateAltitude+0xd4>
	}
	else
	{
      // Relative Altitude
      altitude_history[2] = altitude_history[1];
 80048e8:	4b17      	ldr	r3, [pc, #92]	@ (8004948 <calculateAltitude+0x110>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	4a16      	ldr	r2, [pc, #88]	@ (8004948 <calculateAltitude+0x110>)
 80048ee:	6093      	str	r3, [r2, #8]
      altitude_history[1] = altitude_history[0];
 80048f0:	4b15      	ldr	r3, [pc, #84]	@ (8004948 <calculateAltitude+0x110>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a14      	ldr	r2, [pc, #80]	@ (8004948 <calculateAltitude+0x110>)
 80048f6:	6053      	str	r3, [r2, #4]
      altitude_history[0] = h_meter - global_mission_data.ALTITUDE_OFFSET;
 80048f8:	4b14      	ldr	r3, [pc, #80]	@ (800494c <calculateAltitude+0x114>)
 80048fa:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 80048fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8004902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004906:	4b10      	ldr	r3, [pc, #64]	@ (8004948 <calculateAltitude+0x110>)
 8004908:	edc3 7a00 	vstr	s15, [r3]
	}
  return h_meter - global_mission_data.ALTITUDE_OFFSET;
 800490c:	4b0f      	ldr	r3, [pc, #60]	@ (800494c <calculateAltitude+0x114>)
 800490e:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8004912:	ed97 7a03 	vldr	s14, [r7, #12]
 8004916:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 800491a:	eeb0 0a67 	vmov.f32	s0, s15
 800491e:	3718      	adds	r7, #24
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	f3af 8000 	nop.w
 8004928:	e279dd3c 	.word	0xe279dd3c
 800492c:	3fc85b39 	.word	0x3fc85b39
 8004930:	dbf487fd 	.word	0xdbf487fd
 8004934:	3fd381d7 	.word	0x3fd381d7
 8004938:	51eb851f 	.word	0x51eb851f
 800493c:	4101beb4 	.word	0x4101beb4
 8004940:	3ff00000 	.word	0x3ff00000
 8004944:	200002d5 	.word	0x200002d5
 8004948:	20000928 	.word	0x20000928
 800494c:	200002e8 	.word	0x200002e8
 8004950:	f8a0902e 	.word	0xf8a0902e
 8004954:	3fd2e631 	.word	0x3fd2e631
 8004958:	467381d8 	.word	0x467381d8
 800495c:	4040ee94 	.word	0x4040ee94
 8004960:	00000000 	.word	0x00000000
 8004964:	408faa00 	.word	0x408faa00

08004968 <determineState>:

// Idea is to calculateAltitude then immediately call this function
// to detemrine state.
void determineState(double altitude){
 8004968:	b5b0      	push	{r4, r5, r7, lr}
 800496a:	b092      	sub	sp, #72	@ 0x48
 800496c:	af00      	add	r7, sp, #0
 800496e:	ed87 0b00 	vstr	d0, [r7]
    // LAUNCH_PAD state
    if (strcmp(global_mission_data.STATE, "LAUNCH_PAD") == 0) {
 8004972:	49a7      	ldr	r1, [pc, #668]	@ (8004c10 <determineState+0x2a8>)
 8004974:	48a7      	ldr	r0, [pc, #668]	@ (8004c14 <determineState+0x2ac>)
 8004976:	f7fb fc53 	bl	8000220 <strcmp>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d123      	bne.n	80049c8 <determineState+0x60>
        if (altitude > lower_altitude_threshold) {
 8004980:	4ba5      	ldr	r3, [pc, #660]	@ (8004c18 <determineState+0x2b0>)
 8004982:	4618      	mov	r0, r3
 8004984:	f7fb fe18 	bl	80005b8 <__aeabi_f2d>
 8004988:	4602      	mov	r2, r0
 800498a:	460b      	mov	r3, r1
 800498c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004990:	f7fc f8fa 	bl	8000b88 <__aeabi_dcmpgt>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d100      	bne.n	800499c <determineState+0x34>
        if (altitude < lower_altitude_threshold) {
            char _state[] = "LANDED";
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
        }
    }
}
 800499a:	e135      	b.n	8004c08 <determineState+0x2a0>
            char _state[] = "ASCENT";
 800499c:	4a9f      	ldr	r2, [pc, #636]	@ (8004c1c <determineState+0x2b4>)
 800499e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80049a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80049a6:	6018      	str	r0, [r3, #0]
 80049a8:	3304      	adds	r3, #4
 80049aa:	8019      	strh	r1, [r3, #0]
 80049ac:	3302      	adds	r3, #2
 80049ae:	0c0a      	lsrs	r2, r1, #16
 80049b0:	701a      	strb	r2, [r3, #0]
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
 80049b2:	4b9b      	ldr	r3, [pc, #620]	@ (8004c20 <determineState+0x2b8>)
 80049b4:	3311      	adds	r3, #17
 80049b6:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80049ba:	6810      	ldr	r0, [r2, #0]
 80049bc:	6018      	str	r0, [r3, #0]
 80049be:	8891      	ldrh	r1, [r2, #4]
 80049c0:	7992      	ldrb	r2, [r2, #6]
 80049c2:	8099      	strh	r1, [r3, #4]
 80049c4:	719a      	strb	r2, [r3, #6]
}
 80049c6:	e11f      	b.n	8004c08 <determineState+0x2a0>
    else if (strcmp(global_mission_data.STATE, "ASCENT") == 0) {
 80049c8:	4994      	ldr	r1, [pc, #592]	@ (8004c1c <determineState+0x2b4>)
 80049ca:	4892      	ldr	r0, [pc, #584]	@ (8004c14 <determineState+0x2ac>)
 80049cc:	f7fb fc28 	bl	8000220 <strcmp>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d15c      	bne.n	8004a90 <determineState+0x128>
        if (altitude > max_altitude) max_altitude = altitude;
 80049d6:	4b93      	ldr	r3, [pc, #588]	@ (8004c24 <determineState+0x2bc>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fb fdec 	bl	80005b8 <__aeabi_f2d>
 80049e0:	4602      	mov	r2, r0
 80049e2:	460b      	mov	r3, r1
 80049e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80049e8:	f7fc f8ce 	bl	8000b88 <__aeabi_dcmpgt>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d006      	beq.n	8004a00 <determineState+0x98>
 80049f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80049f6:	f7fc f92f 	bl	8000c58 <__aeabi_d2f>
 80049fa:	4603      	mov	r3, r0
 80049fc:	4a89      	ldr	r2, [pc, #548]	@ (8004c24 <determineState+0x2bc>)
 80049fe:	6013      	str	r3, [r2, #0]
        apogee_difference_ratio = 0;
 8004a00:	4b89      	ldr	r3, [pc, #548]	@ (8004c28 <determineState+0x2c0>)
 8004a02:	f04f 0200 	mov.w	r2, #0
 8004a06:	601a      	str	r2, [r3, #0]
        if (fmax(altitude_history[0], altitude_history[1]) < max_altitude - 15) {
 8004a08:	4b88      	ldr	r3, [pc, #544]	@ (8004c2c <determineState+0x2c4>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7fb fdd3 	bl	80005b8 <__aeabi_f2d>
 8004a12:	4604      	mov	r4, r0
 8004a14:	460d      	mov	r5, r1
 8004a16:	4b85      	ldr	r3, [pc, #532]	@ (8004c2c <determineState+0x2c4>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fb fdcc 	bl	80005b8 <__aeabi_f2d>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	ec43 2b11 	vmov	d1, r2, r3
 8004a28:	ec45 4b10 	vmov	d0, r4, r5
 8004a2c:	f014 fef3 	bl	8019816 <fmax>
 8004a30:	ec55 4b10 	vmov	r4, r5, d0
 8004a34:	4b7b      	ldr	r3, [pc, #492]	@ (8004c24 <determineState+0x2bc>)
 8004a36:	edd3 7a00 	vldr	s15, [r3]
 8004a3a:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8004a3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a42:	ee17 0a90 	vmov	r0, s15
 8004a46:	f7fb fdb7 	bl	80005b8 <__aeabi_f2d>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4620      	mov	r0, r4
 8004a50:	4629      	mov	r1, r5
 8004a52:	f7fc f87b 	bl	8000b4c <__aeabi_dcmplt>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d100      	bne.n	8004a5e <determineState+0xf6>
}
 8004a5c:	e0d4      	b.n	8004c08 <determineState+0x2a0>
            mec_wire_enable = 1;
 8004a5e:	4b74      	ldr	r3, [pc, #464]	@ (8004c30 <determineState+0x2c8>)
 8004a60:	2201      	movs	r2, #1
 8004a62:	701a      	strb	r2, [r3, #0]
            char _state[] = "APOGEE";
 8004a64:	4a73      	ldr	r2, [pc, #460]	@ (8004c34 <determineState+0x2cc>)
 8004a66:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004a6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a6e:	6018      	str	r0, [r3, #0]
 8004a70:	3304      	adds	r3, #4
 8004a72:	8019      	strh	r1, [r3, #0]
 8004a74:	3302      	adds	r3, #2
 8004a76:	0c0a      	lsrs	r2, r1, #16
 8004a78:	701a      	strb	r2, [r3, #0]
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
 8004a7a:	4b69      	ldr	r3, [pc, #420]	@ (8004c20 <determineState+0x2b8>)
 8004a7c:	3311      	adds	r3, #17
 8004a7e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8004a82:	6810      	ldr	r0, [r2, #0]
 8004a84:	6018      	str	r0, [r3, #0]
 8004a86:	8891      	ldrh	r1, [r2, #4]
 8004a88:	7992      	ldrb	r2, [r2, #6]
 8004a8a:	8099      	strh	r1, [r3, #4]
 8004a8c:	719a      	strb	r2, [r3, #6]
}
 8004a8e:	e0bb      	b.n	8004c08 <determineState+0x2a0>
    else if (strcmp(global_mission_data.STATE, "APOGEE") == 0) {
 8004a90:	4968      	ldr	r1, [pc, #416]	@ (8004c34 <determineState+0x2cc>)
 8004a92:	4860      	ldr	r0, [pc, #384]	@ (8004c14 <determineState+0x2ac>)
 8004a94:	f7fb fbc4 	bl	8000220 <strcmp>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d156      	bne.n	8004b4c <determineState+0x1e4>
        if (altitude > max_altitude * (apogee_base_ratio + apogee_difference_ratio)) {
 8004a9e:	4b66      	ldr	r3, [pc, #408]	@ (8004c38 <determineState+0x2d0>)
 8004aa0:	ed93 7a00 	vldr	s14, [r3]
 8004aa4:	4b60      	ldr	r3, [pc, #384]	@ (8004c28 <determineState+0x2c0>)
 8004aa6:	edd3 7a00 	vldr	s15, [r3]
 8004aaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004aae:	4b5d      	ldr	r3, [pc, #372]	@ (8004c24 <determineState+0x2bc>)
 8004ab0:	edd3 7a00 	vldr	s15, [r3]
 8004ab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab8:	ee17 0a90 	vmov	r0, s15
 8004abc:	f7fb fd7c 	bl	80005b8 <__aeabi_f2d>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ac8:	f7fc f85e 	bl	8000b88 <__aeabi_dcmpgt>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00f      	beq.n	8004af2 <determineState+0x18a>
            char _state[] = "DESCENT";
 8004ad2:	4a5a      	ldr	r2, [pc, #360]	@ (8004c3c <determineState+0x2d4>)
 8004ad4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004ad8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004adc:	e883 0003 	stmia.w	r3, {r0, r1}
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
 8004ae0:	4b4f      	ldr	r3, [pc, #316]	@ (8004c20 <determineState+0x2b8>)
 8004ae2:	f103 0211 	add.w	r2, r3, #17
 8004ae6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004aea:	cb03      	ldmia	r3!, {r0, r1}
 8004aec:	6010      	str	r0, [r2, #0]
 8004aee:	6051      	str	r1, [r2, #4]
}
 8004af0:	e08a      	b.n	8004c08 <determineState+0x2a0>
        else if (altitude < max_altitude * (apogee_base_ratio + apogee_difference_ratio)) {
 8004af2:	4b51      	ldr	r3, [pc, #324]	@ (8004c38 <determineState+0x2d0>)
 8004af4:	ed93 7a00 	vldr	s14, [r3]
 8004af8:	4b4b      	ldr	r3, [pc, #300]	@ (8004c28 <determineState+0x2c0>)
 8004afa:	edd3 7a00 	vldr	s15, [r3]
 8004afe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b02:	4b48      	ldr	r3, [pc, #288]	@ (8004c24 <determineState+0x2bc>)
 8004b04:	edd3 7a00 	vldr	s15, [r3]
 8004b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0c:	ee17 0a90 	vmov	r0, s15
 8004b10:	f7fb fd52 	bl	80005b8 <__aeabi_f2d>
 8004b14:	4602      	mov	r2, r0
 8004b16:	460b      	mov	r3, r1
 8004b18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004b1c:	f7fc f816 	bl	8000b4c <__aeabi_dcmplt>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d100      	bne.n	8004b28 <determineState+0x1c0>
}
 8004b26:	e06f      	b.n	8004c08 <determineState+0x2a0>
            char _state[] = "PROBE_RELEASE";
 8004b28:	4b45      	ldr	r3, [pc, #276]	@ (8004c40 <determineState+0x2d8>)
 8004b2a:	f107 0420 	add.w	r4, r7, #32
 8004b2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b30:	c407      	stmia	r4!, {r0, r1, r2}
 8004b32:	8023      	strh	r3, [r4, #0]
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
 8004b34:	4b3a      	ldr	r3, [pc, #232]	@ (8004c20 <determineState+0x2b8>)
 8004b36:	f103 0411 	add.w	r4, r3, #17
 8004b3a:	f107 0320 	add.w	r3, r7, #32
 8004b3e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004b40:	6020      	str	r0, [r4, #0]
 8004b42:	6061      	str	r1, [r4, #4]
 8004b44:	60a2      	str	r2, [r4, #8]
 8004b46:	881b      	ldrh	r3, [r3, #0]
 8004b48:	81a3      	strh	r3, [r4, #12]
}
 8004b4a:	e05d      	b.n	8004c08 <determineState+0x2a0>
    else if (strcmp(global_mission_data.STATE, "DESCENT")) {
 8004b4c:	493b      	ldr	r1, [pc, #236]	@ (8004c3c <determineState+0x2d4>)
 8004b4e:	4831      	ldr	r0, [pc, #196]	@ (8004c14 <determineState+0x2ac>)
 8004b50:	f7fb fb66 	bl	8000220 <strcmp>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d02c      	beq.n	8004bb4 <determineState+0x24c>
        if (altitude < max_altitude * (apogee_base_ratio + apogee_difference_ratio)) {
 8004b5a:	4b37      	ldr	r3, [pc, #220]	@ (8004c38 <determineState+0x2d0>)
 8004b5c:	ed93 7a00 	vldr	s14, [r3]
 8004b60:	4b31      	ldr	r3, [pc, #196]	@ (8004c28 <determineState+0x2c0>)
 8004b62:	edd3 7a00 	vldr	s15, [r3]
 8004b66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8004c24 <determineState+0x2bc>)
 8004b6c:	edd3 7a00 	vldr	s15, [r3]
 8004b70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b74:	ee17 0a90 	vmov	r0, s15
 8004b78:	f7fb fd1e 	bl	80005b8 <__aeabi_f2d>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004b84:	f7fb ffe2 	bl	8000b4c <__aeabi_dcmplt>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d100      	bne.n	8004b90 <determineState+0x228>
}
 8004b8e:	e03b      	b.n	8004c08 <determineState+0x2a0>
            char _state[] = "PROBE_RELEASE";
 8004b90:	4b2b      	ldr	r3, [pc, #172]	@ (8004c40 <determineState+0x2d8>)
 8004b92:	f107 0410 	add.w	r4, r7, #16
 8004b96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b98:	c407      	stmia	r4!, {r0, r1, r2}
 8004b9a:	8023      	strh	r3, [r4, #0]
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
 8004b9c:	4b20      	ldr	r3, [pc, #128]	@ (8004c20 <determineState+0x2b8>)
 8004b9e:	f103 0411 	add.w	r4, r3, #17
 8004ba2:	f107 0310 	add.w	r3, r7, #16
 8004ba6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004ba8:	6020      	str	r0, [r4, #0]
 8004baa:	6061      	str	r1, [r4, #4]
 8004bac:	60a2      	str	r2, [r4, #8]
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	81a3      	strh	r3, [r4, #12]
}
 8004bb2:	e029      	b.n	8004c08 <determineState+0x2a0>
    else if (strcmp(global_mission_data.STATE, "PROBE_RELEASE")) {
 8004bb4:	4922      	ldr	r1, [pc, #136]	@ (8004c40 <determineState+0x2d8>)
 8004bb6:	4817      	ldr	r0, [pc, #92]	@ (8004c14 <determineState+0x2ac>)
 8004bb8:	f7fb fb32 	bl	8000220 <strcmp>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d022      	beq.n	8004c08 <determineState+0x2a0>
        if (altitude < lower_altitude_threshold) {
 8004bc2:	4b15      	ldr	r3, [pc, #84]	@ (8004c18 <determineState+0x2b0>)
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fb fcf7 	bl	80005b8 <__aeabi_f2d>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	460b      	mov	r3, r1
 8004bce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004bd2:	f7fb ffbb 	bl	8000b4c <__aeabi_dcmplt>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d100      	bne.n	8004bde <determineState+0x276>
}
 8004bdc:	e014      	b.n	8004c08 <determineState+0x2a0>
            char _state[] = "LANDED";
 8004bde:	4a19      	ldr	r2, [pc, #100]	@ (8004c44 <determineState+0x2dc>)
 8004be0:	f107 0308 	add.w	r3, r7, #8
 8004be4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004be8:	6018      	str	r0, [r3, #0]
 8004bea:	3304      	adds	r3, #4
 8004bec:	8019      	strh	r1, [r3, #0]
 8004bee:	3302      	adds	r3, #2
 8004bf0:	0c0a      	lsrs	r2, r1, #16
 8004bf2:	701a      	strb	r2, [r3, #0]
            memcpy(global_mission_data.STATE, _state, sizeof(_state));
 8004bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8004c20 <determineState+0x2b8>)
 8004bf6:	3311      	adds	r3, #17
 8004bf8:	f107 0208 	add.w	r2, r7, #8
 8004bfc:	6810      	ldr	r0, [r2, #0]
 8004bfe:	6018      	str	r0, [r3, #0]
 8004c00:	8891      	ldrh	r1, [r2, #4]
 8004c02:	7992      	ldrb	r2, [r2, #6]
 8004c04:	8099      	strh	r1, [r3, #4]
 8004c06:	719a      	strb	r2, [r3, #6]
}
 8004c08:	bf00      	nop
 8004c0a:	3748      	adds	r7, #72	@ 0x48
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bdb0      	pop	{r4, r5, r7, pc}
 8004c10:	0801a8b0 	.word	0x0801a8b0
 8004c14:	200002f9 	.word	0x200002f9
 8004c18:	41a00000 	.word	0x41a00000
 8004c1c:	0801a8bc 	.word	0x0801a8bc
 8004c20:	200002e8 	.word	0x200002e8
 8004c24:	20000934 	.word	0x20000934
 8004c28:	20000938 	.word	0x20000938
 8004c2c:	20000928 	.word	0x20000928
 8004c30:	200002d6 	.word	0x200002d6
 8004c34:	0801a8c4 	.word	0x0801a8c4
 8004c38:	20000008 	.word	0x20000008
 8004c3c:	0801a8cc 	.word	0x0801a8cc
 8004c40:	0801a8d4 	.word	0x0801a8d4
 8004c44:	0801a8e4 	.word	0x0801a8e4

08004c48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c52:	2003      	movs	r0, #3
 8004c54:	f001 fa11 	bl	800607a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004c58:	200f      	movs	r0, #15
 8004c5a:	f7fe fa53 	bl	8003104 <HAL_InitTick>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d002      	beq.n	8004c6a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	71fb      	strb	r3, [r7, #7]
 8004c68:	e001      	b.n	8004c6e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004c6a:	f7fd fde7 	bl	800283c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004c6e:	79fb      	ldrb	r3, [r7, #7]

}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c7c:	4b05      	ldr	r3, [pc, #20]	@ (8004c94 <HAL_IncTick+0x1c>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	4b05      	ldr	r3, [pc, #20]	@ (8004c98 <HAL_IncTick+0x20>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4413      	add	r3, r2
 8004c86:	4a03      	ldr	r2, [pc, #12]	@ (8004c94 <HAL_IncTick+0x1c>)
 8004c88:	6013      	str	r3, [r2, #0]
}
 8004c8a:	bf00      	nop
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	2000093c 	.word	0x2000093c
 8004c98:	20000010 	.word	0x20000010

08004c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8004ca0:	4b03      	ldr	r3, [pc, #12]	@ (8004cb0 <HAL_GetTick+0x14>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	2000093c 	.word	0x2000093c

08004cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004cbc:	f7ff ffee 	bl	8004c9c <HAL_GetTick>
 8004cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d004      	beq.n	8004cd8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cce:	4b09      	ldr	r3, [pc, #36]	@ (8004cf4 <HAL_Delay+0x40>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004cd8:	bf00      	nop
 8004cda:	f7ff ffdf 	bl	8004c9c <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d8f7      	bhi.n	8004cda <HAL_Delay+0x26>
  {
  }
}
 8004cea:	bf00      	nop
 8004cec:	bf00      	nop
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	20000010 	.word	0x20000010

08004cf8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8004d00:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f023 0202 	bic.w	r2, r3, #2
 8004d08:	4904      	ldr	r1, [pc, #16]	@ (8004d1c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	600b      	str	r3, [r1, #0]
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40010030 	.word	0x40010030

08004d20 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004d24:	4b05      	ldr	r3, [pc, #20]	@ (8004d3c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a04      	ldr	r2, [pc, #16]	@ (8004d3c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	6013      	str	r3, [r2, #0]
}
 8004d30:	bf00      	nop
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40010030 	.word	0x40010030

08004d40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	609a      	str	r2, [r3, #8]
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
 8004d6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	609a      	str	r2, [r3, #8]
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b087      	sub	sp, #28
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3360      	adds	r3, #96	@ 0x60
 8004dba:	461a      	mov	r2, r3
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	4b08      	ldr	r3, [pc, #32]	@ (8004dec <LL_ADC_SetOffset+0x44>)
 8004dca:	4013      	ands	r3, r2
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004de0:	bf00      	nop
 8004de2:	371c      	adds	r7, #28
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	03fff000 	.word	0x03fff000

08004df0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3360      	adds	r3, #96	@ 0x60
 8004dfe:	461a      	mov	r2, r3
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4413      	add	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3714      	adds	r7, #20
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	3360      	adds	r3, #96	@ 0x60
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	431a      	orrs	r2, r3
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004e46:	bf00      	nop
 8004e48:	371c      	adds	r7, #28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b087      	sub	sp, #28
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	60f8      	str	r0, [r7, #12]
 8004e5a:	60b9      	str	r1, [r7, #8]
 8004e5c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	3360      	adds	r3, #96	@ 0x60
 8004e62:	461a      	mov	r2, r3
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4413      	add	r3, r2
 8004e6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	431a      	orrs	r2, r3
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004e7c:	bf00      	nop
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	3360      	adds	r3, #96	@ 0x60
 8004e98:	461a      	mov	r2, r3
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4413      	add	r3, r2
 8004ea0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	431a      	orrs	r2, r3
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004eb2:	bf00      	nop
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b083      	sub	sp, #12
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	615a      	str	r2, [r3, #20]
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3330      	adds	r3, #48	@ 0x30
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	0a1b      	lsrs	r3, r3, #8
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	f003 030c 	and.w	r3, r3, #12
 8004f00:	4413      	add	r3, r2
 8004f02:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 031f 	and.w	r3, r3, #31
 8004f0e:	211f      	movs	r1, #31
 8004f10:	fa01 f303 	lsl.w	r3, r1, r3
 8004f14:	43db      	mvns	r3, r3
 8004f16:	401a      	ands	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	0e9b      	lsrs	r3, r3, #26
 8004f1c:	f003 011f 	and.w	r1, r3, #31
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f003 031f 	and.w	r3, r3, #31
 8004f26:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004f30:	bf00      	nop
 8004f32:	371c      	adds	r7, #28
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	3314      	adds	r3, #20
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	0e5b      	lsrs	r3, r3, #25
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	4413      	add	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	0d1b      	lsrs	r3, r3, #20
 8004f64:	f003 031f 	and.w	r3, r3, #31
 8004f68:	2107      	movs	r1, #7
 8004f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f6e:	43db      	mvns	r3, r3
 8004f70:	401a      	ands	r2, r3
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	0d1b      	lsrs	r3, r3, #20
 8004f76:	f003 031f 	and.w	r3, r3, #31
 8004f7a:	6879      	ldr	r1, [r7, #4]
 8004f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f80:	431a      	orrs	r2, r3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004f86:	bf00      	nop
 8004f88:	371c      	adds	r7, #28
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
	...

08004f94 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fac:	43db      	mvns	r3, r3
 8004fae:	401a      	ands	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f003 0318 	and.w	r3, r3, #24
 8004fb6:	4908      	ldr	r1, [pc, #32]	@ (8004fd8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004fb8:	40d9      	lsrs	r1, r3
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	400b      	ands	r3, r1
 8004fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004fca:	bf00      	nop
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	0007ffff 	.word	0x0007ffff

08004fdc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004fec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6093      	str	r3, [r2, #8]
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005010:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005014:	d101      	bne.n	800501a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005038:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800503c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005060:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005064:	d101      	bne.n	800506a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b01      	cmp	r3, #1
 800508a:	d101      	bne.n	8005090 <LL_ADC_IsEnabled+0x18>
 800508c:	2301      	movs	r3, #1
 800508e:	e000      	b.n	8005092 <LL_ADC_IsEnabled+0x1a>
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	370c      	adds	r7, #12
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800509e:	b480      	push	{r7}
 80050a0:	b083      	sub	sp, #12
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 0304 	and.w	r3, r3, #4
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d101      	bne.n	80050b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80050b2:	2301      	movs	r3, #1
 80050b4:	e000      	b.n	80050b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f003 0308 	and.w	r3, r3, #8
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d101      	bne.n	80050dc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80050d8:	2301      	movs	r3, #1
 80050da:	e000      	b.n	80050de <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
	...

080050ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80050ec:	b590      	push	{r4, r7, lr}
 80050ee:	b089      	sub	sp, #36	@ 0x24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050f4:	2300      	movs	r3, #0
 80050f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e19b      	b.n	800543e <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005110:	2b00      	cmp	r3, #0
 8005112:	d109      	bne.n	8005128 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7fd fbcf 	bl	80028b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4618      	mov	r0, r3
 800512e:	f7ff ff67 	bl	8005000 <LL_ADC_IsDeepPowerDownEnabled>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d004      	beq.n	8005142 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff ff4d 	bl	8004fdc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4618      	mov	r0, r3
 8005148:	f7ff ff82 	bl	8005050 <LL_ADC_IsInternalRegulatorEnabled>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d115      	bne.n	800517e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f7ff ff66 	bl	8005028 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800515c:	4b97      	ldr	r3, [pc, #604]	@ (80053bc <HAL_ADC_Init+0x2d0>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	099b      	lsrs	r3, r3, #6
 8005162:	4a97      	ldr	r2, [pc, #604]	@ (80053c0 <HAL_ADC_Init+0x2d4>)
 8005164:	fba2 2303 	umull	r2, r3, r2, r3
 8005168:	099b      	lsrs	r3, r3, #6
 800516a:	3301      	adds	r3, #1
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005170:	e002      	b.n	8005178 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	3b01      	subs	r3, #1
 8005176:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1f9      	bne.n	8005172 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff ff64 	bl	8005050 <LL_ADC_IsInternalRegulatorEnabled>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10d      	bne.n	80051aa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005192:	f043 0210 	orr.w	r2, r3, #16
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800519e:	f043 0201 	orr.w	r2, r3, #1
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7ff ff75 	bl	800509e <LL_ADC_REG_IsConversionOngoing>
 80051b4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ba:	f003 0310 	and.w	r3, r3, #16
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f040 8134 	bne.w	800542c <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f040 8130 	bne.w	800542c <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051d0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80051d4:	f043 0202 	orr.w	r2, r3, #2
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7ff ff49 	bl	8005078 <LL_ADC_IsEnabled>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d137      	bne.n	800525c <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051f4:	d004      	beq.n	8005200 <HAL_ADC_Init+0x114>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a72      	ldr	r2, [pc, #456]	@ (80053c4 <HAL_ADC_Init+0x2d8>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d10f      	bne.n	8005220 <HAL_ADC_Init+0x134>
 8005200:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005204:	f7ff ff38 	bl	8005078 <LL_ADC_IsEnabled>
 8005208:	4604      	mov	r4, r0
 800520a:	486e      	ldr	r0, [pc, #440]	@ (80053c4 <HAL_ADC_Init+0x2d8>)
 800520c:	f7ff ff34 	bl	8005078 <LL_ADC_IsEnabled>
 8005210:	4603      	mov	r3, r0
 8005212:	4323      	orrs	r3, r4
 8005214:	2b00      	cmp	r3, #0
 8005216:	bf0c      	ite	eq
 8005218:	2301      	moveq	r3, #1
 800521a:	2300      	movne	r3, #0
 800521c:	b2db      	uxtb	r3, r3
 800521e:	e008      	b.n	8005232 <HAL_ADC_Init+0x146>
 8005220:	4869      	ldr	r0, [pc, #420]	@ (80053c8 <HAL_ADC_Init+0x2dc>)
 8005222:	f7ff ff29 	bl	8005078 <LL_ADC_IsEnabled>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	bf0c      	ite	eq
 800522c:	2301      	moveq	r3, #1
 800522e:	2300      	movne	r3, #0
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d012      	beq.n	800525c <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800523e:	d004      	beq.n	800524a <HAL_ADC_Init+0x15e>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a5f      	ldr	r2, [pc, #380]	@ (80053c4 <HAL_ADC_Init+0x2d8>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d101      	bne.n	800524e <HAL_ADC_Init+0x162>
 800524a:	4a60      	ldr	r2, [pc, #384]	@ (80053cc <HAL_ADC_Init+0x2e0>)
 800524c:	e000      	b.n	8005250 <HAL_ADC_Init+0x164>
 800524e:	4a60      	ldr	r2, [pc, #384]	@ (80053d0 <HAL_ADC_Init+0x2e4>)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	4619      	mov	r1, r3
 8005256:	4610      	mov	r0, r2
 8005258:	f7ff fd72 	bl	8004d40 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	7f5b      	ldrb	r3, [r3, #29]
 8005260:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005266:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800526c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005272:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800527a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800527c:	4313      	orrs	r3, r2
 800527e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005286:	2b01      	cmp	r3, #1
 8005288:	d106      	bne.n	8005298 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528e:	3b01      	subs	r3, #1
 8005290:	045b      	lsls	r3, r3, #17
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4313      	orrs	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529c:	2b00      	cmp	r3, #0
 800529e:	d009      	beq.n	80052b4 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68da      	ldr	r2, [r3, #12]
 80052ba:	4b46      	ldr	r3, [pc, #280]	@ (80053d4 <HAL_ADC_Init+0x2e8>)
 80052bc:	4013      	ands	r3, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6812      	ldr	r2, [r2, #0]
 80052c2:	69b9      	ldr	r1, [r7, #24]
 80052c4:	430b      	orrs	r3, r1
 80052c6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7ff feee 	bl	80050c4 <LL_ADC_INJ_IsConversionOngoing>
 80052e8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d17b      	bne.n	80053e8 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d178      	bne.n	80053e8 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80052fa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005302:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005304:	4313      	orrs	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005312:	f023 0302 	bic.w	r3, r3, #2
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	6812      	ldr	r2, [r2, #0]
 800531a:	69b9      	ldr	r1, [r7, #24]
 800531c:	430b      	orrs	r3, r1
 800531e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d017      	beq.n	8005358 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691a      	ldr	r2, [r3, #16]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005336:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005340:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005344:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	6911      	ldr	r1, [r2, #16]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	6812      	ldr	r2, [r2, #0]
 8005350:	430b      	orrs	r3, r1
 8005352:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005356:	e013      	b.n	8005380 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	691a      	ldr	r2, [r3, #16]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005366:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6812      	ldr	r2, [r2, #0]
 8005374:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005378:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800537c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005386:	2b01      	cmp	r3, #1
 8005388:	d126      	bne.n	80053d8 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005394:	f023 0304 	bic.w	r3, r3, #4
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80053a0:	4311      	orrs	r1, r2
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80053a6:	4311      	orrs	r1, r2
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053ac:	430a      	orrs	r2, r1
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f042 0201 	orr.w	r2, r2, #1
 80053b8:	611a      	str	r2, [r3, #16]
 80053ba:	e015      	b.n	80053e8 <HAL_ADC_Init+0x2fc>
 80053bc:	20000004 	.word	0x20000004
 80053c0:	053e2d63 	.word	0x053e2d63
 80053c4:	50000100 	.word	0x50000100
 80053c8:	50000400 	.word	0x50000400
 80053cc:	50000300 	.word	0x50000300
 80053d0:	50000700 	.word	0x50000700
 80053d4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691a      	ldr	r2, [r3, #16]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0201 	bic.w	r2, r2, #1
 80053e6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	695b      	ldr	r3, [r3, #20]
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d10c      	bne.n	800540a <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f6:	f023 010f 	bic.w	r1, r3, #15
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	1e5a      	subs	r2, r3, #1
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	430a      	orrs	r2, r1
 8005406:	631a      	str	r2, [r3, #48]	@ 0x30
 8005408:	e007      	b.n	800541a <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 020f 	bic.w	r2, r2, #15
 8005418:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800541e:	f023 0303 	bic.w	r3, r3, #3
 8005422:	f043 0201 	orr.w	r2, r3, #1
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	65da      	str	r2, [r3, #92]	@ 0x5c
 800542a:	e007      	b.n	800543c <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005430:	f043 0210 	orr.w	r2, r3, #16
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800543c:	7ffb      	ldrb	r3, [r7, #31]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3724      	adds	r7, #36	@ 0x24
 8005442:	46bd      	mov	sp, r7
 8005444:	bd90      	pop	{r4, r7, pc}
 8005446:	bf00      	nop

08005448 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b0b6      	sub	sp, #216	@ 0xd8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005452:	2300      	movs	r3, #0
 8005454:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005458:	2300      	movs	r3, #0
 800545a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005462:	2b01      	cmp	r3, #1
 8005464:	d102      	bne.n	800546c <HAL_ADC_ConfigChannel+0x24>
 8005466:	2302      	movs	r3, #2
 8005468:	f000 bc04 	b.w	8005c74 <HAL_ADC_ConfigChannel+0x82c>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4618      	mov	r0, r3
 800547a:	f7ff fe10 	bl	800509e <LL_ADC_REG_IsConversionOngoing>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	f040 83e8 	bne.w	8005c56 <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	6859      	ldr	r1, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	461a      	mov	r2, r3
 8005494:	f7ff fd26 	bl	8004ee4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4618      	mov	r0, r3
 800549e:	f7ff fdfe 	bl	800509e <LL_ADC_REG_IsConversionOngoing>
 80054a2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7ff fe0a 	bl	80050c4 <LL_ADC_INJ_IsConversionOngoing>
 80054b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80054b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f040 81d9 	bne.w	8005870 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80054be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f040 81d4 	bne.w	8005870 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054d0:	d10f      	bne.n	80054f2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6818      	ldr	r0, [r3, #0]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2200      	movs	r2, #0
 80054dc:	4619      	mov	r1, r3
 80054de:	f7ff fd2d 	bl	8004f3c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fce7 	bl	8004ebe <LL_ADC_SetSamplingTimeCommonConfig>
 80054f0:	e00e      	b.n	8005510 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6818      	ldr	r0, [r3, #0]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	461a      	mov	r2, r3
 8005500:	f7ff fd1c 	bl	8004f3c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2100      	movs	r1, #0
 800550a:	4618      	mov	r0, r3
 800550c:	f7ff fcd7 	bl	8004ebe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	695a      	ldr	r2, [r3, #20]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	08db      	lsrs	r3, r3, #3
 800551c:	f003 0303 	and.w	r3, r3, #3
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	2b04      	cmp	r3, #4
 8005530:	d022      	beq.n	8005578 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	6919      	ldr	r1, [r3, #16]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005542:	f7ff fc31 	bl	8004da8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6818      	ldr	r0, [r3, #0]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	6919      	ldr	r1, [r3, #16]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	461a      	mov	r2, r3
 8005554:	f7ff fc7d 	bl	8004e52 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005564:	2b01      	cmp	r3, #1
 8005566:	d102      	bne.n	800556e <HAL_ADC_ConfigChannel+0x126>
 8005568:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800556c:	e000      	b.n	8005570 <HAL_ADC_ConfigChannel+0x128>
 800556e:	2300      	movs	r3, #0
 8005570:	461a      	mov	r2, r3
 8005572:	f7ff fc89 	bl	8004e88 <LL_ADC_SetOffsetSaturation>
 8005576:	e17b      	b.n	8005870 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2100      	movs	r1, #0
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff fc36 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 8005584:	4603      	mov	r3, r0
 8005586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10a      	bne.n	80055a4 <HAL_ADC_ConfigChannel+0x15c>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2100      	movs	r1, #0
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff fc2b 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 800559a:	4603      	mov	r3, r0
 800559c:	0e9b      	lsrs	r3, r3, #26
 800559e:	f003 021f 	and.w	r2, r3, #31
 80055a2:	e01e      	b.n	80055e2 <HAL_ADC_ConfigChannel+0x19a>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2100      	movs	r1, #0
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff fc20 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80055ba:	fa93 f3a3 	rbit	r3, r3
 80055be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80055c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80055ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80055d2:	2320      	movs	r3, #32
 80055d4:	e004      	b.n	80055e0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80055d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055da:	fab3 f383 	clz	r3, r3
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d105      	bne.n	80055fa <HAL_ADC_ConfigChannel+0x1b2>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	0e9b      	lsrs	r3, r3, #26
 80055f4:	f003 031f 	and.w	r3, r3, #31
 80055f8:	e018      	b.n	800562c <HAL_ADC_ConfigChannel+0x1e4>
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005602:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005606:	fa93 f3a3 	rbit	r3, r3
 800560a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800560e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005612:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800561e:	2320      	movs	r3, #32
 8005620:	e004      	b.n	800562c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005622:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005626:	fab3 f383 	clz	r3, r3
 800562a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800562c:	429a      	cmp	r2, r3
 800562e:	d106      	bne.n	800563e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2200      	movs	r2, #0
 8005636:	2100      	movs	r1, #0
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff fbef 	bl	8004e1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2101      	movs	r1, #1
 8005644:	4618      	mov	r0, r3
 8005646:	f7ff fbd3 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 800564a:	4603      	mov	r3, r0
 800564c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10a      	bne.n	800566a <HAL_ADC_ConfigChannel+0x222>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2101      	movs	r1, #1
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff fbc8 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 8005660:	4603      	mov	r3, r0
 8005662:	0e9b      	lsrs	r3, r3, #26
 8005664:	f003 021f 	and.w	r2, r3, #31
 8005668:	e01e      	b.n	80056a8 <HAL_ADC_ConfigChannel+0x260>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2101      	movs	r1, #1
 8005670:	4618      	mov	r0, r3
 8005672:	f7ff fbbd 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 8005676:	4603      	mov	r3, r0
 8005678:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800567c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005680:	fa93 f3a3 	rbit	r3, r3
 8005684:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005688:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800568c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005690:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005698:	2320      	movs	r3, #32
 800569a:	e004      	b.n	80056a6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800569c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056a0:	fab3 f383 	clz	r3, r3
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d105      	bne.n	80056c0 <HAL_ADC_ConfigChannel+0x278>
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	0e9b      	lsrs	r3, r3, #26
 80056ba:	f003 031f 	and.w	r3, r3, #31
 80056be:	e018      	b.n	80056f2 <HAL_ADC_ConfigChannel+0x2aa>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056cc:	fa93 f3a3 	rbit	r3, r3
 80056d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80056d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80056d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80056dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d101      	bne.n	80056e8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80056e4:	2320      	movs	r3, #32
 80056e6:	e004      	b.n	80056f2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80056e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056ec:	fab3 f383 	clz	r3, r3
 80056f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d106      	bne.n	8005704 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2200      	movs	r2, #0
 80056fc:	2101      	movs	r1, #1
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff fb8c 	bl	8004e1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2102      	movs	r1, #2
 800570a:	4618      	mov	r0, r3
 800570c:	f7ff fb70 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 8005710:	4603      	mov	r3, r0
 8005712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10a      	bne.n	8005730 <HAL_ADC_ConfigChannel+0x2e8>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2102      	movs	r1, #2
 8005720:	4618      	mov	r0, r3
 8005722:	f7ff fb65 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 8005726:	4603      	mov	r3, r0
 8005728:	0e9b      	lsrs	r3, r3, #26
 800572a:	f003 021f 	and.w	r2, r3, #31
 800572e:	e01e      	b.n	800576e <HAL_ADC_ConfigChannel+0x326>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2102      	movs	r1, #2
 8005736:	4618      	mov	r0, r3
 8005738:	f7ff fb5a 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 800573c:	4603      	mov	r3, r0
 800573e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005742:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005746:	fa93 f3a3 	rbit	r3, r3
 800574a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800574e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005752:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005756:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800575e:	2320      	movs	r3, #32
 8005760:	e004      	b.n	800576c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005762:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005766:	fab3 f383 	clz	r3, r3
 800576a:	b2db      	uxtb	r3, r3
 800576c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005776:	2b00      	cmp	r3, #0
 8005778:	d105      	bne.n	8005786 <HAL_ADC_ConfigChannel+0x33e>
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	0e9b      	lsrs	r3, r3, #26
 8005780:	f003 031f 	and.w	r3, r3, #31
 8005784:	e016      	b.n	80057b4 <HAL_ADC_ConfigChannel+0x36c>
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800578e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005792:	fa93 f3a3 	rbit	r3, r3
 8005796:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005798:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800579a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800579e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80057a6:	2320      	movs	r3, #32
 80057a8:	e004      	b.n	80057b4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80057aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057ae:	fab3 f383 	clz	r3, r3
 80057b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d106      	bne.n	80057c6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2200      	movs	r2, #0
 80057be:	2102      	movs	r1, #2
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fb2b 	bl	8004e1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2103      	movs	r1, #3
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff fb0f 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 80057d2:	4603      	mov	r3, r0
 80057d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10a      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x3aa>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2103      	movs	r1, #3
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff fb04 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 80057e8:	4603      	mov	r3, r0
 80057ea:	0e9b      	lsrs	r3, r3, #26
 80057ec:	f003 021f 	and.w	r2, r3, #31
 80057f0:	e017      	b.n	8005822 <HAL_ADC_ConfigChannel+0x3da>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2103      	movs	r1, #3
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff faf9 	bl	8004df0 <LL_ADC_GetOffsetChannel>
 80057fe:	4603      	mov	r3, r0
 8005800:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005804:	fa93 f3a3 	rbit	r3, r3
 8005808:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800580a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800580c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800580e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005810:	2b00      	cmp	r3, #0
 8005812:	d101      	bne.n	8005818 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005814:	2320      	movs	r3, #32
 8005816:	e003      	b.n	8005820 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005818:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800581a:	fab3 f383 	clz	r3, r3
 800581e:	b2db      	uxtb	r3, r3
 8005820:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800582a:	2b00      	cmp	r3, #0
 800582c:	d105      	bne.n	800583a <HAL_ADC_ConfigChannel+0x3f2>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	0e9b      	lsrs	r3, r3, #26
 8005834:	f003 031f 	and.w	r3, r3, #31
 8005838:	e011      	b.n	800585e <HAL_ADC_ConfigChannel+0x416>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005840:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005842:	fa93 f3a3 	rbit	r3, r3
 8005846:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800584a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800584c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005852:	2320      	movs	r3, #32
 8005854:	e003      	b.n	800585e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005858:	fab3 f383 	clz	r3, r3
 800585c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800585e:	429a      	cmp	r2, r3
 8005860:	d106      	bne.n	8005870 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2200      	movs	r2, #0
 8005868:	2103      	movs	r1, #3
 800586a:	4618      	mov	r0, r3
 800586c:	f7ff fad6 	bl	8004e1c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4618      	mov	r0, r3
 8005876:	f7ff fbff 	bl	8005078 <LL_ADC_IsEnabled>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	f040 813d 	bne.w	8005afc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6818      	ldr	r0, [r3, #0]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6819      	ldr	r1, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	461a      	mov	r2, r3
 8005890:	f7ff fb80 	bl	8004f94 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	4aa2      	ldr	r2, [pc, #648]	@ (8005b24 <HAL_ADC_ConfigChannel+0x6dc>)
 800589a:	4293      	cmp	r3, r2
 800589c:	f040 812e 	bne.w	8005afc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10b      	bne.n	80058c8 <HAL_ADC_ConfigChannel+0x480>
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	0e9b      	lsrs	r3, r3, #26
 80058b6:	3301      	adds	r3, #1
 80058b8:	f003 031f 	and.w	r3, r3, #31
 80058bc:	2b09      	cmp	r3, #9
 80058be:	bf94      	ite	ls
 80058c0:	2301      	movls	r3, #1
 80058c2:	2300      	movhi	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	e019      	b.n	80058fc <HAL_ADC_ConfigChannel+0x4b4>
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058d0:	fa93 f3a3 	rbit	r3, r3
 80058d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80058d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80058d8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80058da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d101      	bne.n	80058e4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80058e0:	2320      	movs	r3, #32
 80058e2:	e003      	b.n	80058ec <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80058e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058e6:	fab3 f383 	clz	r3, r3
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	3301      	adds	r3, #1
 80058ee:	f003 031f 	and.w	r3, r3, #31
 80058f2:	2b09      	cmp	r3, #9
 80058f4:	bf94      	ite	ls
 80058f6:	2301      	movls	r3, #1
 80058f8:	2300      	movhi	r3, #0
 80058fa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d079      	beq.n	80059f4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005908:	2b00      	cmp	r3, #0
 800590a:	d107      	bne.n	800591c <HAL_ADC_ConfigChannel+0x4d4>
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	0e9b      	lsrs	r3, r3, #26
 8005912:	3301      	adds	r3, #1
 8005914:	069b      	lsls	r3, r3, #26
 8005916:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800591a:	e015      	b.n	8005948 <HAL_ADC_ConfigChannel+0x500>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005924:	fa93 f3a3 	rbit	r3, r3
 8005928:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800592a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800592c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800592e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005930:	2b00      	cmp	r3, #0
 8005932:	d101      	bne.n	8005938 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005934:	2320      	movs	r3, #32
 8005936:	e003      	b.n	8005940 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800593a:	fab3 f383 	clz	r3, r3
 800593e:	b2db      	uxtb	r3, r3
 8005940:	3301      	adds	r3, #1
 8005942:	069b      	lsls	r3, r3, #26
 8005944:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005950:	2b00      	cmp	r3, #0
 8005952:	d109      	bne.n	8005968 <HAL_ADC_ConfigChannel+0x520>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	0e9b      	lsrs	r3, r3, #26
 800595a:	3301      	adds	r3, #1
 800595c:	f003 031f 	and.w	r3, r3, #31
 8005960:	2101      	movs	r1, #1
 8005962:	fa01 f303 	lsl.w	r3, r1, r3
 8005966:	e017      	b.n	8005998 <HAL_ADC_ConfigChannel+0x550>
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005970:	fa93 f3a3 	rbit	r3, r3
 8005974:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005978:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800597a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005980:	2320      	movs	r3, #32
 8005982:	e003      	b.n	800598c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005986:	fab3 f383 	clz	r3, r3
 800598a:	b2db      	uxtb	r3, r3
 800598c:	3301      	adds	r3, #1
 800598e:	f003 031f 	and.w	r3, r3, #31
 8005992:	2101      	movs	r1, #1
 8005994:	fa01 f303 	lsl.w	r3, r1, r3
 8005998:	ea42 0103 	orr.w	r1, r2, r3
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10a      	bne.n	80059be <HAL_ADC_ConfigChannel+0x576>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	0e9b      	lsrs	r3, r3, #26
 80059ae:	3301      	adds	r3, #1
 80059b0:	f003 021f 	and.w	r2, r3, #31
 80059b4:	4613      	mov	r3, r2
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	4413      	add	r3, r2
 80059ba:	051b      	lsls	r3, r3, #20
 80059bc:	e018      	b.n	80059f0 <HAL_ADC_ConfigChannel+0x5a8>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c6:	fa93 f3a3 	rbit	r3, r3
 80059ca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80059cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80059d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80059d6:	2320      	movs	r3, #32
 80059d8:	e003      	b.n	80059e2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80059da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059dc:	fab3 f383 	clz	r3, r3
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	3301      	adds	r3, #1
 80059e4:	f003 021f 	and.w	r2, r3, #31
 80059e8:	4613      	mov	r3, r2
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	4413      	add	r3, r2
 80059ee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059f0:	430b      	orrs	r3, r1
 80059f2:	e07e      	b.n	8005af2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d107      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x5c8>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	0e9b      	lsrs	r3, r3, #26
 8005a06:	3301      	adds	r3, #1
 8005a08:	069b      	lsls	r3, r3, #26
 8005a0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a0e:	e015      	b.n	8005a3c <HAL_ADC_ConfigChannel+0x5f4>
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a18:	fa93 f3a3 	rbit	r3, r3
 8005a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a20:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005a28:	2320      	movs	r3, #32
 8005a2a:	e003      	b.n	8005a34 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	fab3 f383 	clz	r3, r3
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	3301      	adds	r3, #1
 8005a36:	069b      	lsls	r3, r3, #26
 8005a38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d109      	bne.n	8005a5c <HAL_ADC_ConfigChannel+0x614>
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	0e9b      	lsrs	r3, r3, #26
 8005a4e:	3301      	adds	r3, #1
 8005a50:	f003 031f 	and.w	r3, r3, #31
 8005a54:	2101      	movs	r1, #1
 8005a56:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5a:	e017      	b.n	8005a8c <HAL_ADC_ConfigChannel+0x644>
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	fa93 f3a3 	rbit	r3, r3
 8005a68:	61fb      	str	r3, [r7, #28]
  return result;
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005a74:	2320      	movs	r3, #32
 8005a76:	e003      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7a:	fab3 f383 	clz	r3, r3
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	3301      	adds	r3, #1
 8005a82:	f003 031f 	and.w	r3, r3, #31
 8005a86:	2101      	movs	r1, #1
 8005a88:	fa01 f303 	lsl.w	r3, r1, r3
 8005a8c:	ea42 0103 	orr.w	r1, r2, r3
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10d      	bne.n	8005ab8 <HAL_ADC_ConfigChannel+0x670>
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	0e9b      	lsrs	r3, r3, #26
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	f003 021f 	and.w	r2, r3, #31
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	005b      	lsls	r3, r3, #1
 8005aac:	4413      	add	r3, r2
 8005aae:	3b1e      	subs	r3, #30
 8005ab0:	051b      	lsls	r3, r3, #20
 8005ab2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005ab6:	e01b      	b.n	8005af0 <HAL_ADC_ConfigChannel+0x6a8>
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	fa93 f3a3 	rbit	r3, r3
 8005ac4:	613b      	str	r3, [r7, #16]
  return result;
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005ad0:	2320      	movs	r3, #32
 8005ad2:	e003      	b.n	8005adc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	fab3 f383 	clz	r3, r3
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	3301      	adds	r3, #1
 8005ade:	f003 021f 	and.w	r2, r3, #31
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	005b      	lsls	r3, r3, #1
 8005ae6:	4413      	add	r3, r2
 8005ae8:	3b1e      	subs	r3, #30
 8005aea:	051b      	lsls	r3, r3, #20
 8005aec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005af0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005af2:	683a      	ldr	r2, [r7, #0]
 8005af4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005af6:	4619      	mov	r1, r3
 8005af8:	f7ff fa20 	bl	8004f3c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	4b09      	ldr	r3, [pc, #36]	@ (8005b28 <HAL_ADC_ConfigChannel+0x6e0>)
 8005b02:	4013      	ands	r3, r2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 80af 	beq.w	8005c68 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b12:	d004      	beq.n	8005b1e <HAL_ADC_ConfigChannel+0x6d6>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a04      	ldr	r2, [pc, #16]	@ (8005b2c <HAL_ADC_ConfigChannel+0x6e4>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d10a      	bne.n	8005b34 <HAL_ADC_ConfigChannel+0x6ec>
 8005b1e:	4b04      	ldr	r3, [pc, #16]	@ (8005b30 <HAL_ADC_ConfigChannel+0x6e8>)
 8005b20:	e009      	b.n	8005b36 <HAL_ADC_ConfigChannel+0x6ee>
 8005b22:	bf00      	nop
 8005b24:	407f0000 	.word	0x407f0000
 8005b28:	80080000 	.word	0x80080000
 8005b2c:	50000100 	.word	0x50000100
 8005b30:	50000300 	.word	0x50000300
 8005b34:	4b51      	ldr	r3, [pc, #324]	@ (8005c7c <HAL_ADC_ConfigChannel+0x834>)
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff f928 	bl	8004d8c <LL_ADC_GetCommonPathInternalCh>
 8005b3c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a4e      	ldr	r2, [pc, #312]	@ (8005c80 <HAL_ADC_ConfigChannel+0x838>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d004      	beq.n	8005b54 <HAL_ADC_ConfigChannel+0x70c>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a4d      	ldr	r2, [pc, #308]	@ (8005c84 <HAL_ADC_ConfigChannel+0x83c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d134      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005b54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d12e      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b68:	d17e      	bne.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b72:	d004      	beq.n	8005b7e <HAL_ADC_ConfigChannel+0x736>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a43      	ldr	r2, [pc, #268]	@ (8005c88 <HAL_ADC_ConfigChannel+0x840>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d101      	bne.n	8005b82 <HAL_ADC_ConfigChannel+0x73a>
 8005b7e:	4a43      	ldr	r2, [pc, #268]	@ (8005c8c <HAL_ADC_ConfigChannel+0x844>)
 8005b80:	e000      	b.n	8005b84 <HAL_ADC_ConfigChannel+0x73c>
 8005b82:	4a3e      	ldr	r2, [pc, #248]	@ (8005c7c <HAL_ADC_ConfigChannel+0x834>)
 8005b84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4610      	mov	r0, r2
 8005b90:	f7ff f8e9 	bl	8004d66 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b94:	4b3e      	ldr	r3, [pc, #248]	@ (8005c90 <HAL_ADC_ConfigChannel+0x848>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	099b      	lsrs	r3, r3, #6
 8005b9a:	4a3e      	ldr	r2, [pc, #248]	@ (8005c94 <HAL_ADC_ConfigChannel+0x84c>)
 8005b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba0:	099b      	lsrs	r3, r3, #6
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	005b      	lsls	r3, r3, #1
 8005ba8:	4413      	add	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005bae:	e002      	b.n	8005bb6 <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1f9      	bne.n	8005bb0 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bbc:	e054      	b.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a35      	ldr	r2, [pc, #212]	@ (8005c98 <HAL_ADC_ConfigChannel+0x850>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d120      	bne.n	8005c0a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005bc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d11a      	bne.n	8005c0a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bdc:	d144      	bne.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005be6:	d004      	beq.n	8005bf2 <HAL_ADC_ConfigChannel+0x7aa>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a26      	ldr	r2, [pc, #152]	@ (8005c88 <HAL_ADC_ConfigChannel+0x840>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d101      	bne.n	8005bf6 <HAL_ADC_ConfigChannel+0x7ae>
 8005bf2:	4a26      	ldr	r2, [pc, #152]	@ (8005c8c <HAL_ADC_ConfigChannel+0x844>)
 8005bf4:	e000      	b.n	8005bf8 <HAL_ADC_ConfigChannel+0x7b0>
 8005bf6:	4a21      	ldr	r2, [pc, #132]	@ (8005c7c <HAL_ADC_ConfigChannel+0x834>)
 8005bf8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bfc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c00:	4619      	mov	r1, r3
 8005c02:	4610      	mov	r0, r2
 8005c04:	f7ff f8af 	bl	8004d66 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c08:	e02e      	b.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a23      	ldr	r2, [pc, #140]	@ (8005c9c <HAL_ADC_ConfigChannel+0x854>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d129      	bne.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d123      	bne.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a18      	ldr	r2, [pc, #96]	@ (8005c88 <HAL_ADC_ConfigChannel+0x840>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d01e      	beq.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c32:	d004      	beq.n	8005c3e <HAL_ADC_ConfigChannel+0x7f6>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a13      	ldr	r2, [pc, #76]	@ (8005c88 <HAL_ADC_ConfigChannel+0x840>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d101      	bne.n	8005c42 <HAL_ADC_ConfigChannel+0x7fa>
 8005c3e:	4a13      	ldr	r2, [pc, #76]	@ (8005c8c <HAL_ADC_ConfigChannel+0x844>)
 8005c40:	e000      	b.n	8005c44 <HAL_ADC_ConfigChannel+0x7fc>
 8005c42:	4a0e      	ldr	r2, [pc, #56]	@ (8005c7c <HAL_ADC_ConfigChannel+0x834>)
 8005c44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	4610      	mov	r0, r2
 8005c50:	f7ff f889 	bl	8004d66 <LL_ADC_SetCommonPathInternalCh>
 8005c54:	e008      	b.n	8005c68 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5a:	f043 0220 	orr.w	r2, r3, #32
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005c70:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	37d8      	adds	r7, #216	@ 0xd8
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	50000700 	.word	0x50000700
 8005c80:	c3210000 	.word	0xc3210000
 8005c84:	90c00010 	.word	0x90c00010
 8005c88:	50000100 	.word	0x50000100
 8005c8c:	50000300 	.word	0x50000300
 8005c90:	20000004 	.word	0x20000004
 8005c94:	053e2d63 	.word	0x053e2d63
 8005c98:	c7520000 	.word	0xc7520000
 8005c9c:	cb840000 	.word	0xcb840000

08005ca0 <LL_ADC_IsEnabled>:
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <LL_ADC_IsEnabled+0x18>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e000      	b.n	8005cba <LL_ADC_IsEnabled+0x1a>
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <LL_ADC_REG_IsConversionOngoing>:
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	2b04      	cmp	r3, #4
 8005cd8:	d101      	bne.n	8005cde <LL_ADC_REG_IsConversionOngoing+0x18>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005cec:	b590      	push	{r4, r7, lr}
 8005cee:	b0a1      	sub	sp, #132	@ 0x84
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d101      	bne.n	8005d0a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005d06:	2302      	movs	r3, #2
 8005d08:	e0cb      	b.n	8005ea2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005d12:	2300      	movs	r3, #0
 8005d14:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005d16:	2300      	movs	r3, #0
 8005d18:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d22:	d102      	bne.n	8005d2a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005d24:	4b61      	ldr	r3, [pc, #388]	@ (8005eac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005d26:	60bb      	str	r3, [r7, #8]
 8005d28:	e001      	b.n	8005d2e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10b      	bne.n	8005d4c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d38:	f043 0220 	orr.w	r2, r3, #32
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e0aa      	b.n	8005ea2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7ff ffb9 	bl	8005cc6 <LL_ADC_REG_IsConversionOngoing>
 8005d54:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff ffb3 	bl	8005cc6 <LL_ADC_REG_IsConversionOngoing>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f040 808c 	bne.w	8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005d68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f040 8088 	bne.w	8005e80 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d78:	d004      	beq.n	8005d84 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a4b      	ldr	r2, [pc, #300]	@ (8005eac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d101      	bne.n	8005d88 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005d84:	4b4a      	ldr	r3, [pc, #296]	@ (8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8005d86:	e000      	b.n	8005d8a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8005d88:	4b4a      	ldr	r3, [pc, #296]	@ (8005eb4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8005d8a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d041      	beq.n	8005e18 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005d94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	6859      	ldr	r1, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005da6:	035b      	lsls	r3, r3, #13
 8005da8:	430b      	orrs	r3, r1
 8005daa:	431a      	orrs	r2, r3
 8005dac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005db8:	d004      	beq.n	8005dc4 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a3b      	ldr	r2, [pc, #236]	@ (8005eac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d10f      	bne.n	8005de4 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8005dc4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005dc8:	f7ff ff6a 	bl	8005ca0 <LL_ADC_IsEnabled>
 8005dcc:	4604      	mov	r4, r0
 8005dce:	4837      	ldr	r0, [pc, #220]	@ (8005eac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005dd0:	f7ff ff66 	bl	8005ca0 <LL_ADC_IsEnabled>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	4323      	orrs	r3, r4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	bf0c      	ite	eq
 8005ddc:	2301      	moveq	r3, #1
 8005dde:	2300      	movne	r3, #0
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	e008      	b.n	8005df6 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8005de4:	4834      	ldr	r0, [pc, #208]	@ (8005eb8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005de6:	f7ff ff5b 	bl	8005ca0 <LL_ADC_IsEnabled>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	bf0c      	ite	eq
 8005df0:	2301      	moveq	r3, #1
 8005df2:	2300      	movne	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d04c      	beq.n	8005e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005dfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005e02:	f023 030f 	bic.w	r3, r3, #15
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	6811      	ldr	r1, [r2, #0]
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	6892      	ldr	r2, [r2, #8]
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	431a      	orrs	r2, r3
 8005e12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e14:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e16:	e03d      	b.n	8005e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005e18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e22:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e2c:	d004      	beq.n	8005e38 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a1e      	ldr	r2, [pc, #120]	@ (8005eac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d10f      	bne.n	8005e58 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8005e38:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005e3c:	f7ff ff30 	bl	8005ca0 <LL_ADC_IsEnabled>
 8005e40:	4604      	mov	r4, r0
 8005e42:	481a      	ldr	r0, [pc, #104]	@ (8005eac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005e44:	f7ff ff2c 	bl	8005ca0 <LL_ADC_IsEnabled>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	4323      	orrs	r3, r4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bf0c      	ite	eq
 8005e50:	2301      	moveq	r3, #1
 8005e52:	2300      	movne	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	e008      	b.n	8005e6a <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8005e58:	4817      	ldr	r0, [pc, #92]	@ (8005eb8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005e5a:	f7ff ff21 	bl	8005ca0 <LL_ADC_IsEnabled>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	bf0c      	ite	eq
 8005e64:	2301      	moveq	r3, #1
 8005e66:	2300      	movne	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d012      	beq.n	8005e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005e6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005e76:	f023 030f 	bic.w	r3, r3, #15
 8005e7a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005e7c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e7e:	e009      	b.n	8005e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e84:	f043 0220 	orr.w	r2, r3, #32
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005e92:	e000      	b.n	8005e96 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e94:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005e9e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3784      	adds	r7, #132	@ 0x84
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd90      	pop	{r4, r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	50000100 	.word	0x50000100
 8005eb0:	50000300 	.word	0x50000300
 8005eb4:	50000700 	.word	0x50000700
 8005eb8:	50000400 	.word	0x50000400

08005ebc <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d101      	bne.n	8005ece <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e023      	b.n	8005f16 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d106      	bne.n	8005ee8 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7fc fd3c 	bl	8002960 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
	...

08005f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f30:	4b0c      	ldr	r3, [pc, #48]	@ (8005f64 <__NVIC_SetPriorityGrouping+0x44>)
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f52:	4a04      	ldr	r2, [pc, #16]	@ (8005f64 <__NVIC_SetPriorityGrouping+0x44>)
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	60d3      	str	r3, [r2, #12]
}
 8005f58:	bf00      	nop
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr
 8005f64:	e000ed00 	.word	0xe000ed00

08005f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f6c:	4b04      	ldr	r3, [pc, #16]	@ (8005f80 <__NVIC_GetPriorityGrouping+0x18>)
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	0a1b      	lsrs	r3, r3, #8
 8005f72:	f003 0307 	and.w	r3, r3, #7
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr
 8005f80:	e000ed00 	.word	0xe000ed00

08005f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	db0b      	blt.n	8005fae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f96:	79fb      	ldrb	r3, [r7, #7]
 8005f98:	f003 021f 	and.w	r2, r3, #31
 8005f9c:	4907      	ldr	r1, [pc, #28]	@ (8005fbc <__NVIC_EnableIRQ+0x38>)
 8005f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fa2:	095b      	lsrs	r3, r3, #5
 8005fa4:	2001      	movs	r0, #1
 8005fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8005faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005fae:	bf00      	nop
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	e000e100 	.word	0xe000e100

08005fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	6039      	str	r1, [r7, #0]
 8005fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	db0a      	blt.n	8005fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	490c      	ldr	r1, [pc, #48]	@ (800600c <__NVIC_SetPriority+0x4c>)
 8005fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fde:	0112      	lsls	r2, r2, #4
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	440b      	add	r3, r1
 8005fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005fe8:	e00a      	b.n	8006000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	b2da      	uxtb	r2, r3
 8005fee:	4908      	ldr	r1, [pc, #32]	@ (8006010 <__NVIC_SetPriority+0x50>)
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	f003 030f 	and.w	r3, r3, #15
 8005ff6:	3b04      	subs	r3, #4
 8005ff8:	0112      	lsls	r2, r2, #4
 8005ffa:	b2d2      	uxtb	r2, r2
 8005ffc:	440b      	add	r3, r1
 8005ffe:	761a      	strb	r2, [r3, #24]
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr
 800600c:	e000e100 	.word	0xe000e100
 8006010:	e000ed00 	.word	0xe000ed00

08006014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006014:	b480      	push	{r7}
 8006016:	b089      	sub	sp, #36	@ 0x24
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f003 0307 	and.w	r3, r3, #7
 8006026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	f1c3 0307 	rsb	r3, r3, #7
 800602e:	2b04      	cmp	r3, #4
 8006030:	bf28      	it	cs
 8006032:	2304      	movcs	r3, #4
 8006034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	3304      	adds	r3, #4
 800603a:	2b06      	cmp	r3, #6
 800603c:	d902      	bls.n	8006044 <NVIC_EncodePriority+0x30>
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	3b03      	subs	r3, #3
 8006042:	e000      	b.n	8006046 <NVIC_EncodePriority+0x32>
 8006044:	2300      	movs	r3, #0
 8006046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006048:	f04f 32ff 	mov.w	r2, #4294967295
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	fa02 f303 	lsl.w	r3, r2, r3
 8006052:	43da      	mvns	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	401a      	ands	r2, r3
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800605c:	f04f 31ff 	mov.w	r1, #4294967295
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	fa01 f303 	lsl.w	r3, r1, r3
 8006066:	43d9      	mvns	r1, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800606c:	4313      	orrs	r3, r2
         );
}
 800606e:	4618      	mov	r0, r3
 8006070:	3724      	adds	r7, #36	@ 0x24
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b082      	sub	sp, #8
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7ff ff4c 	bl	8005f20 <__NVIC_SetPriorityGrouping>
}
 8006088:	bf00      	nop
 800608a:	3708      	adds	r7, #8
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
 8006096:	4603      	mov	r3, r0
 8006098:	60b9      	str	r1, [r7, #8]
 800609a:	607a      	str	r2, [r7, #4]
 800609c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800609e:	f7ff ff63 	bl	8005f68 <__NVIC_GetPriorityGrouping>
 80060a2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	68b9      	ldr	r1, [r7, #8]
 80060a8:	6978      	ldr	r0, [r7, #20]
 80060aa:	f7ff ffb3 	bl	8006014 <NVIC_EncodePriority>
 80060ae:	4602      	mov	r2, r0
 80060b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060b4:	4611      	mov	r1, r2
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff ff82 	bl	8005fc0 <__NVIC_SetPriority>
}
 80060bc:	bf00      	nop
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	4603      	mov	r3, r0
 80060cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80060ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7ff ff56 	bl	8005f84 <__NVIC_EnableIRQ>
}
 80060d8:	bf00      	nop
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d101      	bne.n	80060f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e08d      	b.n	800620e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	461a      	mov	r2, r3
 80060f8:	4b47      	ldr	r3, [pc, #284]	@ (8006218 <HAL_DMA_Init+0x138>)
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d80f      	bhi.n	800611e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	461a      	mov	r2, r3
 8006104:	4b45      	ldr	r3, [pc, #276]	@ (800621c <HAL_DMA_Init+0x13c>)
 8006106:	4413      	add	r3, r2
 8006108:	4a45      	ldr	r2, [pc, #276]	@ (8006220 <HAL_DMA_Init+0x140>)
 800610a:	fba2 2303 	umull	r2, r3, r2, r3
 800610e:	091b      	lsrs	r3, r3, #4
 8006110:	009a      	lsls	r2, r3, #2
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a42      	ldr	r2, [pc, #264]	@ (8006224 <HAL_DMA_Init+0x144>)
 800611a:	641a      	str	r2, [r3, #64]	@ 0x40
 800611c:	e00e      	b.n	800613c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	461a      	mov	r2, r3
 8006124:	4b40      	ldr	r3, [pc, #256]	@ (8006228 <HAL_DMA_Init+0x148>)
 8006126:	4413      	add	r3, r2
 8006128:	4a3d      	ldr	r2, [pc, #244]	@ (8006220 <HAL_DMA_Init+0x140>)
 800612a:	fba2 2303 	umull	r2, r3, r2, r3
 800612e:	091b      	lsrs	r3, r3, #4
 8006130:	009a      	lsls	r2, r3, #2
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a3c      	ldr	r2, [pc, #240]	@ (800622c <HAL_DMA_Init+0x14c>)
 800613a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2202      	movs	r2, #2
 8006140:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006156:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006160:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800616c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006178:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	4313      	orrs	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f9be 	bl	8006510 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800619c:	d102      	bne.n	80061a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ac:	b2d2      	uxtb	r2, r2
 80061ae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80061b8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d010      	beq.n	80061e4 <HAL_DMA_Init+0x104>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	d80c      	bhi.n	80061e4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f9de 	bl	800658c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d4:	2200      	movs	r2, #0
 80061d6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80061e0:	605a      	str	r2, [r3, #4]
 80061e2:	e008      	b.n	80061f6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	40020407 	.word	0x40020407
 800621c:	bffdfff8 	.word	0xbffdfff8
 8006220:	cccccccd 	.word	0xcccccccd
 8006224:	40020000 	.word	0x40020000
 8006228:	bffdfbf8 	.word	0xbffdfbf8
 800622c:	40020400 	.word	0x40020400

08006230 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006238:	2300      	movs	r3, #0
 800623a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b02      	cmp	r3, #2
 8006246:	d005      	beq.n	8006254 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2204      	movs	r2, #4
 800624c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	73fb      	strb	r3, [r7, #15]
 8006252:	e037      	b.n	80062c4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f022 020e 	bic.w	r2, r2, #14
 8006262:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800626e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006272:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0201 	bic.w	r2, r2, #1
 8006282:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006288:	f003 021f 	and.w	r2, r3, #31
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006290:	2101      	movs	r1, #1
 8006292:	fa01 f202 	lsl.w	r2, r1, r2
 8006296:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80062a0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00c      	beq.n	80062c4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062b8:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80062c2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr

080062e2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062ea:	2300      	movs	r3, #0
 80062ec:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d00d      	beq.n	8006316 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2204      	movs	r2, #4
 80062fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	73fb      	strb	r3, [r7, #15]
 8006314:	e047      	b.n	80063a6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 020e 	bic.w	r2, r2, #14
 8006324:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0201 	bic.w	r2, r2, #1
 8006334:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006340:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006344:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800634a:	f003 021f 	and.w	r2, r3, #31
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006352:	2101      	movs	r1, #1
 8006354:	fa01 f202 	lsl.w	r2, r1, r2
 8006358:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006362:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00c      	beq.n	8006386 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006376:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800637a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006384:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800639a:	2b00      	cmp	r3, #0
 800639c:	d003      	beq.n	80063a6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	4798      	blx	r3
    }
  }
  return status;
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063cc:	f003 031f 	and.w	r3, r3, #31
 80063d0:	2204      	movs	r2, #4
 80063d2:	409a      	lsls	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4013      	ands	r3, r2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d026      	beq.n	800642a <HAL_DMA_IRQHandler+0x7a>
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	f003 0304 	and.w	r3, r3, #4
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d021      	beq.n	800642a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0320 	and.w	r3, r3, #32
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d107      	bne.n	8006404 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0204 	bic.w	r2, r2, #4
 8006402:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006408:	f003 021f 	and.w	r2, r3, #31
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006410:	2104      	movs	r1, #4
 8006412:	fa01 f202 	lsl.w	r2, r1, r2
 8006416:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800641c:	2b00      	cmp	r3, #0
 800641e:	d071      	beq.n	8006504 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006428:	e06c      	b.n	8006504 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800642e:	f003 031f 	and.w	r3, r3, #31
 8006432:	2202      	movs	r2, #2
 8006434:	409a      	lsls	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	4013      	ands	r3, r2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d02e      	beq.n	800649c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d029      	beq.n	800649c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0320 	and.w	r3, r3, #32
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10b      	bne.n	800646e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 020a 	bic.w	r2, r2, #10
 8006464:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006472:	f003 021f 	and.w	r2, r3, #31
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647a:	2102      	movs	r1, #2
 800647c:	fa01 f202 	lsl.w	r2, r1, r2
 8006480:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800648e:	2b00      	cmp	r3, #0
 8006490:	d038      	beq.n	8006504 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800649a:	e033      	b.n	8006504 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064a0:	f003 031f 	and.w	r3, r3, #31
 80064a4:	2208      	movs	r2, #8
 80064a6:	409a      	lsls	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	4013      	ands	r3, r2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d02a      	beq.n	8006506 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0308 	and.w	r3, r3, #8
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d025      	beq.n	8006506 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 020e 	bic.w	r2, r2, #14
 80064c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ce:	f003 021f 	and.w	r2, r3, #31
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	2101      	movs	r1, #1
 80064d8:	fa01 f202 	lsl.w	r2, r1, r2
 80064dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2201      	movs	r2, #1
 80064e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d004      	beq.n	8006506 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006504:	bf00      	nop
 8006506:	bf00      	nop
}
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
	...

08006510 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006510:	b480      	push	{r7}
 8006512:	b087      	sub	sp, #28
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	461a      	mov	r2, r3
 800651e:	4b16      	ldr	r3, [pc, #88]	@ (8006578 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006520:	429a      	cmp	r2, r3
 8006522:	d802      	bhi.n	800652a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006524:	4b15      	ldr	r3, [pc, #84]	@ (800657c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006526:	617b      	str	r3, [r7, #20]
 8006528:	e001      	b.n	800652e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800652a:	4b15      	ldr	r3, [pc, #84]	@ (8006580 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800652c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	b2db      	uxtb	r3, r3
 8006538:	3b08      	subs	r3, #8
 800653a:	4a12      	ldr	r2, [pc, #72]	@ (8006584 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800653c:	fba2 2303 	umull	r2, r3, r2, r3
 8006540:	091b      	lsrs	r3, r3, #4
 8006542:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006548:	089b      	lsrs	r3, r3, #2
 800654a:	009a      	lsls	r2, r3, #2
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	4413      	add	r3, r2
 8006550:	461a      	mov	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a0b      	ldr	r2, [pc, #44]	@ (8006588 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800655a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f003 031f 	and.w	r3, r3, #31
 8006562:	2201      	movs	r2, #1
 8006564:	409a      	lsls	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800656a:	bf00      	nop
 800656c:	371c      	adds	r7, #28
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	40020407 	.word	0x40020407
 800657c:	40020800 	.word	0x40020800
 8006580:	40020820 	.word	0x40020820
 8006584:	cccccccd 	.word	0xcccccccd
 8006588:	40020880 	.word	0x40020880

0800658c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	b2db      	uxtb	r3, r3
 800659a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	4b0b      	ldr	r3, [pc, #44]	@ (80065cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80065a0:	4413      	add	r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	461a      	mov	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a08      	ldr	r2, [pc, #32]	@ (80065d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80065ae:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	3b01      	subs	r3, #1
 80065b4:	f003 031f 	and.w	r3, r3, #31
 80065b8:	2201      	movs	r2, #1
 80065ba:	409a      	lsls	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80065c0:	bf00      	nop
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr
 80065cc:	1000823f 	.word	0x1000823f
 80065d0:	40020940 	.word	0x40020940

080065d4 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e033      	b.n	800664e <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d106      	bne.n	8006600 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f7fc f9d0 	bl	80029a0 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f854 	bl	80066b4 <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 f822 	bl	8006656 <FMAC_Reset>
 8006612:	4603      	mov	r3, r0
 8006614:	2b01      	cmp	r3, #1
 8006616:	d10c      	bne.n	8006632 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800661c:	f043 0210 	orr.w	r2, r3, #16
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	22a0      	movs	r2, #160	@ 0xa0
 8006628:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	73fb      	strb	r3, [r7, #15]
 8006630:	e008      	b.n	8006644 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2220      	movs	r2, #32
 800663c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_OK;
 8006640:	2300      	movs	r3, #0
 8006642:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800664c:	7bfb      	ldrb	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b084      	sub	sp, #16
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800665e:	f7fe fb1d 	bl	8004c9c <HAL_GetTick>
 8006662:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	691a      	ldr	r2, [r3, #16]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006672:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8006674:	e00f      	b.n	8006696 <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8006676:	f7fe fb11 	bl	8004c9c <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006684:	d907      	bls.n	8006696 <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800668a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e00a      	b.n	80066ac <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1e8      	bne.n	8006676 <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	635a      	str	r2, [r3, #52]	@ 0x34
  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 f807 	bl	80066d0 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 f81b 	bl	80066fe <FMAC_ResetOutputStateAndDataPointers>
}
 80066c8:	bf00      	nop
 80066ca:	3708      	adds	r7, #8
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 80066f2:	bf00      	nop
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80066fe:	b480      	push	{r7}
 8006700:	b083      	sub	sp, #12
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800672c:	b480      	push	{r7}
 800672e:	b087      	sub	sp, #28
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006736:	2300      	movs	r3, #0
 8006738:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800673a:	e15a      	b.n	80069f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	2101      	movs	r1, #1
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	fa01 f303 	lsl.w	r3, r1, r3
 8006748:	4013      	ands	r3, r2
 800674a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2b00      	cmp	r3, #0
 8006750:	f000 814c 	beq.w	80069ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f003 0303 	and.w	r3, r3, #3
 800675c:	2b01      	cmp	r3, #1
 800675e:	d005      	beq.n	800676c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006768:	2b02      	cmp	r3, #2
 800676a:	d130      	bne.n	80067ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	005b      	lsls	r3, r3, #1
 8006776:	2203      	movs	r2, #3
 8006778:	fa02 f303 	lsl.w	r3, r2, r3
 800677c:	43db      	mvns	r3, r3
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	4013      	ands	r3, r2
 8006782:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	68da      	ldr	r2, [r3, #12]
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	005b      	lsls	r3, r3, #1
 800678c:	fa02 f303 	lsl.w	r3, r2, r3
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	4313      	orrs	r3, r2
 8006794:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80067a2:	2201      	movs	r2, #1
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	fa02 f303 	lsl.w	r3, r2, r3
 80067aa:	43db      	mvns	r3, r3
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	4013      	ands	r3, r2
 80067b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	091b      	lsrs	r3, r3, #4
 80067b8:	f003 0201 	and.w	r2, r3, #1
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	fa02 f303 	lsl.w	r3, r2, r3
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f003 0303 	and.w	r3, r3, #3
 80067d6:	2b03      	cmp	r3, #3
 80067d8:	d017      	beq.n	800680a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	68db      	ldr	r3, [r3, #12]
 80067de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	2203      	movs	r2, #3
 80067e6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ea:	43db      	mvns	r3, r3
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	4013      	ands	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	fa02 f303 	lsl.w	r3, r2, r3
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f003 0303 	and.w	r3, r3, #3
 8006812:	2b02      	cmp	r3, #2
 8006814:	d123      	bne.n	800685e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	08da      	lsrs	r2, r3, #3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	3208      	adds	r2, #8
 800681e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006822:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	220f      	movs	r2, #15
 800682e:	fa02 f303 	lsl.w	r3, r2, r3
 8006832:	43db      	mvns	r3, r3
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	4013      	ands	r3, r2
 8006838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	691a      	ldr	r2, [r3, #16]
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f003 0307 	and.w	r3, r3, #7
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	fa02 f303 	lsl.w	r3, r2, r3
 800684a:	693a      	ldr	r2, [r7, #16]
 800684c:	4313      	orrs	r3, r2
 800684e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	08da      	lsrs	r2, r3, #3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	3208      	adds	r2, #8
 8006858:	6939      	ldr	r1, [r7, #16]
 800685a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	2203      	movs	r2, #3
 800686a:	fa02 f303 	lsl.w	r3, r2, r3
 800686e:	43db      	mvns	r3, r3
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	4013      	ands	r3, r2
 8006874:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f003 0203 	and.w	r2, r3, #3
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	4313      	orrs	r3, r2
 800688a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 80a6 	beq.w	80069ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068a0:	4b5b      	ldr	r3, [pc, #364]	@ (8006a10 <HAL_GPIO_Init+0x2e4>)
 80068a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a4:	4a5a      	ldr	r2, [pc, #360]	@ (8006a10 <HAL_GPIO_Init+0x2e4>)
 80068a6:	f043 0301 	orr.w	r3, r3, #1
 80068aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80068ac:	4b58      	ldr	r3, [pc, #352]	@ (8006a10 <HAL_GPIO_Init+0x2e4>)
 80068ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	60bb      	str	r3, [r7, #8]
 80068b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80068b8:	4a56      	ldr	r2, [pc, #344]	@ (8006a14 <HAL_GPIO_Init+0x2e8>)
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	089b      	lsrs	r3, r3, #2
 80068be:	3302      	adds	r3, #2
 80068c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f003 0303 	and.w	r3, r3, #3
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	220f      	movs	r2, #15
 80068d0:	fa02 f303 	lsl.w	r3, r2, r3
 80068d4:	43db      	mvns	r3, r3
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	4013      	ands	r3, r2
 80068da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80068e2:	d01f      	beq.n	8006924 <HAL_GPIO_Init+0x1f8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a4c      	ldr	r2, [pc, #304]	@ (8006a18 <HAL_GPIO_Init+0x2ec>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d019      	beq.n	8006920 <HAL_GPIO_Init+0x1f4>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a4b      	ldr	r2, [pc, #300]	@ (8006a1c <HAL_GPIO_Init+0x2f0>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d013      	beq.n	800691c <HAL_GPIO_Init+0x1f0>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a4a      	ldr	r2, [pc, #296]	@ (8006a20 <HAL_GPIO_Init+0x2f4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d00d      	beq.n	8006918 <HAL_GPIO_Init+0x1ec>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a49      	ldr	r2, [pc, #292]	@ (8006a24 <HAL_GPIO_Init+0x2f8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d007      	beq.n	8006914 <HAL_GPIO_Init+0x1e8>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a48      	ldr	r2, [pc, #288]	@ (8006a28 <HAL_GPIO_Init+0x2fc>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d101      	bne.n	8006910 <HAL_GPIO_Init+0x1e4>
 800690c:	2305      	movs	r3, #5
 800690e:	e00a      	b.n	8006926 <HAL_GPIO_Init+0x1fa>
 8006910:	2306      	movs	r3, #6
 8006912:	e008      	b.n	8006926 <HAL_GPIO_Init+0x1fa>
 8006914:	2304      	movs	r3, #4
 8006916:	e006      	b.n	8006926 <HAL_GPIO_Init+0x1fa>
 8006918:	2303      	movs	r3, #3
 800691a:	e004      	b.n	8006926 <HAL_GPIO_Init+0x1fa>
 800691c:	2302      	movs	r3, #2
 800691e:	e002      	b.n	8006926 <HAL_GPIO_Init+0x1fa>
 8006920:	2301      	movs	r3, #1
 8006922:	e000      	b.n	8006926 <HAL_GPIO_Init+0x1fa>
 8006924:	2300      	movs	r3, #0
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	f002 0203 	and.w	r2, r2, #3
 800692c:	0092      	lsls	r2, r2, #2
 800692e:	4093      	lsls	r3, r2
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	4313      	orrs	r3, r2
 8006934:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006936:	4937      	ldr	r1, [pc, #220]	@ (8006a14 <HAL_GPIO_Init+0x2e8>)
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	089b      	lsrs	r3, r3, #2
 800693c:	3302      	adds	r3, #2
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006944:	4b39      	ldr	r3, [pc, #228]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	43db      	mvns	r3, r3
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	4013      	ands	r3, r2
 8006952:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	4313      	orrs	r3, r2
 8006966:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006968:	4a30      	ldr	r2, [pc, #192]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800696e:	4b2f      	ldr	r3, [pc, #188]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	43db      	mvns	r3, r3
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4013      	ands	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006992:	4a26      	ldr	r2, [pc, #152]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006998:	4b24      	ldr	r3, [pc, #144]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	43db      	mvns	r3, r3
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	4013      	ands	r3, r2
 80069a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80069bc:	4a1b      	ldr	r2, [pc, #108]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80069c2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	43db      	mvns	r3, r3
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	4013      	ands	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d003      	beq.n	80069e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80069e6:	4a11      	ldr	r2, [pc, #68]	@ (8006a2c <HAL_GPIO_Init+0x300>)
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	3301      	adds	r3, #1
 80069f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	fa22 f303 	lsr.w	r3, r2, r3
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f47f ae9d 	bne.w	800673c <HAL_GPIO_Init+0x10>
  }
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	371c      	adds	r7, #28
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	40021000 	.word	0x40021000
 8006a14:	40010000 	.word	0x40010000
 8006a18:	48000400 	.word	0x48000400
 8006a1c:	48000800 	.word	0x48000800
 8006a20:	48000c00 	.word	0x48000c00
 8006a24:	48001000 	.word	0x48001000
 8006a28:	48001400 	.word	0x48001400
 8006a2c:	40010400 	.word	0x40010400

08006a30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	460b      	mov	r3, r1
 8006a3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	691a      	ldr	r2, [r3, #16]
 8006a40:	887b      	ldrh	r3, [r7, #2]
 8006a42:	4013      	ands	r3, r2
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	73fb      	strb	r3, [r7, #15]
 8006a4c:	e001      	b.n	8006a52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3714      	adds	r7, #20
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	460b      	mov	r3, r1
 8006a6a:	807b      	strh	r3, [r7, #2]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a70:	787b      	ldrb	r3, [r7, #1]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d003      	beq.n	8006a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a76:	887a      	ldrh	r2, [r7, #2]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a7c:	e002      	b.n	8006a84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a7e:	887a      	ldrh	r2, [r7, #2]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e08d      	b.n	8006bbe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7fb ff92 	bl	80029e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2224      	movs	r2, #36	@ 0x24
 8006ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f022 0201 	bic.w	r2, r2, #1
 8006ad2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ae0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689a      	ldr	r2, [r3, #8]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006af0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d107      	bne.n	8006b0a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b06:	609a      	str	r2, [r3, #8]
 8006b08:	e006      	b.n	8006b18 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	689a      	ldr	r2, [r3, #8]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006b16:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d108      	bne.n	8006b32 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b2e:	605a      	str	r2, [r3, #4]
 8006b30:	e007      	b.n	8006b42 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	6812      	ldr	r2, [r2, #0]
 8006b4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68da      	ldr	r2, [r3, #12]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	691a      	ldr	r2, [r3, #16]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	430a      	orrs	r2, r1
 8006b7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	69d9      	ldr	r1, [r3, #28]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a1a      	ldr	r2, [r3, #32]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	430a      	orrs	r2, r1
 8006b8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f042 0201 	orr.w	r2, r2, #1
 8006b9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3708      	adds	r7, #8
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b088      	sub	sp, #32
 8006bcc:	af02      	add	r7, sp, #8
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	4608      	mov	r0, r1
 8006bd2:	4611      	mov	r1, r2
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	817b      	strh	r3, [r7, #10]
 8006bda:	460b      	mov	r3, r1
 8006bdc:	813b      	strh	r3, [r7, #8]
 8006bde:	4613      	mov	r3, r2
 8006be0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b20      	cmp	r3, #32
 8006bec:	f040 80fd 	bne.w	8006dea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bf0:	6a3b      	ldr	r3, [r7, #32]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <HAL_I2C_Mem_Read+0x34>
 8006bf6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d105      	bne.n	8006c08 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c02:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e0f1      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_I2C_Mem_Read+0x4e>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e0ea      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006c1e:	f7fe f83d 	bl	8004c9c <HAL_GetTick>
 8006c22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	2319      	movs	r3, #25
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 f95b 	bl	8006eec <I2C_WaitOnFlagUntilTimeout>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d001      	beq.n	8006c40 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e0d5      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2222      	movs	r2, #34	@ 0x22
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2240      	movs	r2, #64	@ 0x40
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a3a      	ldr	r2, [r7, #32]
 8006c5a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c68:	88f8      	ldrh	r0, [r7, #6]
 8006c6a:	893a      	ldrh	r2, [r7, #8]
 8006c6c:	8979      	ldrh	r1, [r7, #10]
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	9301      	str	r3, [sp, #4]
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	4603      	mov	r3, r0
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f000 f8bf 	bl	8006dfc <I2C_RequestMemoryRead>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d005      	beq.n	8006c90 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0ad      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	2bff      	cmp	r3, #255	@ 0xff
 8006c98:	d90e      	bls.n	8006cb8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	22ff      	movs	r2, #255	@ 0xff
 8006c9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ca4:	b2da      	uxtb	r2, r3
 8006ca6:	8979      	ldrh	r1, [r7, #10]
 8006ca8:	4b52      	ldr	r3, [pc, #328]	@ (8006df4 <HAL_I2C_Mem_Read+0x22c>)
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006cb0:	68f8      	ldr	r0, [r7, #12]
 8006cb2:	f000 fadf 	bl	8007274 <I2C_TransferConfig>
 8006cb6:	e00f      	b.n	8006cd8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	8979      	ldrh	r1, [r7, #10]
 8006cca:	4b4a      	ldr	r3, [pc, #296]	@ (8006df4 <HAL_I2C_Mem_Read+0x22c>)
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f000 face 	bl	8007274 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cde:	2200      	movs	r2, #0
 8006ce0:	2104      	movs	r1, #4
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f000 f902 	bl	8006eec <I2C_WaitOnFlagUntilTimeout>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d001      	beq.n	8006cf2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e07c      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfc:	b2d2      	uxtb	r2, r2
 8006cfe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d04:	1c5a      	adds	r2, r3, #1
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d034      	beq.n	8006d98 <HAL_I2C_Mem_Read+0x1d0>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d130      	bne.n	8006d98 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	9300      	str	r3, [sp, #0]
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2180      	movs	r1, #128	@ 0x80
 8006d40:	68f8      	ldr	r0, [r7, #12]
 8006d42:	f000 f8d3 	bl	8006eec <I2C_WaitOnFlagUntilTimeout>
 8006d46:	4603      	mov	r3, r0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d001      	beq.n	8006d50 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e04d      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	2bff      	cmp	r3, #255	@ 0xff
 8006d58:	d90e      	bls.n	8006d78 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	22ff      	movs	r2, #255	@ 0xff
 8006d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	8979      	ldrh	r1, [r7, #10]
 8006d68:	2300      	movs	r3, #0
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d70:	68f8      	ldr	r0, [r7, #12]
 8006d72:	f000 fa7f 	bl	8007274 <I2C_TransferConfig>
 8006d76:	e00f      	b.n	8006d98 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d86:	b2da      	uxtb	r2, r3
 8006d88:	8979      	ldrh	r1, [r7, #10]
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 fa6e 	bl	8007274 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d19a      	bne.n	8006cd8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f000 f940 	bl	800702c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d001      	beq.n	8006db6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e01a      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2220      	movs	r2, #32
 8006dbc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6859      	ldr	r1, [r3, #4]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8006df8 <HAL_I2C_Mem_Read+0x230>)
 8006dca:	400b      	ands	r3, r1
 8006dcc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006de6:	2300      	movs	r3, #0
 8006de8:	e000      	b.n	8006dec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006dea:	2302      	movs	r3, #2
  }
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3718      	adds	r7, #24
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	80002400 	.word	0x80002400
 8006df8:	fe00e800 	.word	0xfe00e800

08006dfc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b086      	sub	sp, #24
 8006e00:	af02      	add	r7, sp, #8
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	4608      	mov	r0, r1
 8006e06:	4611      	mov	r1, r2
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	817b      	strh	r3, [r7, #10]
 8006e0e:	460b      	mov	r3, r1
 8006e10:	813b      	strh	r3, [r7, #8]
 8006e12:	4613      	mov	r3, r2
 8006e14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006e16:	88fb      	ldrh	r3, [r7, #6]
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	8979      	ldrh	r1, [r7, #10]
 8006e1c:	4b20      	ldr	r3, [pc, #128]	@ (8006ea0 <I2C_RequestMemoryRead+0xa4>)
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	2300      	movs	r3, #0
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f000 fa26 	bl	8007274 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e28:	69fa      	ldr	r2, [r7, #28]
 8006e2a:	69b9      	ldr	r1, [r7, #24]
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 f8b6 	bl	8006f9e <I2C_WaitOnTXISFlagUntilTimeout>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e02c      	b.n	8006e96 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e3c:	88fb      	ldrh	r3, [r7, #6]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d105      	bne.n	8006e4e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e42:	893b      	ldrh	r3, [r7, #8]
 8006e44:	b2da      	uxtb	r2, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e4c:	e015      	b.n	8006e7a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e4e:	893b      	ldrh	r3, [r7, #8]
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e5c:	69fa      	ldr	r2, [r7, #28]
 8006e5e:	69b9      	ldr	r1, [r7, #24]
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f000 f89c 	bl	8006f9e <I2C_WaitOnTXISFlagUntilTimeout>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d001      	beq.n	8006e70 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e012      	b.n	8006e96 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e70:	893b      	ldrh	r3, [r7, #8]
 8006e72:	b2da      	uxtb	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	2200      	movs	r2, #0
 8006e82:	2140      	movs	r1, #64	@ 0x40
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f000 f831 	bl	8006eec <I2C_WaitOnFlagUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d001      	beq.n	8006e94 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e000      	b.n	8006e96 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	80002000 	.word	0x80002000

08006ea4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b02      	cmp	r3, #2
 8006eb8:	d103      	bne.n	8006ec2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	699b      	ldr	r3, [r3, #24]
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d007      	beq.n	8006ee0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	699a      	ldr	r2, [r3, #24]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f042 0201 	orr.w	r2, r2, #1
 8006ede:	619a      	str	r2, [r3, #24]
  }
}
 8006ee0:	bf00      	nop
 8006ee2:	370c      	adds	r7, #12
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr

08006eec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	603b      	str	r3, [r7, #0]
 8006ef8:	4613      	mov	r3, r2
 8006efa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006efc:	e03b      	b.n	8006f76 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006efe:	69ba      	ldr	r2, [r7, #24]
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	f000 f8d6 	bl	80070b4 <I2C_IsErrorOccurred>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d001      	beq.n	8006f12 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e041      	b.n	8006f96 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f18:	d02d      	beq.n	8006f76 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f1a:	f7fd febf 	bl	8004c9c <HAL_GetTick>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	1ad3      	subs	r3, r2, r3
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d302      	bcc.n	8006f30 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d122      	bne.n	8006f76 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	699a      	ldr	r2, [r3, #24]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	4013      	ands	r3, r2
 8006f3a:	68ba      	ldr	r2, [r7, #8]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	bf0c      	ite	eq
 8006f40:	2301      	moveq	r3, #1
 8006f42:	2300      	movne	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	461a      	mov	r2, r3
 8006f48:	79fb      	ldrb	r3, [r7, #7]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d113      	bne.n	8006f76 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f52:	f043 0220 	orr.w	r2, r3, #32
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2220      	movs	r2, #32
 8006f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e00f      	b.n	8006f96 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	699a      	ldr	r2, [r3, #24]
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	bf0c      	ite	eq
 8006f86:	2301      	moveq	r3, #1
 8006f88:	2300      	movne	r3, #0
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d0b4      	beq.n	8006efe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	60f8      	str	r0, [r7, #12]
 8006fa6:	60b9      	str	r1, [r7, #8]
 8006fa8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006faa:	e033      	b.n	8007014 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	68b9      	ldr	r1, [r7, #8]
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f000 f87f 	bl	80070b4 <I2C_IsErrorOccurred>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d001      	beq.n	8006fc0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e031      	b.n	8007024 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc6:	d025      	beq.n	8007014 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fc8:	f7fd fe68 	bl	8004c9c <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	68ba      	ldr	r2, [r7, #8]
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d302      	bcc.n	8006fde <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d11a      	bne.n	8007014 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	f003 0302 	and.w	r3, r3, #2
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	d013      	beq.n	8007014 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff0:	f043 0220 	orr.w	r2, r3, #32
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2220      	movs	r2, #32
 8006ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2200      	movs	r2, #0
 800700c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e007      	b.n	8007024 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	699b      	ldr	r3, [r3, #24]
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b02      	cmp	r3, #2
 8007020:	d1c4      	bne.n	8006fac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007038:	e02f      	b.n	800709a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	68b9      	ldr	r1, [r7, #8]
 800703e:	68f8      	ldr	r0, [r7, #12]
 8007040:	f000 f838 	bl	80070b4 <I2C_IsErrorOccurred>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d001      	beq.n	800704e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e02d      	b.n	80070aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800704e:	f7fd fe25 	bl	8004c9c <HAL_GetTick>
 8007052:	4602      	mov	r2, r0
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	1ad3      	subs	r3, r2, r3
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	429a      	cmp	r2, r3
 800705c:	d302      	bcc.n	8007064 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d11a      	bne.n	800709a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	f003 0320 	and.w	r3, r3, #32
 800706e:	2b20      	cmp	r3, #32
 8007070:	d013      	beq.n	800709a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007076:	f043 0220 	orr.w	r2, r3, #32
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2220      	movs	r2, #32
 8007082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e007      	b.n	80070aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	f003 0320 	and.w	r3, r3, #32
 80070a4:	2b20      	cmp	r3, #32
 80070a6:	d1c8      	bne.n	800703a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3710      	adds	r7, #16
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
	...

080070b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b08a      	sub	sp, #40	@ 0x28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070c0:	2300      	movs	r3, #0
 80070c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80070ce:	2300      	movs	r3, #0
 80070d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d068      	beq.n	80071b2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2210      	movs	r2, #16
 80070e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070e8:	e049      	b.n	800717e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f0:	d045      	beq.n	800717e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070f2:	f7fd fdd3 	bl	8004c9c <HAL_GetTick>
 80070f6:	4602      	mov	r2, r0
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d302      	bcc.n	8007108 <I2C_IsErrorOccurred+0x54>
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d13a      	bne.n	800717e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007112:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800711a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007126:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800712a:	d121      	bne.n	8007170 <I2C_IsErrorOccurred+0xbc>
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007132:	d01d      	beq.n	8007170 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007134:	7cfb      	ldrb	r3, [r7, #19]
 8007136:	2b20      	cmp	r3, #32
 8007138:	d01a      	beq.n	8007170 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	685a      	ldr	r2, [r3, #4]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007148:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800714a:	f7fd fda7 	bl	8004c9c <HAL_GetTick>
 800714e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007150:	e00e      	b.n	8007170 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007152:	f7fd fda3 	bl	8004c9c <HAL_GetTick>
 8007156:	4602      	mov	r2, r0
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	2b19      	cmp	r3, #25
 800715e:	d907      	bls.n	8007170 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	f043 0320 	orr.w	r3, r3, #32
 8007166:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800716e:	e006      	b.n	800717e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b20      	cmp	r3, #32
 800717c:	d1e9      	bne.n	8007152 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	f003 0320 	and.w	r3, r3, #32
 8007188:	2b20      	cmp	r3, #32
 800718a:	d003      	beq.n	8007194 <I2C_IsErrorOccurred+0xe0>
 800718c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007190:	2b00      	cmp	r3, #0
 8007192:	d0aa      	beq.n	80070ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007194:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007198:	2b00      	cmp	r3, #0
 800719a:	d103      	bne.n	80071a4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2220      	movs	r2, #32
 80071a2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	f043 0304 	orr.w	r3, r3, #4
 80071aa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d00b      	beq.n	80071dc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	f043 0301 	orr.w	r3, r3, #1
 80071ca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80071d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00b      	beq.n	80071fe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	f043 0308 	orr.w	r3, r3, #8
 80071ec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80071f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00b      	beq.n	8007220 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007208:	6a3b      	ldr	r3, [r7, #32]
 800720a:	f043 0302 	orr.w	r3, r3, #2
 800720e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007218:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007224:	2b00      	cmp	r3, #0
 8007226:	d01c      	beq.n	8007262 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f7ff fe3b 	bl	8006ea4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	6859      	ldr	r1, [r3, #4]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	4b0d      	ldr	r3, [pc, #52]	@ (8007270 <I2C_IsErrorOccurred+0x1bc>)
 800723a:	400b      	ands	r3, r1
 800723c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	431a      	orrs	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2220      	movs	r2, #32
 800724e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007262:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007266:	4618      	mov	r0, r3
 8007268:	3728      	adds	r7, #40	@ 0x28
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	fe00e800 	.word	0xfe00e800

08007274 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007274:	b480      	push	{r7}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	607b      	str	r3, [r7, #4]
 800727e:	460b      	mov	r3, r1
 8007280:	817b      	strh	r3, [r7, #10]
 8007282:	4613      	mov	r3, r2
 8007284:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007286:	897b      	ldrh	r3, [r7, #10]
 8007288:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800728c:	7a7b      	ldrb	r3, [r7, #9]
 800728e:	041b      	lsls	r3, r3, #16
 8007290:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007294:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	4313      	orrs	r3, r2
 800729e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072a2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	0d5b      	lsrs	r3, r3, #21
 80072ae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80072b2:	4b08      	ldr	r3, [pc, #32]	@ (80072d4 <I2C_TransferConfig+0x60>)
 80072b4:	430b      	orrs	r3, r1
 80072b6:	43db      	mvns	r3, r3
 80072b8:	ea02 0103 	and.w	r1, r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	697a      	ldr	r2, [r7, #20]
 80072c2:	430a      	orrs	r2, r1
 80072c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80072c6:	bf00      	nop
 80072c8:	371c      	adds	r7, #28
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	03ff63ff 	.word	0x03ff63ff

080072d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b20      	cmp	r3, #32
 80072ec:	d138      	bne.n	8007360 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d101      	bne.n	80072fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80072f8:	2302      	movs	r3, #2
 80072fa:	e032      	b.n	8007362 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2224      	movs	r2, #36	@ 0x24
 8007308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f022 0201 	bic.w	r2, r2, #1
 800731a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800732a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6819      	ldr	r1, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	430a      	orrs	r2, r1
 800733a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f042 0201 	orr.w	r2, r2, #1
 800734a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2220      	movs	r2, #32
 8007350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800735c:	2300      	movs	r3, #0
 800735e:	e000      	b.n	8007362 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007360:	2302      	movs	r3, #2
  }
}
 8007362:	4618      	mov	r0, r3
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800736e:	b480      	push	{r7}
 8007370:	b085      	sub	sp, #20
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
 8007376:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b20      	cmp	r3, #32
 8007382:	d139      	bne.n	80073f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800738a:	2b01      	cmp	r3, #1
 800738c:	d101      	bne.n	8007392 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800738e:	2302      	movs	r3, #2
 8007390:	e033      	b.n	80073fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2224      	movs	r2, #36	@ 0x24
 800739e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f022 0201 	bic.w	r2, r2, #1
 80073b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80073c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	021b      	lsls	r3, r3, #8
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f042 0201 	orr.w	r2, r2, #1
 80073e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80073f4:	2300      	movs	r3, #0
 80073f6:	e000      	b.n	80073fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80073f8:	2302      	movs	r3, #2
  }
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr

08007406 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007406:	b580      	push	{r7, lr}
 8007408:	b084      	sub	sp, #16
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e0c0      	b.n	800759a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800741e:	b2db      	uxtb	r3, r3
 8007420:	2b00      	cmp	r3, #0
 8007422:	d106      	bne.n	8007432 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f00d fec9 	bl	80151c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2203      	movs	r2, #3
 8007436:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4618      	mov	r0, r3
 8007440:	f007 fe69 	bl	800f116 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007444:	2300      	movs	r3, #0
 8007446:	73fb      	strb	r3, [r7, #15]
 8007448:	e03e      	b.n	80074c8 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800744a:	7bfa      	ldrb	r2, [r7, #15]
 800744c:	6879      	ldr	r1, [r7, #4]
 800744e:	4613      	mov	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	4413      	add	r3, r2
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	440b      	add	r3, r1
 8007458:	3311      	adds	r3, #17
 800745a:	2201      	movs	r2, #1
 800745c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800745e:	7bfa      	ldrb	r2, [r7, #15]
 8007460:	6879      	ldr	r1, [r7, #4]
 8007462:	4613      	mov	r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	4413      	add	r3, r2
 8007468:	00db      	lsls	r3, r3, #3
 800746a:	440b      	add	r3, r1
 800746c:	3310      	adds	r3, #16
 800746e:	7bfa      	ldrb	r2, [r7, #15]
 8007470:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007472:	7bfa      	ldrb	r2, [r7, #15]
 8007474:	6879      	ldr	r1, [r7, #4]
 8007476:	4613      	mov	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	440b      	add	r3, r1
 8007480:	3313      	adds	r3, #19
 8007482:	2200      	movs	r2, #0
 8007484:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007486:	7bfa      	ldrb	r2, [r7, #15]
 8007488:	6879      	ldr	r1, [r7, #4]
 800748a:	4613      	mov	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	00db      	lsls	r3, r3, #3
 8007492:	440b      	add	r3, r1
 8007494:	3320      	adds	r3, #32
 8007496:	2200      	movs	r2, #0
 8007498:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800749a:	7bfa      	ldrb	r2, [r7, #15]
 800749c:	6879      	ldr	r1, [r7, #4]
 800749e:	4613      	mov	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	00db      	lsls	r3, r3, #3
 80074a6:	440b      	add	r3, r1
 80074a8:	3324      	adds	r3, #36	@ 0x24
 80074aa:	2200      	movs	r2, #0
 80074ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	6879      	ldr	r1, [r7, #4]
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	4613      	mov	r3, r2
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4413      	add	r3, r2
 80074ba:	00db      	lsls	r3, r3, #3
 80074bc:	440b      	add	r3, r1
 80074be:	2200      	movs	r2, #0
 80074c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074c2:	7bfb      	ldrb	r3, [r7, #15]
 80074c4:	3301      	adds	r3, #1
 80074c6:	73fb      	strb	r3, [r7, #15]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	791b      	ldrb	r3, [r3, #4]
 80074cc:	7bfa      	ldrb	r2, [r7, #15]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d3bb      	bcc.n	800744a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074d2:	2300      	movs	r3, #0
 80074d4:	73fb      	strb	r3, [r7, #15]
 80074d6:	e044      	b.n	8007562 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80074d8:	7bfa      	ldrb	r2, [r7, #15]
 80074da:	6879      	ldr	r1, [r7, #4]
 80074dc:	4613      	mov	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	00db      	lsls	r3, r3, #3
 80074e4:	440b      	add	r3, r1
 80074e6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80074ea:	2200      	movs	r2, #0
 80074ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80074ee:	7bfa      	ldrb	r2, [r7, #15]
 80074f0:	6879      	ldr	r1, [r7, #4]
 80074f2:	4613      	mov	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	440b      	add	r3, r1
 80074fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007500:	7bfa      	ldrb	r2, [r7, #15]
 8007502:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007504:	7bfa      	ldrb	r2, [r7, #15]
 8007506:	6879      	ldr	r1, [r7, #4]
 8007508:	4613      	mov	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4413      	add	r3, r2
 800750e:	00db      	lsls	r3, r3, #3
 8007510:	440b      	add	r3, r1
 8007512:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007516:	2200      	movs	r2, #0
 8007518:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800751a:	7bfa      	ldrb	r2, [r7, #15]
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	4613      	mov	r3, r2
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	4413      	add	r3, r2
 8007524:	00db      	lsls	r3, r3, #3
 8007526:	440b      	add	r3, r1
 8007528:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800752c:	2200      	movs	r2, #0
 800752e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007530:	7bfa      	ldrb	r2, [r7, #15]
 8007532:	6879      	ldr	r1, [r7, #4]
 8007534:	4613      	mov	r3, r2
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	00db      	lsls	r3, r3, #3
 800753c:	440b      	add	r3, r1
 800753e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007542:	2200      	movs	r2, #0
 8007544:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007546:	7bfa      	ldrb	r2, [r7, #15]
 8007548:	6879      	ldr	r1, [r7, #4]
 800754a:	4613      	mov	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4413      	add	r3, r2
 8007550:	00db      	lsls	r3, r3, #3
 8007552:	440b      	add	r3, r1
 8007554:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007558:	2200      	movs	r2, #0
 800755a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800755c:	7bfb      	ldrb	r3, [r7, #15]
 800755e:	3301      	adds	r3, #1
 8007560:	73fb      	strb	r3, [r7, #15]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	791b      	ldrb	r3, [r3, #4]
 8007566:	7bfa      	ldrb	r2, [r7, #15]
 8007568:	429a      	cmp	r2, r3
 800756a:	d3b5      	bcc.n	80074d8 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6818      	ldr	r0, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	3304      	adds	r3, #4
 8007574:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007578:	f007 fde8 	bl	800f14c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	7a9b      	ldrb	r3, [r3, #10]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d102      	bne.n	8007598 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f001 fcaa 	bl	8008eec <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}

080075a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b082      	sub	sp, #8
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d101      	bne.n	80075b8 <HAL_PCD_Start+0x16>
 80075b4:	2302      	movs	r3, #2
 80075b6:	e012      	b.n	80075de <HAL_PCD_Start+0x3c>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4618      	mov	r0, r3
 80075c6:	f007 fd8f 	bl	800f0e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4618      	mov	r0, r3
 80075d0:	f009 f97f 	bl	80108d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80075dc:	2300      	movs	r3, #0
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3708      	adds	r7, #8
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b082      	sub	sp, #8
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d101      	bne.n	80075fc <HAL_PCD_Stop+0x16>
 80075f8:	2302      	movs	r3, #2
 80075fa:	e012      	b.n	8007622 <HAL_PCD_Stop+0x3c>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_DISABLE(hpcd);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4618      	mov	r0, r3
 800760a:	f007 fd84 	bl	800f116 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4618      	mov	r0, r3
 8007614:	f009 f974 	bl	8010900 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800762a:	b580      	push	{r7, lr}
 800762c:	b084      	sub	sp, #16
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4618      	mov	r0, r3
 8007638:	f009 f977 	bl	801092a <USB_ReadInterrupts>
 800763c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d003      	beq.n	8007650 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 faa6 	bl	8007b9a <PCD_EP_ISR_Handler>

    return;
 800764e:	e110      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007656:	2b00      	cmp	r3, #0
 8007658:	d013      	beq.n	8007682 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007662:	b29a      	uxth	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800766c:	b292      	uxth	r2, r2
 800766e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f00d fe37 	bl	80152e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007678:	2100      	movs	r1, #0
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f8fc 	bl	8007878 <HAL_PCD_SetAddress>

    return;
 8007680:	e0f7      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d00c      	beq.n	80076a6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007694:	b29a      	uxth	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800769e:	b292      	uxth	r2, r2
 80076a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80076a4:	e0e5      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00c      	beq.n	80076ca <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076b8:	b29a      	uxth	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076c2:	b292      	uxth	r2, r2
 80076c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80076c8:	e0d3      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d034      	beq.n	800773e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076dc:	b29a      	uxth	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f022 0204 	bic.w	r2, r2, #4
 80076e6:	b292      	uxth	r2, r2
 80076e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 0208 	bic.w	r2, r2, #8
 80076fe:	b292      	uxth	r2, r2
 8007700:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800770a:	2b01      	cmp	r3, #1
 800770c:	d107      	bne.n	800771e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007716:	2100      	movs	r1, #0
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f00e f811 	bl	8015740 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f00d fe1a 	bl	8015358 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800772c:	b29a      	uxth	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007736:	b292      	uxth	r2, r2
 8007738:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800773c:	e099      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007744:	2b00      	cmp	r3, #0
 8007746:	d027      	beq.n	8007798 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007750:	b29a      	uxth	r2, r3
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f042 0208 	orr.w	r2, r2, #8
 800775a:	b292      	uxth	r2, r2
 800775c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007768:	b29a      	uxth	r2, r3
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007772:	b292      	uxth	r2, r2
 8007774:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007780:	b29a      	uxth	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0204 	orr.w	r2, r2, #4
 800778a:	b292      	uxth	r2, r2
 800778c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f00d fdc7 	bl	8015324 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007796:	e06c      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d040      	beq.n	8007824 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80077aa:	b29a      	uxth	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80077b4:	b292      	uxth	r2, r2
 80077b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d12b      	bne.n	800781c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f042 0204 	orr.w	r2, r2, #4
 80077d6:	b292      	uxth	r2, r2
 80077d8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f042 0208 	orr.w	r2, r2, #8
 80077ee:	b292      	uxth	r2, r2
 80077f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007804:	b29b      	uxth	r3, r3
 8007806:	089b      	lsrs	r3, r3, #2
 8007808:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007812:	2101      	movs	r1, #1
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f00d ff93 	bl	8015740 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800781a:	e02a      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f00d fd81 	bl	8015324 <HAL_PCD_SuspendCallback>
    return;
 8007822:	e026      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00f      	beq.n	800784e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007836:	b29a      	uxth	r2, r3
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007840:	b292      	uxth	r2, r2
 8007842:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f00d fd3f 	bl	80152ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800784c:	e011      	b.n	8007872 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00c      	beq.n	8007872 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007860:	b29a      	uxth	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800786a:	b292      	uxth	r2, r2
 800786c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007870:	bf00      	nop
  }
}
 8007872:	3710      	adds	r7, #16
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	460b      	mov	r3, r1
 8007882:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800788a:	2b01      	cmp	r3, #1
 800788c:	d101      	bne.n	8007892 <HAL_PCD_SetAddress+0x1a>
 800788e:	2302      	movs	r3, #2
 8007890:	e012      	b.n	80078b8 <HAL_PCD_SetAddress+0x40>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	78fa      	ldrb	r2, [r7, #3]
 800789e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	78fa      	ldrb	r2, [r7, #3]
 80078a6:	4611      	mov	r1, r2
 80078a8:	4618      	mov	r0, r3
 80078aa:	f008 fffe 	bl	80108aa <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3708      	adds	r7, #8
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	4608      	mov	r0, r1
 80078ca:	4611      	mov	r1, r2
 80078cc:	461a      	mov	r2, r3
 80078ce:	4603      	mov	r3, r0
 80078d0:	70fb      	strb	r3, [r7, #3]
 80078d2:	460b      	mov	r3, r1
 80078d4:	803b      	strh	r3, [r7, #0]
 80078d6:	4613      	mov	r3, r2
 80078d8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80078da:	2300      	movs	r3, #0
 80078dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80078de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	da0e      	bge.n	8007904 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078e6:	78fb      	ldrb	r3, [r7, #3]
 80078e8:	f003 0207 	and.w	r2, r3, #7
 80078ec:	4613      	mov	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	00db      	lsls	r3, r3, #3
 80078f4:	3310      	adds	r3, #16
 80078f6:	687a      	ldr	r2, [r7, #4]
 80078f8:	4413      	add	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2201      	movs	r2, #1
 8007900:	705a      	strb	r2, [r3, #1]
 8007902:	e00e      	b.n	8007922 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007904:	78fb      	ldrb	r3, [r7, #3]
 8007906:	f003 0207 	and.w	r2, r3, #7
 800790a:	4613      	mov	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4413      	add	r3, r2
 8007910:	00db      	lsls	r3, r3, #3
 8007912:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	4413      	add	r3, r2
 800791a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2200      	movs	r2, #0
 8007920:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007922:	78fb      	ldrb	r3, [r7, #3]
 8007924:	f003 0307 	and.w	r3, r3, #7
 8007928:	b2da      	uxtb	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800792e:	883b      	ldrh	r3, [r7, #0]
 8007930:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	78ba      	ldrb	r2, [r7, #2]
 800793c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800793e:	78bb      	ldrb	r3, [r7, #2]
 8007940:	2b02      	cmp	r3, #2
 8007942:	d102      	bne.n	800794a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007950:	2b01      	cmp	r3, #1
 8007952:	d101      	bne.n	8007958 <HAL_PCD_EP_Open+0x98>
 8007954:	2302      	movs	r3, #2
 8007956:	e00e      	b.n	8007976 <HAL_PCD_EP_Open+0xb6>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68f9      	ldr	r1, [r7, #12]
 8007966:	4618      	mov	r0, r3
 8007968:	f007 fc0e 	bl	800f188 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007974:	7afb      	ldrb	r3, [r7, #11]
}
 8007976:	4618      	mov	r0, r3
 8007978:	3710      	adds	r7, #16
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}

0800797e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800797e:	b580      	push	{r7, lr}
 8007980:	b086      	sub	sp, #24
 8007982:	af00      	add	r7, sp, #0
 8007984:	60f8      	str	r0, [r7, #12]
 8007986:	607a      	str	r2, [r7, #4]
 8007988:	603b      	str	r3, [r7, #0]
 800798a:	460b      	mov	r3, r1
 800798c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800798e:	7afb      	ldrb	r3, [r7, #11]
 8007990:	f003 0207 	and.w	r2, r3, #7
 8007994:	4613      	mov	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4413      	add	r3, r2
 800799a:	00db      	lsls	r3, r3, #3
 800799c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4413      	add	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	2200      	movs	r2, #0
 80079b6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	2200      	movs	r2, #0
 80079bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80079be:	7afb      	ldrb	r3, [r7, #11]
 80079c0:	f003 0307 	and.w	r3, r3, #7
 80079c4:	b2da      	uxtb	r2, r3
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	6979      	ldr	r1, [r7, #20]
 80079d0:	4618      	mov	r0, r3
 80079d2:	f008 f8c1 	bl	800fb58 <USB_EPStartXfer>

  return HAL_OK;
 80079d6:	2300      	movs	r3, #0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	460b      	mov	r3, r1
 80079ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079f0:	7afb      	ldrb	r3, [r7, #11]
 80079f2:	f003 0207 	and.w	r2, r3, #7
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	00db      	lsls	r3, r3, #3
 80079fe:	3310      	adds	r3, #16
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	4413      	add	r3, r2
 8007a04:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	683a      	ldr	r2, [r7, #0]
 8007a10:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	2201      	movs	r2, #1
 8007a16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	683a      	ldr	r2, [r7, #0]
 8007a1e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	2200      	movs	r2, #0
 8007a24:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a2c:	7afb      	ldrb	r3, [r7, #11]
 8007a2e:	f003 0307 	and.w	r3, r3, #7
 8007a32:	b2da      	uxtb	r2, r3
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6979      	ldr	r1, [r7, #20]
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f008 f88a 	bl	800fb58 <USB_EPStartXfer>

  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b084      	sub	sp, #16
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
 8007a56:	460b      	mov	r3, r1
 8007a58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007a5a:	78fb      	ldrb	r3, [r7, #3]
 8007a5c:	f003 0307 	and.w	r3, r3, #7
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	7912      	ldrb	r2, [r2, #4]
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d901      	bls.n	8007a6c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e03e      	b.n	8007aea <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007a6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	da0e      	bge.n	8007a92 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a74:	78fb      	ldrb	r3, [r7, #3]
 8007a76:	f003 0207 	and.w	r2, r3, #7
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4413      	add	r3, r2
 8007a80:	00db      	lsls	r3, r3, #3
 8007a82:	3310      	adds	r3, #16
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	4413      	add	r3, r2
 8007a88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	705a      	strb	r2, [r3, #1]
 8007a90:	e00c      	b.n	8007aac <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007a92:	78fa      	ldrb	r2, [r7, #3]
 8007a94:	4613      	mov	r3, r2
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	00db      	lsls	r3, r3, #3
 8007a9c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ab2:	78fb      	ldrb	r3, [r7, #3]
 8007ab4:	f003 0307 	and.w	r3, r3, #7
 8007ab8:	b2da      	uxtb	r2, r3
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d101      	bne.n	8007acc <HAL_PCD_EP_SetStall+0x7e>
 8007ac8:	2302      	movs	r3, #2
 8007aca:	e00e      	b.n	8007aea <HAL_PCD_EP_SetStall+0x9c>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68f9      	ldr	r1, [r7, #12]
 8007ada:	4618      	mov	r0, r3
 8007adc:	f008 fdeb 	bl	80106b6 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3710      	adds	r7, #16
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b084      	sub	sp, #16
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
 8007afa:	460b      	mov	r3, r1
 8007afc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007afe:	78fb      	ldrb	r3, [r7, #3]
 8007b00:	f003 030f 	and.w	r3, r3, #15
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	7912      	ldrb	r2, [r2, #4]
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d901      	bls.n	8007b10 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e040      	b.n	8007b92 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007b10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	da0e      	bge.n	8007b36 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b18:	78fb      	ldrb	r3, [r7, #3]
 8007b1a:	f003 0207 	and.w	r2, r3, #7
 8007b1e:	4613      	mov	r3, r2
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	00db      	lsls	r3, r3, #3
 8007b26:	3310      	adds	r3, #16
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2201      	movs	r2, #1
 8007b32:	705a      	strb	r2, [r3, #1]
 8007b34:	e00e      	b.n	8007b54 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b36:	78fb      	ldrb	r3, [r7, #3]
 8007b38:	f003 0207 	and.w	r2, r3, #7
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	00db      	lsls	r3, r3, #3
 8007b44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b5a:	78fb      	ldrb	r3, [r7, #3]
 8007b5c:	f003 0307 	and.w	r3, r3, #7
 8007b60:	b2da      	uxtb	r2, r3
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_PCD_EP_ClrStall+0x82>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e00e      	b.n	8007b92 <HAL_PCD_EP_ClrStall+0xa0>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68f9      	ldr	r1, [r7, #12]
 8007b82:	4618      	mov	r0, r3
 8007b84:	f008 fde8 	bl	8010758 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b092      	sub	sp, #72	@ 0x48
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007ba2:	e333      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bac:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007bae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8007bba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f040 8108 	bne.w	8007dd4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007bc4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007bc6:	f003 0310 	and.w	r3, r3, #16
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d14c      	bne.n	8007c68 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	881b      	ldrh	r3, [r3, #0]
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bde:	813b      	strh	r3, [r7, #8]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	893b      	ldrh	r3, [r7, #8]
 8007be6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	3310      	adds	r3, #16
 8007bf6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	461a      	mov	r2, r3
 8007c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c06:	781b      	ldrb	r3, [r3, #0]
 8007c08:	00db      	lsls	r3, r3, #3
 8007c0a:	4413      	add	r3, r2
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	6812      	ldr	r2, [r2, #0]
 8007c10:	4413      	add	r3, r2
 8007c12:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c16:	881b      	ldrh	r3, [r3, #0]
 8007c18:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c1e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c22:	695a      	ldr	r2, [r3, #20]
 8007c24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c26:	69db      	ldr	r3, [r3, #28]
 8007c28:	441a      	add	r2, r3
 8007c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c2c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007c2e:	2100      	movs	r1, #0
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f00d fb30 	bl	8015296 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	7b1b      	ldrb	r3, [r3, #12]
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f000 82e5 	beq.w	800820c <PCD_EP_ISR_Handler+0x672>
 8007c42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c44:	699b      	ldr	r3, [r3, #24]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f040 82e0 	bne.w	800820c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	7b1b      	ldrb	r3, [r3, #12]
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	731a      	strb	r2, [r3, #12]
 8007c66:	e2d1      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c6e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	881b      	ldrh	r3, [r3, #0]
 8007c76:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007c78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007c7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d032      	beq.n	8007ce8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	00db      	lsls	r3, r3, #3
 8007c94:	4413      	add	r3, r2
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	6812      	ldr	r2, [r2, #0]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ca0:	881b      	ldrh	r3, [r3, #0]
 8007ca2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ca8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6818      	ldr	r0, [r3, #0]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007cb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cb6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cba:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	f008 fe87 	bl	80109d0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	881b      	ldrh	r3, [r3, #0]
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007cce:	4013      	ands	r3, r2
 8007cd0:	817b      	strh	r3, [r7, #10]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	897a      	ldrh	r2, [r7, #10]
 8007cd8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007cdc:	b292      	uxth	r2, r2
 8007cde:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f00d faab 	bl	801523c <HAL_PCD_SetupStageCallback>
 8007ce6:	e291      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007ce8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f280 828d 	bge.w	800820c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	881b      	ldrh	r3, [r3, #0]
 8007cf8:	b29a      	uxth	r2, r3
 8007cfa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007cfe:	4013      	ands	r3, r2
 8007d00:	81fb      	strh	r3, [r7, #14]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	89fa      	ldrh	r2, [r7, #14]
 8007d08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d0c:	b292      	uxth	r2, r2
 8007d0e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	00db      	lsls	r3, r3, #3
 8007d22:	4413      	add	r3, r2
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	6812      	ldr	r2, [r2, #0]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d2e:	881b      	ldrh	r3, [r3, #0]
 8007d30:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d36:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007d38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d019      	beq.n	8007d74 <PCD_EP_ISR_Handler+0x1da>
 8007d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d015      	beq.n	8007d74 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6818      	ldr	r0, [r3, #0]
 8007d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d4e:	6959      	ldr	r1, [r3, #20]
 8007d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d52:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007d54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d56:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	f008 fe39 	bl	80109d0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d60:	695a      	ldr	r2, [r3, #20]
 8007d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	441a      	add	r2, r3
 8007d68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d6a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f00d fa76 	bl	8015260 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007d7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007d7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f040 8242 	bne.w	800820c <PCD_EP_ISR_Handler+0x672>
 8007d88:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007d8a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007d8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d92:	f000 823b 	beq.w	800820c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	881b      	ldrh	r3, [r3, #0]
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da6:	81bb      	strh	r3, [r7, #12]
 8007da8:	89bb      	ldrh	r3, [r7, #12]
 8007daa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007dae:	81bb      	strh	r3, [r7, #12]
 8007db0:	89bb      	ldrh	r3, [r7, #12]
 8007db2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007db6:	81bb      	strh	r3, [r7, #12]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	89bb      	ldrh	r3, [r7, #12]
 8007dbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	8013      	strh	r3, [r2, #0]
 8007dd2:	e21b      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	461a      	mov	r2, r3
 8007dda:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	4413      	add	r3, r2
 8007de2:	881b      	ldrh	r3, [r3, #0]
 8007de4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007de6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f280 80f1 	bge.w	8007fd2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	461a      	mov	r2, r3
 8007df6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	4413      	add	r3, r2
 8007dfe:	881b      	ldrh	r3, [r3, #0]
 8007e00:	b29a      	uxth	r2, r3
 8007e02:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007e06:	4013      	ands	r3, r2
 8007e08:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4413      	add	r3, r2
 8007e18:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007e1a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007e1e:	b292      	uxth	r2, r2
 8007e20:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007e22:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007e26:	4613      	mov	r3, r2
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	4413      	add	r3, r2
 8007e2c:	00db      	lsls	r3, r3, #3
 8007e2e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	4413      	add	r3, r2
 8007e36:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007e38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e3a:	7b1b      	ldrb	r3, [r3, #12]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d123      	bne.n	8007e88 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	00db      	lsls	r3, r3, #3
 8007e52:	4413      	add	r3, r2
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	6812      	ldr	r2, [r2, #0]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e5e:	881b      	ldrh	r3, [r3, #0]
 8007e60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e64:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8007e68:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f000 808b 	beq.w	8007f88 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6818      	ldr	r0, [r3, #0]
 8007e76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e78:	6959      	ldr	r1, [r3, #20]
 8007e7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e7c:	88da      	ldrh	r2, [r3, #6]
 8007e7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007e82:	f008 fda5 	bl	80109d0 <USB_ReadPMA>
 8007e86:	e07f      	b.n	8007f88 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e8a:	78db      	ldrb	r3, [r3, #3]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d109      	bne.n	8007ea4 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007e90:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007e92:	461a      	mov	r2, r3
 8007e94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 f9c6 	bl	8008228 <HAL_PCD_EP_DB_Receive>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007ea2:	e071      	b.n	8007f88 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4413      	add	r3, r2
 8007eb2:	881b      	ldrh	r3, [r3, #0]
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ebe:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	441a      	add	r2, r3
 8007ece:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007ed0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ed4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ed8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007edc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	461a      	mov	r2, r3
 8007eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	4413      	add	r3, r2
 8007ef2:	881b      	ldrh	r3, [r3, #0]
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d022      	beq.n	8007f44 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	461a      	mov	r2, r3
 8007f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	00db      	lsls	r3, r3, #3
 8007f10:	4413      	add	r3, r2
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	6812      	ldr	r2, [r2, #0]
 8007f16:	4413      	add	r3, r2
 8007f18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f1c:	881b      	ldrh	r3, [r3, #0]
 8007f1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f22:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8007f26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d02c      	beq.n	8007f88 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6818      	ldr	r0, [r3, #0]
 8007f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f34:	6959      	ldr	r1, [r3, #20]
 8007f36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f38:	891a      	ldrh	r2, [r3, #8]
 8007f3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007f3e:	f008 fd47 	bl	80109d0 <USB_ReadPMA>
 8007f42:	e021      	b.n	8007f88 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	461a      	mov	r2, r3
 8007f50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	00db      	lsls	r3, r3, #3
 8007f56:	4413      	add	r3, r2
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	6812      	ldr	r2, [r2, #0]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f62:	881b      	ldrh	r3, [r3, #0]
 8007f64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f68:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8007f6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d009      	beq.n	8007f88 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6818      	ldr	r0, [r3, #0]
 8007f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f7a:	6959      	ldr	r1, [r3, #20]
 8007f7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f7e:	895a      	ldrh	r2, [r3, #10]
 8007f80:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007f84:	f008 fd24 	bl	80109d0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f8a:	69da      	ldr	r2, [r3, #28]
 8007f8c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007f90:	441a      	add	r2, r3
 8007f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f94:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007f96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f98:	695a      	ldr	r2, [r3, #20]
 8007f9a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007f9e:	441a      	add	r2, r3
 8007fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007fa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <PCD_EP_ISR_Handler+0x41e>
 8007fac:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007fb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d206      	bcs.n	8007fc6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007fb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f00d f94e 	bl	8015260 <HAL_PCD_DataOutStageCallback>
 8007fc4:	e005      	b.n	8007fd2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f007 fdc3 	bl	800fb58 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007fd2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f000 8117 	beq.w	800820c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8007fde:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	00db      	lsls	r3, r3, #3
 8007fea:	3310      	adds	r3, #16
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	4413      	add	r3, r2
 8007ff0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	4413      	add	r3, r2
 8008000:	881b      	ldrh	r3, [r3, #0]
 8008002:	b29b      	uxth	r3, r3
 8008004:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800800c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	461a      	mov	r2, r3
 8008014:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	441a      	add	r2, r3
 800801c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800801e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008022:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008026:	b29b      	uxth	r3, r3
 8008028:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800802a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800802c:	78db      	ldrb	r3, [r3, #3]
 800802e:	2b01      	cmp	r3, #1
 8008030:	f040 80a1 	bne.w	8008176 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008036:	2200      	movs	r2, #0
 8008038:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800803a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800803c:	7b1b      	ldrb	r3, [r3, #12]
 800803e:	2b00      	cmp	r3, #0
 8008040:	f000 8092 	beq.w	8008168 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008044:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800804a:	2b00      	cmp	r3, #0
 800804c:	d046      	beq.n	80080dc <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800804e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008050:	785b      	ldrb	r3, [r3, #1]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d126      	bne.n	80080a4 <PCD_EP_ISR_Handler+0x50a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	617b      	str	r3, [r7, #20]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008064:	b29b      	uxth	r3, r3
 8008066:	461a      	mov	r2, r3
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	4413      	add	r3, r2
 800806c:	617b      	str	r3, [r7, #20]
 800806e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	00da      	lsls	r2, r3, #3
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	4413      	add	r3, r2
 8008078:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800807c:	613b      	str	r3, [r7, #16]
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	b29b      	uxth	r3, r3
 8008084:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008088:	b29a      	uxth	r2, r3
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	801a      	strh	r2, [r3, #0]
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	881b      	ldrh	r3, [r3, #0]
 8008092:	b29b      	uxth	r3, r3
 8008094:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008098:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800809c:	b29a      	uxth	r2, r3
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	801a      	strh	r2, [r3, #0]
 80080a2:	e061      	b.n	8008168 <PCD_EP_ISR_Handler+0x5ce>
 80080a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080a6:	785b      	ldrb	r3, [r3, #1]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d15d      	bne.n	8008168 <PCD_EP_ISR_Handler+0x5ce>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	61fb      	str	r3, [r7, #28]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	461a      	mov	r2, r3
 80080be:	69fb      	ldr	r3, [r7, #28]
 80080c0:	4413      	add	r3, r2
 80080c2:	61fb      	str	r3, [r7, #28]
 80080c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	00da      	lsls	r2, r3, #3
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	4413      	add	r3, r2
 80080ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080d2:	61bb      	str	r3, [r7, #24]
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	2200      	movs	r2, #0
 80080d8:	801a      	strh	r2, [r3, #0]
 80080da:	e045      	b.n	8008168 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e4:	785b      	ldrb	r3, [r3, #1]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d126      	bne.n	8008138 <PCD_EP_ISR_Handler+0x59e>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	461a      	mov	r2, r3
 80080fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fe:	4413      	add	r3, r2
 8008100:	627b      	str	r3, [r7, #36]	@ 0x24
 8008102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	00da      	lsls	r2, r3, #3
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	4413      	add	r3, r2
 800810c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008110:	623b      	str	r3, [r7, #32]
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	881b      	ldrh	r3, [r3, #0]
 8008116:	b29b      	uxth	r3, r3
 8008118:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800811c:	b29a      	uxth	r2, r3
 800811e:	6a3b      	ldr	r3, [r7, #32]
 8008120:	801a      	strh	r2, [r3, #0]
 8008122:	6a3b      	ldr	r3, [r7, #32]
 8008124:	881b      	ldrh	r3, [r3, #0]
 8008126:	b29b      	uxth	r3, r3
 8008128:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800812c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008130:	b29a      	uxth	r2, r3
 8008132:	6a3b      	ldr	r3, [r7, #32]
 8008134:	801a      	strh	r2, [r3, #0]
 8008136:	e017      	b.n	8008168 <PCD_EP_ISR_Handler+0x5ce>
 8008138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800813a:	785b      	ldrb	r3, [r3, #1]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d113      	bne.n	8008168 <PCD_EP_ISR_Handler+0x5ce>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008148:	b29b      	uxth	r3, r3
 800814a:	461a      	mov	r2, r3
 800814c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814e:	4413      	add	r3, r2
 8008150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	00da      	lsls	r2, r3, #3
 8008158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800815a:	4413      	add	r3, r2
 800815c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008160:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008164:	2200      	movs	r2, #0
 8008166:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	4619      	mov	r1, r3
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f00d f891 	bl	8015296 <HAL_PCD_DataInStageCallback>
 8008174:	e04a      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008176:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800817c:	2b00      	cmp	r3, #0
 800817e:	d13f      	bne.n	8008200 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008188:	b29b      	uxth	r3, r3
 800818a:	461a      	mov	r2, r3
 800818c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800818e:	781b      	ldrb	r3, [r3, #0]
 8008190:	00db      	lsls	r3, r3, #3
 8008192:	4413      	add	r3, r2
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6812      	ldr	r2, [r2, #0]
 8008198:	4413      	add	r3, r2
 800819a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800819e:	881b      	ldrh	r3, [r3, #0]
 80081a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081a4:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80081a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081a8:	699a      	ldr	r2, [r3, #24]
 80081aa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d906      	bls.n	80081be <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80081b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081b2:	699a      	ldr	r2, [r3, #24]
 80081b4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80081b6:	1ad2      	subs	r2, r2, r3
 80081b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081ba:	619a      	str	r2, [r3, #24]
 80081bc:	e002      	b.n	80081c4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80081be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081c0:	2200      	movs	r2, #0
 80081c2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80081c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d106      	bne.n	80081da <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80081cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	4619      	mov	r1, r3
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f00d f85f 	bl	8015296 <HAL_PCD_DataInStageCallback>
 80081d8:	e018      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80081da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081dc:	695a      	ldr	r2, [r3, #20]
 80081de:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80081e0:	441a      	add	r2, r3
 80081e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80081e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e8:	69da      	ldr	r2, [r3, #28]
 80081ea:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80081ec:	441a      	add	r2, r3
 80081ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081f0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081f8:	4618      	mov	r0, r3
 80081fa:	f007 fcad 	bl	800fb58 <USB_EPStartXfer>
 80081fe:	e005      	b.n	800820c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008200:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008202:	461a      	mov	r2, r3
 8008204:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 f917 	bl	800843a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008214:	b29b      	uxth	r3, r3
 8008216:	b21b      	sxth	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	f6ff acc3 	blt.w	8007ba4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800821e:	2300      	movs	r3, #0
}
 8008220:	4618      	mov	r0, r3
 8008222:	3748      	adds	r7, #72	@ 0x48
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b088      	sub	sp, #32
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	4613      	mov	r3, r2
 8008234:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008236:	88fb      	ldrh	r3, [r7, #6]
 8008238:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800823c:	2b00      	cmp	r3, #0
 800823e:	d07c      	beq.n	800833a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008248:	b29b      	uxth	r3, r3
 800824a:	461a      	mov	r2, r3
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	00db      	lsls	r3, r3, #3
 8008252:	4413      	add	r3, r2
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	6812      	ldr	r2, [r2, #0]
 8008258:	4413      	add	r3, r2
 800825a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800825e:	881b      	ldrh	r3, [r3, #0]
 8008260:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008264:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	699a      	ldr	r2, [r3, #24]
 800826a:	8b7b      	ldrh	r3, [r7, #26]
 800826c:	429a      	cmp	r2, r3
 800826e:	d306      	bcc.n	800827e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	699a      	ldr	r2, [r3, #24]
 8008274:	8b7b      	ldrh	r3, [r7, #26]
 8008276:	1ad2      	subs	r2, r2, r3
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	619a      	str	r2, [r3, #24]
 800827c:	e002      	b.n	8008284 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	2200      	movs	r2, #0
 8008282:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	699b      	ldr	r3, [r3, #24]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d123      	bne.n	80082d4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	461a      	mov	r2, r3
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	4413      	add	r3, r2
 800829a:	881b      	ldrh	r3, [r3, #0]
 800829c:	b29b      	uxth	r3, r3
 800829e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082a6:	833b      	strh	r3, [r7, #24]
 80082a8:	8b3b      	ldrh	r3, [r7, #24]
 80082aa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80082ae:	833b      	strh	r3, [r7, #24]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	461a      	mov	r2, r3
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	781b      	ldrb	r3, [r3, #0]
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	441a      	add	r2, r3
 80082be:	8b3b      	ldrh	r3, [r7, #24]
 80082c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80082d4:	88fb      	ldrh	r3, [r7, #6]
 80082d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d01f      	beq.n	800831e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	461a      	mov	r2, r3
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082f8:	82fb      	strh	r3, [r7, #22]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	441a      	add	r2, r3
 8008308:	8afb      	ldrh	r3, [r7, #22]
 800830a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800830e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008312:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008316:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800831a:	b29b      	uxth	r3, r3
 800831c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800831e:	8b7b      	ldrh	r3, [r7, #26]
 8008320:	2b00      	cmp	r3, #0
 8008322:	f000 8085 	beq.w	8008430 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6818      	ldr	r0, [r3, #0]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	6959      	ldr	r1, [r3, #20]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	891a      	ldrh	r2, [r3, #8]
 8008332:	8b7b      	ldrh	r3, [r7, #26]
 8008334:	f008 fb4c 	bl	80109d0 <USB_ReadPMA>
 8008338:	e07a      	b.n	8008430 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008342:	b29b      	uxth	r3, r3
 8008344:	461a      	mov	r2, r3
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	4413      	add	r3, r2
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	6812      	ldr	r2, [r2, #0]
 8008352:	4413      	add	r3, r2
 8008354:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008358:	881b      	ldrh	r3, [r3, #0]
 800835a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800835e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	699a      	ldr	r2, [r3, #24]
 8008364:	8b7b      	ldrh	r3, [r7, #26]
 8008366:	429a      	cmp	r2, r3
 8008368:	d306      	bcc.n	8008378 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	699a      	ldr	r2, [r3, #24]
 800836e:	8b7b      	ldrh	r3, [r7, #26]
 8008370:	1ad2      	subs	r2, r2, r3
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	619a      	str	r2, [r3, #24]
 8008376:	e002      	b.n	800837e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2200      	movs	r2, #0
 800837c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	699b      	ldr	r3, [r3, #24]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d123      	bne.n	80083ce <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	461a      	mov	r2, r3
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	4413      	add	r3, r2
 8008394:	881b      	ldrh	r3, [r3, #0]
 8008396:	b29b      	uxth	r3, r3
 8008398:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800839c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083a0:	83fb      	strh	r3, [r7, #30]
 80083a2:	8bfb      	ldrh	r3, [r7, #30]
 80083a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80083a8:	83fb      	strh	r3, [r7, #30]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	441a      	add	r2, r3
 80083b8:	8bfb      	ldrh	r3, [r7, #30]
 80083ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80083ce:	88fb      	ldrh	r3, [r7, #6]
 80083d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d11f      	bne.n	8008418 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	461a      	mov	r2, r3
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	4413      	add	r3, r2
 80083e6:	881b      	ldrh	r3, [r3, #0]
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083f2:	83bb      	strh	r3, [r7, #28]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	461a      	mov	r2, r3
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	441a      	add	r2, r3
 8008402:	8bbb      	ldrh	r3, [r7, #28]
 8008404:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008408:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800840c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008410:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008414:	b29b      	uxth	r3, r3
 8008416:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008418:	8b7b      	ldrh	r3, [r7, #26]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d008      	beq.n	8008430 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6818      	ldr	r0, [r3, #0]
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	6959      	ldr	r1, [r3, #20]
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	895a      	ldrh	r2, [r3, #10]
 800842a:	8b7b      	ldrh	r3, [r7, #26]
 800842c:	f008 fad0 	bl	80109d0 <USB_ReadPMA>
    }
  }

  return count;
 8008430:	8b7b      	ldrh	r3, [r7, #26]
}
 8008432:	4618      	mov	r0, r3
 8008434:	3720      	adds	r7, #32
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b0a6      	sub	sp, #152	@ 0x98
 800843e:	af00      	add	r7, sp, #0
 8008440:	60f8      	str	r0, [r7, #12]
 8008442:	60b9      	str	r1, [r7, #8]
 8008444:	4613      	mov	r3, r2
 8008446:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008448:	88fb      	ldrh	r3, [r7, #6]
 800844a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 81f7 	beq.w	8008842 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800845c:	b29b      	uxth	r3, r3
 800845e:	461a      	mov	r2, r3
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	00db      	lsls	r3, r3, #3
 8008466:	4413      	add	r3, r2
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	6812      	ldr	r2, [r2, #0]
 800846c:	4413      	add	r3, r2
 800846e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008478:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	699a      	ldr	r2, [r3, #24]
 8008480:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008484:	429a      	cmp	r2, r3
 8008486:	d907      	bls.n	8008498 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	699a      	ldr	r2, [r3, #24]
 800848c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008490:	1ad2      	subs	r2, r2, r3
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	619a      	str	r2, [r3, #24]
 8008496:	e002      	b.n	800849e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	2200      	movs	r2, #0
 800849c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f040 80e1 	bne.w	800866a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	785b      	ldrb	r3, [r3, #1]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d126      	bne.n	80084fe <HAL_PCD_EP_DB_Transmit+0xc4>
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084be:	b29b      	uxth	r3, r3
 80084c0:	461a      	mov	r2, r3
 80084c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c4:	4413      	add	r3, r2
 80084c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	00da      	lsls	r2, r3, #3
 80084ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d0:	4413      	add	r3, r2
 80084d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084da:	881b      	ldrh	r3, [r3, #0]
 80084dc:	b29b      	uxth	r3, r3
 80084de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084e2:	b29a      	uxth	r2, r3
 80084e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e6:	801a      	strh	r2, [r3, #0]
 80084e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ea:	881b      	ldrh	r3, [r3, #0]
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fa:	801a      	strh	r2, [r3, #0]
 80084fc:	e01a      	b.n	8008534 <HAL_PCD_EP_DB_Transmit+0xfa>
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	785b      	ldrb	r3, [r3, #1]
 8008502:	2b01      	cmp	r3, #1
 8008504:	d116      	bne.n	8008534 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008514:	b29b      	uxth	r3, r3
 8008516:	461a      	mov	r2, r3
 8008518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851a:	4413      	add	r3, r2
 800851c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	00da      	lsls	r2, r3, #3
 8008524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008526:	4413      	add	r3, r2
 8008528:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800852c:	637b      	str	r3, [r7, #52]	@ 0x34
 800852e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008530:	2200      	movs	r2, #0
 8008532:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	785b      	ldrb	r3, [r3, #1]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d126      	bne.n	8008590 <HAL_PCD_EP_DB_Transmit+0x156>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	623b      	str	r3, [r7, #32]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008550:	b29b      	uxth	r3, r3
 8008552:	461a      	mov	r2, r3
 8008554:	6a3b      	ldr	r3, [r7, #32]
 8008556:	4413      	add	r3, r2
 8008558:	623b      	str	r3, [r7, #32]
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	00da      	lsls	r2, r3, #3
 8008560:	6a3b      	ldr	r3, [r7, #32]
 8008562:	4413      	add	r3, r2
 8008564:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008568:	61fb      	str	r3, [r7, #28]
 800856a:	69fb      	ldr	r3, [r7, #28]
 800856c:	881b      	ldrh	r3, [r3, #0]
 800856e:	b29b      	uxth	r3, r3
 8008570:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008574:	b29a      	uxth	r2, r3
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	801a      	strh	r2, [r3, #0]
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	881b      	ldrh	r3, [r3, #0]
 800857e:	b29b      	uxth	r3, r3
 8008580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008588:	b29a      	uxth	r2, r3
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	801a      	strh	r2, [r3, #0]
 800858e:	e017      	b.n	80085c0 <HAL_PCD_EP_DB_Transmit+0x186>
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	785b      	ldrb	r3, [r3, #1]
 8008594:	2b01      	cmp	r3, #1
 8008596:	d113      	bne.n	80085c0 <HAL_PCD_EP_DB_Transmit+0x186>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	461a      	mov	r2, r3
 80085a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a6:	4413      	add	r3, r2
 80085a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	00da      	lsls	r2, r3, #3
 80085b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b2:	4413      	add	r3, r2
 80085b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80085ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085bc:	2200      	movs	r2, #0
 80085be:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	78db      	ldrb	r3, [r3, #3]
 80085c4:	2b02      	cmp	r3, #2
 80085c6:	d123      	bne.n	8008610 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	461a      	mov	r2, r3
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	4413      	add	r3, r2
 80085d6:	881b      	ldrh	r3, [r3, #0]
 80085d8:	b29b      	uxth	r3, r3
 80085da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085e2:	837b      	strh	r3, [r7, #26]
 80085e4:	8b7b      	ldrh	r3, [r7, #26]
 80085e6:	f083 0320 	eor.w	r3, r3, #32
 80085ea:	837b      	strh	r3, [r7, #26]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	461a      	mov	r2, r3
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	441a      	add	r2, r3
 80085fa:	8b7b      	ldrh	r3, [r7, #26]
 80085fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008600:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800860c:	b29b      	uxth	r3, r3
 800860e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	4619      	mov	r1, r3
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f00c fe3d 	bl	8015296 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800861c:	88fb      	ldrh	r3, [r7, #6]
 800861e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d01f      	beq.n	8008666 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	461a      	mov	r2, r3
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	4413      	add	r3, r2
 8008634:	881b      	ldrh	r3, [r3, #0]
 8008636:	b29b      	uxth	r3, r3
 8008638:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800863c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008640:	833b      	strh	r3, [r7, #24]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	441a      	add	r2, r3
 8008650:	8b3b      	ldrh	r3, [r7, #24]
 8008652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800865a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800865e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008662:	b29b      	uxth	r3, r3
 8008664:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008666:	2300      	movs	r3, #0
 8008668:	e31f      	b.n	8008caa <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800866a:	88fb      	ldrh	r3, [r7, #6]
 800866c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008670:	2b00      	cmp	r3, #0
 8008672:	d021      	beq.n	80086b8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	461a      	mov	r2, r3
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4413      	add	r3, r2
 8008682:	881b      	ldrh	r3, [r3, #0]
 8008684:	b29b      	uxth	r3, r3
 8008686:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800868a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800868e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	461a      	mov	r2, r3
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	441a      	add	r2, r3
 80086a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80086a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80086b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80086be:	2b01      	cmp	r3, #1
 80086c0:	f040 82ca 	bne.w	8008c58 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	695a      	ldr	r2, [r3, #20]
 80086c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80086cc:	441a      	add	r2, r3
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	69da      	ldr	r2, [r3, #28]
 80086d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80086da:	441a      	add	r2, r3
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	6a1a      	ldr	r2, [r3, #32]
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	691b      	ldr	r3, [r3, #16]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d309      	bcc.n	8008700 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	6a1a      	ldr	r2, [r3, #32]
 80086f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80086f8:	1ad2      	subs	r2, r2, r3
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	621a      	str	r2, [r3, #32]
 80086fe:	e015      	b.n	800872c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	6a1b      	ldr	r3, [r3, #32]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d107      	bne.n	8008718 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008708:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800870c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	2200      	movs	r2, #0
 8008712:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008716:	e009      	b.n	800872c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	6a1b      	ldr	r3, [r3, #32]
 8008724:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	2200      	movs	r2, #0
 800872a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	785b      	ldrb	r3, [r3, #1]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d15f      	bne.n	80087f4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	643b      	str	r3, [r7, #64]	@ 0x40
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008742:	b29b      	uxth	r3, r3
 8008744:	461a      	mov	r2, r3
 8008746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008748:	4413      	add	r3, r2
 800874a:	643b      	str	r3, [r7, #64]	@ 0x40
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	00da      	lsls	r2, r3, #3
 8008752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008754:	4413      	add	r3, r2
 8008756:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800875a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800875c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	b29b      	uxth	r3, r3
 8008762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008766:	b29a      	uxth	r2, r3
 8008768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800876a:	801a      	strh	r2, [r3, #0]
 800876c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10a      	bne.n	8008788 <HAL_PCD_EP_DB_Transmit+0x34e>
 8008772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008774:	881b      	ldrh	r3, [r3, #0]
 8008776:	b29b      	uxth	r3, r3
 8008778:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800877c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008780:	b29a      	uxth	r2, r3
 8008782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008784:	801a      	strh	r2, [r3, #0]
 8008786:	e051      	b.n	800882c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008788:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800878a:	2b3e      	cmp	r3, #62	@ 0x3e
 800878c:	d816      	bhi.n	80087bc <HAL_PCD_EP_DB_Transmit+0x382>
 800878e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008790:	085b      	lsrs	r3, r3, #1
 8008792:	653b      	str	r3, [r7, #80]	@ 0x50
 8008794:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008796:	f003 0301 	and.w	r3, r3, #1
 800879a:	2b00      	cmp	r3, #0
 800879c:	d002      	beq.n	80087a4 <HAL_PCD_EP_DB_Transmit+0x36a>
 800879e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087a0:	3301      	adds	r3, #1
 80087a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80087a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	b29a      	uxth	r2, r3
 80087aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	029b      	lsls	r3, r3, #10
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	4313      	orrs	r3, r2
 80087b4:	b29a      	uxth	r2, r3
 80087b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b8:	801a      	strh	r2, [r3, #0]
 80087ba:	e037      	b.n	800882c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087be:	095b      	lsrs	r3, r3, #5
 80087c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80087c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087c4:	f003 031f 	and.w	r3, r3, #31
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d102      	bne.n	80087d2 <HAL_PCD_EP_DB_Transmit+0x398>
 80087cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087ce:	3b01      	subs	r3, #1
 80087d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80087d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087d4:	881b      	ldrh	r3, [r3, #0]
 80087d6:	b29a      	uxth	r2, r3
 80087d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087da:	b29b      	uxth	r3, r3
 80087dc:	029b      	lsls	r3, r3, #10
 80087de:	b29b      	uxth	r3, r3
 80087e0:	4313      	orrs	r3, r2
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087ec:	b29a      	uxth	r2, r3
 80087ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087f0:	801a      	strh	r2, [r3, #0]
 80087f2:	e01b      	b.n	800882c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	785b      	ldrb	r3, [r3, #1]
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d117      	bne.n	800882c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800880a:	b29b      	uxth	r3, r3
 800880c:	461a      	mov	r2, r3
 800880e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008810:	4413      	add	r3, r2
 8008812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	00da      	lsls	r2, r3, #3
 800881a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800881c:	4413      	add	r3, r2
 800881e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008822:	647b      	str	r3, [r7, #68]	@ 0x44
 8008824:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008826:	b29a      	uxth	r2, r3
 8008828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800882a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	6959      	ldr	r1, [r3, #20]
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	891a      	ldrh	r2, [r3, #8]
 8008838:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800883a:	b29b      	uxth	r3, r3
 800883c:	f008 f885 	bl	801094a <USB_WritePMA>
 8008840:	e20a      	b.n	8008c58 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800884a:	b29b      	uxth	r3, r3
 800884c:	461a      	mov	r2, r3
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	00db      	lsls	r3, r3, #3
 8008854:	4413      	add	r3, r2
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	6812      	ldr	r2, [r2, #0]
 800885a:	4413      	add	r3, r2
 800885c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008860:	881b      	ldrh	r3, [r3, #0]
 8008862:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008866:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	699a      	ldr	r2, [r3, #24]
 800886e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008872:	429a      	cmp	r2, r3
 8008874:	d307      	bcc.n	8008886 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	699a      	ldr	r2, [r3, #24]
 800887a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800887e:	1ad2      	subs	r2, r2, r3
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	619a      	str	r2, [r3, #24]
 8008884:	e002      	b.n	800888c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	2200      	movs	r2, #0
 800888a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	699b      	ldr	r3, [r3, #24]
 8008890:	2b00      	cmp	r3, #0
 8008892:	f040 80f6 	bne.w	8008a82 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	785b      	ldrb	r3, [r3, #1]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d126      	bne.n	80088ec <HAL_PCD_EP_DB_Transmit+0x4b2>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	461a      	mov	r2, r3
 80088b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088b2:	4413      	add	r3, r2
 80088b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	00da      	lsls	r2, r3, #3
 80088bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088be:	4413      	add	r3, r2
 80088c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80088c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088c8:	881b      	ldrh	r3, [r3, #0]
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088d4:	801a      	strh	r2, [r3, #0]
 80088d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088d8:	881b      	ldrh	r3, [r3, #0]
 80088da:	b29b      	uxth	r3, r3
 80088dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088e4:	b29a      	uxth	r2, r3
 80088e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088e8:	801a      	strh	r2, [r3, #0]
 80088ea:	e01a      	b.n	8008922 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	785b      	ldrb	r3, [r3, #1]
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d116      	bne.n	8008922 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008902:	b29b      	uxth	r3, r3
 8008904:	461a      	mov	r2, r3
 8008906:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008908:	4413      	add	r3, r2
 800890a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	00da      	lsls	r2, r3, #3
 8008912:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008914:	4413      	add	r3, r2
 8008916:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800891a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800891c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800891e:	2200      	movs	r2, #0
 8008920:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	785b      	ldrb	r3, [r3, #1]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d12f      	bne.n	8008992 <HAL_PCD_EP_DB_Transmit+0x558>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008942:	b29b      	uxth	r3, r3
 8008944:	461a      	mov	r2, r3
 8008946:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800894a:	4413      	add	r3, r2
 800894c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	00da      	lsls	r2, r3, #3
 8008956:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800895a:	4413      	add	r3, r2
 800895c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008964:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008968:	881b      	ldrh	r3, [r3, #0]
 800896a:	b29b      	uxth	r3, r3
 800896c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008970:	b29a      	uxth	r2, r3
 8008972:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008976:	801a      	strh	r2, [r3, #0]
 8008978:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	b29b      	uxth	r3, r3
 8008980:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008984:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008988:	b29a      	uxth	r2, r3
 800898a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800898e:	801a      	strh	r2, [r3, #0]
 8008990:	e01c      	b.n	80089cc <HAL_PCD_EP_DB_Transmit+0x592>
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	785b      	ldrb	r3, [r3, #1]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d118      	bne.n	80089cc <HAL_PCD_EP_DB_Transmit+0x592>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	461a      	mov	r2, r3
 80089a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089aa:	4413      	add	r3, r2
 80089ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	00da      	lsls	r2, r3, #3
 80089b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089ba:	4413      	add	r3, r2
 80089bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089c8:	2200      	movs	r2, #0
 80089ca:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	78db      	ldrb	r3, [r3, #3]
 80089d0:	2b02      	cmp	r3, #2
 80089d2:	d127      	bne.n	8008a24 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	461a      	mov	r2, r3
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	4413      	add	r3, r2
 80089e2:	881b      	ldrh	r3, [r3, #0]
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089ee:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80089f2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80089f6:	f083 0320 	eor.w	r3, r3, #32
 80089fa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	461a      	mov	r2, r3
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	441a      	add	r2, r3
 8008a0c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008a10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	4619      	mov	r1, r3
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f00c fc33 	bl	8015296 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008a30:	88fb      	ldrh	r3, [r7, #6]
 8008a32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d121      	bne.n	8008a7e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	4413      	add	r3, r2
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a54:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	009b      	lsls	r3, r3, #2
 8008a64:	441a      	add	r2, r3
 8008a66:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008a6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	e113      	b.n	8008caa <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008a82:	88fb      	ldrh	r3, [r7, #6]
 8008a84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d121      	bne.n	8008ad0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	461a      	mov	r2, r3
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	4413      	add	r3, r2
 8008a9a:	881b      	ldrh	r3, [r3, #0]
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	441a      	add	r2, r3
 8008ab8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008abc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ac0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ac4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	f040 80be 	bne.w	8008c58 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	695a      	ldr	r2, [r3, #20]
 8008ae0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ae4:	441a      	add	r2, r3
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	69da      	ldr	r2, [r3, #28]
 8008aee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008af2:	441a      	add	r2, r3
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	6a1a      	ldr	r2, [r3, #32]
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d309      	bcc.n	8008b18 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	6a1a      	ldr	r2, [r3, #32]
 8008b0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b10:	1ad2      	subs	r2, r2, r3
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	621a      	str	r2, [r3, #32]
 8008b16:	e015      	b.n	8008b44 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	6a1b      	ldr	r3, [r3, #32]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d107      	bne.n	8008b30 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008b20:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008b24:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008b2e:	e009      	b.n	8008b44 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	6a1b      	ldr	r3, [r3, #32]
 8008b34:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	785b      	ldrb	r3, [r3, #1]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d15f      	bne.n	8008c12 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	461a      	mov	r2, r3
 8008b64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b66:	4413      	add	r3, r2
 8008b68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	00da      	lsls	r2, r3, #3
 8008b70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b72:	4413      	add	r3, r2
 8008b74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b78:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b7c:	881b      	ldrh	r3, [r3, #0]
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b84:	b29a      	uxth	r2, r3
 8008b86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b88:	801a      	strh	r2, [r3, #0]
 8008b8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d10a      	bne.n	8008ba6 <HAL_PCD_EP_DB_Transmit+0x76c>
 8008b90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b92:	881b      	ldrh	r3, [r3, #0]
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b9e:	b29a      	uxth	r2, r3
 8008ba0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ba2:	801a      	strh	r2, [r3, #0]
 8008ba4:	e04e      	b.n	8008c44 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008ba6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ba8:	2b3e      	cmp	r3, #62	@ 0x3e
 8008baa:	d816      	bhi.n	8008bda <HAL_PCD_EP_DB_Transmit+0x7a0>
 8008bac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bae:	085b      	lsrs	r3, r3, #1
 8008bb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d002      	beq.n	8008bc2 <HAL_PCD_EP_DB_Transmit+0x788>
 8008bbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bc4:	881b      	ldrh	r3, [r3, #0]
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bca:	b29b      	uxth	r3, r3
 8008bcc:	029b      	lsls	r3, r3, #10
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bd6:	801a      	strh	r2, [r3, #0]
 8008bd8:	e034      	b.n	8008c44 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008bda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bdc:	095b      	lsrs	r3, r3, #5
 8008bde:	663b      	str	r3, [r7, #96]	@ 0x60
 8008be0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008be2:	f003 031f 	and.w	r3, r3, #31
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d102      	bne.n	8008bf0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8008bea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bec:	3b01      	subs	r3, #1
 8008bee:	663b      	str	r3, [r7, #96]	@ 0x60
 8008bf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bf2:	881b      	ldrh	r3, [r3, #0]
 8008bf4:	b29a      	uxth	r2, r3
 8008bf6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	029b      	lsls	r3, r3, #10
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c0a:	b29a      	uxth	r2, r3
 8008c0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c0e:	801a      	strh	r2, [r3, #0]
 8008c10:	e018      	b.n	8008c44 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	785b      	ldrb	r3, [r3, #1]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d114      	bne.n	8008c44 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	461a      	mov	r2, r3
 8008c26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c28:	4413      	add	r3, r2
 8008c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	00da      	lsls	r2, r3, #3
 8008c32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c34:	4413      	add	r3, r2
 8008c36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008c3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c42:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6818      	ldr	r0, [r3, #0]
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	6959      	ldr	r1, [r3, #20]
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	895a      	ldrh	r2, [r3, #10]
 8008c50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	f007 fe79 	bl	801094a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	4413      	add	r3, r2
 8008c66:	881b      	ldrh	r3, [r3, #0]
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c72:	82fb      	strh	r3, [r7, #22]
 8008c74:	8afb      	ldrh	r3, [r7, #22]
 8008c76:	f083 0310 	eor.w	r3, r3, #16
 8008c7a:	82fb      	strh	r3, [r7, #22]
 8008c7c:	8afb      	ldrh	r3, [r7, #22]
 8008c7e:	f083 0320 	eor.w	r3, r3, #32
 8008c82:	82fb      	strh	r3, [r7, #22]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	461a      	mov	r2, r3
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	441a      	add	r2, r3
 8008c92:	8afb      	ldrh	r3, [r7, #22]
 8008c94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ca0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008ca8:	2300      	movs	r3, #0
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3798      	adds	r7, #152	@ 0x98
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008cb2:	b480      	push	{r7}
 8008cb4:	b087      	sub	sp, #28
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	60f8      	str	r0, [r7, #12]
 8008cba:	607b      	str	r3, [r7, #4]
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	817b      	strh	r3, [r7, #10]
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008cc4:	897b      	ldrh	r3, [r7, #10]
 8008cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00b      	beq.n	8008ce8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008cd0:	897b      	ldrh	r3, [r7, #10]
 8008cd2:	f003 0207 	and.w	r2, r3, #7
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	00db      	lsls	r3, r3, #3
 8008cde:	3310      	adds	r3, #16
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	617b      	str	r3, [r7, #20]
 8008ce6:	e009      	b.n	8008cfc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008ce8:	897a      	ldrh	r2, [r7, #10]
 8008cea:	4613      	mov	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4413      	add	r3, r2
 8008cf0:	00db      	lsls	r3, r3, #3
 8008cf2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008cf6:	68fa      	ldr	r2, [r7, #12]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008cfc:	893b      	ldrh	r3, [r7, #8]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d107      	bne.n	8008d12 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	2200      	movs	r2, #0
 8008d06:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	b29a      	uxth	r2, r3
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	80da      	strh	r2, [r3, #6]
 8008d10:	e00b      	b.n	8008d2a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	2201      	movs	r2, #1
 8008d16:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	0c1b      	lsrs	r3, r3, #16
 8008d24:	b29a      	uxth	r2, r3
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	371c      	adds	r7, #28
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <HAL_PCDEx_ActivateBCD>:
  * @brief  Activate BatteryCharging feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  USB_TypeDef *USBx = hpcd->Instance;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	60fb      	str	r3, [r7, #12]
  hpcd->battery_charging_active = 1U;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2201      	movs	r2, #1
 8008d4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4

  /* Enable BCD feature */
  USBx->BCDR |= USB_BCDR_BCDEN;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	f043 0301 	orr.w	r3, r3, #1
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  /* Enable DCD : Data Contact Detect */
  USBx->BCDR &= ~(USB_BCDR_PDEN);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008d68:	b29b      	uxth	r3, r3
 8008d6a:	f023 0304 	bic.w	r3, r3, #4
 8008d6e:	b29a      	uxth	r2, r3
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  USBx->BCDR &= ~(USB_BCDR_SDEN);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	f023 0308 	bic.w	r3, r3, #8
 8008d82:	b29a      	uxth	r2, r3
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  USBx->BCDR |= USB_BCDR_DCDEN;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	f043 0302 	orr.w	r3, r3, #2
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <HAL_PCDEx_DeActivateBCD>:
  * @brief  Deactivate BatteryCharging feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_DeActivateBCD(PCD_HandleTypeDef *hpcd)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  USB_TypeDef *USBx = hpcd->Instance;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	60fb      	str	r3, [r7, #12]
  hpcd->battery_charging_active = 0U;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4

  /* Disable BCD feature */
  USBx->BCDR &= ~(USB_BCDR_BCDEN);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	f023 0301 	bic.w	r3, r3, #1
 8008dce:	b29a      	uxth	r2, r3
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3714      	adds	r7, #20
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <HAL_PCDEx_BCD_VBUSDetect>:
  * @brief  Handle BatteryCharging Process.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCDEx_BCD_VBUSDetect(PCD_HandleTypeDef *hpcd)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b084      	sub	sp, #16
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  USB_TypeDef *USBx = hpcd->Instance;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = HAL_GetTick();
 8008df2:	f7fb ff53 	bl	8004c9c <HAL_GetTick>
 8008df6:	60b8      	str	r0, [r7, #8]

  /* Wait for Min DCD Timeout */
  HAL_Delay(300U);
 8008df8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8008dfc:	f7fb ff5a 	bl	8004cb4 <HAL_Delay>

  /* Data Pin Contact ? Check Detect flag */
  if ((USBx->BCDR & USB_BCDR_DCDET) == USB_BCDR_DCDET)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	f003 0310 	and.w	r3, r3, #16
 8008e0c:	2b10      	cmp	r3, #16
 8008e0e:	d103      	bne.n	8008e18 <HAL_PCDEx_BCD_VBUSDetect+0x34>
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->BCDCallback(hpcd, PCD_BCD_CONTACT_DETECTION);
#else
    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_CONTACT_DETECTION);
 8008e10:	21fe      	movs	r1, #254	@ 0xfe
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f00c fabc 	bl	8015390 <HAL_PCDEx_BCD_Callback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }
  /* Primary detection: checks if connected to Standard Downstream Port
  (without charging capability) */
  USBx->BCDR &= ~(USB_BCDR_DCDEN);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	f023 0302 	bic.w	r3, r3, #2
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  HAL_Delay(50U);
 8008e2c:	2032      	movs	r0, #50	@ 0x32
 8008e2e:	f7fb ff41 	bl	8004cb4 <HAL_Delay>
  USBx->BCDR |= (USB_BCDR_PDEN);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	f043 0304 	orr.w	r3, r3, #4
 8008e3e:	b29a      	uxth	r2, r3
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  HAL_Delay(50U);
 8008e46:	2032      	movs	r0, #50	@ 0x32
 8008e48:	f7fb ff34 	bl	8004cb4 <HAL_Delay>

  /* If Charger detect ? */
  if ((USBx->BCDR & USB_BCDR_PDET) == USB_BCDR_PDET)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	f003 0320 	and.w	r3, r3, #32
 8008e58:	2b20      	cmp	r3, #32
 8008e5a:	d12b      	bne.n	8008eb4 <HAL_PCDEx_BCD_VBUSDetect+0xd0>
  {
    /* Start secondary detection to check connection to Charging Downstream
    Port or Dedicated Charging Port */
    USBx->BCDR &= ~(USB_BCDR_PDEN);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	f023 0304 	bic.w	r3, r3, #4
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    HAL_Delay(50U);
 8008e70:	2032      	movs	r0, #50	@ 0x32
 8008e72:	f7fb ff1f 	bl	8004cb4 <HAL_Delay>
    USBx->BCDR |= (USB_BCDR_SDEN);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	f043 0308 	orr.w	r3, r3, #8
 8008e82:	b29a      	uxth	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    HAL_Delay(50U);
 8008e8a:	2032      	movs	r0, #50	@ 0x32
 8008e8c:	f7fb ff12 	bl	8004cb4 <HAL_Delay>

    /* If CDP ? */
    if ((USBx->BCDR & USB_BCDR_SDET) == USB_BCDR_SDET)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e9c:	2b40      	cmp	r3, #64	@ 0x40
 8008e9e:	d104      	bne.n	8008eaa <HAL_PCDEx_BCD_VBUSDetect+0xc6>
    {
      /* Dedicated Downstream Port DCP */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->BCDCallback(hpcd, PCD_BCD_DEDICATED_CHARGING_PORT);
#else
      HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DEDICATED_CHARGING_PORT);
 8008ea0:	21fb      	movs	r1, #251	@ 0xfb
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f00c fa74 	bl	8015390 <HAL_PCDEx_BCD_Callback>
 8008ea8:	e008      	b.n	8008ebc <HAL_PCDEx_BCD_VBUSDetect+0xd8>
    {
      /* Charging Downstream Port CDP */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->BCDCallback(hpcd, PCD_BCD_CHARGING_DOWNSTREAM_PORT);
#else
      HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_CHARGING_DOWNSTREAM_PORT);
 8008eaa:	21fc      	movs	r1, #252	@ 0xfc
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f00c fa6f 	bl	8015390 <HAL_PCDEx_BCD_Callback>
 8008eb2:	e003      	b.n	8008ebc <HAL_PCDEx_BCD_VBUSDetect+0xd8>
  {
    /* Standard Downstream Port */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->BCDCallback(hpcd, PCD_BCD_STD_DOWNSTREAM_PORT);
#else
    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_STD_DOWNSTREAM_PORT);
 8008eb4:	21fd      	movs	r1, #253	@ 0xfd
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f00c fa6a 	bl	8015390 <HAL_PCDEx_BCD_Callback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Battery Charging capability discovery finished Start Enumeration */
  (void)HAL_PCDEx_DeActivateBCD(hpcd);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f7ff ff75 	bl	8008dac <HAL_PCDEx_DeActivateBCD>

  /* Check for the Timeout, else start USB Device */
  if ((HAL_GetTick() - tickstart) > 1000U)
 8008ec2:	f7fb feeb 	bl	8004c9c <HAL_GetTick>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	1ad3      	subs	r3, r2, r3
 8008ecc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008ed0:	d904      	bls.n	8008edc <HAL_PCDEx_BCD_VBUSDetect+0xf8>
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->BCDCallback(hpcd, PCD_BCD_ERROR);
#else
    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_ERROR);
 8008ed2:	21ff      	movs	r1, #255	@ 0xff
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f00c fa5b 	bl	8015390 <HAL_PCDEx_BCD_Callback>
    hpcd->BCDCallback(hpcd, PCD_BCD_DISCOVERY_COMPLETED);
#else
    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DISCOVERY_COMPLETED);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }
}
 8008eda:	e003      	b.n	8008ee4 <HAL_PCDEx_BCD_VBUSDetect+0x100>
    HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DISCOVERY_COMPLETED);
 8008edc:	2100      	movs	r1, #0
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f00c fa56 	bl	8015390 <HAL_PCDEx_BCD_Callback>
}
 8008ee4:	bf00      	nop
 8008ee6:	3710      	adds	r7, #16
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	f043 0301 	orr.w	r3, r3, #1
 8008f16:	b29a      	uxth	r2, r3
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	f043 0302 	orr.w	r3, r3, #2
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3714      	adds	r7, #20
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008f40:	b480      	push	{r7}
 8008f42:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f44:	4b05      	ldr	r3, [pc, #20]	@ (8008f5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a04      	ldr	r2, [pc, #16]	@ (8008f5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f4e:	6013      	str	r3, [r2, #0]
}
 8008f50:	bf00      	nop
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	40007000 	.word	0x40007000

08008f60 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8008f60:	b480      	push	{r7}
 8008f62:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f64:	4b05      	ldr	r3, [pc, #20]	@ (8008f7c <HAL_PWR_DisableBkUpAccess+0x1c>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a04      	ldr	r2, [pc, #16]	@ (8008f7c <HAL_PWR_DisableBkUpAccess+0x1c>)
 8008f6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f6e:	6013      	str	r3, [r2, #0]
}
 8008f70:	bf00      	nop
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	40007000 	.word	0x40007000

08008f80 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8008f88:	4b2b      	ldr	r3, [pc, #172]	@ (8009038 <HAL_PWR_ConfigPVD+0xb8>)
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f023 020e 	bic.w	r2, r3, #14
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4928      	ldr	r1, [pc, #160]	@ (8009038 <HAL_PWR_ConfigPVD+0xb8>)
 8008f96:	4313      	orrs	r3, r2
 8008f98:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8008f9a:	4b28      	ldr	r3, [pc, #160]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	4a27      	ldr	r2, [pc, #156]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fa4:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8008fa6:	4b25      	ldr	r3, [pc, #148]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a24      	ldr	r2, [pc, #144]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fb0:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8008fb2:	4b22      	ldr	r3, [pc, #136]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	4a21      	ldr	r2, [pc, #132]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fbc:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8008fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fc8:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d005      	beq.n	8008fe2 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8008fd6:	4b19      	ldr	r3, [pc, #100]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a18      	ldr	r2, [pc, #96]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fe0:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d005      	beq.n	8008ffa <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8008fee:	4b13      	ldr	r3, [pc, #76]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	4a12      	ldr	r2, [pc, #72]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8008ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ff8:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	d005      	beq.n	8009012 <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8009006:	4b0d      	ldr	r3, [pc, #52]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	4a0c      	ldr	r2, [pc, #48]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 800900c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009010:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f003 0302 	and.w	r3, r3, #2
 800901a:	2b00      	cmp	r3, #0
 800901c:	d005      	beq.n	800902a <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800901e:	4b07      	ldr	r3, [pc, #28]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8009020:	68db      	ldr	r3, [r3, #12]
 8009022:	4a06      	ldr	r2, [pc, #24]	@ (800903c <HAL_PWR_ConfigPVD+0xbc>)
 8009024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009028:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr
 8009038:	40007000 	.word	0x40007000
 800903c:	40010400 	.word	0x40010400

08009040 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8009040:	b480      	push	{r7}
 8009042:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8009044:	4b05      	ldr	r3, [pc, #20]	@ (800905c <HAL_PWR_EnablePVD+0x1c>)
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	4a04      	ldr	r2, [pc, #16]	@ (800905c <HAL_PWR_EnablePVD+0x1c>)
 800904a:	f043 0301 	orr.w	r3, r3, #1
 800904e:	6053      	str	r3, [r2, #4]
}
 8009050:	bf00      	nop
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr
 800905a:	bf00      	nop
 800905c:	40007000 	.word	0x40007000

08009060 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d141      	bne.n	80090f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800906e:	4b4b      	ldr	r3, [pc, #300]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009076:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800907a:	d131      	bne.n	80090e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800907c:	4b47      	ldr	r3, [pc, #284]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800907e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009082:	4a46      	ldr	r2, [pc, #280]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009088:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800908c:	4b43      	ldr	r3, [pc, #268]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009094:	4a41      	ldr	r2, [pc, #260]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800909a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800909c:	4b40      	ldr	r3, [pc, #256]	@ (80091a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2232      	movs	r2, #50	@ 0x32
 80090a2:	fb02 f303 	mul.w	r3, r2, r3
 80090a6:	4a3f      	ldr	r2, [pc, #252]	@ (80091a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80090a8:	fba2 2303 	umull	r2, r3, r2, r3
 80090ac:	0c9b      	lsrs	r3, r3, #18
 80090ae:	3301      	adds	r3, #1
 80090b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80090b2:	e002      	b.n	80090ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	3b01      	subs	r3, #1
 80090b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80090ba:	4b38      	ldr	r3, [pc, #224]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090c6:	d102      	bne.n	80090ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d1f2      	bne.n	80090b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80090ce:	4b33      	ldr	r3, [pc, #204]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090da:	d158      	bne.n	800918e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e057      	b.n	8009190 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80090e0:	4b2e      	ldr	r3, [pc, #184]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090e6:	4a2d      	ldr	r2, [pc, #180]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80090f0:	e04d      	b.n	800918e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090f8:	d141      	bne.n	800917e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80090fa:	4b28      	ldr	r3, [pc, #160]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009106:	d131      	bne.n	800916c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009108:	4b24      	ldr	r3, [pc, #144]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800910a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800910e:	4a23      	ldr	r2, [pc, #140]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009114:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009118:	4b20      	ldr	r3, [pc, #128]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009120:	4a1e      	ldr	r2, [pc, #120]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009122:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009126:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009128:	4b1d      	ldr	r3, [pc, #116]	@ (80091a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	2232      	movs	r2, #50	@ 0x32
 800912e:	fb02 f303 	mul.w	r3, r2, r3
 8009132:	4a1c      	ldr	r2, [pc, #112]	@ (80091a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009134:	fba2 2303 	umull	r2, r3, r2, r3
 8009138:	0c9b      	lsrs	r3, r3, #18
 800913a:	3301      	adds	r3, #1
 800913c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800913e:	e002      	b.n	8009146 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	3b01      	subs	r3, #1
 8009144:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009146:	4b15      	ldr	r3, [pc, #84]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009148:	695b      	ldr	r3, [r3, #20]
 800914a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800914e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009152:	d102      	bne.n	800915a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1f2      	bne.n	8009140 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800915a:	4b10      	ldr	r3, [pc, #64]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800915c:	695b      	ldr	r3, [r3, #20]
 800915e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009166:	d112      	bne.n	800918e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e011      	b.n	8009190 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800916c:	4b0b      	ldr	r3, [pc, #44]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800916e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009172:	4a0a      	ldr	r2, [pc, #40]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009178:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800917c:	e007      	b.n	800918e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800917e:	4b07      	ldr	r3, [pc, #28]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009186:	4a05      	ldr	r2, [pc, #20]	@ (800919c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009188:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800918c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	3714      	adds	r7, #20
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr
 800919c:	40007000 	.word	0x40007000
 80091a0:	20000004 	.word	0x20000004
 80091a4:	431bde83 	.word	0x431bde83

080091a8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80091a8:	b480      	push	{r7}
 80091aa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80091ac:	4b05      	ldr	r3, [pc, #20]	@ (80091c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	4a04      	ldr	r2, [pc, #16]	@ (80091c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80091b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80091b6:	6093      	str	r3, [r2, #8]
}
 80091b8:	bf00      	nop
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop
 80091c4:	40007000 	.word	0x40007000

080091c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b088      	sub	sp, #32
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d101      	bne.n	80091da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e2fe      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d075      	beq.n	80092d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80091e6:	4b97      	ldr	r3, [pc, #604]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	f003 030c 	and.w	r3, r3, #12
 80091ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80091f0:	4b94      	ldr	r3, [pc, #592]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	f003 0303 	and.w	r3, r3, #3
 80091f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	2b0c      	cmp	r3, #12
 80091fe:	d102      	bne.n	8009206 <HAL_RCC_OscConfig+0x3e>
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	2b03      	cmp	r3, #3
 8009204:	d002      	beq.n	800920c <HAL_RCC_OscConfig+0x44>
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	2b08      	cmp	r3, #8
 800920a:	d10b      	bne.n	8009224 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800920c:	4b8d      	ldr	r3, [pc, #564]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009214:	2b00      	cmp	r3, #0
 8009216:	d05b      	beq.n	80092d0 <HAL_RCC_OscConfig+0x108>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d157      	bne.n	80092d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009220:	2301      	movs	r3, #1
 8009222:	e2d9      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800922c:	d106      	bne.n	800923c <HAL_RCC_OscConfig+0x74>
 800922e:	4b85      	ldr	r3, [pc, #532]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a84      	ldr	r2, [pc, #528]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009238:	6013      	str	r3, [r2, #0]
 800923a:	e01d      	b.n	8009278 <HAL_RCC_OscConfig+0xb0>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009244:	d10c      	bne.n	8009260 <HAL_RCC_OscConfig+0x98>
 8009246:	4b7f      	ldr	r3, [pc, #508]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a7e      	ldr	r2, [pc, #504]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800924c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009250:	6013      	str	r3, [r2, #0]
 8009252:	4b7c      	ldr	r3, [pc, #496]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a7b      	ldr	r2, [pc, #492]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800925c:	6013      	str	r3, [r2, #0]
 800925e:	e00b      	b.n	8009278 <HAL_RCC_OscConfig+0xb0>
 8009260:	4b78      	ldr	r3, [pc, #480]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a77      	ldr	r2, [pc, #476]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009266:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	4b75      	ldr	r3, [pc, #468]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a74      	ldr	r2, [pc, #464]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009272:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d013      	beq.n	80092a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009280:	f7fb fd0c 	bl	8004c9c <HAL_GetTick>
 8009284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009286:	e008      	b.n	800929a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009288:	f7fb fd08 	bl	8004c9c <HAL_GetTick>
 800928c:	4602      	mov	r2, r0
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	1ad3      	subs	r3, r2, r3
 8009292:	2b64      	cmp	r3, #100	@ 0x64
 8009294:	d901      	bls.n	800929a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009296:	2303      	movs	r3, #3
 8009298:	e29e      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800929a:	4b6a      	ldr	r3, [pc, #424]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d0f0      	beq.n	8009288 <HAL_RCC_OscConfig+0xc0>
 80092a6:	e014      	b.n	80092d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092a8:	f7fb fcf8 	bl	8004c9c <HAL_GetTick>
 80092ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80092ae:	e008      	b.n	80092c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092b0:	f7fb fcf4 	bl	8004c9c <HAL_GetTick>
 80092b4:	4602      	mov	r2, r0
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	1ad3      	subs	r3, r2, r3
 80092ba:	2b64      	cmp	r3, #100	@ 0x64
 80092bc:	d901      	bls.n	80092c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80092be:	2303      	movs	r3, #3
 80092c0:	e28a      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80092c2:	4b60      	ldr	r3, [pc, #384]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d1f0      	bne.n	80092b0 <HAL_RCC_OscConfig+0xe8>
 80092ce:	e000      	b.n	80092d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0302 	and.w	r3, r3, #2
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d075      	beq.n	80093ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80092de:	4b59      	ldr	r3, [pc, #356]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f003 030c 	and.w	r3, r3, #12
 80092e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80092e8:	4b56      	ldr	r3, [pc, #344]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	f003 0303 	and.w	r3, r3, #3
 80092f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80092f2:	69bb      	ldr	r3, [r7, #24]
 80092f4:	2b0c      	cmp	r3, #12
 80092f6:	d102      	bne.n	80092fe <HAL_RCC_OscConfig+0x136>
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d002      	beq.n	8009304 <HAL_RCC_OscConfig+0x13c>
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	2b04      	cmp	r3, #4
 8009302:	d11f      	bne.n	8009344 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009304:	4b4f      	ldr	r3, [pc, #316]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800930c:	2b00      	cmp	r3, #0
 800930e:	d005      	beq.n	800931c <HAL_RCC_OscConfig+0x154>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d101      	bne.n	800931c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009318:	2301      	movs	r3, #1
 800931a:	e25d      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800931c:	4b49      	ldr	r3, [pc, #292]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	691b      	ldr	r3, [r3, #16]
 8009328:	061b      	lsls	r3, r3, #24
 800932a:	4946      	ldr	r1, [pc, #280]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800932c:	4313      	orrs	r3, r2
 800932e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009330:	4b45      	ldr	r3, [pc, #276]	@ (8009448 <HAL_RCC_OscConfig+0x280>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4618      	mov	r0, r3
 8009336:	f7f9 fee5 	bl	8003104 <HAL_InitTick>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d043      	beq.n	80093c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009340:	2301      	movs	r3, #1
 8009342:	e249      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d023      	beq.n	8009394 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800934c:	4b3d      	ldr	r3, [pc, #244]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a3c      	ldr	r2, [pc, #240]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009356:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009358:	f7fb fca0 	bl	8004c9c <HAL_GetTick>
 800935c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800935e:	e008      	b.n	8009372 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009360:	f7fb fc9c 	bl	8004c9c <HAL_GetTick>
 8009364:	4602      	mov	r2, r0
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	2b02      	cmp	r3, #2
 800936c:	d901      	bls.n	8009372 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800936e:	2303      	movs	r3, #3
 8009370:	e232      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009372:	4b34      	ldr	r3, [pc, #208]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800937a:	2b00      	cmp	r3, #0
 800937c:	d0f0      	beq.n	8009360 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800937e:	4b31      	ldr	r3, [pc, #196]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	061b      	lsls	r3, r3, #24
 800938c:	492d      	ldr	r1, [pc, #180]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800938e:	4313      	orrs	r3, r2
 8009390:	604b      	str	r3, [r1, #4]
 8009392:	e01a      	b.n	80093ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009394:	4b2b      	ldr	r3, [pc, #172]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a2a      	ldr	r2, [pc, #168]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800939a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800939e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093a0:	f7fb fc7c 	bl	8004c9c <HAL_GetTick>
 80093a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80093a6:	e008      	b.n	80093ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093a8:	f7fb fc78 	bl	8004c9c <HAL_GetTick>
 80093ac:	4602      	mov	r2, r0
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	2b02      	cmp	r3, #2
 80093b4:	d901      	bls.n	80093ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80093b6:	2303      	movs	r3, #3
 80093b8:	e20e      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80093ba:	4b22      	ldr	r3, [pc, #136]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1f0      	bne.n	80093a8 <HAL_RCC_OscConfig+0x1e0>
 80093c6:	e000      	b.n	80093ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f003 0308 	and.w	r3, r3, #8
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d041      	beq.n	800945a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	695b      	ldr	r3, [r3, #20]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d01c      	beq.n	8009418 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093de:	4b19      	ldr	r3, [pc, #100]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80093e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80093e4:	4a17      	ldr	r2, [pc, #92]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 80093e6:	f043 0301 	orr.w	r3, r3, #1
 80093ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093ee:	f7fb fc55 	bl	8004c9c <HAL_GetTick>
 80093f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80093f4:	e008      	b.n	8009408 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80093f6:	f7fb fc51 	bl	8004c9c <HAL_GetTick>
 80093fa:	4602      	mov	r2, r0
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	1ad3      	subs	r3, r2, r3
 8009400:	2b02      	cmp	r3, #2
 8009402:	d901      	bls.n	8009408 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e1e7      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009408:	4b0e      	ldr	r3, [pc, #56]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800940a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800940e:	f003 0302 	and.w	r3, r3, #2
 8009412:	2b00      	cmp	r3, #0
 8009414:	d0ef      	beq.n	80093f6 <HAL_RCC_OscConfig+0x22e>
 8009416:	e020      	b.n	800945a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009418:	4b0a      	ldr	r3, [pc, #40]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 800941a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800941e:	4a09      	ldr	r2, [pc, #36]	@ (8009444 <HAL_RCC_OscConfig+0x27c>)
 8009420:	f023 0301 	bic.w	r3, r3, #1
 8009424:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009428:	f7fb fc38 	bl	8004c9c <HAL_GetTick>
 800942c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800942e:	e00d      	b.n	800944c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009430:	f7fb fc34 	bl	8004c9c <HAL_GetTick>
 8009434:	4602      	mov	r2, r0
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	1ad3      	subs	r3, r2, r3
 800943a:	2b02      	cmp	r3, #2
 800943c:	d906      	bls.n	800944c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800943e:	2303      	movs	r3, #3
 8009440:	e1ca      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
 8009442:	bf00      	nop
 8009444:	40021000 	.word	0x40021000
 8009448:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800944c:	4b8c      	ldr	r3, [pc, #560]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 800944e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009452:	f003 0302 	and.w	r3, r3, #2
 8009456:	2b00      	cmp	r3, #0
 8009458:	d1ea      	bne.n	8009430 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 0304 	and.w	r3, r3, #4
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 80a6 	beq.w	80095b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009468:	2300      	movs	r3, #0
 800946a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800946c:	4b84      	ldr	r3, [pc, #528]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 800946e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009474:	2b00      	cmp	r3, #0
 8009476:	d101      	bne.n	800947c <HAL_RCC_OscConfig+0x2b4>
 8009478:	2301      	movs	r3, #1
 800947a:	e000      	b.n	800947e <HAL_RCC_OscConfig+0x2b6>
 800947c:	2300      	movs	r3, #0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00d      	beq.n	800949e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009482:	4b7f      	ldr	r3, [pc, #508]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009486:	4a7e      	ldr	r2, [pc, #504]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800948c:	6593      	str	r3, [r2, #88]	@ 0x58
 800948e:	4b7c      	ldr	r3, [pc, #496]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800949a:	2301      	movs	r3, #1
 800949c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800949e:	4b79      	ldr	r3, [pc, #484]	@ (8009684 <HAL_RCC_OscConfig+0x4bc>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d118      	bne.n	80094dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80094aa:	4b76      	ldr	r3, [pc, #472]	@ (8009684 <HAL_RCC_OscConfig+0x4bc>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a75      	ldr	r2, [pc, #468]	@ (8009684 <HAL_RCC_OscConfig+0x4bc>)
 80094b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80094b6:	f7fb fbf1 	bl	8004c9c <HAL_GetTick>
 80094ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80094bc:	e008      	b.n	80094d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094be:	f7fb fbed 	bl	8004c9c <HAL_GetTick>
 80094c2:	4602      	mov	r2, r0
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	1ad3      	subs	r3, r2, r3
 80094c8:	2b02      	cmp	r3, #2
 80094ca:	d901      	bls.n	80094d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80094cc:	2303      	movs	r3, #3
 80094ce:	e183      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80094d0:	4b6c      	ldr	r3, [pc, #432]	@ (8009684 <HAL_RCC_OscConfig+0x4bc>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d0f0      	beq.n	80094be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d108      	bne.n	80094f6 <HAL_RCC_OscConfig+0x32e>
 80094e4:	4b66      	ldr	r3, [pc, #408]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80094e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094ea:	4a65      	ldr	r2, [pc, #404]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80094ec:	f043 0301 	orr.w	r3, r3, #1
 80094f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80094f4:	e024      	b.n	8009540 <HAL_RCC_OscConfig+0x378>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	2b05      	cmp	r3, #5
 80094fc:	d110      	bne.n	8009520 <HAL_RCC_OscConfig+0x358>
 80094fe:	4b60      	ldr	r3, [pc, #384]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009504:	4a5e      	ldr	r2, [pc, #376]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009506:	f043 0304 	orr.w	r3, r3, #4
 800950a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800950e:	4b5c      	ldr	r3, [pc, #368]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009514:	4a5a      	ldr	r2, [pc, #360]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009516:	f043 0301 	orr.w	r3, r3, #1
 800951a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800951e:	e00f      	b.n	8009540 <HAL_RCC_OscConfig+0x378>
 8009520:	4b57      	ldr	r3, [pc, #348]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009526:	4a56      	ldr	r2, [pc, #344]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009528:	f023 0301 	bic.w	r3, r3, #1
 800952c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009530:	4b53      	ldr	r3, [pc, #332]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009536:	4a52      	ldr	r2, [pc, #328]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009538:	f023 0304 	bic.w	r3, r3, #4
 800953c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d016      	beq.n	8009576 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009548:	f7fb fba8 	bl	8004c9c <HAL_GetTick>
 800954c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800954e:	e00a      	b.n	8009566 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009550:	f7fb fba4 	bl	8004c9c <HAL_GetTick>
 8009554:	4602      	mov	r2, r0
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800955e:	4293      	cmp	r3, r2
 8009560:	d901      	bls.n	8009566 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e138      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009566:	4b46      	ldr	r3, [pc, #280]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800956c:	f003 0302 	and.w	r3, r3, #2
 8009570:	2b00      	cmp	r3, #0
 8009572:	d0ed      	beq.n	8009550 <HAL_RCC_OscConfig+0x388>
 8009574:	e015      	b.n	80095a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009576:	f7fb fb91 	bl	8004c9c <HAL_GetTick>
 800957a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800957c:	e00a      	b.n	8009594 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800957e:	f7fb fb8d 	bl	8004c9c <HAL_GetTick>
 8009582:	4602      	mov	r2, r0
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800958c:	4293      	cmp	r3, r2
 800958e:	d901      	bls.n	8009594 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009590:	2303      	movs	r3, #3
 8009592:	e121      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009594:	4b3a      	ldr	r3, [pc, #232]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800959a:	f003 0302 	and.w	r3, r3, #2
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1ed      	bne.n	800957e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80095a2:	7ffb      	ldrb	r3, [r7, #31]
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d105      	bne.n	80095b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80095a8:	4b35      	ldr	r3, [pc, #212]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80095aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095ac:	4a34      	ldr	r2, [pc, #208]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80095ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095b2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f003 0320 	and.w	r3, r3, #32
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d03c      	beq.n	800963a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d01c      	beq.n	8009602 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80095c8:	4b2d      	ldr	r3, [pc, #180]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80095ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80095ce:	4a2c      	ldr	r2, [pc, #176]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80095d0:	f043 0301 	orr.w	r3, r3, #1
 80095d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095d8:	f7fb fb60 	bl	8004c9c <HAL_GetTick>
 80095dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80095de:	e008      	b.n	80095f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80095e0:	f7fb fb5c 	bl	8004c9c <HAL_GetTick>
 80095e4:	4602      	mov	r2, r0
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	1ad3      	subs	r3, r2, r3
 80095ea:	2b02      	cmp	r3, #2
 80095ec:	d901      	bls.n	80095f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80095ee:	2303      	movs	r3, #3
 80095f0:	e0f2      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80095f2:	4b23      	ldr	r3, [pc, #140]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 80095f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80095f8:	f003 0302 	and.w	r3, r3, #2
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0ef      	beq.n	80095e0 <HAL_RCC_OscConfig+0x418>
 8009600:	e01b      	b.n	800963a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009602:	4b1f      	ldr	r3, [pc, #124]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009604:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009608:	4a1d      	ldr	r2, [pc, #116]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 800960a:	f023 0301 	bic.w	r3, r3, #1
 800960e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009612:	f7fb fb43 	bl	8004c9c <HAL_GetTick>
 8009616:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009618:	e008      	b.n	800962c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800961a:	f7fb fb3f 	bl	8004c9c <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	2b02      	cmp	r3, #2
 8009626:	d901      	bls.n	800962c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009628:	2303      	movs	r3, #3
 800962a:	e0d5      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800962c:	4b14      	ldr	r3, [pc, #80]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 800962e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009632:	f003 0302 	and.w	r3, r3, #2
 8009636:	2b00      	cmp	r3, #0
 8009638:	d1ef      	bne.n	800961a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	69db      	ldr	r3, [r3, #28]
 800963e:	2b00      	cmp	r3, #0
 8009640:	f000 80c9 	beq.w	80097d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009644:	4b0e      	ldr	r3, [pc, #56]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	f003 030c 	and.w	r3, r3, #12
 800964c:	2b0c      	cmp	r3, #12
 800964e:	f000 8083 	beq.w	8009758 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	69db      	ldr	r3, [r3, #28]
 8009656:	2b02      	cmp	r3, #2
 8009658:	d15e      	bne.n	8009718 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800965a:	4b09      	ldr	r3, [pc, #36]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a08      	ldr	r2, [pc, #32]	@ (8009680 <HAL_RCC_OscConfig+0x4b8>)
 8009660:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009666:	f7fb fb19 	bl	8004c9c <HAL_GetTick>
 800966a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800966c:	e00c      	b.n	8009688 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800966e:	f7fb fb15 	bl	8004c9c <HAL_GetTick>
 8009672:	4602      	mov	r2, r0
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	1ad3      	subs	r3, r2, r3
 8009678:	2b02      	cmp	r3, #2
 800967a:	d905      	bls.n	8009688 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800967c:	2303      	movs	r3, #3
 800967e:	e0ab      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
 8009680:	40021000 	.word	0x40021000
 8009684:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009688:	4b55      	ldr	r3, [pc, #340]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009690:	2b00      	cmp	r3, #0
 8009692:	d1ec      	bne.n	800966e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009694:	4b52      	ldr	r3, [pc, #328]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 8009696:	68da      	ldr	r2, [r3, #12]
 8009698:	4b52      	ldr	r3, [pc, #328]	@ (80097e4 <HAL_RCC_OscConfig+0x61c>)
 800969a:	4013      	ands	r3, r2
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	6a11      	ldr	r1, [r2, #32]
 80096a0:	687a      	ldr	r2, [r7, #4]
 80096a2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80096a4:	3a01      	subs	r2, #1
 80096a6:	0112      	lsls	r2, r2, #4
 80096a8:	4311      	orrs	r1, r2
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80096ae:	0212      	lsls	r2, r2, #8
 80096b0:	4311      	orrs	r1, r2
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80096b6:	0852      	lsrs	r2, r2, #1
 80096b8:	3a01      	subs	r2, #1
 80096ba:	0552      	lsls	r2, r2, #21
 80096bc:	4311      	orrs	r1, r2
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80096c2:	0852      	lsrs	r2, r2, #1
 80096c4:	3a01      	subs	r2, #1
 80096c6:	0652      	lsls	r2, r2, #25
 80096c8:	4311      	orrs	r1, r2
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80096ce:	06d2      	lsls	r2, r2, #27
 80096d0:	430a      	orrs	r2, r1
 80096d2:	4943      	ldr	r1, [pc, #268]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 80096d4:	4313      	orrs	r3, r2
 80096d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80096d8:	4b41      	ldr	r3, [pc, #260]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4a40      	ldr	r2, [pc, #256]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 80096de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80096e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80096e4:	4b3e      	ldr	r3, [pc, #248]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	4a3d      	ldr	r2, [pc, #244]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 80096ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80096ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096f0:	f7fb fad4 	bl	8004c9c <HAL_GetTick>
 80096f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80096f6:	e008      	b.n	800970a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096f8:	f7fb fad0 	bl	8004c9c <HAL_GetTick>
 80096fc:	4602      	mov	r2, r0
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	1ad3      	subs	r3, r2, r3
 8009702:	2b02      	cmp	r3, #2
 8009704:	d901      	bls.n	800970a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e066      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800970a:	4b35      	ldr	r3, [pc, #212]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009712:	2b00      	cmp	r3, #0
 8009714:	d0f0      	beq.n	80096f8 <HAL_RCC_OscConfig+0x530>
 8009716:	e05e      	b.n	80097d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009718:	4b31      	ldr	r3, [pc, #196]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a30      	ldr	r2, [pc, #192]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 800971e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009724:	f7fb faba 	bl	8004c9c <HAL_GetTick>
 8009728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800972a:	e008      	b.n	800973e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800972c:	f7fb fab6 	bl	8004c9c <HAL_GetTick>
 8009730:	4602      	mov	r2, r0
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	1ad3      	subs	r3, r2, r3
 8009736:	2b02      	cmp	r3, #2
 8009738:	d901      	bls.n	800973e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800973a:	2303      	movs	r3, #3
 800973c:	e04c      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800973e:	4b28      	ldr	r3, [pc, #160]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009746:	2b00      	cmp	r3, #0
 8009748:	d1f0      	bne.n	800972c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800974a:	4b25      	ldr	r3, [pc, #148]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 800974c:	68da      	ldr	r2, [r3, #12]
 800974e:	4924      	ldr	r1, [pc, #144]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 8009750:	4b25      	ldr	r3, [pc, #148]	@ (80097e8 <HAL_RCC_OscConfig+0x620>)
 8009752:	4013      	ands	r3, r2
 8009754:	60cb      	str	r3, [r1, #12]
 8009756:	e03e      	b.n	80097d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	69db      	ldr	r3, [r3, #28]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d101      	bne.n	8009764 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e039      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009764:	4b1e      	ldr	r3, [pc, #120]	@ (80097e0 <HAL_RCC_OscConfig+0x618>)
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	f003 0203 	and.w	r2, r3, #3
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6a1b      	ldr	r3, [r3, #32]
 8009774:	429a      	cmp	r2, r3
 8009776:	d12c      	bne.n	80097d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009782:	3b01      	subs	r3, #1
 8009784:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009786:	429a      	cmp	r2, r3
 8009788:	d123      	bne.n	80097d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009794:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009796:	429a      	cmp	r2, r3
 8009798:	d11b      	bne.n	80097d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d113      	bne.n	80097d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b4:	085b      	lsrs	r3, r3, #1
 80097b6:	3b01      	subs	r3, #1
 80097b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d109      	bne.n	80097d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097c8:	085b      	lsrs	r3, r3, #1
 80097ca:	3b01      	subs	r3, #1
 80097cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d001      	beq.n	80097d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	e000      	b.n	80097d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80097d6:	2300      	movs	r3, #0
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3720      	adds	r7, #32
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	40021000 	.word	0x40021000
 80097e4:	019f800c 	.word	0x019f800c
 80097e8:	feeefffc 	.word	0xfeeefffc

080097ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b086      	sub	sp, #24
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80097f6:	2300      	movs	r3, #0
 80097f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e11e      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009804:	4b91      	ldr	r3, [pc, #580]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f003 030f 	and.w	r3, r3, #15
 800980c:	683a      	ldr	r2, [r7, #0]
 800980e:	429a      	cmp	r2, r3
 8009810:	d910      	bls.n	8009834 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009812:	4b8e      	ldr	r3, [pc, #568]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f023 020f 	bic.w	r2, r3, #15
 800981a:	498c      	ldr	r1, [pc, #560]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	4313      	orrs	r3, r2
 8009820:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009822:	4b8a      	ldr	r3, [pc, #552]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f003 030f 	and.w	r3, r3, #15
 800982a:	683a      	ldr	r2, [r7, #0]
 800982c:	429a      	cmp	r2, r3
 800982e:	d001      	beq.n	8009834 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	e106      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 0301 	and.w	r3, r3, #1
 800983c:	2b00      	cmp	r3, #0
 800983e:	d073      	beq.n	8009928 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	2b03      	cmp	r3, #3
 8009846:	d129      	bne.n	800989c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009848:	4b81      	ldr	r3, [pc, #516]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009850:	2b00      	cmp	r3, #0
 8009852:	d101      	bne.n	8009858 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	e0f4      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009858:	f000 fa16 	bl	8009c88 <RCC_GetSysClockFreqFromPLLSource>
 800985c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	4a7c      	ldr	r2, [pc, #496]	@ (8009a54 <HAL_RCC_ClockConfig+0x268>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d93f      	bls.n	80098e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009866:	4b7a      	ldr	r3, [pc, #488]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d009      	beq.n	8009886 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800987a:	2b00      	cmp	r3, #0
 800987c:	d033      	beq.n	80098e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009882:	2b00      	cmp	r3, #0
 8009884:	d12f      	bne.n	80098e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009886:	4b72      	ldr	r3, [pc, #456]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800988e:	4a70      	ldr	r2, [pc, #448]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009890:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009894:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009896:	2380      	movs	r3, #128	@ 0x80
 8009898:	617b      	str	r3, [r7, #20]
 800989a:	e024      	b.n	80098e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d107      	bne.n	80098b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80098a4:	4b6a      	ldr	r3, [pc, #424]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d109      	bne.n	80098c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80098b0:	2301      	movs	r3, #1
 80098b2:	e0c6      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80098b4:	4b66      	ldr	r3, [pc, #408]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d101      	bne.n	80098c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e0be      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80098c4:	f000 f914 	bl	8009af0 <HAL_RCC_GetSysClockFreq>
 80098c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	4a61      	ldr	r2, [pc, #388]	@ (8009a54 <HAL_RCC_ClockConfig+0x268>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d909      	bls.n	80098e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80098d2:	4b5f      	ldr	r3, [pc, #380]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80098da:	4a5d      	ldr	r2, [pc, #372]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80098dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80098e2:	2380      	movs	r3, #128	@ 0x80
 80098e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80098e6:	4b5a      	ldr	r3, [pc, #360]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f023 0203 	bic.w	r2, r3, #3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	4957      	ldr	r1, [pc, #348]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80098f4:	4313      	orrs	r3, r2
 80098f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098f8:	f7fb f9d0 	bl	8004c9c <HAL_GetTick>
 80098fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80098fe:	e00a      	b.n	8009916 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009900:	f7fb f9cc 	bl	8004c9c <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800990e:	4293      	cmp	r3, r2
 8009910:	d901      	bls.n	8009916 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009912:	2303      	movs	r3, #3
 8009914:	e095      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009916:	4b4e      	ldr	r3, [pc, #312]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	f003 020c 	and.w	r2, r3, #12
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	429a      	cmp	r2, r3
 8009926:	d1eb      	bne.n	8009900 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 0302 	and.w	r3, r3, #2
 8009930:	2b00      	cmp	r3, #0
 8009932:	d023      	beq.n	800997c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 0304 	and.w	r3, r3, #4
 800993c:	2b00      	cmp	r3, #0
 800993e:	d005      	beq.n	800994c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009940:	4b43      	ldr	r3, [pc, #268]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	4a42      	ldr	r2, [pc, #264]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009946:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800994a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 0308 	and.w	r3, r3, #8
 8009954:	2b00      	cmp	r3, #0
 8009956:	d007      	beq.n	8009968 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009958:	4b3d      	ldr	r3, [pc, #244]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009960:	4a3b      	ldr	r2, [pc, #236]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009962:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009966:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009968:	4b39      	ldr	r3, [pc, #228]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	4936      	ldr	r1, [pc, #216]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009976:	4313      	orrs	r3, r2
 8009978:	608b      	str	r3, [r1, #8]
 800997a:	e008      	b.n	800998e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	2b80      	cmp	r3, #128	@ 0x80
 8009980:	d105      	bne.n	800998e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009982:	4b33      	ldr	r3, [pc, #204]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	4a32      	ldr	r2, [pc, #200]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009988:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800998c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800998e:	4b2f      	ldr	r3, [pc, #188]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f003 030f 	and.w	r3, r3, #15
 8009996:	683a      	ldr	r2, [r7, #0]
 8009998:	429a      	cmp	r2, r3
 800999a:	d21d      	bcs.n	80099d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800999c:	4b2b      	ldr	r3, [pc, #172]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f023 020f 	bic.w	r2, r3, #15
 80099a4:	4929      	ldr	r1, [pc, #164]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80099ac:	f7fb f976 	bl	8004c9c <HAL_GetTick>
 80099b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80099b2:	e00a      	b.n	80099ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099b4:	f7fb f972 	bl	8004c9c <HAL_GetTick>
 80099b8:	4602      	mov	r2, r0
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	1ad3      	subs	r3, r2, r3
 80099be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d901      	bls.n	80099ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80099c6:	2303      	movs	r3, #3
 80099c8:	e03b      	b.n	8009a42 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80099ca:	4b20      	ldr	r3, [pc, #128]	@ (8009a4c <HAL_RCC_ClockConfig+0x260>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f003 030f 	and.w	r3, r3, #15
 80099d2:	683a      	ldr	r2, [r7, #0]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d1ed      	bne.n	80099b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f003 0304 	and.w	r3, r3, #4
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d008      	beq.n	80099f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80099e4:	4b1a      	ldr	r3, [pc, #104]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	4917      	ldr	r1, [pc, #92]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 80099f2:	4313      	orrs	r3, r2
 80099f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f003 0308 	and.w	r3, r3, #8
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d009      	beq.n	8009a16 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a02:	4b13      	ldr	r3, [pc, #76]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009a04:	689b      	ldr	r3, [r3, #8]
 8009a06:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	691b      	ldr	r3, [r3, #16]
 8009a0e:	00db      	lsls	r3, r3, #3
 8009a10:	490f      	ldr	r1, [pc, #60]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009a12:	4313      	orrs	r3, r2
 8009a14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009a16:	f000 f86b 	bl	8009af0 <HAL_RCC_GetSysClockFreq>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a50 <HAL_RCC_ClockConfig+0x264>)
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	091b      	lsrs	r3, r3, #4
 8009a22:	f003 030f 	and.w	r3, r3, #15
 8009a26:	490c      	ldr	r1, [pc, #48]	@ (8009a58 <HAL_RCC_ClockConfig+0x26c>)
 8009a28:	5ccb      	ldrb	r3, [r1, r3]
 8009a2a:	f003 031f 	and.w	r3, r3, #31
 8009a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a32:	4a0a      	ldr	r2, [pc, #40]	@ (8009a5c <HAL_RCC_ClockConfig+0x270>)
 8009a34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009a36:	4b0a      	ldr	r3, [pc, #40]	@ (8009a60 <HAL_RCC_ClockConfig+0x274>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7f9 fb62 	bl	8003104 <HAL_InitTick>
 8009a40:	4603      	mov	r3, r0
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3718      	adds	r7, #24
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
 8009a4a:	bf00      	nop
 8009a4c:	40022000 	.word	0x40022000
 8009a50:	40021000 	.word	0x40021000
 8009a54:	04c4b400 	.word	0x04c4b400
 8009a58:	0801a9a4 	.word	0x0801a9a4
 8009a5c:	20000004 	.word	0x20000004
 8009a60:	2000000c 	.word	0x2000000c

08009a64 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b08c      	sub	sp, #48	@ 0x30
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8009a70:	2302      	movs	r3, #2
 8009a72:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a74:	2303      	movs	r3, #3
 8009a76:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	0c1b      	lsrs	r3, r3, #16
 8009a88:	f003 030f 	and.w	r3, r3, #15
 8009a8c:	f503 1390 	add.w	r3, r3, #1179648	@ 0x120000
 8009a90:	029b      	lsls	r3, r3, #10
 8009a92:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	0c1b      	lsrs	r3, r3, #16
 8009a98:	f003 030f 	and.w	r3, r3, #15
 8009a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8009a9e:	4b13      	ldr	r3, [pc, #76]	@ (8009aec <HAL_RCC_MCOConfig+0x88>)
 8009aa0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009aa2:	2101      	movs	r1, #1
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8009aaa:	4910      	ldr	r1, [pc, #64]	@ (8009aec <HAL_RCC_MCOConfig+0x88>)
 8009aac:	4313      	orrs	r3, r2
 8009aae:	64cb      	str	r3, [r1, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	0d1b      	lsrs	r3, r3, #20
 8009aba:	b2db      	uxtb	r3, r3
 8009abc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8009abe:	f107 0310 	add.w	r3, r7, #16
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ac6:	f7fc fe31 	bl	800672c <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 8009aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d109      	bne.n	8009ae4 <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8009ad0:	4b06      	ldr	r3, [pc, #24]	@ (8009aec <HAL_RCC_MCOConfig+0x88>)
 8009ad2:	689b      	ldr	r3, [r3, #8]
 8009ad4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009ad8:	68b9      	ldr	r1, [r7, #8]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	430b      	orrs	r3, r1
 8009ade:	4903      	ldr	r1, [pc, #12]	@ (8009aec <HAL_RCC_MCOConfig+0x88>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	608b      	str	r3, [r1, #8]
  }
}
 8009ae4:	bf00      	nop
 8009ae6:	3730      	adds	r7, #48	@ 0x30
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}
 8009aec:	40021000 	.word	0x40021000

08009af0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b087      	sub	sp, #28
 8009af4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009af6:	4b2c      	ldr	r3, [pc, #176]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009af8:	689b      	ldr	r3, [r3, #8]
 8009afa:	f003 030c 	and.w	r3, r3, #12
 8009afe:	2b04      	cmp	r3, #4
 8009b00:	d102      	bne.n	8009b08 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009b02:	4b2a      	ldr	r3, [pc, #168]	@ (8009bac <HAL_RCC_GetSysClockFreq+0xbc>)
 8009b04:	613b      	str	r3, [r7, #16]
 8009b06:	e047      	b.n	8009b98 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009b08:	4b27      	ldr	r3, [pc, #156]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	f003 030c 	and.w	r3, r3, #12
 8009b10:	2b08      	cmp	r3, #8
 8009b12:	d102      	bne.n	8009b1a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009b14:	4b26      	ldr	r3, [pc, #152]	@ (8009bb0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009b16:	613b      	str	r3, [r7, #16]
 8009b18:	e03e      	b.n	8009b98 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b1a:	4b23      	ldr	r3, [pc, #140]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	f003 030c 	and.w	r3, r3, #12
 8009b22:	2b0c      	cmp	r3, #12
 8009b24:	d136      	bne.n	8009b94 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009b26:	4b20      	ldr	r3, [pc, #128]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b28:	68db      	ldr	r3, [r3, #12]
 8009b2a:	f003 0303 	and.w	r3, r3, #3
 8009b2e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009b30:	4b1d      	ldr	r3, [pc, #116]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	091b      	lsrs	r3, r3, #4
 8009b36:	f003 030f 	and.w	r3, r3, #15
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2b03      	cmp	r3, #3
 8009b42:	d10c      	bne.n	8009b5e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009b44:	4a1a      	ldr	r2, [pc, #104]	@ (8009bb0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b4c:	4a16      	ldr	r2, [pc, #88]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b4e:	68d2      	ldr	r2, [r2, #12]
 8009b50:	0a12      	lsrs	r2, r2, #8
 8009b52:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009b56:	fb02 f303 	mul.w	r3, r2, r3
 8009b5a:	617b      	str	r3, [r7, #20]
      break;
 8009b5c:	e00c      	b.n	8009b78 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009b5e:	4a13      	ldr	r2, [pc, #76]	@ (8009bac <HAL_RCC_GetSysClockFreq+0xbc>)
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b66:	4a10      	ldr	r2, [pc, #64]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b68:	68d2      	ldr	r2, [r2, #12]
 8009b6a:	0a12      	lsrs	r2, r2, #8
 8009b6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009b70:	fb02 f303 	mul.w	r3, r2, r3
 8009b74:	617b      	str	r3, [r7, #20]
      break;
 8009b76:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009b78:	4b0b      	ldr	r3, [pc, #44]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	0e5b      	lsrs	r3, r3, #25
 8009b7e:	f003 0303 	and.w	r3, r3, #3
 8009b82:	3301      	adds	r3, #1
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009b88:	697a      	ldr	r2, [r7, #20]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b90:	613b      	str	r3, [r7, #16]
 8009b92:	e001      	b.n	8009b98 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009b94:	2300      	movs	r3, #0
 8009b96:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009b98:	693b      	ldr	r3, [r7, #16]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	371c      	adds	r7, #28
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	40021000 	.word	0x40021000
 8009bac:	00f42400 	.word	0x00f42400
 8009bb0:	007a1200 	.word	0x007a1200

08009bb4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009bb8:	4b03      	ldr	r3, [pc, #12]	@ (8009bc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8009bba:	681b      	ldr	r3, [r3, #0]
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr
 8009bc6:	bf00      	nop
 8009bc8:	20000004 	.word	0x20000004

08009bcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009bd0:	f7ff fff0 	bl	8009bb4 <HAL_RCC_GetHCLKFreq>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	4b06      	ldr	r3, [pc, #24]	@ (8009bf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	0a1b      	lsrs	r3, r3, #8
 8009bdc:	f003 0307 	and.w	r3, r3, #7
 8009be0:	4904      	ldr	r1, [pc, #16]	@ (8009bf4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009be2:	5ccb      	ldrb	r3, [r1, r3]
 8009be4:	f003 031f 	and.w	r3, r3, #31
 8009be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	bd80      	pop	{r7, pc}
 8009bf0:	40021000 	.word	0x40021000
 8009bf4:	0801a9b4 	.word	0x0801a9b4

08009bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009bfc:	f7ff ffda 	bl	8009bb4 <HAL_RCC_GetHCLKFreq>
 8009c00:	4602      	mov	r2, r0
 8009c02:	4b06      	ldr	r3, [pc, #24]	@ (8009c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	0adb      	lsrs	r3, r3, #11
 8009c08:	f003 0307 	and.w	r3, r3, #7
 8009c0c:	4904      	ldr	r1, [pc, #16]	@ (8009c20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c0e:	5ccb      	ldrb	r3, [r1, r3]
 8009c10:	f003 031f 	and.w	r3, r3, #31
 8009c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	bd80      	pop	{r7, pc}
 8009c1c:	40021000 	.word	0x40021000
 8009c20:	0801a9b4 	.word	0x0801a9b4

08009c24 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b083      	sub	sp, #12
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	220f      	movs	r2, #15
 8009c32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009c34:	4b12      	ldr	r3, [pc, #72]	@ (8009c80 <HAL_RCC_GetClockConfig+0x5c>)
 8009c36:	689b      	ldr	r3, [r3, #8]
 8009c38:	f003 0203 	and.w	r2, r3, #3
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009c40:	4b0f      	ldr	r3, [pc, #60]	@ (8009c80 <HAL_RCC_GetClockConfig+0x5c>)
 8009c42:	689b      	ldr	r3, [r3, #8]
 8009c44:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c80 <HAL_RCC_GetClockConfig+0x5c>)
 8009c4e:	689b      	ldr	r3, [r3, #8]
 8009c50:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8009c58:	4b09      	ldr	r3, [pc, #36]	@ (8009c80 <HAL_RCC_GetClockConfig+0x5c>)
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	08db      	lsrs	r3, r3, #3
 8009c5e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8009c66:	4b07      	ldr	r3, [pc, #28]	@ (8009c84 <HAL_RCC_GetClockConfig+0x60>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 020f 	and.w	r2, r3, #15
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	601a      	str	r2, [r3, #0]
}
 8009c72:	bf00      	nop
 8009c74:	370c      	adds	r7, #12
 8009c76:	46bd      	mov	sp, r7
 8009c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7c:	4770      	bx	lr
 8009c7e:	bf00      	nop
 8009c80:	40021000 	.word	0x40021000
 8009c84:	40022000 	.word	0x40022000

08009c88 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b087      	sub	sp, #28
 8009c8c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8009d08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c90:	68db      	ldr	r3, [r3, #12]
 8009c92:	f003 0303 	and.w	r3, r3, #3
 8009c96:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009c98:	4b1b      	ldr	r3, [pc, #108]	@ (8009d08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	091b      	lsrs	r3, r3, #4
 8009c9e:	f003 030f 	and.w	r3, r3, #15
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	2b03      	cmp	r3, #3
 8009caa:	d10c      	bne.n	8009cc6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009cac:	4a17      	ldr	r2, [pc, #92]	@ (8009d0c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cb4:	4a14      	ldr	r2, [pc, #80]	@ (8009d08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009cb6:	68d2      	ldr	r2, [r2, #12]
 8009cb8:	0a12      	lsrs	r2, r2, #8
 8009cba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009cbe:	fb02 f303 	mul.w	r3, r2, r3
 8009cc2:	617b      	str	r3, [r7, #20]
    break;
 8009cc4:	e00c      	b.n	8009ce0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009cc6:	4a12      	ldr	r2, [pc, #72]	@ (8009d10 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cce:	4a0e      	ldr	r2, [pc, #56]	@ (8009d08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009cd0:	68d2      	ldr	r2, [r2, #12]
 8009cd2:	0a12      	lsrs	r2, r2, #8
 8009cd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009cd8:	fb02 f303 	mul.w	r3, r2, r3
 8009cdc:	617b      	str	r3, [r7, #20]
    break;
 8009cde:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009ce0:	4b09      	ldr	r3, [pc, #36]	@ (8009d08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009ce2:	68db      	ldr	r3, [r3, #12]
 8009ce4:	0e5b      	lsrs	r3, r3, #25
 8009ce6:	f003 0303 	and.w	r3, r3, #3
 8009cea:	3301      	adds	r3, #1
 8009cec:	005b      	lsls	r3, r3, #1
 8009cee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009cf0:	697a      	ldr	r2, [r7, #20]
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cf8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009cfa:	687b      	ldr	r3, [r7, #4]
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	371c      	adds	r7, #28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr
 8009d08:	40021000 	.word	0x40021000
 8009d0c:	007a1200 	.word	0x007a1200
 8009d10:	00f42400 	.word	0x00f42400

08009d14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b086      	sub	sp, #24
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009d20:	2300      	movs	r3, #0
 8009d22:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 8098 	beq.w	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d32:	2300      	movs	r3, #0
 8009d34:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d36:	4b43      	ldr	r3, [pc, #268]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d10d      	bne.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d42:	4b40      	ldr	r3, [pc, #256]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d46:	4a3f      	ldr	r2, [pc, #252]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d56:	60bb      	str	r3, [r7, #8]
 8009d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d5e:	4b3a      	ldr	r3, [pc, #232]	@ (8009e48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a39      	ldr	r2, [pc, #228]	@ (8009e48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d6a:	f7fa ff97 	bl	8004c9c <HAL_GetTick>
 8009d6e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d70:	e009      	b.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d72:	f7fa ff93 	bl	8004c9c <HAL_GetTick>
 8009d76:	4602      	mov	r2, r0
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	1ad3      	subs	r3, r2, r3
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d902      	bls.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009d80:	2303      	movs	r3, #3
 8009d82:	74fb      	strb	r3, [r7, #19]
        break;
 8009d84:	e005      	b.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d86:	4b30      	ldr	r3, [pc, #192]	@ (8009e48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0ef      	beq.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009d92:	7cfb      	ldrb	r3, [r7, #19]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d159      	bne.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009d98:	4b2a      	ldr	r3, [pc, #168]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009da2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d01e      	beq.n	8009de8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dae:	697a      	ldr	r2, [r7, #20]
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d019      	beq.n	8009de8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009db4:	4b23      	ldr	r3, [pc, #140]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009dc0:	4b20      	ldr	r3, [pc, #128]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009dd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009de0:	4a18      	ldr	r2, [pc, #96]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	f003 0301 	and.w	r3, r3, #1
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d016      	beq.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009df2:	f7fa ff53 	bl	8004c9c <HAL_GetTick>
 8009df6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009df8:	e00b      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dfa:	f7fa ff4f 	bl	8004c9c <HAL_GetTick>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d902      	bls.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009e0c:	2303      	movs	r3, #3
 8009e0e:	74fb      	strb	r3, [r7, #19]
            break;
 8009e10:	e006      	b.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e12:	4b0c      	ldr	r3, [pc, #48]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e18:	f003 0302 	and.w	r3, r3, #2
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d0ec      	beq.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009e20:	7cfb      	ldrb	r3, [r7, #19]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d10b      	bne.n	8009e3e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009e26:	4b07      	ldr	r3, [pc, #28]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e34:	4903      	ldr	r1, [pc, #12]	@ (8009e44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009e36:	4313      	orrs	r3, r2
 8009e38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009e3c:	e008      	b.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009e3e:	7cfb      	ldrb	r3, [r7, #19]
 8009e40:	74bb      	strb	r3, [r7, #18]
 8009e42:	e005      	b.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009e44:	40021000 	.word	0x40021000
 8009e48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e4c:	7cfb      	ldrb	r3, [r7, #19]
 8009e4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e50:	7c7b      	ldrb	r3, [r7, #17]
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d105      	bne.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e56:	4ba7      	ldr	r3, [pc, #668]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e5a:	4aa6      	ldr	r2, [pc, #664]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e60:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 0301 	and.w	r3, r3, #1
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d00a      	beq.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009e6e:	4ba1      	ldr	r3, [pc, #644]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e74:	f023 0203 	bic.w	r2, r3, #3
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	499d      	ldr	r1, [pc, #628]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f003 0302 	and.w	r3, r3, #2
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d00a      	beq.n	8009ea6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009e90:	4b98      	ldr	r3, [pc, #608]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e96:	f023 020c 	bic.w	r2, r3, #12
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	4995      	ldr	r1, [pc, #596]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f003 0304 	and.w	r3, r3, #4
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00a      	beq.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009eb2:	4b90      	ldr	r3, [pc, #576]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eb8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	68db      	ldr	r3, [r3, #12]
 8009ec0:	498c      	ldr	r1, [pc, #560]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f003 0308 	and.w	r3, r3, #8
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d00a      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009ed4:	4b87      	ldr	r3, [pc, #540]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eda:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	691b      	ldr	r3, [r3, #16]
 8009ee2:	4984      	ldr	r1, [pc, #528]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f003 0310 	and.w	r3, r3, #16
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d00a      	beq.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009ef6:	4b7f      	ldr	r3, [pc, #508]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009efc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	695b      	ldr	r3, [r3, #20]
 8009f04:	497b      	ldr	r1, [pc, #492]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f06:	4313      	orrs	r3, r2
 8009f08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f003 0320 	and.w	r3, r3, #32
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d00a      	beq.n	8009f2e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009f18:	4b76      	ldr	r3, [pc, #472]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f1e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	4973      	ldr	r1, [pc, #460]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d00a      	beq.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009f3a:	4b6e      	ldr	r3, [pc, #440]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f40:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	69db      	ldr	r3, [r3, #28]
 8009f48:	496a      	ldr	r1, [pc, #424]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00a      	beq.n	8009f72 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009f5c:	4b65      	ldr	r3, [pc, #404]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f62:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6a1b      	ldr	r3, [r3, #32]
 8009f6a:	4962      	ldr	r1, [pc, #392]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00a      	beq.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009f7e:	4b5d      	ldr	r3, [pc, #372]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f84:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8c:	4959      	ldr	r1, [pc, #356]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00a      	beq.n	8009fb6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009fa0:	4b54      	ldr	r3, [pc, #336]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fae:	4951      	ldr	r1, [pc, #324]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d015      	beq.n	8009fee <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009fc2:	4b4c      	ldr	r3, [pc, #304]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fc8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd0:	4948      	ldr	r1, [pc, #288]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fdc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fe0:	d105      	bne.n	8009fee <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fe2:	4b44      	ldr	r3, [pc, #272]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	4a43      	ldr	r2, [pc, #268]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fe8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fec:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d015      	beq.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009ffa:	4b3e      	ldr	r3, [pc, #248]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a000:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a008:	493a      	ldr	r1, [pc, #232]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a00a:	4313      	orrs	r3, r2
 800a00c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a018:	d105      	bne.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a01a:	4b36      	ldr	r3, [pc, #216]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	4a35      	ldr	r2, [pc, #212]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a020:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a024:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d015      	beq.n	800a05e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a032:	4b30      	ldr	r3, [pc, #192]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a038:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a040:	492c      	ldr	r1, [pc, #176]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a042:	4313      	orrs	r3, r2
 800a044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a04c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a050:	d105      	bne.n	800a05e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a052:	4b28      	ldr	r3, [pc, #160]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a054:	68db      	ldr	r3, [r3, #12]
 800a056:	4a27      	ldr	r2, [pc, #156]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a058:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a05c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a066:	2b00      	cmp	r3, #0
 800a068:	d015      	beq.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a06a:	4b22      	ldr	r3, [pc, #136]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a06c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a070:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a078:	491e      	ldr	r1, [pc, #120]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a07a:	4313      	orrs	r3, r2
 800a07c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a084:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a088:	d105      	bne.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a08a:	4b1a      	ldr	r3, [pc, #104]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a08c:	68db      	ldr	r3, [r3, #12]
 800a08e:	4a19      	ldr	r2, [pc, #100]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a090:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a094:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d015      	beq.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a0a2:	4b14      	ldr	r3, [pc, #80]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0b0:	4910      	ldr	r1, [pc, #64]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0c0:	d105      	bne.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a0c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0c4:	68db      	ldr	r3, [r3, #12]
 800a0c6:	4a0b      	ldr	r2, [pc, #44]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0cc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d018      	beq.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a0da:	4b06      	ldr	r3, [pc, #24]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0e0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0e8:	4902      	ldr	r1, [pc, #8]	@ (800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	e001      	b.n	800a0f8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800a0f4:	40021000 	.word	0x40021000
 800a0f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0fe:	d105      	bne.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a100:	4b21      	ldr	r3, [pc, #132]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	4a20      	ldr	r2, [pc, #128]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a10a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a114:	2b00      	cmp	r3, #0
 800a116:	d015      	beq.n	800a144 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a118:	4b1b      	ldr	r3, [pc, #108]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a11e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a126:	4918      	ldr	r1, [pc, #96]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a128:	4313      	orrs	r3, r2
 800a12a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a136:	d105      	bne.n	800a144 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a138:	4b13      	ldr	r3, [pc, #76]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a13a:	68db      	ldr	r3, [r3, #12]
 800a13c:	4a12      	ldr	r2, [pc, #72]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a13e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a142:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d015      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a150:	4b0d      	ldr	r3, [pc, #52]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a152:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a156:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a15e:	490a      	ldr	r1, [pc, #40]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a160:	4313      	orrs	r3, r2
 800a162:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a16a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a16e:	d105      	bne.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a170:	4b05      	ldr	r3, [pc, #20]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a172:	68db      	ldr	r3, [r3, #12]
 800a174:	4a04      	ldr	r2, [pc, #16]	@ (800a188 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a17a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a17c:	7cbb      	ldrb	r3, [r7, #18]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3718      	adds	r7, #24
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}
 800a186:	bf00      	nop
 800a188:	40021000 	.word	0x40021000

0800a18c <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b08a      	sub	sp, #40	@ 0x28
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 800a194:	2300      	movs	r3, #0
 800a196:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  FlagStatus       backupchanged = RESET;
 800a19a:	2300      	movs	r3, #0
 800a19c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  __LSCO_CLK_ENABLE();
 800a1a0:	4b2d      	ldr	r3, [pc, #180]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1a4:	4a2c      	ldr	r2, [pc, #176]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1a6:	f043 0301 	orr.w	r3, r3, #1
 800a1aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a1ac:	4b2a      	ldr	r3, [pc, #168]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1b0:	f003 0301 	and.w	r3, r3, #1
 800a1b4:	60fb      	str	r3, [r7, #12]
 800a1b6:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 800a1b8:	2304      	movs	r3, #4
 800a1ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a1c0:	2302      	movs	r3, #2
 800a1c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 800a1c8:	f107 0310 	add.w	r3, r7, #16
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a1d2:	f7fc faab 	bl	800672c <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a1d6:	4b20      	ldr	r3, [pc, #128]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d10e      	bne.n	800a200 <HAL_RCCEx_EnableLSCO+0x74>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a1e2:	4b1d      	ldr	r3, [pc, #116]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1e6:	4a1c      	ldr	r2, [pc, #112]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a1ec:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1ee:	4b1a      	ldr	r3, [pc, #104]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a1f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1f6:	60bb      	str	r3, [r7, #8]
 800a1f8:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a200:	4b16      	ldr	r3, [pc, #88]	@ (800a25c <HAL_RCCEx_EnableLSCO+0xd0>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d104      	bne.n	800a216 <HAL_RCCEx_EnableLSCO+0x8a>
  {
    HAL_PWR_EnableBkUpAccess();
 800a20c:	f7fe fe98 	bl	8008f40 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 800a210:	2301      	movs	r3, #1
 800a212:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 800a216:	4b10      	ldr	r3, [pc, #64]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a21c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	4313      	orrs	r3, r2
 800a224:	4a0c      	ldr	r2, [pc, #48]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a226:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a22a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  if(backupchanged == SET)
 800a22e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a232:	2b01      	cmp	r3, #1
 800a234:	d101      	bne.n	800a23a <HAL_RCCEx_EnableLSCO+0xae>
  {
    HAL_PWR_DisableBkUpAccess();
 800a236:	f7fe fe93 	bl	8008f60 <HAL_PWR_DisableBkUpAccess>
  }
  if(pwrclkchanged == SET)
 800a23a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d105      	bne.n	800a24e <HAL_RCCEx_EnableLSCO+0xc2>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 800a242:	4b05      	ldr	r3, [pc, #20]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a246:	4a04      	ldr	r2, [pc, #16]	@ (800a258 <HAL_RCCEx_EnableLSCO+0xcc>)
 800a248:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a24c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
}
 800a24e:	bf00      	nop
 800a250:	3728      	adds	r7, #40	@ 0x28
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop
 800a258:	40021000 	.word	0x40021000
 800a25c:	40007000 	.word	0x40007000

0800a260 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800a260:	b480      	push	{r7}
 800a262:	b085      	sub	sp, #20
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800a268:	4b1c      	ldr	r3, [pc, #112]	@ (800a2dc <HAL_RCCEx_CRSConfig+0x7c>)
 800a26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a26c:	4a1b      	ldr	r2, [pc, #108]	@ (800a2dc <HAL_RCCEx_CRSConfig+0x7c>)
 800a26e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a272:	6393      	str	r3, [r2, #56]	@ 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 800a274:	4b19      	ldr	r3, [pc, #100]	@ (800a2dc <HAL_RCCEx_CRSConfig+0x7c>)
 800a276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a278:	4a18      	ldr	r2, [pc, #96]	@ (800a2dc <HAL_RCCEx_CRSConfig+0x7c>)
 800a27a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a27e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681a      	ldr	r2, [r3, #0]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	431a      	orrs	r2, r3
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	689b      	ldr	r3, [r3, #8]
 800a28e:	4313      	orrs	r3, r2
 800a290:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	68db      	ldr	r3, [r3, #12]
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	4313      	orrs	r3, r2
 800a29a:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	691b      	ldr	r3, [r3, #16]
 800a2a0:	041b      	lsls	r3, r3, #16
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800a2a8:	4a0d      	ldr	r2, [pc, #52]	@ (800a2e0 <HAL_RCCEx_CRSConfig+0x80>)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800a2ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a2e0 <HAL_RCCEx_CRSConfig+0x80>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	695b      	ldr	r3, [r3, #20]
 800a2ba:	021b      	lsls	r3, r3, #8
 800a2bc:	4908      	ldr	r1, [pc, #32]	@ (800a2e0 <HAL_RCCEx_CRSConfig+0x80>)
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800a2c2:	4b07      	ldr	r3, [pc, #28]	@ (800a2e0 <HAL_RCCEx_CRSConfig+0x80>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a06      	ldr	r2, [pc, #24]	@ (800a2e0 <HAL_RCCEx_CRSConfig+0x80>)
 800a2c8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a2cc:	6013      	str	r3, [r2, #0]
}
 800a2ce:	bf00      	nop
 800a2d0:	3714      	adds	r7, #20
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	40021000 	.word	0x40021000
 800a2e0:	40002000 	.word	0x40002000

0800a2e4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b082      	sub	sp, #8
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d101      	bne.n	800a2f6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e027      	b.n	800a346 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	7a5b      	ldrb	r3, [r3, #9]
 800a2fa:	b2db      	uxtb	r3, r3
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d105      	bne.n	800a30c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f7f8 fbc4 	bl	8002a94 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2202      	movs	r2, #2
 800a310:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f023 0108 	bic.w	r1, r3, #8
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	685a      	ldr	r2, [r3, #4]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	430a      	orrs	r2, r1
 800a326:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f042 0204 	orr.w	r2, r2, #4
 800a336:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2201      	movs	r2, #1
 800a33c:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2200      	movs	r2, #0
 800a342:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3708      	adds	r7, #8
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a34e:	b580      	push	{r7, lr}
 800a350:	b084      	sub	sp, #16
 800a352:	af00      	add	r7, sp, #0
 800a354:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a356:	2301      	movs	r3, #1
 800a358:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d070      	beq.n	800a442 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a366:	b2db      	uxtb	r3, r3
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d106      	bne.n	800a37a <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2200      	movs	r2, #0
 800a370:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7f8 fbc1 	bl	8002afc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2202      	movs	r2, #2
 800a37e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	f003 0310 	and.w	r3, r3, #16
 800a38c:	2b10      	cmp	r3, #16
 800a38e:	d04f      	beq.n	800a430 <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	22ca      	movs	r2, #202	@ 0xca
 800a396:	625a      	str	r2, [r3, #36]	@ 0x24
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	2253      	movs	r2, #83	@ 0x53
 800a39e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 f877 	bl	800a494 <RTC_EnterInitMode>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800a3aa:	7bfb      	ldrb	r3, [r7, #15]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d126      	bne.n	800a3fe <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	699b      	ldr	r3, [r3, #24]
 800a3b6:	687a      	ldr	r2, [r7, #4]
 800a3b8:	6812      	ldr	r2, [r2, #0]
 800a3ba:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800a3be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3c2:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	6999      	ldr	r1, [r3, #24]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	685a      	ldr	r2, [r3, #4]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	691b      	ldr	r3, [r3, #16]
 800a3d2:	431a      	orrs	r2, r3
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	699b      	ldr	r3, [r3, #24]
 800a3d8:	431a      	orrs	r2, r3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	430a      	orrs	r2, r1
 800a3e0:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	68d9      	ldr	r1, [r3, #12]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	041a      	lsls	r2, r3, #16
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	430a      	orrs	r2, r1
 800a3f2:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 f883 	bl	800a500 <RTC_ExitInitMode>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800a3fe:	7bfb      	ldrb	r3, [r7, #15]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d110      	bne.n	800a426 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	699b      	ldr	r3, [r3, #24]
 800a40a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6a1a      	ldr	r2, [r3, #32]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	69db      	ldr	r3, [r3, #28]
 800a416:	431a      	orrs	r2, r3
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	695b      	ldr	r3, [r3, #20]
 800a41c:	431a      	orrs	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	430a      	orrs	r2, r1
 800a424:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	22ff      	movs	r2, #255	@ 0xff
 800a42c:	625a      	str	r2, [r3, #36]	@ 0x24
 800a42e:	e001      	b.n	800a434 <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800a430:	2300      	movs	r3, #0
 800a432:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a434:	7bfb      	ldrb	r3, [r7, #15]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d103      	bne.n	800a442 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2201      	movs	r2, #1
 800a43e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 800a442:	7bfb      	ldrb	r3, [r7, #15]
}
 800a444:	4618      	mov	r0, r3
 800a446:	3710      	adds	r7, #16
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}

0800a44c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b084      	sub	sp, #16
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a0d      	ldr	r2, [pc, #52]	@ (800a490 <HAL_RTC_WaitForSynchro+0x44>)
 800a45a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800a45c:	f7fa fc1e 	bl	8004c9c <HAL_GetTick>
 800a460:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800a462:	e009      	b.n	800a478 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a464:	f7fa fc1a 	bl	8004c9c <HAL_GetTick>
 800a468:	4602      	mov	r2, r0
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a472:	d901      	bls.n	800a478 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800a474:	2303      	movs	r3, #3
 800a476:	e007      	b.n	800a488 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	f003 0320 	and.w	r3, r3, #32
 800a482:	2b00      	cmp	r3, #0
 800a484:	d0ee      	beq.n	800a464 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	0001005f 	.word	0x0001005f

0800a494 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a49c:	2300      	movs	r3, #0
 800a49e:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d123      	bne.n	800a4f6 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	68da      	ldr	r2, [r3, #12]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a4bc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800a4be:	f7fa fbed 	bl	8004c9c <HAL_GetTick>
 800a4c2:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a4c4:	e00d      	b.n	800a4e2 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800a4c6:	f7fa fbe9 	bl	8004c9c <HAL_GetTick>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a4d4:	d905      	bls.n	800a4e2 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800a4d6:	2303      	movs	r3, #3
 800a4d8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2203      	movs	r2, #3
 800a4de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	68db      	ldr	r3, [r3, #12]
 800a4e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d102      	bne.n	800a4f6 <RTC_EnterInitMode+0x62>
 800a4f0:	7bfb      	ldrb	r3, [r7, #15]
 800a4f2:	2b03      	cmp	r3, #3
 800a4f4:	d1e7      	bne.n	800a4c6 <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800a4f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3710      	adds	r7, #16
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a508:	2300      	movs	r3, #0
 800a50a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	68da      	ldr	r2, [r3, #12]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a51a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	699b      	ldr	r3, [r3, #24]
 800a522:	f003 0320 	and.w	r3, r3, #32
 800a526:	2b00      	cmp	r3, #0
 800a528:	d10c      	bne.n	800a544 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f7ff ff8e 	bl	800a44c <HAL_RTC_WaitForSynchro>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d022      	beq.n	800a57c <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2203      	movs	r2, #3
 800a53a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800a53e:	2303      	movs	r3, #3
 800a540:	73fb      	strb	r3, [r7, #15]
 800a542:	e01b      	b.n	800a57c <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	699a      	ldr	r2, [r3, #24]
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f022 0220 	bic.w	r2, r2, #32
 800a552:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f7ff ff79 	bl	800a44c <HAL_RTC_WaitForSynchro>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d005      	beq.n	800a56c <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2203      	movs	r2, #3
 800a564:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800a568:	2303      	movs	r3, #3
 800a56a:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	699a      	ldr	r2, [r3, #24]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f042 0220 	orr.w	r2, r2, #32
 800a57a:	619a      	str	r2, [r3, #24]
  }

  return status;
 800a57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3710      	adds	r7, #16
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}

0800a586 <HAL_RTCEx_SetRefClock>:
  * @brief  Enable the RTC reference clock detection.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc)
{
 800a586:	b580      	push	{r7, lr}
 800a588:	b084      	sub	sp, #16
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a594:	2b01      	cmp	r3, #1
 800a596:	d101      	bne.n	800a59c <HAL_RTCEx_SetRefClock+0x16>
 800a598:	2302      	movs	r3, #2
 800a59a:	e034      	b.n	800a606 <HAL_RTCEx_SetRefClock+0x80>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2202      	movs	r2, #2
 800a5a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	22ca      	movs	r2, #202	@ 0xca
 800a5b2:	625a      	str	r2, [r3, #36]	@ 0x24
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	2253      	movs	r2, #83	@ 0x53
 800a5ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7ff ff69 	bl	800a494 <RTC_EnterInitMode>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	73fb      	strb	r3, [r7, #15]
  if (status == HAL_OK)
 800a5c6:	7bfb      	ldrb	r3, [r7, #15]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d10c      	bne.n	800a5e6 <HAL_RTCEx_SetRefClock+0x60>
  {
    /* Enable clockref detection */
    SET_BIT(hrtc->Instance->CR, RTC_CR_REFCKON);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	699a      	ldr	r2, [r3, #24]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f042 0210 	orr.w	r2, r2, #16
 800a5da:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f7ff ff8f 	bl	800a500 <RTC_ExitInitMode>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	22ff      	movs	r2, #255	@ 0xff
 800a5ec:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800a5ee:	7bfb      	ldrb	r3, [r7, #15]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d103      	bne.n	800a5fc <HAL_RTCEx_SetRefClock+0x76>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2200      	movs	r2, #0
 800a600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a604:	7bfb      	ldrb	r3, [r7, #15]
}
 800a606:	4618      	mov	r0, r3
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}

0800a60e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a60e:	b580      	push	{r7, lr}
 800a610:	b084      	sub	sp, #16
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d101      	bne.n	800a620 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a61c:	2301      	movs	r3, #1
 800a61e:	e09d      	b.n	800a75c <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a624:	2b00      	cmp	r3, #0
 800a626:	d108      	bne.n	800a63a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	685b      	ldr	r3, [r3, #4]
 800a62c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a630:	d009      	beq.n	800a646 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	61da      	str	r2, [r3, #28]
 800a638:	e005      	b.n	800a646 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2200      	movs	r2, #0
 800a63e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2200      	movs	r2, #0
 800a644:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a652:	b2db      	uxtb	r3, r3
 800a654:	2b00      	cmp	r3, #0
 800a656:	d106      	bne.n	800a666 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f7f8 faad 	bl	8002bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2202      	movs	r2, #2
 800a66a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a67c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a686:	d902      	bls.n	800a68e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a688:	2300      	movs	r3, #0
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	e002      	b.n	800a694 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a68e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a692:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a69c:	d007      	beq.n	800a6ae <HAL_SPI_Init+0xa0>
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a6a6:	d002      	beq.n	800a6ae <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	689b      	ldr	r3, [r3, #8]
 800a6ba:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	691b      	ldr	r3, [r3, #16]
 800a6c4:	f003 0302 	and.w	r3, r3, #2
 800a6c8:	431a      	orrs	r2, r3
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	695b      	ldr	r3, [r3, #20]
 800a6ce:	f003 0301 	and.w	r3, r3, #1
 800a6d2:	431a      	orrs	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	699b      	ldr	r3, [r3, #24]
 800a6d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6dc:	431a      	orrs	r2, r3
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	69db      	ldr	r3, [r3, #28]
 800a6e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a6e6:	431a      	orrs	r2, r3
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6a1b      	ldr	r3, [r3, #32]
 800a6ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6f0:	ea42 0103 	orr.w	r1, r2, r3
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	430a      	orrs	r2, r1
 800a702:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	0c1b      	lsrs	r3, r3, #16
 800a70a:	f003 0204 	and.w	r2, r3, #4
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a712:	f003 0310 	and.w	r3, r3, #16
 800a716:	431a      	orrs	r2, r3
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a71c:	f003 0308 	and.w	r3, r3, #8
 800a720:	431a      	orrs	r2, r3
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	68db      	ldr	r3, [r3, #12]
 800a726:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a72a:	ea42 0103 	orr.w	r1, r2, r3
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	430a      	orrs	r2, r1
 800a73a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	69da      	ldr	r2, [r3, #28]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a74a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2200      	movs	r2, #0
 800a750:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2201      	movs	r2, #1
 800a756:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b088      	sub	sp, #32
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	603b      	str	r3, [r7, #0]
 800a770:	4613      	mov	r3, r2
 800a772:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a774:	f7fa fa92 	bl	8004c9c <HAL_GetTick>
 800a778:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a77a:	88fb      	ldrh	r3, [r7, #6]
 800a77c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a784:	b2db      	uxtb	r3, r3
 800a786:	2b01      	cmp	r3, #1
 800a788:	d001      	beq.n	800a78e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a78a:	2302      	movs	r3, #2
 800a78c:	e15c      	b.n	800aa48 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d002      	beq.n	800a79a <HAL_SPI_Transmit+0x36>
 800a794:	88fb      	ldrh	r3, [r7, #6]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d101      	bne.n	800a79e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	e154      	b.n	800aa48 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d101      	bne.n	800a7ac <HAL_SPI_Transmit+0x48>
 800a7a8:	2302      	movs	r3, #2
 800a7aa:	e14d      	b.n	800aa48 <HAL_SPI_Transmit+0x2e4>
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2203      	movs	r2, #3
 800a7b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	88fa      	ldrh	r2, [r7, #6]
 800a7cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	88fa      	ldrh	r2, [r7, #6]
 800a7d2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	689b      	ldr	r3, [r3, #8]
 800a7fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7fe:	d10f      	bne.n	800a820 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a80e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a81e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a82a:	2b40      	cmp	r3, #64	@ 0x40
 800a82c:	d007      	beq.n	800a83e <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a83c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	68db      	ldr	r3, [r3, #12]
 800a842:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a846:	d952      	bls.n	800a8ee <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d002      	beq.n	800a856 <HAL_SPI_Transmit+0xf2>
 800a850:	8b7b      	ldrh	r3, [r7, #26]
 800a852:	2b01      	cmp	r3, #1
 800a854:	d145      	bne.n	800a8e2 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a85a:	881a      	ldrh	r2, [r3, #0]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a866:	1c9a      	adds	r2, r3, #2
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a870:	b29b      	uxth	r3, r3
 800a872:	3b01      	subs	r3, #1
 800a874:	b29a      	uxth	r2, r3
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a87a:	e032      	b.n	800a8e2 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	689b      	ldr	r3, [r3, #8]
 800a882:	f003 0302 	and.w	r3, r3, #2
 800a886:	2b02      	cmp	r3, #2
 800a888:	d112      	bne.n	800a8b0 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a88e:	881a      	ldrh	r2, [r3, #0]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a89a:	1c9a      	adds	r2, r3, #2
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8a4:	b29b      	uxth	r3, r3
 800a8a6:	3b01      	subs	r3, #1
 800a8a8:	b29a      	uxth	r2, r3
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a8ae:	e018      	b.n	800a8e2 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a8b0:	f7fa f9f4 	bl	8004c9c <HAL_GetTick>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	69fb      	ldr	r3, [r7, #28]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	683a      	ldr	r2, [r7, #0]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d803      	bhi.n	800a8c8 <HAL_SPI_Transmit+0x164>
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8c6:	d102      	bne.n	800a8ce <HAL_SPI_Transmit+0x16a>
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d109      	bne.n	800a8e2 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a8de:	2303      	movs	r3, #3
 800a8e0:	e0b2      	b.n	800aa48 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d1c7      	bne.n	800a87c <HAL_SPI_Transmit+0x118>
 800a8ec:	e083      	b.n	800a9f6 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <HAL_SPI_Transmit+0x198>
 800a8f6:	8b7b      	ldrh	r3, [r7, #26]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d177      	bne.n	800a9ec <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a900:	b29b      	uxth	r3, r3
 800a902:	2b01      	cmp	r3, #1
 800a904:	d912      	bls.n	800a92c <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a90a:	881a      	ldrh	r2, [r3, #0]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a916:	1c9a      	adds	r2, r3, #2
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a920:	b29b      	uxth	r3, r3
 800a922:	3b02      	subs	r3, #2
 800a924:	b29a      	uxth	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a92a:	e05f      	b.n	800a9ec <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	330c      	adds	r3, #12
 800a936:	7812      	ldrb	r2, [r2, #0]
 800a938:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a93e:	1c5a      	adds	r2, r3, #1
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a948:	b29b      	uxth	r3, r3
 800a94a:	3b01      	subs	r3, #1
 800a94c:	b29a      	uxth	r2, r3
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a952:	e04b      	b.n	800a9ec <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	689b      	ldr	r3, [r3, #8]
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	2b02      	cmp	r3, #2
 800a960:	d12b      	bne.n	800a9ba <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a966:	b29b      	uxth	r3, r3
 800a968:	2b01      	cmp	r3, #1
 800a96a:	d912      	bls.n	800a992 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a970:	881a      	ldrh	r2, [r3, #0]
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a97c:	1c9a      	adds	r2, r3, #2
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a986:	b29b      	uxth	r3, r3
 800a988:	3b02      	subs	r3, #2
 800a98a:	b29a      	uxth	r2, r3
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a990:	e02c      	b.n	800a9ec <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	330c      	adds	r3, #12
 800a99c:	7812      	ldrb	r2, [r2, #0]
 800a99e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9a4:	1c5a      	adds	r2, r3, #1
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	3b01      	subs	r3, #1
 800a9b2:	b29a      	uxth	r2, r3
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a9b8:	e018      	b.n	800a9ec <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a9ba:	f7fa f96f 	bl	8004c9c <HAL_GetTick>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	69fb      	ldr	r3, [r7, #28]
 800a9c2:	1ad3      	subs	r3, r2, r3
 800a9c4:	683a      	ldr	r2, [r7, #0]
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d803      	bhi.n	800a9d2 <HAL_SPI_Transmit+0x26e>
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d0:	d102      	bne.n	800a9d8 <HAL_SPI_Transmit+0x274>
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d109      	bne.n	800a9ec <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	e02d      	b.n	800aa48 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1ae      	bne.n	800a954 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9f6:	69fa      	ldr	r2, [r7, #28]
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	68f8      	ldr	r0, [r7, #12]
 800a9fc:	f000 fcf6 	bl	800b3ec <SPI_EndRxTxTransaction>
 800aa00:	4603      	mov	r3, r0
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d002      	beq.n	800aa0c <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2220      	movs	r2, #32
 800aa0a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d10a      	bne.n	800aa2a <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa14:	2300      	movs	r3, #0
 800aa16:	617b      	str	r3, [r7, #20]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	617b      	str	r3, [r7, #20]
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	689b      	ldr	r3, [r3, #8]
 800aa26:	617b      	str	r3, [r7, #20]
 800aa28:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2200      	movs	r2, #0
 800aa36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d001      	beq.n	800aa46 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	e000      	b.n	800aa48 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800aa46:	2300      	movs	r3, #0
  }
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3720      	adds	r7, #32
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b088      	sub	sp, #32
 800aa54:	af02      	add	r7, sp, #8
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	60b9      	str	r1, [r7, #8]
 800aa5a:	603b      	str	r3, [r7, #0]
 800aa5c:	4613      	mov	r3, r2
 800aa5e:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d001      	beq.n	800aa70 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800aa6c:	2302      	movs	r3, #2
 800aa6e:	e123      	b.n	800acb8 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d002      	beq.n	800aa7c <HAL_SPI_Receive+0x2c>
 800aa76:	88fb      	ldrh	r3, [r7, #6]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d101      	bne.n	800aa80 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	e11b      	b.n	800acb8 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa88:	d112      	bne.n	800aab0 <HAL_SPI_Receive+0x60>
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	689b      	ldr	r3, [r3, #8]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d10e      	bne.n	800aab0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2204      	movs	r2, #4
 800aa96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800aa9a:	88fa      	ldrh	r2, [r7, #6]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	68ba      	ldr	r2, [r7, #8]
 800aaa4:	68b9      	ldr	r1, [r7, #8]
 800aaa6:	68f8      	ldr	r0, [r7, #12]
 800aaa8:	f000 f90a 	bl	800acc0 <HAL_SPI_TransmitReceive>
 800aaac:	4603      	mov	r3, r0
 800aaae:	e103      	b.n	800acb8 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aab0:	f7fa f8f4 	bl	8004c9c <HAL_GetTick>
 800aab4:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d101      	bne.n	800aac4 <HAL_SPI_Receive+0x74>
 800aac0:	2302      	movs	r3, #2
 800aac2:	e0f9      	b.n	800acb8 <HAL_SPI_Receive+0x268>
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2201      	movs	r2, #1
 800aac8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2204      	movs	r2, #4
 800aad0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2200      	movs	r2, #0
 800aad8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	68ba      	ldr	r2, [r7, #8]
 800aade:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	88fa      	ldrh	r2, [r7, #6]
 800aae4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	88fa      	ldrh	r2, [r7, #6]
 800aaec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	2200      	movs	r2, #0
 800ab00:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2200      	movs	r2, #0
 800ab06:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ab16:	d908      	bls.n	800ab2a <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	685a      	ldr	r2, [r3, #4]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ab26:	605a      	str	r2, [r3, #4]
 800ab28:	e007      	b.n	800ab3a <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	685a      	ldr	r2, [r3, #4]
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ab38:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	689b      	ldr	r3, [r3, #8]
 800ab3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab42:	d10f      	bne.n	800ab64 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ab62:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab6e:	2b40      	cmp	r3, #64	@ 0x40
 800ab70:	d007      	beq.n	800ab82 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	681a      	ldr	r2, [r3, #0]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ab8a:	d875      	bhi.n	800ac78 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ab8c:	e037      	b.n	800abfe <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	689b      	ldr	r3, [r3, #8]
 800ab94:	f003 0301 	and.w	r3, r3, #1
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d117      	bne.n	800abcc <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f103 020c 	add.w	r2, r3, #12
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aba8:	7812      	ldrb	r2, [r2, #0]
 800abaa:	b2d2      	uxtb	r2, r2
 800abac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abb2:	1c5a      	adds	r2, r3, #1
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800abbe:	b29b      	uxth	r3, r3
 800abc0:	3b01      	subs	r3, #1
 800abc2:	b29a      	uxth	r2, r3
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800abca:	e018      	b.n	800abfe <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abcc:	f7fa f866 	bl	8004c9c <HAL_GetTick>
 800abd0:	4602      	mov	r2, r0
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	1ad3      	subs	r3, r2, r3
 800abd6:	683a      	ldr	r2, [r7, #0]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d803      	bhi.n	800abe4 <HAL_SPI_Receive+0x194>
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abe2:	d102      	bne.n	800abea <HAL_SPI_Receive+0x19a>
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d109      	bne.n	800abfe <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2201      	movs	r2, #1
 800abee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800abfa:	2303      	movs	r3, #3
 800abfc:	e05c      	b.n	800acb8 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d1c1      	bne.n	800ab8e <HAL_SPI_Receive+0x13e>
 800ac0a:	e03b      	b.n	800ac84 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	689b      	ldr	r3, [r3, #8]
 800ac12:	f003 0301 	and.w	r3, r3, #1
 800ac16:	2b01      	cmp	r3, #1
 800ac18:	d115      	bne.n	800ac46 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	68da      	ldr	r2, [r3, #12]
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac24:	b292      	uxth	r2, r2
 800ac26:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2c:	1c9a      	adds	r2, r3, #2
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	3b01      	subs	r3, #1
 800ac3c:	b29a      	uxth	r2, r3
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ac44:	e018      	b.n	800ac78 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac46:	f7fa f829 	bl	8004c9c <HAL_GetTick>
 800ac4a:	4602      	mov	r2, r0
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	1ad3      	subs	r3, r2, r3
 800ac50:	683a      	ldr	r2, [r7, #0]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d803      	bhi.n	800ac5e <HAL_SPI_Receive+0x20e>
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac5c:	d102      	bne.n	800ac64 <HAL_SPI_Receive+0x214>
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d109      	bne.n	800ac78 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2201      	movs	r2, #1
 800ac68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ac74:	2303      	movs	r3, #3
 800ac76:	e01f      	b.n	800acb8 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d1c3      	bne.n	800ac0c <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac84:	697a      	ldr	r2, [r7, #20]
 800ac86:	6839      	ldr	r1, [r7, #0]
 800ac88:	68f8      	ldr	r0, [r7, #12]
 800ac8a:	f000 fb57 	bl	800b33c <SPI_EndRxTransaction>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d002      	beq.n	800ac9a <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2220      	movs	r2, #32
 800ac98:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	2200      	movs	r2, #0
 800aca6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d001      	beq.n	800acb6 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800acb2:	2301      	movs	r3, #1
 800acb4:	e000      	b.n	800acb8 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800acb6:	2300      	movs	r3, #0
  }
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3718      	adds	r7, #24
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08a      	sub	sp, #40	@ 0x28
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
 800accc:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800acce:	2301      	movs	r3, #1
 800acd0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800acd2:	f7f9 ffe3 	bl	8004c9c <HAL_GetTick>
 800acd6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800acde:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ace6:	887b      	ldrh	r3, [r7, #2]
 800ace8:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800acea:	887b      	ldrh	r3, [r7, #2]
 800acec:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800acee:	7ffb      	ldrb	r3, [r7, #31]
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d00c      	beq.n	800ad0e <HAL_SPI_TransmitReceive+0x4e>
 800acf4:	69bb      	ldr	r3, [r7, #24]
 800acf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acfa:	d106      	bne.n	800ad0a <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	689b      	ldr	r3, [r3, #8]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d102      	bne.n	800ad0a <HAL_SPI_TransmitReceive+0x4a>
 800ad04:	7ffb      	ldrb	r3, [r7, #31]
 800ad06:	2b04      	cmp	r3, #4
 800ad08:	d001      	beq.n	800ad0e <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ad0a:	2302      	movs	r3, #2
 800ad0c:	e1f3      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d005      	beq.n	800ad20 <HAL_SPI_TransmitReceive+0x60>
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d002      	beq.n	800ad20 <HAL_SPI_TransmitReceive+0x60>
 800ad1a:	887b      	ldrh	r3, [r7, #2]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d101      	bne.n	800ad24 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800ad20:	2301      	movs	r3, #1
 800ad22:	e1e8      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d101      	bne.n	800ad32 <HAL_SPI_TransmitReceive+0x72>
 800ad2e:	2302      	movs	r3, #2
 800ad30:	e1e1      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2201      	movs	r2, #1
 800ad36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad40:	b2db      	uxtb	r3, r3
 800ad42:	2b04      	cmp	r3, #4
 800ad44:	d003      	beq.n	800ad4e <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2205      	movs	r2, #5
 800ad4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2200      	movs	r2, #0
 800ad52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	887a      	ldrh	r2, [r7, #2]
 800ad5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	887a      	ldrh	r2, [r7, #2]
 800ad66:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	887a      	ldrh	r2, [r7, #2]
 800ad74:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	887a      	ldrh	r2, [r7, #2]
 800ad7a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2200      	movs	r2, #0
 800ad86:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	68db      	ldr	r3, [r3, #12]
 800ad8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad90:	d802      	bhi.n	800ad98 <HAL_SPI_TransmitReceive+0xd8>
 800ad92:	8abb      	ldrh	r3, [r7, #20]
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d908      	bls.n	800adaa <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	685a      	ldr	r2, [r3, #4]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ada6:	605a      	str	r2, [r3, #4]
 800ada8:	e007      	b.n	800adba <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	685a      	ldr	r2, [r3, #4]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800adb8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adc4:	2b40      	cmp	r3, #64	@ 0x40
 800adc6:	d007      	beq.n	800add8 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	681a      	ldr	r2, [r3, #0]
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800add6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ade0:	f240 8083 	bls.w	800aeea <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	685b      	ldr	r3, [r3, #4]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <HAL_SPI_TransmitReceive+0x132>
 800adec:	8afb      	ldrh	r3, [r7, #22]
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d16f      	bne.n	800aed2 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adf6:	881a      	ldrh	r2, [r3, #0]
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae02:	1c9a      	adds	r2, r3, #2
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	b29a      	uxth	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ae16:	e05c      	b.n	800aed2 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	f003 0302 	and.w	r3, r3, #2
 800ae22:	2b02      	cmp	r3, #2
 800ae24:	d11b      	bne.n	800ae5e <HAL_SPI_TransmitReceive+0x19e>
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae2a:	b29b      	uxth	r3, r3
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d016      	beq.n	800ae5e <HAL_SPI_TransmitReceive+0x19e>
 800ae30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d113      	bne.n	800ae5e <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae3a:	881a      	ldrh	r2, [r3, #0]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae46:	1c9a      	adds	r2, r3, #2
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	3b01      	subs	r3, #1
 800ae54:	b29a      	uxth	r2, r3
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	f003 0301 	and.w	r3, r3, #1
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d11c      	bne.n	800aea6 <HAL_SPI_TransmitReceive+0x1e6>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d016      	beq.n	800aea6 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	68da      	ldr	r2, [r3, #12]
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae82:	b292      	uxth	r2, r2
 800ae84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae8a:	1c9a      	adds	r2, r3, #2
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ae96:	b29b      	uxth	r3, r3
 800ae98:	3b01      	subs	r3, #1
 800ae9a:	b29a      	uxth	r2, r3
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aea2:	2301      	movs	r3, #1
 800aea4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800aea6:	f7f9 fef9 	bl	8004c9c <HAL_GetTick>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	6a3b      	ldr	r3, [r7, #32]
 800aeae:	1ad3      	subs	r3, r2, r3
 800aeb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d80d      	bhi.n	800aed2 <HAL_SPI_TransmitReceive+0x212>
 800aeb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aebc:	d009      	beq.n	800aed2 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2201      	movs	r2, #1
 800aec2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2200      	movs	r2, #0
 800aeca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800aece:	2303      	movs	r3, #3
 800aed0:	e111      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d19d      	bne.n	800ae18 <HAL_SPI_TransmitReceive+0x158>
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d197      	bne.n	800ae18 <HAL_SPI_TransmitReceive+0x158>
 800aee8:	e0e5      	b.n	800b0b6 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d003      	beq.n	800aefa <HAL_SPI_TransmitReceive+0x23a>
 800aef2:	8afb      	ldrh	r3, [r7, #22]
 800aef4:	2b01      	cmp	r3, #1
 800aef6:	f040 80d1 	bne.w	800b09c <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aefe:	b29b      	uxth	r3, r3
 800af00:	2b01      	cmp	r3, #1
 800af02:	d912      	bls.n	800af2a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af08:	881a      	ldrh	r2, [r3, #0]
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af14:	1c9a      	adds	r2, r3, #2
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af1e:	b29b      	uxth	r3, r3
 800af20:	3b02      	subs	r3, #2
 800af22:	b29a      	uxth	r2, r3
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af28:	e0b8      	b.n	800b09c <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	330c      	adds	r3, #12
 800af34:	7812      	ldrb	r2, [r2, #0]
 800af36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af3c:	1c5a      	adds	r2, r3, #1
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af46:	b29b      	uxth	r3, r3
 800af48:	3b01      	subs	r3, #1
 800af4a:	b29a      	uxth	r2, r3
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af50:	e0a4      	b.n	800b09c <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	689b      	ldr	r3, [r3, #8]
 800af58:	f003 0302 	and.w	r3, r3, #2
 800af5c:	2b02      	cmp	r3, #2
 800af5e:	d134      	bne.n	800afca <HAL_SPI_TransmitReceive+0x30a>
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af64:	b29b      	uxth	r3, r3
 800af66:	2b00      	cmp	r3, #0
 800af68:	d02f      	beq.n	800afca <HAL_SPI_TransmitReceive+0x30a>
 800af6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d12c      	bne.n	800afca <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af74:	b29b      	uxth	r3, r3
 800af76:	2b01      	cmp	r3, #1
 800af78:	d912      	bls.n	800afa0 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af7e:	881a      	ldrh	r2, [r3, #0]
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af8a:	1c9a      	adds	r2, r3, #2
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af94:	b29b      	uxth	r3, r3
 800af96:	3b02      	subs	r3, #2
 800af98:	b29a      	uxth	r2, r3
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af9e:	e012      	b.n	800afc6 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	330c      	adds	r3, #12
 800afaa:	7812      	ldrb	r2, [r2, #0]
 800afac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afb2:	1c5a      	adds	r2, r3, #1
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	3b01      	subs	r3, #1
 800afc0:	b29a      	uxth	r2, r3
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800afc6:	2300      	movs	r3, #0
 800afc8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	f003 0301 	and.w	r3, r3, #1
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d148      	bne.n	800b06a <HAL_SPI_TransmitReceive+0x3aa>
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800afde:	b29b      	uxth	r3, r3
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d042      	beq.n	800b06a <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800afea:	b29b      	uxth	r3, r3
 800afec:	2b01      	cmp	r3, #1
 800afee:	d923      	bls.n	800b038 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	68da      	ldr	r2, [r3, #12]
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800affa:	b292      	uxth	r2, r2
 800affc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b002:	1c9a      	adds	r2, r3, #2
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b00e:	b29b      	uxth	r3, r3
 800b010:	3b02      	subs	r3, #2
 800b012:	b29a      	uxth	r2, r3
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b020:	b29b      	uxth	r3, r3
 800b022:	2b01      	cmp	r3, #1
 800b024:	d81f      	bhi.n	800b066 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b034:	605a      	str	r2, [r3, #4]
 800b036:	e016      	b.n	800b066 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f103 020c 	add.w	r2, r3, #12
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b044:	7812      	ldrb	r2, [r2, #0]
 800b046:	b2d2      	uxtb	r2, r2
 800b048:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b04e:	1c5a      	adds	r2, r3, #1
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	3b01      	subs	r3, #1
 800b05e:	b29a      	uxth	r2, r3
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b066:	2301      	movs	r3, #1
 800b068:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b06a:	f7f9 fe17 	bl	8004c9c <HAL_GetTick>
 800b06e:	4602      	mov	r2, r0
 800b070:	6a3b      	ldr	r3, [r7, #32]
 800b072:	1ad3      	subs	r3, r2, r3
 800b074:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b076:	429a      	cmp	r2, r3
 800b078:	d803      	bhi.n	800b082 <HAL_SPI_TransmitReceive+0x3c2>
 800b07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b080:	d102      	bne.n	800b088 <HAL_SPI_TransmitReceive+0x3c8>
 800b082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b084:	2b00      	cmp	r3, #0
 800b086:	d109      	bne.n	800b09c <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	2201      	movs	r2, #1
 800b08c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2200      	movs	r2, #0
 800b094:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b098:	2303      	movs	r3, #3
 800b09a:	e02c      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	f47f af55 	bne.w	800af52 <HAL_SPI_TransmitReceive+0x292>
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b0ae:	b29b      	uxth	r3, r3
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	f47f af4e 	bne.w	800af52 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b0b6:	6a3a      	ldr	r2, [r7, #32]
 800b0b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f000 f996 	bl	800b3ec <SPI_EndRxTxTransaction>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d008      	beq.n	800b0d8 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2220      	movs	r2, #32
 800b0ca:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e00e      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d001      	beq.n	800b0f4 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e000      	b.n	800b0f6 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b0f4:	2300      	movs	r3, #0
  }
}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	3728      	adds	r7, #40	@ 0x28
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}
	...

0800b100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b088      	sub	sp, #32
 800b104:	af00      	add	r7, sp, #0
 800b106:	60f8      	str	r0, [r7, #12]
 800b108:	60b9      	str	r1, [r7, #8]
 800b10a:	603b      	str	r3, [r7, #0]
 800b10c:	4613      	mov	r3, r2
 800b10e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b110:	f7f9 fdc4 	bl	8004c9c <HAL_GetTick>
 800b114:	4602      	mov	r2, r0
 800b116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b118:	1a9b      	subs	r3, r3, r2
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	4413      	add	r3, r2
 800b11e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b120:	f7f9 fdbc 	bl	8004c9c <HAL_GetTick>
 800b124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b126:	4b39      	ldr	r3, [pc, #228]	@ (800b20c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	015b      	lsls	r3, r3, #5
 800b12c:	0d1b      	lsrs	r3, r3, #20
 800b12e:	69fa      	ldr	r2, [r7, #28]
 800b130:	fb02 f303 	mul.w	r3, r2, r3
 800b134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b136:	e054      	b.n	800b1e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b13e:	d050      	beq.n	800b1e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b140:	f7f9 fdac 	bl	8004c9c <HAL_GetTick>
 800b144:	4602      	mov	r2, r0
 800b146:	69bb      	ldr	r3, [r7, #24]
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	69fa      	ldr	r2, [r7, #28]
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d902      	bls.n	800b156 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b150:	69fb      	ldr	r3, [r7, #28]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d13d      	bne.n	800b1d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	685a      	ldr	r2, [r3, #4]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	685b      	ldr	r3, [r3, #4]
 800b16a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b16e:	d111      	bne.n	800b194 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	689b      	ldr	r3, [r3, #8]
 800b174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b178:	d004      	beq.n	800b184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b182:	d107      	bne.n	800b194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b19c:	d10f      	bne.n	800b1be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	681a      	ldr	r2, [r3, #0]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b1ac:	601a      	str	r2, [r3, #0]
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	681a      	ldr	r2, [r3, #0]
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b1bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2201      	movs	r2, #1
 800b1c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b1ce:	2303      	movs	r3, #3
 800b1d0:	e017      	b.n	800b202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d101      	bne.n	800b1dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	3b01      	subs	r3, #1
 800b1e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	689a      	ldr	r2, [r3, #8]
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	4013      	ands	r3, r2
 800b1ec:	68ba      	ldr	r2, [r7, #8]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	bf0c      	ite	eq
 800b1f2:	2301      	moveq	r3, #1
 800b1f4:	2300      	movne	r3, #0
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	461a      	mov	r2, r3
 800b1fa:	79fb      	ldrb	r3, [r7, #7]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d19b      	bne.n	800b138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b200:	2300      	movs	r3, #0
}
 800b202:	4618      	mov	r0, r3
 800b204:	3720      	adds	r7, #32
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}
 800b20a:	bf00      	nop
 800b20c:	20000004 	.word	0x20000004

0800b210 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b08a      	sub	sp, #40	@ 0x28
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]
 800b21c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b222:	f7f9 fd3b 	bl	8004c9c <HAL_GetTick>
 800b226:	4602      	mov	r2, r0
 800b228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b22a:	1a9b      	subs	r3, r3, r2
 800b22c:	683a      	ldr	r2, [r7, #0]
 800b22e:	4413      	add	r3, r2
 800b230:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b232:	f7f9 fd33 	bl	8004c9c <HAL_GetTick>
 800b236:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	330c      	adds	r3, #12
 800b23e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b240:	4b3d      	ldr	r3, [pc, #244]	@ (800b338 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	4613      	mov	r3, r2
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	4413      	add	r3, r2
 800b24a:	00da      	lsls	r2, r3, #3
 800b24c:	1ad3      	subs	r3, r2, r3
 800b24e:	0d1b      	lsrs	r3, r3, #20
 800b250:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b252:	fb02 f303 	mul.w	r3, r2, r3
 800b256:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b258:	e060      	b.n	800b31c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b260:	d107      	bne.n	800b272 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d104      	bne.n	800b272 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b268:	69fb      	ldr	r3, [r7, #28]
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	b2db      	uxtb	r3, r3
 800b26e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b270:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b278:	d050      	beq.n	800b31c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b27a:	f7f9 fd0f 	bl	8004c9c <HAL_GetTick>
 800b27e:	4602      	mov	r2, r0
 800b280:	6a3b      	ldr	r3, [r7, #32]
 800b282:	1ad3      	subs	r3, r2, r3
 800b284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b286:	429a      	cmp	r2, r3
 800b288:	d902      	bls.n	800b290 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d13d      	bne.n	800b30c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	685a      	ldr	r2, [r3, #4]
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b29e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b2a8:	d111      	bne.n	800b2ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	689b      	ldr	r3, [r3, #8]
 800b2ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2b2:	d004      	beq.n	800b2be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b2bc:	d107      	bne.n	800b2ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b2cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2d6:	d10f      	bne.n	800b2f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	681a      	ldr	r2, [r3, #0]
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b2e6:	601a      	str	r2, [r3, #0]
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	681a      	ldr	r2, [r3, #0]
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b2f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2200      	movs	r2, #0
 800b304:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b308:	2303      	movs	r3, #3
 800b30a:	e010      	b.n	800b32e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d101      	bne.n	800b316 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b312:	2300      	movs	r3, #0
 800b314:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	3b01      	subs	r3, #1
 800b31a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	689a      	ldr	r2, [r3, #8]
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	4013      	ands	r3, r2
 800b326:	687a      	ldr	r2, [r7, #4]
 800b328:	429a      	cmp	r2, r3
 800b32a:	d196      	bne.n	800b25a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b32c:	2300      	movs	r3, #0
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3728      	adds	r7, #40	@ 0x28
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	20000004 	.word	0x20000004

0800b33c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b086      	sub	sp, #24
 800b340:	af02      	add	r7, sp, #8
 800b342:	60f8      	str	r0, [r7, #12]
 800b344:	60b9      	str	r1, [r7, #8]
 800b346:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	685b      	ldr	r3, [r3, #4]
 800b34c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b350:	d111      	bne.n	800b376 <SPI_EndRxTransaction+0x3a>
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	689b      	ldr	r3, [r3, #8]
 800b356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b35a:	d004      	beq.n	800b366 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b364:	d107      	bne.n	800b376 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	681a      	ldr	r2, [r3, #0]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b374:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	2200      	movs	r2, #0
 800b37e:	2180      	movs	r1, #128	@ 0x80
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f7ff febd 	bl	800b100 <SPI_WaitFlagStateUntilTimeout>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d007      	beq.n	800b39c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b390:	f043 0220 	orr.w	r2, r3, #32
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b398:	2303      	movs	r3, #3
 800b39a:	e023      	b.n	800b3e4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b3a4:	d11d      	bne.n	800b3e2 <SPI_EndRxTransaction+0xa6>
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	689b      	ldr	r3, [r3, #8]
 800b3aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3ae:	d004      	beq.n	800b3ba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3b8:	d113      	bne.n	800b3e2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	9300      	str	r3, [sp, #0]
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b3c6:	68f8      	ldr	r0, [r7, #12]
 800b3c8:	f7ff ff22 	bl	800b210 <SPI_WaitFifoStateUntilTimeout>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d007      	beq.n	800b3e2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3d6:	f043 0220 	orr.w	r2, r3, #32
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b3de:	2303      	movs	r3, #3
 800b3e0:	e000      	b.n	800b3e4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b3e2:	2300      	movs	r3, #0
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3710      	adds	r7, #16
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}

0800b3ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b086      	sub	sp, #24
 800b3f0:	af02      	add	r7, sp, #8
 800b3f2:	60f8      	str	r0, [r7, #12]
 800b3f4:	60b9      	str	r1, [r7, #8]
 800b3f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	9300      	str	r3, [sp, #0]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b404:	68f8      	ldr	r0, [r7, #12]
 800b406:	f7ff ff03 	bl	800b210 <SPI_WaitFifoStateUntilTimeout>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d007      	beq.n	800b420 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b414:	f043 0220 	orr.w	r2, r3, #32
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b41c:	2303      	movs	r3, #3
 800b41e:	e027      	b.n	800b470 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	2200      	movs	r2, #0
 800b428:	2180      	movs	r1, #128	@ 0x80
 800b42a:	68f8      	ldr	r0, [r7, #12]
 800b42c:	f7ff fe68 	bl	800b100 <SPI_WaitFlagStateUntilTimeout>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	d007      	beq.n	800b446 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b43a:	f043 0220 	orr.w	r2, r3, #32
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b442:	2303      	movs	r3, #3
 800b444:	e014      	b.n	800b470 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	9300      	str	r3, [sp, #0]
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b452:	68f8      	ldr	r0, [r7, #12]
 800b454:	f7ff fedc 	bl	800b210 <SPI_WaitFifoStateUntilTimeout>
 800b458:	4603      	mov	r3, r0
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d007      	beq.n	800b46e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b462:	f043 0220 	orr.w	r2, r3, #32
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b46a:	2303      	movs	r3, #3
 800b46c:	e000      	b.n	800b470 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3710      	adds	r7, #16
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d101      	bne.n	800b48a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	e049      	b.n	800b51e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b490:	b2db      	uxtb	r3, r3
 800b492:	2b00      	cmp	r3, #0
 800b494:	d106      	bne.n	800b4a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2200      	movs	r2, #0
 800b49a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f7f7 fc62 	bl	8002d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2202      	movs	r2, #2
 800b4a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681a      	ldr	r2, [r3, #0]
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	3304      	adds	r3, #4
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	4610      	mov	r0, r2
 800b4b8:	f000 fdc0 	bl	800c03c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2201      	movs	r2, #1
 800b500:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2201      	movs	r2, #1
 800b508:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2201      	movs	r2, #1
 800b518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b51c:	2300      	movs	r3, #0
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3708      	adds	r7, #8
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
	...

0800b528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b528:	b480      	push	{r7}
 800b52a:	b085      	sub	sp, #20
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b536:	b2db      	uxtb	r3, r3
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d001      	beq.n	800b540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b53c:	2301      	movs	r3, #1
 800b53e:	e04f      	b.n	800b5e0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2202      	movs	r2, #2
 800b544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	68da      	ldr	r2, [r3, #12]
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f042 0201 	orr.w	r2, r2, #1
 800b556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a23      	ldr	r2, [pc, #140]	@ (800b5ec <HAL_TIM_Base_Start_IT+0xc4>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d01d      	beq.n	800b59e <HAL_TIM_Base_Start_IT+0x76>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b56a:	d018      	beq.n	800b59e <HAL_TIM_Base_Start_IT+0x76>
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	4a1f      	ldr	r2, [pc, #124]	@ (800b5f0 <HAL_TIM_Base_Start_IT+0xc8>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d013      	beq.n	800b59e <HAL_TIM_Base_Start_IT+0x76>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	4a1e      	ldr	r2, [pc, #120]	@ (800b5f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800b57c:	4293      	cmp	r3, r2
 800b57e:	d00e      	beq.n	800b59e <HAL_TIM_Base_Start_IT+0x76>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4a1c      	ldr	r2, [pc, #112]	@ (800b5f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b586:	4293      	cmp	r3, r2
 800b588:	d009      	beq.n	800b59e <HAL_TIM_Base_Start_IT+0x76>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4a1b      	ldr	r2, [pc, #108]	@ (800b5fc <HAL_TIM_Base_Start_IT+0xd4>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d004      	beq.n	800b59e <HAL_TIM_Base_Start_IT+0x76>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	4a19      	ldr	r2, [pc, #100]	@ (800b600 <HAL_TIM_Base_Start_IT+0xd8>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d115      	bne.n	800b5ca <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	689a      	ldr	r2, [r3, #8]
 800b5a4:	4b17      	ldr	r3, [pc, #92]	@ (800b604 <HAL_TIM_Base_Start_IT+0xdc>)
 800b5a6:	4013      	ands	r3, r2
 800b5a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2b06      	cmp	r3, #6
 800b5ae:	d015      	beq.n	800b5dc <HAL_TIM_Base_Start_IT+0xb4>
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5b6:	d011      	beq.n	800b5dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	681a      	ldr	r2, [r3, #0]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f042 0201 	orr.w	r2, r2, #1
 800b5c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5c8:	e008      	b.n	800b5dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	681a      	ldr	r2, [r3, #0]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f042 0201 	orr.w	r2, r2, #1
 800b5d8:	601a      	str	r2, [r3, #0]
 800b5da:	e000      	b.n	800b5de <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b5de:	2300      	movs	r3, #0
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3714      	adds	r7, #20
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr
 800b5ec:	40012c00 	.word	0x40012c00
 800b5f0:	40000400 	.word	0x40000400
 800b5f4:	40000800 	.word	0x40000800
 800b5f8:	40013400 	.word	0x40013400
 800b5fc:	40014000 	.word	0x40014000
 800b600:	40015000 	.word	0x40015000
 800b604:	00010007 	.word	0x00010007

0800b608 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d101      	bne.n	800b61a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	e049      	b.n	800b6ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b620:	b2db      	uxtb	r3, r3
 800b622:	2b00      	cmp	r3, #0
 800b624:	d106      	bne.n	800b634 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2200      	movs	r2, #0
 800b62a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f7f7 fbe2 	bl	8002df8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2202      	movs	r2, #2
 800b638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681a      	ldr	r2, [r3, #0]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	3304      	adds	r3, #4
 800b644:	4619      	mov	r1, r3
 800b646:	4610      	mov	r0, r2
 800b648:	f000 fcf8 	bl	800c03c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2201      	movs	r2, #1
 800b650:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2201      	movs	r2, #1
 800b658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2201      	movs	r2, #1
 800b660:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2201      	movs	r2, #1
 800b668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2201      	movs	r2, #1
 800b670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2201      	movs	r2, #1
 800b678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2201      	movs	r2, #1
 800b680:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2201      	movs	r2, #1
 800b688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2201      	movs	r2, #1
 800b690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2201      	movs	r2, #1
 800b698:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6ac:	2300      	movs	r3, #0
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3708      	adds	r7, #8
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b6b6:	b580      	push	{r7, lr}
 800b6b8:	b086      	sub	sp, #24
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
 800b6be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d101      	bne.n	800b6ca <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	e097      	b.n	800b7fa <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6d0:	b2db      	uxtb	r3, r3
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d106      	bne.n	800b6e4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f7f7 fab2 	bl	8002c48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2202      	movs	r2, #2
 800b6e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	6812      	ldr	r2, [r2, #0]
 800b6f6:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800b6fa:	f023 0307 	bic.w	r3, r3, #7
 800b6fe:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681a      	ldr	r2, [r3, #0]
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	3304      	adds	r3, #4
 800b708:	4619      	mov	r1, r3
 800b70a:	4610      	mov	r0, r2
 800b70c:	f000 fc96 	bl	800c03c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	699b      	ldr	r3, [r3, #24]
 800b71e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	6a1b      	ldr	r3, [r3, #32]
 800b726:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	697a      	ldr	r2, [r7, #20]
 800b72e:	4313      	orrs	r3, r2
 800b730:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b738:	f023 0303 	bic.w	r3, r3, #3
 800b73c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	689a      	ldr	r2, [r3, #8]
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	699b      	ldr	r3, [r3, #24]
 800b746:	021b      	lsls	r3, r3, #8
 800b748:	4313      	orrs	r3, r2
 800b74a:	693a      	ldr	r2, [r7, #16]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800b756:	f023 030c 	bic.w	r3, r3, #12
 800b75a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b762:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b766:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	68da      	ldr	r2, [r3, #12]
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	69db      	ldr	r3, [r3, #28]
 800b770:	021b      	lsls	r3, r3, #8
 800b772:	4313      	orrs	r3, r2
 800b774:	693a      	ldr	r2, [r7, #16]
 800b776:	4313      	orrs	r3, r2
 800b778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	691b      	ldr	r3, [r3, #16]
 800b77e:	011a      	lsls	r2, r3, #4
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	6a1b      	ldr	r3, [r3, #32]
 800b784:	031b      	lsls	r3, r3, #12
 800b786:	4313      	orrs	r3, r2
 800b788:	693a      	ldr	r2, [r7, #16]
 800b78a:	4313      	orrs	r3, r2
 800b78c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800b794:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800b79c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	685a      	ldr	r2, [r3, #4]
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	695b      	ldr	r3, [r3, #20]
 800b7a6:	011b      	lsls	r3, r3, #4
 800b7a8:	4313      	orrs	r3, r2
 800b7aa:	68fa      	ldr	r2, [r7, #12]
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	697a      	ldr	r2, [r7, #20]
 800b7b6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	693a      	ldr	r2, [r7, #16]
 800b7be:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	68fa      	ldr	r2, [r7, #12]
 800b7c6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2201      	movs	r2, #1
 800b7dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b7f8:	2300      	movs	r3, #0
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3718      	adds	r7, #24
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}

0800b802 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b802:	b580      	push	{r7, lr}
 800b804:	b084      	sub	sp, #16
 800b806:	af00      	add	r7, sp, #0
 800b808:	6078      	str	r0, [r7, #4]
 800b80a:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b812:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b81a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b822:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b82a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d110      	bne.n	800b854 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b832:	7bfb      	ldrb	r3, [r7, #15]
 800b834:	2b01      	cmp	r3, #1
 800b836:	d102      	bne.n	800b83e <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800b838:	7b7b      	ldrb	r3, [r7, #13]
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d001      	beq.n	800b842 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800b83e:	2301      	movs	r3, #1
 800b840:	e069      	b.n	800b916 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2202      	movs	r2, #2
 800b846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2202      	movs	r2, #2
 800b84e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b852:	e031      	b.n	800b8b8 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	2b04      	cmp	r3, #4
 800b858:	d110      	bne.n	800b87c <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b85a:	7bbb      	ldrb	r3, [r7, #14]
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d102      	bne.n	800b866 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b860:	7b3b      	ldrb	r3, [r7, #12]
 800b862:	2b01      	cmp	r3, #1
 800b864:	d001      	beq.n	800b86a <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800b866:	2301      	movs	r3, #1
 800b868:	e055      	b.n	800b916 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2202      	movs	r2, #2
 800b86e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2202      	movs	r2, #2
 800b876:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b87a:	e01d      	b.n	800b8b8 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b87c:	7bfb      	ldrb	r3, [r7, #15]
 800b87e:	2b01      	cmp	r3, #1
 800b880:	d108      	bne.n	800b894 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b882:	7bbb      	ldrb	r3, [r7, #14]
 800b884:	2b01      	cmp	r3, #1
 800b886:	d105      	bne.n	800b894 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b888:	7b7b      	ldrb	r3, [r7, #13]
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d102      	bne.n	800b894 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b88e:	7b3b      	ldrb	r3, [r7, #12]
 800b890:	2b01      	cmp	r3, #1
 800b892:	d001      	beq.n	800b898 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	e03e      	b.n	800b916 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2202      	movs	r2, #2
 800b89c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2202      	movs	r2, #2
 800b8a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2202      	movs	r2, #2
 800b8ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2202      	movs	r2, #2
 800b8b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d003      	beq.n	800b8c6 <HAL_TIM_Encoder_Start+0xc4>
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	2b04      	cmp	r3, #4
 800b8c2:	d008      	beq.n	800b8d6 <HAL_TIM_Encoder_Start+0xd4>
 800b8c4:	e00f      	b.n	800b8e6 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f001 f824 	bl	800c91c <TIM_CCxChannelCmd>
      break;
 800b8d4:	e016      	b.n	800b904 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	2104      	movs	r1, #4
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f001 f81c 	bl	800c91c <TIM_CCxChannelCmd>
      break;
 800b8e4:	e00e      	b.n	800b904 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f001 f814 	bl	800c91c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2201      	movs	r2, #1
 800b8fa:	2104      	movs	r1, #4
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f001 f80d 	bl	800c91c <TIM_CCxChannelCmd>
      break;
 800b902:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	681a      	ldr	r2, [r3, #0]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f042 0201 	orr.w	r2, r2, #1
 800b912:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b914:	2300      	movs	r3, #0
}
 800b916:	4618      	mov	r0, r3
 800b918:	3710      	adds	r7, #16
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b084      	sub	sp, #16
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	691b      	ldr	r3, [r3, #16]
 800b934:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	f003 0302 	and.w	r3, r3, #2
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d020      	beq.n	800b982 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f003 0302 	and.w	r3, r3, #2
 800b946:	2b00      	cmp	r3, #0
 800b948:	d01b      	beq.n	800b982 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f06f 0202 	mvn.w	r2, #2
 800b952:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	699b      	ldr	r3, [r3, #24]
 800b960:	f003 0303 	and.w	r3, r3, #3
 800b964:	2b00      	cmp	r3, #0
 800b966:	d003      	beq.n	800b970 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f000 fb49 	bl	800c000 <HAL_TIM_IC_CaptureCallback>
 800b96e:	e005      	b.n	800b97c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f000 fb3b 	bl	800bfec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f000 fb4c 	bl	800c014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2200      	movs	r2, #0
 800b980:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	f003 0304 	and.w	r3, r3, #4
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d020      	beq.n	800b9ce <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f003 0304 	and.w	r3, r3, #4
 800b992:	2b00      	cmp	r3, #0
 800b994:	d01b      	beq.n	800b9ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	f06f 0204 	mvn.w	r2, #4
 800b99e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2202      	movs	r2, #2
 800b9a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	699b      	ldr	r3, [r3, #24]
 800b9ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d003      	beq.n	800b9bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 fb23 	bl	800c000 <HAL_TIM_IC_CaptureCallback>
 800b9ba:	e005      	b.n	800b9c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 fb15 	bl	800bfec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 fb26 	bl	800c014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	f003 0308 	and.w	r3, r3, #8
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d020      	beq.n	800ba1a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f003 0308 	and.w	r3, r3, #8
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d01b      	beq.n	800ba1a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f06f 0208 	mvn.w	r2, #8
 800b9ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2204      	movs	r2, #4
 800b9f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	69db      	ldr	r3, [r3, #28]
 800b9f8:	f003 0303 	and.w	r3, r3, #3
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d003      	beq.n	800ba08 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f000 fafd 	bl	800c000 <HAL_TIM_IC_CaptureCallback>
 800ba06:	e005      	b.n	800ba14 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f000 faef 	bl	800bfec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f000 fb00 	bl	800c014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	f003 0310 	and.w	r3, r3, #16
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d020      	beq.n	800ba66 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f003 0310 	and.w	r3, r3, #16
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d01b      	beq.n	800ba66 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f06f 0210 	mvn.w	r2, #16
 800ba36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2208      	movs	r2, #8
 800ba3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	69db      	ldr	r3, [r3, #28]
 800ba44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d003      	beq.n	800ba54 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f000 fad7 	bl	800c000 <HAL_TIM_IC_CaptureCallback>
 800ba52:	e005      	b.n	800ba60 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f000 fac9 	bl	800bfec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 fada 	bl	800c014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	f003 0301 	and.w	r3, r3, #1
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d00c      	beq.n	800ba8a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f003 0301 	and.w	r3, r3, #1
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d007      	beq.n	800ba8a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f06f 0201 	mvn.w	r2, #1
 800ba82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f7f6 fec1 	bl	800280c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d104      	bne.n	800ba9e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d00c      	beq.n	800bab8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d007      	beq.n	800bab8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f001 f8bf 	bl	800cc36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d00c      	beq.n	800badc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d007      	beq.n	800badc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800bad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	f001 f8b7 	bl	800cc4a <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d00c      	beq.n	800bb00 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baec:	2b00      	cmp	r3, #0
 800baee:	d007      	beq.n	800bb00 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800baf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 fa94 	bl	800c028 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	f003 0320 	and.w	r3, r3, #32
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d00c      	beq.n	800bb24 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f003 0320 	and.w	r3, r3, #32
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d007      	beq.n	800bb24 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f06f 0220 	mvn.w	r2, #32
 800bb1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f001 f87f 	bl	800cc22 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d00c      	beq.n	800bb48 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d007      	beq.n	800bb48 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800bb40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f001 f88b 	bl	800cc5e <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d00c      	beq.n	800bb6c <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d007      	beq.n	800bb6c <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800bb64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f001 f883 	bl	800cc72 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d00c      	beq.n	800bb90 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d007      	beq.n	800bb90 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800bb88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f001 f87b 	bl	800cc86 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00c      	beq.n	800bbb4 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d007      	beq.n	800bbb4 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800bbac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f001 f873 	bl	800cc9a <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bbb4:	bf00      	nop
 800bbb6:	3710      	adds	r7, #16
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}

0800bbbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b086      	sub	sp, #24
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	60b9      	str	r1, [r7, #8]
 800bbc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d101      	bne.n	800bbda <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bbd6:	2302      	movs	r3, #2
 800bbd8:	e0ff      	b.n	800bdda <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2b14      	cmp	r3, #20
 800bbe6:	f200 80f0 	bhi.w	800bdca <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bbea:	a201      	add	r2, pc, #4	@ (adr r2, 800bbf0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bbec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf0:	0800bc45 	.word	0x0800bc45
 800bbf4:	0800bdcb 	.word	0x0800bdcb
 800bbf8:	0800bdcb 	.word	0x0800bdcb
 800bbfc:	0800bdcb 	.word	0x0800bdcb
 800bc00:	0800bc85 	.word	0x0800bc85
 800bc04:	0800bdcb 	.word	0x0800bdcb
 800bc08:	0800bdcb 	.word	0x0800bdcb
 800bc0c:	0800bdcb 	.word	0x0800bdcb
 800bc10:	0800bcc7 	.word	0x0800bcc7
 800bc14:	0800bdcb 	.word	0x0800bdcb
 800bc18:	0800bdcb 	.word	0x0800bdcb
 800bc1c:	0800bdcb 	.word	0x0800bdcb
 800bc20:	0800bd07 	.word	0x0800bd07
 800bc24:	0800bdcb 	.word	0x0800bdcb
 800bc28:	0800bdcb 	.word	0x0800bdcb
 800bc2c:	0800bdcb 	.word	0x0800bdcb
 800bc30:	0800bd49 	.word	0x0800bd49
 800bc34:	0800bdcb 	.word	0x0800bdcb
 800bc38:	0800bdcb 	.word	0x0800bdcb
 800bc3c:	0800bdcb 	.word	0x0800bdcb
 800bc40:	0800bd89 	.word	0x0800bd89
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	68b9      	ldr	r1, [r7, #8]
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f000 faa0 	bl	800c190 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	699a      	ldr	r2, [r3, #24]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f042 0208 	orr.w	r2, r2, #8
 800bc5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	699a      	ldr	r2, [r3, #24]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f022 0204 	bic.w	r2, r2, #4
 800bc6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	6999      	ldr	r1, [r3, #24]
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	691a      	ldr	r2, [r3, #16]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	430a      	orrs	r2, r1
 800bc80:	619a      	str	r2, [r3, #24]
      break;
 800bc82:	e0a5      	b.n	800bdd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	68b9      	ldr	r1, [r7, #8]
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f000 fb1a 	bl	800c2c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	699a      	ldr	r2, [r3, #24]
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	699a      	ldr	r2, [r3, #24]
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	6999      	ldr	r1, [r3, #24]
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	691b      	ldr	r3, [r3, #16]
 800bcba:	021a      	lsls	r2, r3, #8
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	430a      	orrs	r2, r1
 800bcc2:	619a      	str	r2, [r3, #24]
      break;
 800bcc4:	e084      	b.n	800bdd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	68b9      	ldr	r1, [r7, #8]
 800bccc:	4618      	mov	r0, r3
 800bcce:	f000 fb8d 	bl	800c3ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	69da      	ldr	r2, [r3, #28]
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f042 0208 	orr.w	r2, r2, #8
 800bce0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	69da      	ldr	r2, [r3, #28]
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f022 0204 	bic.w	r2, r2, #4
 800bcf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	69d9      	ldr	r1, [r3, #28]
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	691a      	ldr	r2, [r3, #16]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	430a      	orrs	r2, r1
 800bd02:	61da      	str	r2, [r3, #28]
      break;
 800bd04:	e064      	b.n	800bdd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	68b9      	ldr	r1, [r7, #8]
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f000 fbff 	bl	800c510 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	69da      	ldr	r2, [r3, #28]
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	69da      	ldr	r2, [r3, #28]
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	69d9      	ldr	r1, [r3, #28]
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	691b      	ldr	r3, [r3, #16]
 800bd3c:	021a      	lsls	r2, r3, #8
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	430a      	orrs	r2, r1
 800bd44:	61da      	str	r2, [r3, #28]
      break;
 800bd46:	e043      	b.n	800bdd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	68b9      	ldr	r1, [r7, #8]
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f000 fc72 	bl	800c638 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f042 0208 	orr.w	r2, r2, #8
 800bd62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f022 0204 	bic.w	r2, r2, #4
 800bd72:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	691a      	ldr	r2, [r3, #16]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	430a      	orrs	r2, r1
 800bd84:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bd86:	e023      	b.n	800bdd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	68b9      	ldr	r1, [r7, #8]
 800bd8e:	4618      	mov	r0, r3
 800bd90:	f000 fcbc 	bl	800c70c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bda2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bdb2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	691b      	ldr	r3, [r3, #16]
 800bdbe:	021a      	lsls	r2, r3, #8
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	430a      	orrs	r2, r1
 800bdc6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bdc8:	e002      	b.n	800bdd0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bdca:	2301      	movs	r3, #1
 800bdcc:	75fb      	strb	r3, [r7, #23]
      break;
 800bdce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bdd8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3718      	adds	r7, #24
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}
 800bde2:	bf00      	nop

0800bde4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bdf8:	2b01      	cmp	r3, #1
 800bdfa:	d101      	bne.n	800be00 <HAL_TIM_ConfigClockSource+0x1c>
 800bdfc:	2302      	movs	r3, #2
 800bdfe:	e0e6      	b.n	800bfce <HAL_TIM_ConfigClockSource+0x1ea>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2201      	movs	r2, #1
 800be04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2202      	movs	r2, #2
 800be0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800be1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800be22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	68ba      	ldr	r2, [r7, #8]
 800be32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4a67      	ldr	r2, [pc, #412]	@ (800bfd8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	f000 80b1 	beq.w	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800be40:	4a65      	ldr	r2, [pc, #404]	@ (800bfd8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800be42:	4293      	cmp	r3, r2
 800be44:	f200 80b6 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800be48:	4a64      	ldr	r2, [pc, #400]	@ (800bfdc <HAL_TIM_ConfigClockSource+0x1f8>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	f000 80a9 	beq.w	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800be50:	4a62      	ldr	r2, [pc, #392]	@ (800bfdc <HAL_TIM_ConfigClockSource+0x1f8>)
 800be52:	4293      	cmp	r3, r2
 800be54:	f200 80ae 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800be58:	4a61      	ldr	r2, [pc, #388]	@ (800bfe0 <HAL_TIM_ConfigClockSource+0x1fc>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	f000 80a1 	beq.w	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800be60:	4a5f      	ldr	r2, [pc, #380]	@ (800bfe0 <HAL_TIM_ConfigClockSource+0x1fc>)
 800be62:	4293      	cmp	r3, r2
 800be64:	f200 80a6 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800be68:	4a5e      	ldr	r2, [pc, #376]	@ (800bfe4 <HAL_TIM_ConfigClockSource+0x200>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	f000 8099 	beq.w	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800be70:	4a5c      	ldr	r2, [pc, #368]	@ (800bfe4 <HAL_TIM_ConfigClockSource+0x200>)
 800be72:	4293      	cmp	r3, r2
 800be74:	f200 809e 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800be78:	4a5b      	ldr	r2, [pc, #364]	@ (800bfe8 <HAL_TIM_ConfigClockSource+0x204>)
 800be7a:	4293      	cmp	r3, r2
 800be7c:	f000 8091 	beq.w	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800be80:	4a59      	ldr	r2, [pc, #356]	@ (800bfe8 <HAL_TIM_ConfigClockSource+0x204>)
 800be82:	4293      	cmp	r3, r2
 800be84:	f200 8096 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800be88:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800be8c:	f000 8089 	beq.w	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800be90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800be94:	f200 808e 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800be98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be9c:	d03e      	beq.n	800bf1c <HAL_TIM_ConfigClockSource+0x138>
 800be9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bea2:	f200 8087 	bhi.w	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800bea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beaa:	f000 8086 	beq.w	800bfba <HAL_TIM_ConfigClockSource+0x1d6>
 800beae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beb2:	d87f      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800beb4:	2b70      	cmp	r3, #112	@ 0x70
 800beb6:	d01a      	beq.n	800beee <HAL_TIM_ConfigClockSource+0x10a>
 800beb8:	2b70      	cmp	r3, #112	@ 0x70
 800beba:	d87b      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800bebc:	2b60      	cmp	r3, #96	@ 0x60
 800bebe:	d050      	beq.n	800bf62 <HAL_TIM_ConfigClockSource+0x17e>
 800bec0:	2b60      	cmp	r3, #96	@ 0x60
 800bec2:	d877      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800bec4:	2b50      	cmp	r3, #80	@ 0x50
 800bec6:	d03c      	beq.n	800bf42 <HAL_TIM_ConfigClockSource+0x15e>
 800bec8:	2b50      	cmp	r3, #80	@ 0x50
 800beca:	d873      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800becc:	2b40      	cmp	r3, #64	@ 0x40
 800bece:	d058      	beq.n	800bf82 <HAL_TIM_ConfigClockSource+0x19e>
 800bed0:	2b40      	cmp	r3, #64	@ 0x40
 800bed2:	d86f      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800bed4:	2b30      	cmp	r3, #48	@ 0x30
 800bed6:	d064      	beq.n	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800bed8:	2b30      	cmp	r3, #48	@ 0x30
 800beda:	d86b      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800bedc:	2b20      	cmp	r3, #32
 800bede:	d060      	beq.n	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800bee0:	2b20      	cmp	r3, #32
 800bee2:	d867      	bhi.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d05c      	beq.n	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800bee8:	2b10      	cmp	r3, #16
 800beea:	d05a      	beq.n	800bfa2 <HAL_TIM_ConfigClockSource+0x1be>
 800beec:	e062      	b.n	800bfb4 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bef2:	683b      	ldr	r3, [r7, #0]
 800bef4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800befe:	f000 fced 	bl	800c8dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	689b      	ldr	r3, [r3, #8]
 800bf08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bf10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	68ba      	ldr	r2, [r7, #8]
 800bf18:	609a      	str	r2, [r3, #8]
      break;
 800bf1a:	e04f      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bf2c:	f000 fcd6 	bl	800c8dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	689a      	ldr	r2, [r3, #8]
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf3e:	609a      	str	r2, [r3, #8]
      break;
 800bf40:	e03c      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf4e:	461a      	mov	r2, r3
 800bf50:	f000 fc48 	bl	800c7e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2150      	movs	r1, #80	@ 0x50
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f000 fca1 	bl	800c8a2 <TIM_ITRx_SetConfig>
      break;
 800bf60:	e02c      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf6e:	461a      	mov	r2, r3
 800bf70:	f000 fc67 	bl	800c842 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	2160      	movs	r1, #96	@ 0x60
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f000 fc91 	bl	800c8a2 <TIM_ITRx_SetConfig>
      break;
 800bf80:	e01c      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf8e:	461a      	mov	r2, r3
 800bf90:	f000 fc28 	bl	800c7e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	2140      	movs	r1, #64	@ 0x40
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f000 fc81 	bl	800c8a2 <TIM_ITRx_SetConfig>
      break;
 800bfa0:	e00c      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681a      	ldr	r2, [r3, #0]
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4619      	mov	r1, r3
 800bfac:	4610      	mov	r0, r2
 800bfae:	f000 fc78 	bl	800c8a2 <TIM_ITRx_SetConfig>
      break;
 800bfb2:	e003      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	73fb      	strb	r3, [r7, #15]
      break;
 800bfb8:	e000      	b.n	800bfbc <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800bfba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bfcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3710      	adds	r7, #16
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}
 800bfd6:	bf00      	nop
 800bfd8:	00100070 	.word	0x00100070
 800bfdc:	00100050 	.word	0x00100050
 800bfe0:	00100040 	.word	0x00100040
 800bfe4:	00100030 	.word	0x00100030
 800bfe8:	00100020 	.word	0x00100020

0800bfec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b083      	sub	sp, #12
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bff4:	bf00      	nop
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c000:	b480      	push	{r7}
 800c002:	b083      	sub	sp, #12
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c008:	bf00      	nop
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr

0800c014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c01c:	bf00      	nop
 800c01e:	370c      	adds	r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr

0800c028 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c028:	b480      	push	{r7}
 800c02a:	b083      	sub	sp, #12
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c030:	bf00      	nop
 800c032:	370c      	adds	r7, #12
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b085      	sub	sp, #20
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	4a48      	ldr	r2, [pc, #288]	@ (800c170 <TIM_Base_SetConfig+0x134>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d013      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c05a:	d00f      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	4a45      	ldr	r2, [pc, #276]	@ (800c174 <TIM_Base_SetConfig+0x138>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d00b      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	4a44      	ldr	r2, [pc, #272]	@ (800c178 <TIM_Base_SetConfig+0x13c>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d007      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	4a43      	ldr	r2, [pc, #268]	@ (800c17c <TIM_Base_SetConfig+0x140>)
 800c070:	4293      	cmp	r3, r2
 800c072:	d003      	beq.n	800c07c <TIM_Base_SetConfig+0x40>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	4a42      	ldr	r2, [pc, #264]	@ (800c180 <TIM_Base_SetConfig+0x144>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	d108      	bne.n	800c08e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	685b      	ldr	r3, [r3, #4]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	4313      	orrs	r3, r2
 800c08c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	4a37      	ldr	r2, [pc, #220]	@ (800c170 <TIM_Base_SetConfig+0x134>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d01f      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c09c:	d01b      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	4a34      	ldr	r2, [pc, #208]	@ (800c174 <TIM_Base_SetConfig+0x138>)
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d017      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	4a33      	ldr	r2, [pc, #204]	@ (800c178 <TIM_Base_SetConfig+0x13c>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d013      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	4a32      	ldr	r2, [pc, #200]	@ (800c17c <TIM_Base_SetConfig+0x140>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d00f      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a32      	ldr	r2, [pc, #200]	@ (800c184 <TIM_Base_SetConfig+0x148>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d00b      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	4a31      	ldr	r2, [pc, #196]	@ (800c188 <TIM_Base_SetConfig+0x14c>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d007      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	4a30      	ldr	r2, [pc, #192]	@ (800c18c <TIM_Base_SetConfig+0x150>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d003      	beq.n	800c0d6 <TIM_Base_SetConfig+0x9a>
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	4a2b      	ldr	r2, [pc, #172]	@ (800c180 <TIM_Base_SetConfig+0x144>)
 800c0d2:	4293      	cmp	r3, r2
 800c0d4:	d108      	bne.n	800c0e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	68db      	ldr	r3, [r3, #12]
 800c0e2:	68fa      	ldr	r2, [r7, #12]
 800c0e4:	4313      	orrs	r3, r2
 800c0e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	695b      	ldr	r3, [r3, #20]
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	689a      	ldr	r2, [r3, #8]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	681a      	ldr	r2, [r3, #0]
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	4a18      	ldr	r2, [pc, #96]	@ (800c170 <TIM_Base_SetConfig+0x134>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d013      	beq.n	800c13c <TIM_Base_SetConfig+0x100>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	4a19      	ldr	r2, [pc, #100]	@ (800c17c <TIM_Base_SetConfig+0x140>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d00f      	beq.n	800c13c <TIM_Base_SetConfig+0x100>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	4a19      	ldr	r2, [pc, #100]	@ (800c184 <TIM_Base_SetConfig+0x148>)
 800c120:	4293      	cmp	r3, r2
 800c122:	d00b      	beq.n	800c13c <TIM_Base_SetConfig+0x100>
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	4a18      	ldr	r2, [pc, #96]	@ (800c188 <TIM_Base_SetConfig+0x14c>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d007      	beq.n	800c13c <TIM_Base_SetConfig+0x100>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	4a17      	ldr	r2, [pc, #92]	@ (800c18c <TIM_Base_SetConfig+0x150>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d003      	beq.n	800c13c <TIM_Base_SetConfig+0x100>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	4a12      	ldr	r2, [pc, #72]	@ (800c180 <TIM_Base_SetConfig+0x144>)
 800c138:	4293      	cmp	r3, r2
 800c13a:	d103      	bne.n	800c144 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	691a      	ldr	r2, [r3, #16]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2201      	movs	r2, #1
 800c148:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	691b      	ldr	r3, [r3, #16]
 800c14e:	f003 0301 	and.w	r3, r3, #1
 800c152:	2b01      	cmp	r3, #1
 800c154:	d105      	bne.n	800c162 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	691b      	ldr	r3, [r3, #16]
 800c15a:	f023 0201 	bic.w	r2, r3, #1
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	611a      	str	r2, [r3, #16]
  }
}
 800c162:	bf00      	nop
 800c164:	3714      	adds	r7, #20
 800c166:	46bd      	mov	sp, r7
 800c168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16c:	4770      	bx	lr
 800c16e:	bf00      	nop
 800c170:	40012c00 	.word	0x40012c00
 800c174:	40000400 	.word	0x40000400
 800c178:	40000800 	.word	0x40000800
 800c17c:	40013400 	.word	0x40013400
 800c180:	40015000 	.word	0x40015000
 800c184:	40014000 	.word	0x40014000
 800c188:	40014400 	.word	0x40014400
 800c18c:	40014800 	.word	0x40014800

0800c190 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c190:	b480      	push	{r7}
 800c192:	b087      	sub	sp, #28
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6a1b      	ldr	r3, [r3, #32]
 800c19e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6a1b      	ldr	r3, [r3, #32]
 800c1a4:	f023 0201 	bic.w	r2, r3, #1
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	699b      	ldr	r3, [r3, #24]
 800c1b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c1be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f023 0303 	bic.w	r3, r3, #3
 800c1ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	68fa      	ldr	r2, [r7, #12]
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	f023 0302 	bic.w	r3, r3, #2
 800c1dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	689b      	ldr	r3, [r3, #8]
 800c1e2:	697a      	ldr	r2, [r7, #20]
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	4a30      	ldr	r2, [pc, #192]	@ (800c2ac <TIM_OC1_SetConfig+0x11c>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d013      	beq.n	800c218 <TIM_OC1_SetConfig+0x88>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	4a2f      	ldr	r2, [pc, #188]	@ (800c2b0 <TIM_OC1_SetConfig+0x120>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d00f      	beq.n	800c218 <TIM_OC1_SetConfig+0x88>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	4a2e      	ldr	r2, [pc, #184]	@ (800c2b4 <TIM_OC1_SetConfig+0x124>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d00b      	beq.n	800c218 <TIM_OC1_SetConfig+0x88>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	4a2d      	ldr	r2, [pc, #180]	@ (800c2b8 <TIM_OC1_SetConfig+0x128>)
 800c204:	4293      	cmp	r3, r2
 800c206:	d007      	beq.n	800c218 <TIM_OC1_SetConfig+0x88>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	4a2c      	ldr	r2, [pc, #176]	@ (800c2bc <TIM_OC1_SetConfig+0x12c>)
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d003      	beq.n	800c218 <TIM_OC1_SetConfig+0x88>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	4a2b      	ldr	r2, [pc, #172]	@ (800c2c0 <TIM_OC1_SetConfig+0x130>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d10c      	bne.n	800c232 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c218:	697b      	ldr	r3, [r7, #20]
 800c21a:	f023 0308 	bic.w	r3, r3, #8
 800c21e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	68db      	ldr	r3, [r3, #12]
 800c224:	697a      	ldr	r2, [r7, #20]
 800c226:	4313      	orrs	r3, r2
 800c228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	f023 0304 	bic.w	r3, r3, #4
 800c230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	4a1d      	ldr	r2, [pc, #116]	@ (800c2ac <TIM_OC1_SetConfig+0x11c>)
 800c236:	4293      	cmp	r3, r2
 800c238:	d013      	beq.n	800c262 <TIM_OC1_SetConfig+0xd2>
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	4a1c      	ldr	r2, [pc, #112]	@ (800c2b0 <TIM_OC1_SetConfig+0x120>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d00f      	beq.n	800c262 <TIM_OC1_SetConfig+0xd2>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	4a1b      	ldr	r2, [pc, #108]	@ (800c2b4 <TIM_OC1_SetConfig+0x124>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d00b      	beq.n	800c262 <TIM_OC1_SetConfig+0xd2>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	4a1a      	ldr	r2, [pc, #104]	@ (800c2b8 <TIM_OC1_SetConfig+0x128>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d007      	beq.n	800c262 <TIM_OC1_SetConfig+0xd2>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	4a19      	ldr	r2, [pc, #100]	@ (800c2bc <TIM_OC1_SetConfig+0x12c>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d003      	beq.n	800c262 <TIM_OC1_SetConfig+0xd2>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	4a18      	ldr	r2, [pc, #96]	@ (800c2c0 <TIM_OC1_SetConfig+0x130>)
 800c25e:	4293      	cmp	r3, r2
 800c260:	d111      	bne.n	800c286 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c268:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c270:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	695b      	ldr	r3, [r3, #20]
 800c276:	693a      	ldr	r2, [r7, #16]
 800c278:	4313      	orrs	r3, r2
 800c27a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	699b      	ldr	r3, [r3, #24]
 800c280:	693a      	ldr	r2, [r7, #16]
 800c282:	4313      	orrs	r3, r2
 800c284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	693a      	ldr	r2, [r7, #16]
 800c28a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	68fa      	ldr	r2, [r7, #12]
 800c290:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	685a      	ldr	r2, [r3, #4]
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	697a      	ldr	r2, [r7, #20]
 800c29e:	621a      	str	r2, [r3, #32]
}
 800c2a0:	bf00      	nop
 800c2a2:	371c      	adds	r7, #28
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr
 800c2ac:	40012c00 	.word	0x40012c00
 800c2b0:	40013400 	.word	0x40013400
 800c2b4:	40014000 	.word	0x40014000
 800c2b8:	40014400 	.word	0x40014400
 800c2bc:	40014800 	.word	0x40014800
 800c2c0:	40015000 	.word	0x40015000

0800c2c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b087      	sub	sp, #28
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
 800c2cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6a1b      	ldr	r3, [r3, #32]
 800c2d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	6a1b      	ldr	r3, [r3, #32]
 800c2d8:	f023 0210 	bic.w	r2, r3, #16
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	685b      	ldr	r3, [r3, #4]
 800c2e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	699b      	ldr	r3, [r3, #24]
 800c2ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c2f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	021b      	lsls	r3, r3, #8
 800c306:	68fa      	ldr	r2, [r7, #12]
 800c308:	4313      	orrs	r3, r2
 800c30a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	f023 0320 	bic.w	r3, r3, #32
 800c312:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	011b      	lsls	r3, r3, #4
 800c31a:	697a      	ldr	r2, [r7, #20]
 800c31c:	4313      	orrs	r3, r2
 800c31e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	4a2c      	ldr	r2, [pc, #176]	@ (800c3d4 <TIM_OC2_SetConfig+0x110>)
 800c324:	4293      	cmp	r3, r2
 800c326:	d007      	beq.n	800c338 <TIM_OC2_SetConfig+0x74>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	4a2b      	ldr	r2, [pc, #172]	@ (800c3d8 <TIM_OC2_SetConfig+0x114>)
 800c32c:	4293      	cmp	r3, r2
 800c32e:	d003      	beq.n	800c338 <TIM_OC2_SetConfig+0x74>
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	4a2a      	ldr	r2, [pc, #168]	@ (800c3dc <TIM_OC2_SetConfig+0x118>)
 800c334:	4293      	cmp	r3, r2
 800c336:	d10d      	bne.n	800c354 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c338:	697b      	ldr	r3, [r7, #20]
 800c33a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c33e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	68db      	ldr	r3, [r3, #12]
 800c344:	011b      	lsls	r3, r3, #4
 800c346:	697a      	ldr	r2, [r7, #20]
 800c348:	4313      	orrs	r3, r2
 800c34a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c352:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	4a1f      	ldr	r2, [pc, #124]	@ (800c3d4 <TIM_OC2_SetConfig+0x110>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d013      	beq.n	800c384 <TIM_OC2_SetConfig+0xc0>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	4a1e      	ldr	r2, [pc, #120]	@ (800c3d8 <TIM_OC2_SetConfig+0x114>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d00f      	beq.n	800c384 <TIM_OC2_SetConfig+0xc0>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	4a1e      	ldr	r2, [pc, #120]	@ (800c3e0 <TIM_OC2_SetConfig+0x11c>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d00b      	beq.n	800c384 <TIM_OC2_SetConfig+0xc0>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	4a1d      	ldr	r2, [pc, #116]	@ (800c3e4 <TIM_OC2_SetConfig+0x120>)
 800c370:	4293      	cmp	r3, r2
 800c372:	d007      	beq.n	800c384 <TIM_OC2_SetConfig+0xc0>
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	4a1c      	ldr	r2, [pc, #112]	@ (800c3e8 <TIM_OC2_SetConfig+0x124>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d003      	beq.n	800c384 <TIM_OC2_SetConfig+0xc0>
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	4a17      	ldr	r2, [pc, #92]	@ (800c3dc <TIM_OC2_SetConfig+0x118>)
 800c380:	4293      	cmp	r3, r2
 800c382:	d113      	bne.n	800c3ac <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c38a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c392:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	695b      	ldr	r3, [r3, #20]
 800c398:	009b      	lsls	r3, r3, #2
 800c39a:	693a      	ldr	r2, [r7, #16]
 800c39c:	4313      	orrs	r3, r2
 800c39e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	699b      	ldr	r3, [r3, #24]
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	693a      	ldr	r2, [r7, #16]
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	693a      	ldr	r2, [r7, #16]
 800c3b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	685a      	ldr	r2, [r3, #4]
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	697a      	ldr	r2, [r7, #20]
 800c3c4:	621a      	str	r2, [r3, #32]
}
 800c3c6:	bf00      	nop
 800c3c8:	371c      	adds	r7, #28
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d0:	4770      	bx	lr
 800c3d2:	bf00      	nop
 800c3d4:	40012c00 	.word	0x40012c00
 800c3d8:	40013400 	.word	0x40013400
 800c3dc:	40015000 	.word	0x40015000
 800c3e0:	40014000 	.word	0x40014000
 800c3e4:	40014400 	.word	0x40014400
 800c3e8:	40014800 	.word	0x40014800

0800c3ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c3ec:	b480      	push	{r7}
 800c3ee:	b087      	sub	sp, #28
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
 800c3f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	6a1b      	ldr	r3, [r3, #32]
 800c3fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6a1b      	ldr	r3, [r3, #32]
 800c400:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	69db      	ldr	r3, [r3, #28]
 800c412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c41a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c41e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f023 0303 	bic.w	r3, r3, #3
 800c426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	68fa      	ldr	r2, [r7, #12]
 800c42e:	4313      	orrs	r3, r2
 800c430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	689b      	ldr	r3, [r3, #8]
 800c43e:	021b      	lsls	r3, r3, #8
 800c440:	697a      	ldr	r2, [r7, #20]
 800c442:	4313      	orrs	r3, r2
 800c444:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	4a2b      	ldr	r2, [pc, #172]	@ (800c4f8 <TIM_OC3_SetConfig+0x10c>)
 800c44a:	4293      	cmp	r3, r2
 800c44c:	d007      	beq.n	800c45e <TIM_OC3_SetConfig+0x72>
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	4a2a      	ldr	r2, [pc, #168]	@ (800c4fc <TIM_OC3_SetConfig+0x110>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d003      	beq.n	800c45e <TIM_OC3_SetConfig+0x72>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	4a29      	ldr	r2, [pc, #164]	@ (800c500 <TIM_OC3_SetConfig+0x114>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d10d      	bne.n	800c47a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c464:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	68db      	ldr	r3, [r3, #12]
 800c46a:	021b      	lsls	r3, r3, #8
 800c46c:	697a      	ldr	r2, [r7, #20]
 800c46e:	4313      	orrs	r3, r2
 800c470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c478:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	4a1e      	ldr	r2, [pc, #120]	@ (800c4f8 <TIM_OC3_SetConfig+0x10c>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	d013      	beq.n	800c4aa <TIM_OC3_SetConfig+0xbe>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	4a1d      	ldr	r2, [pc, #116]	@ (800c4fc <TIM_OC3_SetConfig+0x110>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d00f      	beq.n	800c4aa <TIM_OC3_SetConfig+0xbe>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	4a1d      	ldr	r2, [pc, #116]	@ (800c504 <TIM_OC3_SetConfig+0x118>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d00b      	beq.n	800c4aa <TIM_OC3_SetConfig+0xbe>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	4a1c      	ldr	r2, [pc, #112]	@ (800c508 <TIM_OC3_SetConfig+0x11c>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d007      	beq.n	800c4aa <TIM_OC3_SetConfig+0xbe>
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	4a1b      	ldr	r2, [pc, #108]	@ (800c50c <TIM_OC3_SetConfig+0x120>)
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	d003      	beq.n	800c4aa <TIM_OC3_SetConfig+0xbe>
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	4a16      	ldr	r2, [pc, #88]	@ (800c500 <TIM_OC3_SetConfig+0x114>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d113      	bne.n	800c4d2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c4b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c4b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	695b      	ldr	r3, [r3, #20]
 800c4be:	011b      	lsls	r3, r3, #4
 800c4c0:	693a      	ldr	r2, [r7, #16]
 800c4c2:	4313      	orrs	r3, r2
 800c4c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	699b      	ldr	r3, [r3, #24]
 800c4ca:	011b      	lsls	r3, r3, #4
 800c4cc:	693a      	ldr	r2, [r7, #16]
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	685a      	ldr	r2, [r3, #4]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	697a      	ldr	r2, [r7, #20]
 800c4ea:	621a      	str	r2, [r3, #32]
}
 800c4ec:	bf00      	nop
 800c4ee:	371c      	adds	r7, #28
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr
 800c4f8:	40012c00 	.word	0x40012c00
 800c4fc:	40013400 	.word	0x40013400
 800c500:	40015000 	.word	0x40015000
 800c504:	40014000 	.word	0x40014000
 800c508:	40014400 	.word	0x40014400
 800c50c:	40014800 	.word	0x40014800

0800c510 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c510:	b480      	push	{r7}
 800c512:	b087      	sub	sp, #28
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6a1b      	ldr	r3, [r3, #32]
 800c51e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6a1b      	ldr	r3, [r3, #32]
 800c524:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	69db      	ldr	r3, [r3, #28]
 800c536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c53e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c54a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	021b      	lsls	r3, r3, #8
 800c552:	68fa      	ldr	r2, [r7, #12]
 800c554:	4313      	orrs	r3, r2
 800c556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c558:	697b      	ldr	r3, [r7, #20]
 800c55a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c55e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	031b      	lsls	r3, r3, #12
 800c566:	697a      	ldr	r2, [r7, #20]
 800c568:	4313      	orrs	r3, r2
 800c56a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	4a2c      	ldr	r2, [pc, #176]	@ (800c620 <TIM_OC4_SetConfig+0x110>)
 800c570:	4293      	cmp	r3, r2
 800c572:	d007      	beq.n	800c584 <TIM_OC4_SetConfig+0x74>
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	4a2b      	ldr	r2, [pc, #172]	@ (800c624 <TIM_OC4_SetConfig+0x114>)
 800c578:	4293      	cmp	r3, r2
 800c57a:	d003      	beq.n	800c584 <TIM_OC4_SetConfig+0x74>
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	4a2a      	ldr	r2, [pc, #168]	@ (800c628 <TIM_OC4_SetConfig+0x118>)
 800c580:	4293      	cmp	r3, r2
 800c582:	d10d      	bne.n	800c5a0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c584:	697b      	ldr	r3, [r7, #20]
 800c586:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c58a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	68db      	ldr	r3, [r3, #12]
 800c590:	031b      	lsls	r3, r3, #12
 800c592:	697a      	ldr	r2, [r7, #20]
 800c594:	4313      	orrs	r3, r2
 800c596:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c598:	697b      	ldr	r3, [r7, #20]
 800c59a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c59e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	4a1f      	ldr	r2, [pc, #124]	@ (800c620 <TIM_OC4_SetConfig+0x110>)
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d013      	beq.n	800c5d0 <TIM_OC4_SetConfig+0xc0>
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	4a1e      	ldr	r2, [pc, #120]	@ (800c624 <TIM_OC4_SetConfig+0x114>)
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d00f      	beq.n	800c5d0 <TIM_OC4_SetConfig+0xc0>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	4a1e      	ldr	r2, [pc, #120]	@ (800c62c <TIM_OC4_SetConfig+0x11c>)
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	d00b      	beq.n	800c5d0 <TIM_OC4_SetConfig+0xc0>
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	4a1d      	ldr	r2, [pc, #116]	@ (800c630 <TIM_OC4_SetConfig+0x120>)
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	d007      	beq.n	800c5d0 <TIM_OC4_SetConfig+0xc0>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	4a1c      	ldr	r2, [pc, #112]	@ (800c634 <TIM_OC4_SetConfig+0x124>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	d003      	beq.n	800c5d0 <TIM_OC4_SetConfig+0xc0>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	4a17      	ldr	r2, [pc, #92]	@ (800c628 <TIM_OC4_SetConfig+0x118>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d113      	bne.n	800c5f8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c5d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c5de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	695b      	ldr	r3, [r3, #20]
 800c5e4:	019b      	lsls	r3, r3, #6
 800c5e6:	693a      	ldr	r2, [r7, #16]
 800c5e8:	4313      	orrs	r3, r2
 800c5ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	699b      	ldr	r3, [r3, #24]
 800c5f0:	019b      	lsls	r3, r3, #6
 800c5f2:	693a      	ldr	r2, [r7, #16]
 800c5f4:	4313      	orrs	r3, r2
 800c5f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	693a      	ldr	r2, [r7, #16]
 800c5fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	68fa      	ldr	r2, [r7, #12]
 800c602:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	685a      	ldr	r2, [r3, #4]
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	621a      	str	r2, [r3, #32]
}
 800c612:	bf00      	nop
 800c614:	371c      	adds	r7, #28
 800c616:	46bd      	mov	sp, r7
 800c618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61c:	4770      	bx	lr
 800c61e:	bf00      	nop
 800c620:	40012c00 	.word	0x40012c00
 800c624:	40013400 	.word	0x40013400
 800c628:	40015000 	.word	0x40015000
 800c62c:	40014000 	.word	0x40014000
 800c630:	40014400 	.word	0x40014400
 800c634:	40014800 	.word	0x40014800

0800c638 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c638:	b480      	push	{r7}
 800c63a:	b087      	sub	sp, #28
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
 800c640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6a1b      	ldr	r3, [r3, #32]
 800c646:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6a1b      	ldr	r3, [r3, #32]
 800c64c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	685b      	ldr	r3, [r3, #4]
 800c658:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c65e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c66a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	68fa      	ldr	r2, [r7, #12]
 800c672:	4313      	orrs	r3, r2
 800c674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c676:	693b      	ldr	r3, [r7, #16]
 800c678:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c67c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	689b      	ldr	r3, [r3, #8]
 800c682:	041b      	lsls	r3, r3, #16
 800c684:	693a      	ldr	r2, [r7, #16]
 800c686:	4313      	orrs	r3, r2
 800c688:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	4a19      	ldr	r2, [pc, #100]	@ (800c6f4 <TIM_OC5_SetConfig+0xbc>)
 800c68e:	4293      	cmp	r3, r2
 800c690:	d013      	beq.n	800c6ba <TIM_OC5_SetConfig+0x82>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	4a18      	ldr	r2, [pc, #96]	@ (800c6f8 <TIM_OC5_SetConfig+0xc0>)
 800c696:	4293      	cmp	r3, r2
 800c698:	d00f      	beq.n	800c6ba <TIM_OC5_SetConfig+0x82>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	4a17      	ldr	r2, [pc, #92]	@ (800c6fc <TIM_OC5_SetConfig+0xc4>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d00b      	beq.n	800c6ba <TIM_OC5_SetConfig+0x82>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	4a16      	ldr	r2, [pc, #88]	@ (800c700 <TIM_OC5_SetConfig+0xc8>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d007      	beq.n	800c6ba <TIM_OC5_SetConfig+0x82>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4a15      	ldr	r2, [pc, #84]	@ (800c704 <TIM_OC5_SetConfig+0xcc>)
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d003      	beq.n	800c6ba <TIM_OC5_SetConfig+0x82>
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	4a14      	ldr	r2, [pc, #80]	@ (800c708 <TIM_OC5_SetConfig+0xd0>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d109      	bne.n	800c6ce <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c6c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	021b      	lsls	r3, r3, #8
 800c6c8:	697a      	ldr	r2, [r7, #20]
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	697a      	ldr	r2, [r7, #20]
 800c6d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	68fa      	ldr	r2, [r7, #12]
 800c6d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	685a      	ldr	r2, [r3, #4]
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	693a      	ldr	r2, [r7, #16]
 800c6e6:	621a      	str	r2, [r3, #32]
}
 800c6e8:	bf00      	nop
 800c6ea:	371c      	adds	r7, #28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f2:	4770      	bx	lr
 800c6f4:	40012c00 	.word	0x40012c00
 800c6f8:	40013400 	.word	0x40013400
 800c6fc:	40014000 	.word	0x40014000
 800c700:	40014400 	.word	0x40014400
 800c704:	40014800 	.word	0x40014800
 800c708:	40015000 	.word	0x40015000

0800c70c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b087      	sub	sp, #28
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
 800c714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6a1b      	ldr	r3, [r3, #32]
 800c71a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6a1b      	ldr	r3, [r3, #32]
 800c720:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	685b      	ldr	r3, [r3, #4]
 800c72c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c73a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c73e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	021b      	lsls	r3, r3, #8
 800c746:	68fa      	ldr	r2, [r7, #12]
 800c748:	4313      	orrs	r3, r2
 800c74a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c752:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	689b      	ldr	r3, [r3, #8]
 800c758:	051b      	lsls	r3, r3, #20
 800c75a:	693a      	ldr	r2, [r7, #16]
 800c75c:	4313      	orrs	r3, r2
 800c75e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	4a1a      	ldr	r2, [pc, #104]	@ (800c7cc <TIM_OC6_SetConfig+0xc0>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d013      	beq.n	800c790 <TIM_OC6_SetConfig+0x84>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4a19      	ldr	r2, [pc, #100]	@ (800c7d0 <TIM_OC6_SetConfig+0xc4>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d00f      	beq.n	800c790 <TIM_OC6_SetConfig+0x84>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	4a18      	ldr	r2, [pc, #96]	@ (800c7d4 <TIM_OC6_SetConfig+0xc8>)
 800c774:	4293      	cmp	r3, r2
 800c776:	d00b      	beq.n	800c790 <TIM_OC6_SetConfig+0x84>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	4a17      	ldr	r2, [pc, #92]	@ (800c7d8 <TIM_OC6_SetConfig+0xcc>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d007      	beq.n	800c790 <TIM_OC6_SetConfig+0x84>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	4a16      	ldr	r2, [pc, #88]	@ (800c7dc <TIM_OC6_SetConfig+0xd0>)
 800c784:	4293      	cmp	r3, r2
 800c786:	d003      	beq.n	800c790 <TIM_OC6_SetConfig+0x84>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	4a15      	ldr	r2, [pc, #84]	@ (800c7e0 <TIM_OC6_SetConfig+0xd4>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d109      	bne.n	800c7a4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c796:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	695b      	ldr	r3, [r3, #20]
 800c79c:	029b      	lsls	r3, r3, #10
 800c79e:	697a      	ldr	r2, [r7, #20]
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	697a      	ldr	r2, [r7, #20]
 800c7a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	68fa      	ldr	r2, [r7, #12]
 800c7ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	685a      	ldr	r2, [r3, #4]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	693a      	ldr	r2, [r7, #16]
 800c7bc:	621a      	str	r2, [r3, #32]
}
 800c7be:	bf00      	nop
 800c7c0:	371c      	adds	r7, #28
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c8:	4770      	bx	lr
 800c7ca:	bf00      	nop
 800c7cc:	40012c00 	.word	0x40012c00
 800c7d0:	40013400 	.word	0x40013400
 800c7d4:	40014000 	.word	0x40014000
 800c7d8:	40014400 	.word	0x40014400
 800c7dc:	40014800 	.word	0x40014800
 800c7e0:	40015000 	.word	0x40015000

0800c7e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b087      	sub	sp, #28
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	60f8      	str	r0, [r7, #12]
 800c7ec:	60b9      	str	r1, [r7, #8]
 800c7ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6a1b      	ldr	r3, [r3, #32]
 800c7f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	6a1b      	ldr	r3, [r3, #32]
 800c7fa:	f023 0201 	bic.w	r2, r3, #1
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	699b      	ldr	r3, [r3, #24]
 800c806:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c80e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	011b      	lsls	r3, r3, #4
 800c814:	693a      	ldr	r2, [r7, #16]
 800c816:	4313      	orrs	r3, r2
 800c818:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c81a:	697b      	ldr	r3, [r7, #20]
 800c81c:	f023 030a 	bic.w	r3, r3, #10
 800c820:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c822:	697a      	ldr	r2, [r7, #20]
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	4313      	orrs	r3, r2
 800c828:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	693a      	ldr	r2, [r7, #16]
 800c82e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	697a      	ldr	r2, [r7, #20]
 800c834:	621a      	str	r2, [r3, #32]
}
 800c836:	bf00      	nop
 800c838:	371c      	adds	r7, #28
 800c83a:	46bd      	mov	sp, r7
 800c83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c840:	4770      	bx	lr

0800c842 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c842:	b480      	push	{r7}
 800c844:	b087      	sub	sp, #28
 800c846:	af00      	add	r7, sp, #0
 800c848:	60f8      	str	r0, [r7, #12]
 800c84a:	60b9      	str	r1, [r7, #8]
 800c84c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	6a1b      	ldr	r3, [r3, #32]
 800c852:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	6a1b      	ldr	r3, [r3, #32]
 800c858:	f023 0210 	bic.w	r2, r3, #16
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c86c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	031b      	lsls	r3, r3, #12
 800c872:	693a      	ldr	r2, [r7, #16]
 800c874:	4313      	orrs	r3, r2
 800c876:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c87e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	011b      	lsls	r3, r3, #4
 800c884:	697a      	ldr	r2, [r7, #20]
 800c886:	4313      	orrs	r3, r2
 800c888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	693a      	ldr	r2, [r7, #16]
 800c88e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	697a      	ldr	r2, [r7, #20]
 800c894:	621a      	str	r2, [r3, #32]
}
 800c896:	bf00      	nop
 800c898:	371c      	adds	r7, #28
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr

0800c8a2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c8a2:	b480      	push	{r7}
 800c8a4:	b085      	sub	sp, #20
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	6078      	str	r0, [r7, #4]
 800c8aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	689b      	ldr	r3, [r3, #8]
 800c8b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c8b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c8be:	683a      	ldr	r2, [r7, #0]
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	f043 0307 	orr.w	r3, r3, #7
 800c8c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	68fa      	ldr	r2, [r7, #12]
 800c8ce:	609a      	str	r2, [r3, #8]
}
 800c8d0:	bf00      	nop
 800c8d2:	3714      	adds	r7, #20
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr

0800c8dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b087      	sub	sp, #28
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	607a      	str	r2, [r7, #4]
 800c8e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	689b      	ldr	r3, [r3, #8]
 800c8ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c8f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	021a      	lsls	r2, r3, #8
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	431a      	orrs	r2, r3
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	4313      	orrs	r3, r2
 800c904:	697a      	ldr	r2, [r7, #20]
 800c906:	4313      	orrs	r3, r2
 800c908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	697a      	ldr	r2, [r7, #20]
 800c90e:	609a      	str	r2, [r3, #8]
}
 800c910:	bf00      	nop
 800c912:	371c      	adds	r7, #28
 800c914:	46bd      	mov	sp, r7
 800c916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91a:	4770      	bx	lr

0800c91c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c91c:	b480      	push	{r7}
 800c91e:	b087      	sub	sp, #28
 800c920:	af00      	add	r7, sp, #0
 800c922:	60f8      	str	r0, [r7, #12]
 800c924:	60b9      	str	r1, [r7, #8]
 800c926:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	f003 031f 	and.w	r3, r3, #31
 800c92e:	2201      	movs	r2, #1
 800c930:	fa02 f303 	lsl.w	r3, r2, r3
 800c934:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6a1a      	ldr	r2, [r3, #32]
 800c93a:	697b      	ldr	r3, [r7, #20]
 800c93c:	43db      	mvns	r3, r3
 800c93e:	401a      	ands	r2, r3
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	6a1a      	ldr	r2, [r3, #32]
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	f003 031f 	and.w	r3, r3, #31
 800c94e:	6879      	ldr	r1, [r7, #4]
 800c950:	fa01 f303 	lsl.w	r3, r1, r3
 800c954:	431a      	orrs	r2, r3
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	621a      	str	r2, [r3, #32]
}
 800c95a:	bf00      	nop
 800c95c:	371c      	adds	r7, #28
 800c95e:	46bd      	mov	sp, r7
 800c960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c964:	4770      	bx	lr
	...

0800c968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c968:	b480      	push	{r7}
 800c96a:	b085      	sub	sp, #20
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c978:	2b01      	cmp	r3, #1
 800c97a:	d101      	bne.n	800c980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c97c:	2302      	movs	r3, #2
 800c97e:	e06f      	b.n	800ca60 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2201      	movs	r2, #1
 800c984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2202      	movs	r2, #2
 800c98c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	685b      	ldr	r3, [r3, #4]
 800c996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	689b      	ldr	r3, [r3, #8]
 800c99e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	4a31      	ldr	r2, [pc, #196]	@ (800ca6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d009      	beq.n	800c9be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	4a30      	ldr	r2, [pc, #192]	@ (800ca70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d004      	beq.n	800c9be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	4a2e      	ldr	r2, [pc, #184]	@ (800ca74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c9ba:	4293      	cmp	r3, r2
 800c9bc:	d108      	bne.n	800c9d0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c9c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	685b      	ldr	r3, [r3, #4]
 800c9ca:	68fa      	ldr	r2, [r7, #12]
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c9d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	68fa      	ldr	r2, [r7, #12]
 800c9ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	4a1e      	ldr	r2, [pc, #120]	@ (800ca6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c9f4:	4293      	cmp	r3, r2
 800c9f6:	d01d      	beq.n	800ca34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca00:	d018      	beq.n	800ca34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4a1c      	ldr	r2, [pc, #112]	@ (800ca78 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d013      	beq.n	800ca34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	4a1a      	ldr	r2, [pc, #104]	@ (800ca7c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d00e      	beq.n	800ca34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	4a15      	ldr	r2, [pc, #84]	@ (800ca70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d009      	beq.n	800ca34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	4a16      	ldr	r2, [pc, #88]	@ (800ca80 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d004      	beq.n	800ca34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	4a11      	ldr	r2, [pc, #68]	@ (800ca74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d10c      	bne.n	800ca4e <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	689b      	ldr	r3, [r3, #8]
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	4313      	orrs	r3, r2
 800ca44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	68ba      	ldr	r2, [r7, #8]
 800ca4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	2201      	movs	r2, #1
 800ca52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ca5e:	2300      	movs	r3, #0
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3714      	adds	r7, #20
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr
 800ca6c:	40012c00 	.word	0x40012c00
 800ca70:	40013400 	.word	0x40013400
 800ca74:	40015000 	.word	0x40015000
 800ca78:	40000400 	.word	0x40000400
 800ca7c:	40000800 	.word	0x40000800
 800ca80:	40014000 	.word	0x40014000

0800ca84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b085      	sub	sp, #20
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
 800ca8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d101      	bne.n	800caa0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ca9c:	2302      	movs	r3, #2
 800ca9e:	e078      	b.n	800cb92 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	68db      	ldr	r3, [r3, #12]
 800cab2:	4313      	orrs	r3, r2
 800cab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	4313      	orrs	r3, r2
 800cac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	685b      	ldr	r3, [r3, #4]
 800cace:	4313      	orrs	r3, r2
 800cad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4313      	orrs	r3, r2
 800cade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	691b      	ldr	r3, [r3, #16]
 800caea:	4313      	orrs	r3, r2
 800caec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	695b      	ldr	r3, [r3, #20]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb06:	4313      	orrs	r3, r2
 800cb08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	699b      	ldr	r3, [r3, #24]
 800cb14:	041b      	lsls	r3, r3, #16
 800cb16:	4313      	orrs	r3, r2
 800cb18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	69db      	ldr	r3, [r3, #28]
 800cb24:	4313      	orrs	r3, r2
 800cb26:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	4a1c      	ldr	r2, [pc, #112]	@ (800cba0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d009      	beq.n	800cb46 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	4a1b      	ldr	r2, [pc, #108]	@ (800cba4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d004      	beq.n	800cb46 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4a19      	ldr	r2, [pc, #100]	@ (800cba8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d11c      	bne.n	800cb80 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb50:	051b      	lsls	r3, r3, #20
 800cb52:	4313      	orrs	r3, r2
 800cb54:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	6a1b      	ldr	r3, [r3, #32]
 800cb60:	4313      	orrs	r3, r2
 800cb62:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb6e:	4313      	orrs	r3, r2
 800cb70:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	68fa      	ldr	r2, [r7, #12]
 800cb86:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cb90:	2300      	movs	r3, #0
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3714      	adds	r7, #20
 800cb96:	46bd      	mov	sp, r7
 800cb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9c:	4770      	bx	lr
 800cb9e:	bf00      	nop
 800cba0:	40012c00 	.word	0x40012c00
 800cba4:	40013400 	.word	0x40013400
 800cba8:	40015000 	.word	0x40015000

0800cbac <HAL_TIMEx_ConfigEncoderIndex>:
  * @param  sEncoderIndexConfig Encoder index configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigEncoderIndex(TIM_HandleTypeDef *htim,
                                               TIMEx_EncoderIndexConfigTypeDef *sEncoderIndexConfig)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b082      	sub	sp, #8
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FUNCTIONAL_STATE(sEncoderIndexConfig->FirstIndexEnable));
  assert_param(IS_TIM_ENCODERINDEX_POSITION(sEncoderIndexConfig->Position));
  assert_param(IS_TIM_ENCODERINDEX_DIRECTION(sEncoderIndexConfig->Direction));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cbbc:	2b01      	cmp	r3, #1
 800cbbe:	d101      	bne.n	800cbc4 <HAL_TIMEx_ConfigEncoderIndex+0x18>
 800cbc0:	2302      	movs	r3, #2
 800cbc2:	e02a      	b.n	800cc1a <HAL_TIMEx_ConfigEncoderIndex+0x6e>
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2201      	movs	r2, #1
 800cbc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Configures the TIMx External Trigger (ETR) which is used as Index input */
  TIM_ETR_SetConfig(htim->Instance,
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6818      	ldr	r0, [r3, #0]
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	6859      	ldr	r1, [r3, #4]
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	689b      	ldr	r3, [r3, #8]
 800cbdc:	f7ff fe7e 	bl	800c8dc <TIM_ETR_SetConfig>
                    sEncoderIndexConfig->Prescaler,
                    sEncoderIndexConfig->Polarity,
                    sEncoderIndexConfig->Filter);

  /* Configures the encoder index */
  MODIFY_REG(htim->Instance->ECR,
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbe6:	f023 02e6 	bic.w	r2, r3, #230	@ 0xe6
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	695b      	ldr	r3, [r3, #20]
 800cbee:	6839      	ldr	r1, [r7, #0]
 800cbf0:	7b09      	ldrb	r1, [r1, #12]
 800cbf2:	2901      	cmp	r1, #1
 800cbf4:	d101      	bne.n	800cbfa <HAL_TIMEx_ConfigEncoderIndex+0x4e>
 800cbf6:	2120      	movs	r1, #32
 800cbf8:	e000      	b.n	800cbfc <HAL_TIMEx_ConfigEncoderIndex+0x50>
 800cbfa:	2100      	movs	r1, #0
 800cbfc:	4319      	orrs	r1, r3
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	430b      	orrs	r3, r1
 800cc04:	431a      	orrs	r2, r3
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f042 0201 	orr.w	r2, r2, #1
 800cc0e:	659a      	str	r2, [r3, #88]	@ 0x58
             (sEncoderIndexConfig->Direction |
              ((sEncoderIndexConfig->FirstIndexEnable == ENABLE) ? (0x1U << TIM_ECR_FIDX_Pos) : 0U) |
              sEncoderIndexConfig->Position |
              TIM_ECR_IE));

  __HAL_UNLOCK(htim);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2200      	movs	r2, #0
 800cc14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cc18:	2300      	movs	r3, #0
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	3708      	adds	r7, #8
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	bd80      	pop	{r7, pc}

0800cc22 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cc22:	b480      	push	{r7}
 800cc24:	b083      	sub	sp, #12
 800cc26:	af00      	add	r7, sp, #0
 800cc28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cc2a:	bf00      	nop
 800cc2c:	370c      	adds	r7, #12
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr

0800cc36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cc36:	b480      	push	{r7}
 800cc38:	b083      	sub	sp, #12
 800cc3a:	af00      	add	r7, sp, #0
 800cc3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cc3e:	bf00      	nop
 800cc40:	370c      	adds	r7, #12
 800cc42:	46bd      	mov	sp, r7
 800cc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc48:	4770      	bx	lr

0800cc4a <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cc4a:	b480      	push	{r7}
 800cc4c:	b083      	sub	sp, #12
 800cc4e:	af00      	add	r7, sp, #0
 800cc50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cc52:	bf00      	nop
 800cc54:	370c      	adds	r7, #12
 800cc56:	46bd      	mov	sp, r7
 800cc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5c:	4770      	bx	lr

0800cc5e <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800cc5e:	b480      	push	{r7}
 800cc60:	b083      	sub	sp, #12
 800cc62:	af00      	add	r7, sp, #0
 800cc64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800cc66:	bf00      	nop
 800cc68:	370c      	adds	r7, #12
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc70:	4770      	bx	lr

0800cc72 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800cc72:	b480      	push	{r7}
 800cc74:	b083      	sub	sp, #12
 800cc76:	af00      	add	r7, sp, #0
 800cc78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800cc7a:	bf00      	nop
 800cc7c:	370c      	adds	r7, #12
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc84:	4770      	bx	lr

0800cc86 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800cc86:	b480      	push	{r7}
 800cc88:	b083      	sub	sp, #12
 800cc8a:	af00      	add	r7, sp, #0
 800cc8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800cc8e:	bf00      	nop
 800cc90:	370c      	adds	r7, #12
 800cc92:	46bd      	mov	sp, r7
 800cc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc98:	4770      	bx	lr

0800cc9a <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800cc9a:	b480      	push	{r7}
 800cc9c:	b083      	sub	sp, #12
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800cca2:	bf00      	nop
 800cca4:	370c      	adds	r7, #12
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr

0800ccae <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ccae:	b580      	push	{r7, lr}
 800ccb0:	b082      	sub	sp, #8
 800ccb2:	af00      	add	r7, sp, #0
 800ccb4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d101      	bne.n	800ccc0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e042      	b.n	800cd46 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d106      	bne.n	800ccd8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	2200      	movs	r2, #0
 800ccce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f7f6 f92a 	bl	8002f2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2224      	movs	r2, #36	@ 0x24
 800ccdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	681a      	ldr	r2, [r3, #0]
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f022 0201 	bic.w	r2, r2, #1
 800ccee:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d002      	beq.n	800ccfe <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f001 f833 	bl	800dd64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	f000 fd34 	bl	800d76c <UART_SetConfig>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d101      	bne.n	800cd0e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	e01b      	b.n	800cd46 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	685a      	ldr	r2, [r3, #4]
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cd1c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	689a      	ldr	r2, [r3, #8]
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cd2c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	681a      	ldr	r2, [r3, #0]
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	f042 0201 	orr.w	r2, r2, #1
 800cd3c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f001 f8b2 	bl	800dea8 <UART_CheckIdleState>
 800cd44:	4603      	mov	r3, r0
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3708      	adds	r7, #8
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}

0800cd4e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cd4e:	b580      	push	{r7, lr}
 800cd50:	b08a      	sub	sp, #40	@ 0x28
 800cd52:	af02      	add	r7, sp, #8
 800cd54:	60f8      	str	r0, [r7, #12]
 800cd56:	60b9      	str	r1, [r7, #8]
 800cd58:	603b      	str	r3, [r7, #0]
 800cd5a:	4613      	mov	r3, r2
 800cd5c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd64:	2b20      	cmp	r3, #32
 800cd66:	d17b      	bne.n	800ce60 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d002      	beq.n	800cd74 <HAL_UART_Transmit+0x26>
 800cd6e:	88fb      	ldrh	r3, [r7, #6]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d101      	bne.n	800cd78 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800cd74:	2301      	movs	r3, #1
 800cd76:	e074      	b.n	800ce62 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	2221      	movs	r2, #33	@ 0x21
 800cd84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cd88:	f7f7 ff88 	bl	8004c9c <HAL_GetTick>
 800cd8c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	88fa      	ldrh	r2, [r7, #6]
 800cd92:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	88fa      	ldrh	r2, [r7, #6]
 800cd9a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	689b      	ldr	r3, [r3, #8]
 800cda2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cda6:	d108      	bne.n	800cdba <HAL_UART_Transmit+0x6c>
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	691b      	ldr	r3, [r3, #16]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d104      	bne.n	800cdba <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	61bb      	str	r3, [r7, #24]
 800cdb8:	e003      	b.n	800cdc2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cdc2:	e030      	b.n	800ce26 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	9300      	str	r3, [sp, #0]
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	2180      	movs	r1, #128	@ 0x80
 800cdce:	68f8      	ldr	r0, [r7, #12]
 800cdd0:	f001 f914 	bl	800dffc <UART_WaitOnFlagUntilTimeout>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d005      	beq.n	800cde6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	2220      	movs	r2, #32
 800cdde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800cde2:	2303      	movs	r3, #3
 800cde4:	e03d      	b.n	800ce62 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800cde6:	69fb      	ldr	r3, [r7, #28]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d10b      	bne.n	800ce04 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cdec:	69bb      	ldr	r3, [r7, #24]
 800cdee:	881b      	ldrh	r3, [r3, #0]
 800cdf0:	461a      	mov	r2, r3
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cdfa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cdfc:	69bb      	ldr	r3, [r7, #24]
 800cdfe:	3302      	adds	r3, #2
 800ce00:	61bb      	str	r3, [r7, #24]
 800ce02:	e007      	b.n	800ce14 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	781a      	ldrb	r2, [r3, #0]
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ce0e:	69fb      	ldr	r3, [r7, #28]
 800ce10:	3301      	adds	r3, #1
 800ce12:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ce1a:	b29b      	uxth	r3, r3
 800ce1c:	3b01      	subs	r3, #1
 800ce1e:	b29a      	uxth	r2, r3
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1c8      	bne.n	800cdc4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	9300      	str	r3, [sp, #0]
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	2140      	movs	r1, #64	@ 0x40
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f001 f8dd 	bl	800dffc <UART_WaitOnFlagUntilTimeout>
 800ce42:	4603      	mov	r3, r0
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d005      	beq.n	800ce54 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	2220      	movs	r2, #32
 800ce4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ce50:	2303      	movs	r3, #3
 800ce52:	e006      	b.n	800ce62 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	2220      	movs	r2, #32
 800ce58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	e000      	b.n	800ce62 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ce60:	2302      	movs	r3, #2
  }
}
 800ce62:	4618      	mov	r0, r3
 800ce64:	3720      	adds	r7, #32
 800ce66:	46bd      	mov	sp, r7
 800ce68:	bd80      	pop	{r7, pc}

0800ce6a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ce6a:	b580      	push	{r7, lr}
 800ce6c:	b08a      	sub	sp, #40	@ 0x28
 800ce6e:	af02      	add	r7, sp, #8
 800ce70:	60f8      	str	r0, [r7, #12]
 800ce72:	60b9      	str	r1, [r7, #8]
 800ce74:	603b      	str	r3, [r7, #0]
 800ce76:	4613      	mov	r3, r2
 800ce78:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ce80:	2b20      	cmp	r3, #32
 800ce82:	f040 80b5 	bne.w	800cff0 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d002      	beq.n	800ce92 <HAL_UART_Receive+0x28>
 800ce8c:	88fb      	ldrh	r3, [r7, #6]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d101      	bne.n	800ce96 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800ce92:	2301      	movs	r3, #1
 800ce94:	e0ad      	b.n	800cff2 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	2200      	movs	r2, #0
 800ce9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	2222      	movs	r2, #34	@ 0x22
 800cea2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	2200      	movs	r2, #0
 800ceaa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ceac:	f7f7 fef6 	bl	8004c9c <HAL_GetTick>
 800ceb0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	88fa      	ldrh	r2, [r7, #6]
 800ceb6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	88fa      	ldrh	r2, [r7, #6]
 800cebe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	689b      	ldr	r3, [r3, #8]
 800cec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ceca:	d10e      	bne.n	800ceea <HAL_UART_Receive+0x80>
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	691b      	ldr	r3, [r3, #16]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d105      	bne.n	800cee0 <HAL_UART_Receive+0x76>
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ceda:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cede:	e02d      	b.n	800cf3c <HAL_UART_Receive+0xd2>
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	22ff      	movs	r2, #255	@ 0xff
 800cee4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cee8:	e028      	b.n	800cf3c <HAL_UART_Receive+0xd2>
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	689b      	ldr	r3, [r3, #8]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d10d      	bne.n	800cf0e <HAL_UART_Receive+0xa4>
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	691b      	ldr	r3, [r3, #16]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d104      	bne.n	800cf04 <HAL_UART_Receive+0x9a>
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	22ff      	movs	r2, #255	@ 0xff
 800cefe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cf02:	e01b      	b.n	800cf3c <HAL_UART_Receive+0xd2>
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	227f      	movs	r2, #127	@ 0x7f
 800cf08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cf0c:	e016      	b.n	800cf3c <HAL_UART_Receive+0xd2>
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	689b      	ldr	r3, [r3, #8]
 800cf12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf16:	d10d      	bne.n	800cf34 <HAL_UART_Receive+0xca>
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	691b      	ldr	r3, [r3, #16]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d104      	bne.n	800cf2a <HAL_UART_Receive+0xc0>
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	227f      	movs	r2, #127	@ 0x7f
 800cf24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cf28:	e008      	b.n	800cf3c <HAL_UART_Receive+0xd2>
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	223f      	movs	r2, #63	@ 0x3f
 800cf2e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cf32:	e003      	b.n	800cf3c <HAL_UART_Receive+0xd2>
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2200      	movs	r2, #0
 800cf38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cf42:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	689b      	ldr	r3, [r3, #8]
 800cf48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf4c:	d108      	bne.n	800cf60 <HAL_UART_Receive+0xf6>
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	691b      	ldr	r3, [r3, #16]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d104      	bne.n	800cf60 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800cf56:	2300      	movs	r3, #0
 800cf58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	61bb      	str	r3, [r7, #24]
 800cf5e:	e003      	b.n	800cf68 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cf64:	2300      	movs	r3, #0
 800cf66:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800cf68:	e036      	b.n	800cfd8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800cf6a:	683b      	ldr	r3, [r7, #0]
 800cf6c:	9300      	str	r3, [sp, #0]
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	2200      	movs	r2, #0
 800cf72:	2120      	movs	r1, #32
 800cf74:	68f8      	ldr	r0, [r7, #12]
 800cf76:	f001 f841 	bl	800dffc <UART_WaitOnFlagUntilTimeout>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d005      	beq.n	800cf8c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2220      	movs	r2, #32
 800cf84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800cf88:	2303      	movs	r3, #3
 800cf8a:	e032      	b.n	800cff2 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800cf8c:	69fb      	ldr	r3, [r7, #28]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d10c      	bne.n	800cfac <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf98:	b29a      	uxth	r2, r3
 800cf9a:	8a7b      	ldrh	r3, [r7, #18]
 800cf9c:	4013      	ands	r3, r2
 800cf9e:	b29a      	uxth	r2, r3
 800cfa0:	69bb      	ldr	r3, [r7, #24]
 800cfa2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800cfa4:	69bb      	ldr	r3, [r7, #24]
 800cfa6:	3302      	adds	r3, #2
 800cfa8:	61bb      	str	r3, [r7, #24]
 800cfaa:	e00c      	b.n	800cfc6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfb2:	b2da      	uxtb	r2, r3
 800cfb4:	8a7b      	ldrh	r3, [r7, #18]
 800cfb6:	b2db      	uxtb	r3, r3
 800cfb8:	4013      	ands	r3, r2
 800cfba:	b2da      	uxtb	r2, r3
 800cfbc:	69fb      	ldr	r3, [r7, #28]
 800cfbe:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800cfc0:	69fb      	ldr	r3, [r7, #28]
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfcc:	b29b      	uxth	r3, r3
 800cfce:	3b01      	subs	r3, #1
 800cfd0:	b29a      	uxth	r2, r3
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfde:	b29b      	uxth	r3, r3
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d1c2      	bne.n	800cf6a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2220      	movs	r2, #32
 800cfe8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800cfec:	2300      	movs	r3, #0
 800cfee:	e000      	b.n	800cff2 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800cff0:	2302      	movs	r3, #2
  }
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	3720      	adds	r7, #32
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}
	...

0800cffc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b08a      	sub	sp, #40	@ 0x28
 800d000:	af00      	add	r7, sp, #0
 800d002:	60f8      	str	r0, [r7, #12]
 800d004:	60b9      	str	r1, [r7, #8]
 800d006:	4613      	mov	r3, r2
 800d008:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d010:	2b20      	cmp	r3, #32
 800d012:	d137      	bne.n	800d084 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d002      	beq.n	800d020 <HAL_UART_Receive_IT+0x24>
 800d01a:	88fb      	ldrh	r3, [r7, #6]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d101      	bne.n	800d024 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	e030      	b.n	800d086 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2200      	movs	r2, #0
 800d028:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	4a18      	ldr	r2, [pc, #96]	@ (800d090 <HAL_UART_Receive_IT+0x94>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d01f      	beq.n	800d074 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	685b      	ldr	r3, [r3, #4]
 800d03a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d018      	beq.n	800d074 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	e853 3f00 	ldrex	r3, [r3]
 800d04e:	613b      	str	r3, [r7, #16]
   return(result);
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d056:	627b      	str	r3, [r7, #36]	@ 0x24
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	461a      	mov	r2, r3
 800d05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d060:	623b      	str	r3, [r7, #32]
 800d062:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d064:	69f9      	ldr	r1, [r7, #28]
 800d066:	6a3a      	ldr	r2, [r7, #32]
 800d068:	e841 2300 	strex	r3, r2, [r1]
 800d06c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d1e6      	bne.n	800d042 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d074:	88fb      	ldrh	r3, [r7, #6]
 800d076:	461a      	mov	r2, r3
 800d078:	68b9      	ldr	r1, [r7, #8]
 800d07a:	68f8      	ldr	r0, [r7, #12]
 800d07c:	f001 f82c 	bl	800e0d8 <UART_Start_Receive_IT>
 800d080:	4603      	mov	r3, r0
 800d082:	e000      	b.n	800d086 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d084:	2302      	movs	r3, #2
  }
}
 800d086:	4618      	mov	r0, r3
 800d088:	3728      	adds	r7, #40	@ 0x28
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
 800d08e:	bf00      	nop
 800d090:	40008000 	.word	0x40008000

0800d094 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b0ba      	sub	sp, #232	@ 0xe8
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	69db      	ldr	r3, [r3, #28]
 800d0a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	689b      	ldr	r3, [r3, #8]
 800d0b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d0ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d0be:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d0c2:	4013      	ands	r3, r2
 800d0c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d0c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d11b      	bne.n	800d108 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d0d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0d4:	f003 0320 	and.w	r3, r3, #32
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d015      	beq.n	800d108 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d0dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d0e0:	f003 0320 	and.w	r3, r3, #32
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d105      	bne.n	800d0f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d0e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d0ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d009      	beq.n	800d108 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	f000 8300 	beq.w	800d6fe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d102:	6878      	ldr	r0, [r7, #4]
 800d104:	4798      	blx	r3
      }
      return;
 800d106:	e2fa      	b.n	800d6fe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d108:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	f000 8123 	beq.w	800d358 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d112:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d116:	4b8d      	ldr	r3, [pc, #564]	@ (800d34c <HAL_UART_IRQHandler+0x2b8>)
 800d118:	4013      	ands	r3, r2
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d106      	bne.n	800d12c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d11e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d122:	4b8b      	ldr	r3, [pc, #556]	@ (800d350 <HAL_UART_IRQHandler+0x2bc>)
 800d124:	4013      	ands	r3, r2
 800d126:	2b00      	cmp	r3, #0
 800d128:	f000 8116 	beq.w	800d358 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d12c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d130:	f003 0301 	and.w	r3, r3, #1
 800d134:	2b00      	cmp	r3, #0
 800d136:	d011      	beq.n	800d15c <HAL_UART_IRQHandler+0xc8>
 800d138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d13c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d140:	2b00      	cmp	r3, #0
 800d142:	d00b      	beq.n	800d15c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	2201      	movs	r2, #1
 800d14a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d152:	f043 0201 	orr.w	r2, r3, #1
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d15c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d160:	f003 0302 	and.w	r3, r3, #2
 800d164:	2b00      	cmp	r3, #0
 800d166:	d011      	beq.n	800d18c <HAL_UART_IRQHandler+0xf8>
 800d168:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d16c:	f003 0301 	and.w	r3, r3, #1
 800d170:	2b00      	cmp	r3, #0
 800d172:	d00b      	beq.n	800d18c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	2202      	movs	r2, #2
 800d17a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d182:	f043 0204 	orr.w	r2, r3, #4
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d18c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d190:	f003 0304 	and.w	r3, r3, #4
 800d194:	2b00      	cmp	r3, #0
 800d196:	d011      	beq.n	800d1bc <HAL_UART_IRQHandler+0x128>
 800d198:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d19c:	f003 0301 	and.w	r3, r3, #1
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d00b      	beq.n	800d1bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	2204      	movs	r2, #4
 800d1aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1b2:	f043 0202 	orr.w	r2, r3, #2
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d1bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1c0:	f003 0308 	and.w	r3, r3, #8
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d017      	beq.n	800d1f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d1c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1cc:	f003 0320 	and.w	r3, r3, #32
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d105      	bne.n	800d1e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d1d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d1d8:	4b5c      	ldr	r3, [pc, #368]	@ (800d34c <HAL_UART_IRQHandler+0x2b8>)
 800d1da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d00b      	beq.n	800d1f8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	2208      	movs	r2, #8
 800d1e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1ee:	f043 0208 	orr.w	r2, r3, #8
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d1f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d200:	2b00      	cmp	r3, #0
 800d202:	d012      	beq.n	800d22a <HAL_UART_IRQHandler+0x196>
 800d204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d208:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d00c      	beq.n	800d22a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d218:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d220:	f043 0220 	orr.w	r2, r3, #32
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d230:	2b00      	cmp	r3, #0
 800d232:	f000 8266 	beq.w	800d702 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d23a:	f003 0320 	and.w	r3, r3, #32
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d013      	beq.n	800d26a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d246:	f003 0320 	and.w	r3, r3, #32
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d105      	bne.n	800d25a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d24e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d256:	2b00      	cmp	r3, #0
 800d258:	d007      	beq.n	800d26a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d003      	beq.n	800d26a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d270:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	689b      	ldr	r3, [r3, #8]
 800d27a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d27e:	2b40      	cmp	r3, #64	@ 0x40
 800d280:	d005      	beq.n	800d28e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d286:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d054      	beq.n	800d338 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f001 f844 	bl	800e31c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	689b      	ldr	r3, [r3, #8]
 800d29a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d29e:	2b40      	cmp	r3, #64	@ 0x40
 800d2a0:	d146      	bne.n	800d330 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	3308      	adds	r3, #8
 800d2a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d2b0:	e853 3f00 	ldrex	r3, [r3]
 800d2b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d2b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d2bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	3308      	adds	r3, #8
 800d2ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d2ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d2d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d2da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d2de:	e841 2300 	strex	r3, r2, [r1]
 800d2e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d2e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d1d9      	bne.n	800d2a2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d017      	beq.n	800d328 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d2fe:	4a15      	ldr	r2, [pc, #84]	@ (800d354 <HAL_UART_IRQHandler+0x2c0>)
 800d300:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d308:	4618      	mov	r0, r3
 800d30a:	f7f8 ffea 	bl	80062e2 <HAL_DMA_Abort_IT>
 800d30e:	4603      	mov	r3, r0
 800d310:	2b00      	cmp	r3, #0
 800d312:	d019      	beq.n	800d348 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d31a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d322:	4610      	mov	r0, r2
 800d324:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d326:	e00f      	b.n	800d348 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	f000 fa09 	bl	800d740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d32e:	e00b      	b.n	800d348 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f000 fa05 	bl	800d740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d336:	e007      	b.n	800d348 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f000 fa01 	bl	800d740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	2200      	movs	r2, #0
 800d342:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d346:	e1dc      	b.n	800d702 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d348:	bf00      	nop
    return;
 800d34a:	e1da      	b.n	800d702 <HAL_UART_IRQHandler+0x66e>
 800d34c:	10000001 	.word	0x10000001
 800d350:	04000120 	.word	0x04000120
 800d354:	0800e3e9 	.word	0x0800e3e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	f040 8170 	bne.w	800d642 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d366:	f003 0310 	and.w	r3, r3, #16
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	f000 8169 	beq.w	800d642 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d374:	f003 0310 	and.w	r3, r3, #16
 800d378:	2b00      	cmp	r3, #0
 800d37a:	f000 8162 	beq.w	800d642 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	2210      	movs	r2, #16
 800d384:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	689b      	ldr	r3, [r3, #8]
 800d38c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d390:	2b40      	cmp	r3, #64	@ 0x40
 800d392:	f040 80d8 	bne.w	800d546 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	685b      	ldr	r3, [r3, #4]
 800d3a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d3a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	f000 80af 	beq.w	800d50c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d3b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	f080 80a7 	bcs.w	800d50c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d3c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f003 0320 	and.w	r3, r3, #32
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	f040 8087 	bne.w	800d4ea <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d3e8:	e853 3f00 	ldrex	r3, [r3]
 800d3ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d3f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d3f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d3f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	461a      	mov	r2, r3
 800d402:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d406:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d40a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d40e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d412:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d416:	e841 2300 	strex	r3, r2, [r1]
 800d41a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d41e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d422:	2b00      	cmp	r3, #0
 800d424:	d1da      	bne.n	800d3dc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	3308      	adds	r3, #8
 800d42c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d42e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d430:	e853 3f00 	ldrex	r3, [r3]
 800d434:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d436:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d438:	f023 0301 	bic.w	r3, r3, #1
 800d43c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	3308      	adds	r3, #8
 800d446:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d44a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d44e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d450:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d452:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d456:	e841 2300 	strex	r3, r2, [r1]
 800d45a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d45c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d1e1      	bne.n	800d426 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	3308      	adds	r3, #8
 800d468:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d46a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d46c:	e853 3f00 	ldrex	r3, [r3]
 800d470:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d472:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d474:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d478:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	3308      	adds	r3, #8
 800d482:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d486:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d488:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d48c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d48e:	e841 2300 	strex	r3, r2, [r1]
 800d492:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d494:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d496:	2b00      	cmp	r3, #0
 800d498:	d1e3      	bne.n	800d462 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2220      	movs	r2, #32
 800d49e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4b0:	e853 3f00 	ldrex	r3, [r3]
 800d4b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d4b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4b8:	f023 0310 	bic.w	r3, r3, #16
 800d4bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d4cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d4d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4d2:	e841 2300 	strex	r3, r2, [r1]
 800d4d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d4d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d1e4      	bne.n	800d4a8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7f8 fea3 	bl	8006230 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2202      	movs	r2, #2
 800d4ee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	1ad3      	subs	r3, r2, r3
 800d500:	b29b      	uxth	r3, r3
 800d502:	4619      	mov	r1, r3
 800d504:	6878      	ldr	r0, [r7, #4]
 800d506:	f000 f925 	bl	800d754 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d50a:	e0fc      	b.n	800d706 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d516:	429a      	cmp	r2, r3
 800d518:	f040 80f5 	bne.w	800d706 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f003 0320 	and.w	r3, r3, #32
 800d52a:	2b20      	cmp	r3, #32
 800d52c:	f040 80eb 	bne.w	800d706 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2202      	movs	r2, #2
 800d534:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d53c:	4619      	mov	r1, r3
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	f000 f908 	bl	800d754 <HAL_UARTEx_RxEventCallback>
      return;
 800d544:	e0df      	b.n	800d706 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d552:	b29b      	uxth	r3, r3
 800d554:	1ad3      	subs	r3, r2, r3
 800d556:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d560:	b29b      	uxth	r3, r3
 800d562:	2b00      	cmp	r3, #0
 800d564:	f000 80d1 	beq.w	800d70a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800d568:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	f000 80cc 	beq.w	800d70a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d57a:	e853 3f00 	ldrex	r3, [r3]
 800d57e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d582:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d586:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	461a      	mov	r2, r3
 800d590:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d594:	647b      	str	r3, [r7, #68]	@ 0x44
 800d596:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d598:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d59a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d59c:	e841 2300 	strex	r3, r2, [r1]
 800d5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d5a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d1e4      	bne.n	800d572 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	3308      	adds	r3, #8
 800d5ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b2:	e853 3f00 	ldrex	r3, [r3]
 800d5b6:	623b      	str	r3, [r7, #32]
   return(result);
 800d5b8:	6a3b      	ldr	r3, [r7, #32]
 800d5ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d5be:	f023 0301 	bic.w	r3, r3, #1
 800d5c2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	3308      	adds	r3, #8
 800d5cc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d5d0:	633a      	str	r2, [r7, #48]	@ 0x30
 800d5d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5d8:	e841 2300 	strex	r3, r2, [r1]
 800d5dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d1e1      	bne.n	800d5a8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2220      	movs	r2, #32
 800d5e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	e853 3f00 	ldrex	r3, [r3]
 800d604:	60fb      	str	r3, [r7, #12]
   return(result);
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	f023 0310 	bic.w	r3, r3, #16
 800d60c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	461a      	mov	r2, r3
 800d616:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d61a:	61fb      	str	r3, [r7, #28]
 800d61c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d61e:	69b9      	ldr	r1, [r7, #24]
 800d620:	69fa      	ldr	r2, [r7, #28]
 800d622:	e841 2300 	strex	r3, r2, [r1]
 800d626:	617b      	str	r3, [r7, #20]
   return(result);
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1e4      	bne.n	800d5f8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2202      	movs	r2, #2
 800d632:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d638:	4619      	mov	r1, r3
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f000 f88a 	bl	800d754 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d640:	e063      	b.n	800d70a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d00e      	beq.n	800d66c <HAL_UART_IRQHandler+0x5d8>
 800d64e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d656:	2b00      	cmp	r3, #0
 800d658:	d008      	beq.n	800d66c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d662:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f001 fc1d 	bl	800eea4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d66a:	e051      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d66c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d674:	2b00      	cmp	r3, #0
 800d676:	d014      	beq.n	800d6a2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d67c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d680:	2b00      	cmp	r3, #0
 800d682:	d105      	bne.n	800d690 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d008      	beq.n	800d6a2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d694:	2b00      	cmp	r3, #0
 800d696:	d03a      	beq.n	800d70e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	4798      	blx	r3
    }
    return;
 800d6a0:	e035      	b.n	800d70e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d6a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d009      	beq.n	800d6c2 <HAL_UART_IRQHandler+0x62e>
 800d6ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d003      	beq.n	800d6c2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f000 fea6 	bl	800e40c <UART_EndTransmit_IT>
    return;
 800d6c0:	e026      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d6c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d009      	beq.n	800d6e2 <HAL_UART_IRQHandler+0x64e>
 800d6ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6d2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d003      	beq.n	800d6e2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f001 fbf6 	bl	800eecc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d6e0:	e016      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d6e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d010      	beq.n	800d710 <HAL_UART_IRQHandler+0x67c>
 800d6ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	da0c      	bge.n	800d710 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f001 fbde 	bl	800eeb8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d6fc:	e008      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
      return;
 800d6fe:	bf00      	nop
 800d700:	e006      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
    return;
 800d702:	bf00      	nop
 800d704:	e004      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
      return;
 800d706:	bf00      	nop
 800d708:	e002      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
      return;
 800d70a:	bf00      	nop
 800d70c:	e000      	b.n	800d710 <HAL_UART_IRQHandler+0x67c>
    return;
 800d70e:	bf00      	nop
  }
}
 800d710:	37e8      	adds	r7, #232	@ 0xe8
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop

0800d718 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d720:	bf00      	nop
 800d722:	370c      	adds	r7, #12
 800d724:	46bd      	mov	sp, r7
 800d726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72a:	4770      	bx	lr

0800d72c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d72c:	b480      	push	{r7}
 800d72e:	b083      	sub	sp, #12
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800d734:	bf00      	nop
 800d736:	370c      	adds	r7, #12
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr

0800d740 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d740:	b480      	push	{r7}
 800d742:	b083      	sub	sp, #12
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d748:	bf00      	nop
 800d74a:	370c      	adds	r7, #12
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d754:	b480      	push	{r7}
 800d756:	b083      	sub	sp, #12
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
 800d75c:	460b      	mov	r3, r1
 800d75e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d760:	bf00      	nop
 800d762:	370c      	adds	r7, #12
 800d764:	46bd      	mov	sp, r7
 800d766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76a:	4770      	bx	lr

0800d76c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d76c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d770:	b08c      	sub	sp, #48	@ 0x30
 800d772:	af00      	add	r7, sp, #0
 800d774:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d776:	2300      	movs	r3, #0
 800d778:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d77c:	697b      	ldr	r3, [r7, #20]
 800d77e:	689a      	ldr	r2, [r3, #8]
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	691b      	ldr	r3, [r3, #16]
 800d784:	431a      	orrs	r2, r3
 800d786:	697b      	ldr	r3, [r7, #20]
 800d788:	695b      	ldr	r3, [r3, #20]
 800d78a:	431a      	orrs	r2, r3
 800d78c:	697b      	ldr	r3, [r7, #20]
 800d78e:	69db      	ldr	r3, [r3, #28]
 800d790:	4313      	orrs	r3, r2
 800d792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	681a      	ldr	r2, [r3, #0]
 800d79a:	4baa      	ldr	r3, [pc, #680]	@ (800da44 <UART_SetConfig+0x2d8>)
 800d79c:	4013      	ands	r3, r2
 800d79e:	697a      	ldr	r2, [r7, #20]
 800d7a0:	6812      	ldr	r2, [r2, #0]
 800d7a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d7a4:	430b      	orrs	r3, r1
 800d7a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	68da      	ldr	r2, [r3, #12]
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	430a      	orrs	r2, r1
 800d7bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	699b      	ldr	r3, [r3, #24]
 800d7c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	4a9f      	ldr	r2, [pc, #636]	@ (800da48 <UART_SetConfig+0x2dc>)
 800d7ca:	4293      	cmp	r3, r2
 800d7cc:	d004      	beq.n	800d7d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d7ce:	697b      	ldr	r3, [r7, #20]
 800d7d0:	6a1b      	ldr	r3, [r3, #32]
 800d7d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d7d4:	4313      	orrs	r3, r2
 800d7d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d7d8:	697b      	ldr	r3, [r7, #20]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	689b      	ldr	r3, [r3, #8]
 800d7de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d7e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d7e6:	697a      	ldr	r2, [r7, #20]
 800d7e8:	6812      	ldr	r2, [r2, #0]
 800d7ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d7ec:	430b      	orrs	r3, r1
 800d7ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7f6:	f023 010f 	bic.w	r1, r3, #15
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	430a      	orrs	r2, r1
 800d804:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d806:	697b      	ldr	r3, [r7, #20]
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	4a90      	ldr	r2, [pc, #576]	@ (800da4c <UART_SetConfig+0x2e0>)
 800d80c:	4293      	cmp	r3, r2
 800d80e:	d125      	bne.n	800d85c <UART_SetConfig+0xf0>
 800d810:	4b8f      	ldr	r3, [pc, #572]	@ (800da50 <UART_SetConfig+0x2e4>)
 800d812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d816:	f003 0303 	and.w	r3, r3, #3
 800d81a:	2b03      	cmp	r3, #3
 800d81c:	d81a      	bhi.n	800d854 <UART_SetConfig+0xe8>
 800d81e:	a201      	add	r2, pc, #4	@ (adr r2, 800d824 <UART_SetConfig+0xb8>)
 800d820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d824:	0800d835 	.word	0x0800d835
 800d828:	0800d845 	.word	0x0800d845
 800d82c:	0800d83d 	.word	0x0800d83d
 800d830:	0800d84d 	.word	0x0800d84d
 800d834:	2301      	movs	r3, #1
 800d836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d83a:	e116      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d83c:	2302      	movs	r3, #2
 800d83e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d842:	e112      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d844:	2304      	movs	r3, #4
 800d846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d84a:	e10e      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d84c:	2308      	movs	r3, #8
 800d84e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d852:	e10a      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d854:	2310      	movs	r3, #16
 800d856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d85a:	e106      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4a7c      	ldr	r2, [pc, #496]	@ (800da54 <UART_SetConfig+0x2e8>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d138      	bne.n	800d8d8 <UART_SetConfig+0x16c>
 800d866:	4b7a      	ldr	r3, [pc, #488]	@ (800da50 <UART_SetConfig+0x2e4>)
 800d868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d86c:	f003 030c 	and.w	r3, r3, #12
 800d870:	2b0c      	cmp	r3, #12
 800d872:	d82d      	bhi.n	800d8d0 <UART_SetConfig+0x164>
 800d874:	a201      	add	r2, pc, #4	@ (adr r2, 800d87c <UART_SetConfig+0x110>)
 800d876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d87a:	bf00      	nop
 800d87c:	0800d8b1 	.word	0x0800d8b1
 800d880:	0800d8d1 	.word	0x0800d8d1
 800d884:	0800d8d1 	.word	0x0800d8d1
 800d888:	0800d8d1 	.word	0x0800d8d1
 800d88c:	0800d8c1 	.word	0x0800d8c1
 800d890:	0800d8d1 	.word	0x0800d8d1
 800d894:	0800d8d1 	.word	0x0800d8d1
 800d898:	0800d8d1 	.word	0x0800d8d1
 800d89c:	0800d8b9 	.word	0x0800d8b9
 800d8a0:	0800d8d1 	.word	0x0800d8d1
 800d8a4:	0800d8d1 	.word	0x0800d8d1
 800d8a8:	0800d8d1 	.word	0x0800d8d1
 800d8ac:	0800d8c9 	.word	0x0800d8c9
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8b6:	e0d8      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d8b8:	2302      	movs	r3, #2
 800d8ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8be:	e0d4      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d8c0:	2304      	movs	r3, #4
 800d8c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8c6:	e0d0      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d8c8:	2308      	movs	r3, #8
 800d8ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8ce:	e0cc      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d8d0:	2310      	movs	r3, #16
 800d8d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d8d6:	e0c8      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d8d8:	697b      	ldr	r3, [r7, #20]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	4a5e      	ldr	r2, [pc, #376]	@ (800da58 <UART_SetConfig+0x2ec>)
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d125      	bne.n	800d92e <UART_SetConfig+0x1c2>
 800d8e2:	4b5b      	ldr	r3, [pc, #364]	@ (800da50 <UART_SetConfig+0x2e4>)
 800d8e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d8ec:	2b30      	cmp	r3, #48	@ 0x30
 800d8ee:	d016      	beq.n	800d91e <UART_SetConfig+0x1b2>
 800d8f0:	2b30      	cmp	r3, #48	@ 0x30
 800d8f2:	d818      	bhi.n	800d926 <UART_SetConfig+0x1ba>
 800d8f4:	2b20      	cmp	r3, #32
 800d8f6:	d00a      	beq.n	800d90e <UART_SetConfig+0x1a2>
 800d8f8:	2b20      	cmp	r3, #32
 800d8fa:	d814      	bhi.n	800d926 <UART_SetConfig+0x1ba>
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d002      	beq.n	800d906 <UART_SetConfig+0x19a>
 800d900:	2b10      	cmp	r3, #16
 800d902:	d008      	beq.n	800d916 <UART_SetConfig+0x1aa>
 800d904:	e00f      	b.n	800d926 <UART_SetConfig+0x1ba>
 800d906:	2300      	movs	r3, #0
 800d908:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d90c:	e0ad      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d90e:	2302      	movs	r3, #2
 800d910:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d914:	e0a9      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d916:	2304      	movs	r3, #4
 800d918:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d91c:	e0a5      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d91e:	2308      	movs	r3, #8
 800d920:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d924:	e0a1      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d926:	2310      	movs	r3, #16
 800d928:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d92c:	e09d      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d92e:	697b      	ldr	r3, [r7, #20]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4a4a      	ldr	r2, [pc, #296]	@ (800da5c <UART_SetConfig+0x2f0>)
 800d934:	4293      	cmp	r3, r2
 800d936:	d125      	bne.n	800d984 <UART_SetConfig+0x218>
 800d938:	4b45      	ldr	r3, [pc, #276]	@ (800da50 <UART_SetConfig+0x2e4>)
 800d93a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d93e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d942:	2bc0      	cmp	r3, #192	@ 0xc0
 800d944:	d016      	beq.n	800d974 <UART_SetConfig+0x208>
 800d946:	2bc0      	cmp	r3, #192	@ 0xc0
 800d948:	d818      	bhi.n	800d97c <UART_SetConfig+0x210>
 800d94a:	2b80      	cmp	r3, #128	@ 0x80
 800d94c:	d00a      	beq.n	800d964 <UART_SetConfig+0x1f8>
 800d94e:	2b80      	cmp	r3, #128	@ 0x80
 800d950:	d814      	bhi.n	800d97c <UART_SetConfig+0x210>
 800d952:	2b00      	cmp	r3, #0
 800d954:	d002      	beq.n	800d95c <UART_SetConfig+0x1f0>
 800d956:	2b40      	cmp	r3, #64	@ 0x40
 800d958:	d008      	beq.n	800d96c <UART_SetConfig+0x200>
 800d95a:	e00f      	b.n	800d97c <UART_SetConfig+0x210>
 800d95c:	2300      	movs	r3, #0
 800d95e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d962:	e082      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d964:	2302      	movs	r3, #2
 800d966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d96a:	e07e      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d96c:	2304      	movs	r3, #4
 800d96e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d972:	e07a      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d974:	2308      	movs	r3, #8
 800d976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d97a:	e076      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d97c:	2310      	movs	r3, #16
 800d97e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d982:	e072      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	4a35      	ldr	r2, [pc, #212]	@ (800da60 <UART_SetConfig+0x2f4>)
 800d98a:	4293      	cmp	r3, r2
 800d98c:	d12a      	bne.n	800d9e4 <UART_SetConfig+0x278>
 800d98e:	4b30      	ldr	r3, [pc, #192]	@ (800da50 <UART_SetConfig+0x2e4>)
 800d990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d998:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d99c:	d01a      	beq.n	800d9d4 <UART_SetConfig+0x268>
 800d99e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d9a2:	d81b      	bhi.n	800d9dc <UART_SetConfig+0x270>
 800d9a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9a8:	d00c      	beq.n	800d9c4 <UART_SetConfig+0x258>
 800d9aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9ae:	d815      	bhi.n	800d9dc <UART_SetConfig+0x270>
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d003      	beq.n	800d9bc <UART_SetConfig+0x250>
 800d9b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d9b8:	d008      	beq.n	800d9cc <UART_SetConfig+0x260>
 800d9ba:	e00f      	b.n	800d9dc <UART_SetConfig+0x270>
 800d9bc:	2300      	movs	r3, #0
 800d9be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9c2:	e052      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d9c4:	2302      	movs	r3, #2
 800d9c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9ca:	e04e      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d9cc:	2304      	movs	r3, #4
 800d9ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9d2:	e04a      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d9d4:	2308      	movs	r3, #8
 800d9d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9da:	e046      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d9dc:	2310      	movs	r3, #16
 800d9de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9e2:	e042      	b.n	800da6a <UART_SetConfig+0x2fe>
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4a17      	ldr	r2, [pc, #92]	@ (800da48 <UART_SetConfig+0x2dc>)
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	d13a      	bne.n	800da64 <UART_SetConfig+0x2f8>
 800d9ee:	4b18      	ldr	r3, [pc, #96]	@ (800da50 <UART_SetConfig+0x2e4>)
 800d9f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d9f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d9fc:	d01a      	beq.n	800da34 <UART_SetConfig+0x2c8>
 800d9fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800da02:	d81b      	bhi.n	800da3c <UART_SetConfig+0x2d0>
 800da04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da08:	d00c      	beq.n	800da24 <UART_SetConfig+0x2b8>
 800da0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da0e:	d815      	bhi.n	800da3c <UART_SetConfig+0x2d0>
 800da10:	2b00      	cmp	r3, #0
 800da12:	d003      	beq.n	800da1c <UART_SetConfig+0x2b0>
 800da14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da18:	d008      	beq.n	800da2c <UART_SetConfig+0x2c0>
 800da1a:	e00f      	b.n	800da3c <UART_SetConfig+0x2d0>
 800da1c:	2300      	movs	r3, #0
 800da1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da22:	e022      	b.n	800da6a <UART_SetConfig+0x2fe>
 800da24:	2302      	movs	r3, #2
 800da26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da2a:	e01e      	b.n	800da6a <UART_SetConfig+0x2fe>
 800da2c:	2304      	movs	r3, #4
 800da2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da32:	e01a      	b.n	800da6a <UART_SetConfig+0x2fe>
 800da34:	2308      	movs	r3, #8
 800da36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da3a:	e016      	b.n	800da6a <UART_SetConfig+0x2fe>
 800da3c:	2310      	movs	r3, #16
 800da3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800da42:	e012      	b.n	800da6a <UART_SetConfig+0x2fe>
 800da44:	cfff69f3 	.word	0xcfff69f3
 800da48:	40008000 	.word	0x40008000
 800da4c:	40013800 	.word	0x40013800
 800da50:	40021000 	.word	0x40021000
 800da54:	40004400 	.word	0x40004400
 800da58:	40004800 	.word	0x40004800
 800da5c:	40004c00 	.word	0x40004c00
 800da60:	40005000 	.word	0x40005000
 800da64:	2310      	movs	r3, #16
 800da66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	4aae      	ldr	r2, [pc, #696]	@ (800dd28 <UART_SetConfig+0x5bc>)
 800da70:	4293      	cmp	r3, r2
 800da72:	f040 8097 	bne.w	800dba4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800da76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800da7a:	2b08      	cmp	r3, #8
 800da7c:	d823      	bhi.n	800dac6 <UART_SetConfig+0x35a>
 800da7e:	a201      	add	r2, pc, #4	@ (adr r2, 800da84 <UART_SetConfig+0x318>)
 800da80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da84:	0800daa9 	.word	0x0800daa9
 800da88:	0800dac7 	.word	0x0800dac7
 800da8c:	0800dab1 	.word	0x0800dab1
 800da90:	0800dac7 	.word	0x0800dac7
 800da94:	0800dab7 	.word	0x0800dab7
 800da98:	0800dac7 	.word	0x0800dac7
 800da9c:	0800dac7 	.word	0x0800dac7
 800daa0:	0800dac7 	.word	0x0800dac7
 800daa4:	0800dabf 	.word	0x0800dabf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800daa8:	f7fc f890 	bl	8009bcc <HAL_RCC_GetPCLK1Freq>
 800daac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800daae:	e010      	b.n	800dad2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dab0:	4b9e      	ldr	r3, [pc, #632]	@ (800dd2c <UART_SetConfig+0x5c0>)
 800dab2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dab4:	e00d      	b.n	800dad2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dab6:	f7fc f81b 	bl	8009af0 <HAL_RCC_GetSysClockFreq>
 800daba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dabc:	e009      	b.n	800dad2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dabe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dac2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dac4:	e005      	b.n	800dad2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800dac6:	2300      	movs	r3, #0
 800dac8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800daca:	2301      	movs	r3, #1
 800dacc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dad0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	f000 8130 	beq.w	800dd3a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dade:	4a94      	ldr	r2, [pc, #592]	@ (800dd30 <UART_SetConfig+0x5c4>)
 800dae0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dae4:	461a      	mov	r2, r3
 800dae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae8:	fbb3 f3f2 	udiv	r3, r3, r2
 800daec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	685a      	ldr	r2, [r3, #4]
 800daf2:	4613      	mov	r3, r2
 800daf4:	005b      	lsls	r3, r3, #1
 800daf6:	4413      	add	r3, r2
 800daf8:	69ba      	ldr	r2, [r7, #24]
 800dafa:	429a      	cmp	r2, r3
 800dafc:	d305      	bcc.n	800db0a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dafe:	697b      	ldr	r3, [r7, #20]
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800db04:	69ba      	ldr	r2, [r7, #24]
 800db06:	429a      	cmp	r2, r3
 800db08:	d903      	bls.n	800db12 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800db0a:	2301      	movs	r3, #1
 800db0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800db10:	e113      	b.n	800dd3a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db14:	2200      	movs	r2, #0
 800db16:	60bb      	str	r3, [r7, #8]
 800db18:	60fa      	str	r2, [r7, #12]
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db1e:	4a84      	ldr	r2, [pc, #528]	@ (800dd30 <UART_SetConfig+0x5c4>)
 800db20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db24:	b29b      	uxth	r3, r3
 800db26:	2200      	movs	r2, #0
 800db28:	603b      	str	r3, [r7, #0]
 800db2a:	607a      	str	r2, [r7, #4]
 800db2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db30:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800db34:	f7f3 f8e0 	bl	8000cf8 <__aeabi_uldivmod>
 800db38:	4602      	mov	r2, r0
 800db3a:	460b      	mov	r3, r1
 800db3c:	4610      	mov	r0, r2
 800db3e:	4619      	mov	r1, r3
 800db40:	f04f 0200 	mov.w	r2, #0
 800db44:	f04f 0300 	mov.w	r3, #0
 800db48:	020b      	lsls	r3, r1, #8
 800db4a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800db4e:	0202      	lsls	r2, r0, #8
 800db50:	6979      	ldr	r1, [r7, #20]
 800db52:	6849      	ldr	r1, [r1, #4]
 800db54:	0849      	lsrs	r1, r1, #1
 800db56:	2000      	movs	r0, #0
 800db58:	460c      	mov	r4, r1
 800db5a:	4605      	mov	r5, r0
 800db5c:	eb12 0804 	adds.w	r8, r2, r4
 800db60:	eb43 0905 	adc.w	r9, r3, r5
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	685b      	ldr	r3, [r3, #4]
 800db68:	2200      	movs	r2, #0
 800db6a:	469a      	mov	sl, r3
 800db6c:	4693      	mov	fp, r2
 800db6e:	4652      	mov	r2, sl
 800db70:	465b      	mov	r3, fp
 800db72:	4640      	mov	r0, r8
 800db74:	4649      	mov	r1, r9
 800db76:	f7f3 f8bf 	bl	8000cf8 <__aeabi_uldivmod>
 800db7a:	4602      	mov	r2, r0
 800db7c:	460b      	mov	r3, r1
 800db7e:	4613      	mov	r3, r2
 800db80:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800db82:	6a3b      	ldr	r3, [r7, #32]
 800db84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800db88:	d308      	bcc.n	800db9c <UART_SetConfig+0x430>
 800db8a:	6a3b      	ldr	r3, [r7, #32]
 800db8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800db90:	d204      	bcs.n	800db9c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800db92:	697b      	ldr	r3, [r7, #20]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	6a3a      	ldr	r2, [r7, #32]
 800db98:	60da      	str	r2, [r3, #12]
 800db9a:	e0ce      	b.n	800dd3a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800db9c:	2301      	movs	r3, #1
 800db9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dba2:	e0ca      	b.n	800dd3a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	69db      	ldr	r3, [r3, #28]
 800dba8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dbac:	d166      	bne.n	800dc7c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800dbae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dbb2:	2b08      	cmp	r3, #8
 800dbb4:	d827      	bhi.n	800dc06 <UART_SetConfig+0x49a>
 800dbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800dbbc <UART_SetConfig+0x450>)
 800dbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbbc:	0800dbe1 	.word	0x0800dbe1
 800dbc0:	0800dbe9 	.word	0x0800dbe9
 800dbc4:	0800dbf1 	.word	0x0800dbf1
 800dbc8:	0800dc07 	.word	0x0800dc07
 800dbcc:	0800dbf7 	.word	0x0800dbf7
 800dbd0:	0800dc07 	.word	0x0800dc07
 800dbd4:	0800dc07 	.word	0x0800dc07
 800dbd8:	0800dc07 	.word	0x0800dc07
 800dbdc:	0800dbff 	.word	0x0800dbff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dbe0:	f7fb fff4 	bl	8009bcc <HAL_RCC_GetPCLK1Freq>
 800dbe4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbe6:	e014      	b.n	800dc12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dbe8:	f7fc f806 	bl	8009bf8 <HAL_RCC_GetPCLK2Freq>
 800dbec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbee:	e010      	b.n	800dc12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dbf0:	4b4e      	ldr	r3, [pc, #312]	@ (800dd2c <UART_SetConfig+0x5c0>)
 800dbf2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dbf4:	e00d      	b.n	800dc12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dbf6:	f7fb ff7b 	bl	8009af0 <HAL_RCC_GetSysClockFreq>
 800dbfa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbfc:	e009      	b.n	800dc12 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dbfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dc04:	e005      	b.n	800dc12 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800dc06:	2300      	movs	r3, #0
 800dc08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dc10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	f000 8090 	beq.w	800dd3a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc1e:	4a44      	ldr	r2, [pc, #272]	@ (800dd30 <UART_SetConfig+0x5c4>)
 800dc20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc24:	461a      	mov	r2, r3
 800dc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc28:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc2c:	005a      	lsls	r2, r3, #1
 800dc2e:	697b      	ldr	r3, [r7, #20]
 800dc30:	685b      	ldr	r3, [r3, #4]
 800dc32:	085b      	lsrs	r3, r3, #1
 800dc34:	441a      	add	r2, r3
 800dc36:	697b      	ldr	r3, [r7, #20]
 800dc38:	685b      	ldr	r3, [r3, #4]
 800dc3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc3e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dc40:	6a3b      	ldr	r3, [r7, #32]
 800dc42:	2b0f      	cmp	r3, #15
 800dc44:	d916      	bls.n	800dc74 <UART_SetConfig+0x508>
 800dc46:	6a3b      	ldr	r3, [r7, #32]
 800dc48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc4c:	d212      	bcs.n	800dc74 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dc4e:	6a3b      	ldr	r3, [r7, #32]
 800dc50:	b29b      	uxth	r3, r3
 800dc52:	f023 030f 	bic.w	r3, r3, #15
 800dc56:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dc58:	6a3b      	ldr	r3, [r7, #32]
 800dc5a:	085b      	lsrs	r3, r3, #1
 800dc5c:	b29b      	uxth	r3, r3
 800dc5e:	f003 0307 	and.w	r3, r3, #7
 800dc62:	b29a      	uxth	r2, r3
 800dc64:	8bfb      	ldrh	r3, [r7, #30]
 800dc66:	4313      	orrs	r3, r2
 800dc68:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	8bfa      	ldrh	r2, [r7, #30]
 800dc70:	60da      	str	r2, [r3, #12]
 800dc72:	e062      	b.n	800dd3a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800dc74:	2301      	movs	r3, #1
 800dc76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dc7a:	e05e      	b.n	800dd3a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800dc7c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dc80:	2b08      	cmp	r3, #8
 800dc82:	d828      	bhi.n	800dcd6 <UART_SetConfig+0x56a>
 800dc84:	a201      	add	r2, pc, #4	@ (adr r2, 800dc8c <UART_SetConfig+0x520>)
 800dc86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc8a:	bf00      	nop
 800dc8c:	0800dcb1 	.word	0x0800dcb1
 800dc90:	0800dcb9 	.word	0x0800dcb9
 800dc94:	0800dcc1 	.word	0x0800dcc1
 800dc98:	0800dcd7 	.word	0x0800dcd7
 800dc9c:	0800dcc7 	.word	0x0800dcc7
 800dca0:	0800dcd7 	.word	0x0800dcd7
 800dca4:	0800dcd7 	.word	0x0800dcd7
 800dca8:	0800dcd7 	.word	0x0800dcd7
 800dcac:	0800dccf 	.word	0x0800dccf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dcb0:	f7fb ff8c 	bl	8009bcc <HAL_RCC_GetPCLK1Freq>
 800dcb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dcb6:	e014      	b.n	800dce2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dcb8:	f7fb ff9e 	bl	8009bf8 <HAL_RCC_GetPCLK2Freq>
 800dcbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dcbe:	e010      	b.n	800dce2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dcc0:	4b1a      	ldr	r3, [pc, #104]	@ (800dd2c <UART_SetConfig+0x5c0>)
 800dcc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dcc4:	e00d      	b.n	800dce2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dcc6:	f7fb ff13 	bl	8009af0 <HAL_RCC_GetSysClockFreq>
 800dcca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dccc:	e009      	b.n	800dce2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dcce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dcd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dcd4:	e005      	b.n	800dce2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dcda:	2301      	movs	r3, #1
 800dcdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dce0:	bf00      	nop
    }

    if (pclk != 0U)
 800dce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d028      	beq.n	800dd3a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dce8:	697b      	ldr	r3, [r7, #20]
 800dcea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcec:	4a10      	ldr	r2, [pc, #64]	@ (800dd30 <UART_SetConfig+0x5c4>)
 800dcee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dcf2:	461a      	mov	r2, r3
 800dcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf6:	fbb3 f2f2 	udiv	r2, r3, r2
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	685b      	ldr	r3, [r3, #4]
 800dcfe:	085b      	lsrs	r3, r3, #1
 800dd00:	441a      	add	r2, r3
 800dd02:	697b      	ldr	r3, [r7, #20]
 800dd04:	685b      	ldr	r3, [r3, #4]
 800dd06:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dd0c:	6a3b      	ldr	r3, [r7, #32]
 800dd0e:	2b0f      	cmp	r3, #15
 800dd10:	d910      	bls.n	800dd34 <UART_SetConfig+0x5c8>
 800dd12:	6a3b      	ldr	r3, [r7, #32]
 800dd14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd18:	d20c      	bcs.n	800dd34 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dd1a:	6a3b      	ldr	r3, [r7, #32]
 800dd1c:	b29a      	uxth	r2, r3
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	60da      	str	r2, [r3, #12]
 800dd24:	e009      	b.n	800dd3a <UART_SetConfig+0x5ce>
 800dd26:	bf00      	nop
 800dd28:	40008000 	.word	0x40008000
 800dd2c:	00f42400 	.word	0x00f42400
 800dd30:	0801aa1c 	.word	0x0801aa1c
      }
      else
      {
        ret = HAL_ERROR;
 800dd34:	2301      	movs	r3, #1
 800dd36:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dd42:	697b      	ldr	r3, [r7, #20]
 800dd44:	2201      	movs	r2, #1
 800dd46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dd4a:	697b      	ldr	r3, [r7, #20]
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800dd50:	697b      	ldr	r3, [r7, #20]
 800dd52:	2200      	movs	r2, #0
 800dd54:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800dd56:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	3730      	adds	r7, #48	@ 0x30
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800dd64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dd64:	b480      	push	{r7}
 800dd66:	b083      	sub	sp, #12
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd70:	f003 0308 	and.w	r3, r3, #8
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d00a      	beq.n	800dd8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	685b      	ldr	r3, [r3, #4]
 800dd7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	430a      	orrs	r2, r1
 800dd8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd92:	f003 0301 	and.w	r3, r3, #1
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d00a      	beq.n	800ddb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	685b      	ldr	r3, [r3, #4]
 800dda0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	430a      	orrs	r2, r1
 800ddae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddb4:	f003 0302 	and.w	r3, r3, #2
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00a      	beq.n	800ddd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	430a      	orrs	r2, r1
 800ddd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddd6:	f003 0304 	and.w	r3, r3, #4
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d00a      	beq.n	800ddf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	685b      	ldr	r3, [r3, #4]
 800dde4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	430a      	orrs	r2, r1
 800ddf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddf8:	f003 0310 	and.w	r3, r3, #16
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d00a      	beq.n	800de16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	689b      	ldr	r3, [r3, #8]
 800de06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	430a      	orrs	r2, r1
 800de14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de1a:	f003 0320 	and.w	r3, r3, #32
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d00a      	beq.n	800de38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	689b      	ldr	r3, [r3, #8]
 800de28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	430a      	orrs	r2, r1
 800de36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de40:	2b00      	cmp	r3, #0
 800de42:	d01a      	beq.n	800de7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	685b      	ldr	r3, [r3, #4]
 800de4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	430a      	orrs	r2, r1
 800de58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de62:	d10a      	bne.n	800de7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	430a      	orrs	r2, r1
 800de78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de82:	2b00      	cmp	r3, #0
 800de84:	d00a      	beq.n	800de9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	430a      	orrs	r2, r1
 800de9a:	605a      	str	r2, [r3, #4]
  }
}
 800de9c:	bf00      	nop
 800de9e:	370c      	adds	r7, #12
 800dea0:	46bd      	mov	sp, r7
 800dea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea6:	4770      	bx	lr

0800dea8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b098      	sub	sp, #96	@ 0x60
 800deac:	af02      	add	r7, sp, #8
 800deae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2200      	movs	r2, #0
 800deb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800deb8:	f7f6 fef0 	bl	8004c9c <HAL_GetTick>
 800debc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	f003 0308 	and.w	r3, r3, #8
 800dec8:	2b08      	cmp	r3, #8
 800deca:	d12f      	bne.n	800df2c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800decc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ded0:	9300      	str	r3, [sp, #0]
 800ded2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ded4:	2200      	movs	r2, #0
 800ded6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800deda:	6878      	ldr	r0, [r7, #4]
 800dedc:	f000 f88e 	bl	800dffc <UART_WaitOnFlagUntilTimeout>
 800dee0:	4603      	mov	r3, r0
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d022      	beq.n	800df2c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deee:	e853 3f00 	ldrex	r3, [r3]
 800def2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800def4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800def6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800defa:	653b      	str	r3, [r7, #80]	@ 0x50
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	461a      	mov	r2, r3
 800df02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df04:	647b      	str	r3, [r7, #68]	@ 0x44
 800df06:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800df0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800df0c:	e841 2300 	strex	r3, r2, [r1]
 800df10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800df12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df14:	2b00      	cmp	r3, #0
 800df16:	d1e6      	bne.n	800dee6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2220      	movs	r2, #32
 800df1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	2200      	movs	r2, #0
 800df24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800df28:	2303      	movs	r3, #3
 800df2a:	e063      	b.n	800dff4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	f003 0304 	and.w	r3, r3, #4
 800df36:	2b04      	cmp	r3, #4
 800df38:	d149      	bne.n	800dfce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800df3a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800df3e:	9300      	str	r3, [sp, #0]
 800df40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800df42:	2200      	movs	r2, #0
 800df44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 f857 	bl	800dffc <UART_WaitOnFlagUntilTimeout>
 800df4e:	4603      	mov	r3, r0
 800df50:	2b00      	cmp	r3, #0
 800df52:	d03c      	beq.n	800dfce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df5c:	e853 3f00 	ldrex	r3, [r3]
 800df60:	623b      	str	r3, [r7, #32]
   return(result);
 800df62:	6a3b      	ldr	r3, [r7, #32]
 800df64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	461a      	mov	r2, r3
 800df70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df72:	633b      	str	r3, [r7, #48]	@ 0x30
 800df74:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800df78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df7a:	e841 2300 	strex	r3, r2, [r1]
 800df7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800df80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df82:	2b00      	cmp	r3, #0
 800df84:	d1e6      	bne.n	800df54 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	3308      	adds	r3, #8
 800df8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df8e:	693b      	ldr	r3, [r7, #16]
 800df90:	e853 3f00 	ldrex	r3, [r3]
 800df94:	60fb      	str	r3, [r7, #12]
   return(result);
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	f023 0301 	bic.w	r3, r3, #1
 800df9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	3308      	adds	r3, #8
 800dfa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dfa6:	61fa      	str	r2, [r7, #28]
 800dfa8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfaa:	69b9      	ldr	r1, [r7, #24]
 800dfac:	69fa      	ldr	r2, [r7, #28]
 800dfae:	e841 2300 	strex	r3, r2, [r1]
 800dfb2:	617b      	str	r3, [r7, #20]
   return(result);
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d1e5      	bne.n	800df86 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2220      	movs	r2, #32
 800dfbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dfca:	2303      	movs	r3, #3
 800dfcc:	e012      	b.n	800dff4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2220      	movs	r2, #32
 800dfd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	2220      	movs	r2, #32
 800dfda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2200      	movs	r2, #0
 800dfee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dff2:	2300      	movs	r3, #0
}
 800dff4:	4618      	mov	r0, r3
 800dff6:	3758      	adds	r7, #88	@ 0x58
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}

0800dffc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b084      	sub	sp, #16
 800e000:	af00      	add	r7, sp, #0
 800e002:	60f8      	str	r0, [r7, #12]
 800e004:	60b9      	str	r1, [r7, #8]
 800e006:	603b      	str	r3, [r7, #0]
 800e008:	4613      	mov	r3, r2
 800e00a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e00c:	e04f      	b.n	800e0ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e014:	d04b      	beq.n	800e0ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e016:	f7f6 fe41 	bl	8004c9c <HAL_GetTick>
 800e01a:	4602      	mov	r2, r0
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	1ad3      	subs	r3, r2, r3
 800e020:	69ba      	ldr	r2, [r7, #24]
 800e022:	429a      	cmp	r2, r3
 800e024:	d302      	bcc.n	800e02c <UART_WaitOnFlagUntilTimeout+0x30>
 800e026:	69bb      	ldr	r3, [r7, #24]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d101      	bne.n	800e030 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e02c:	2303      	movs	r3, #3
 800e02e:	e04e      	b.n	800e0ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	f003 0304 	and.w	r3, r3, #4
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d037      	beq.n	800e0ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	2b80      	cmp	r3, #128	@ 0x80
 800e042:	d034      	beq.n	800e0ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800e044:	68bb      	ldr	r3, [r7, #8]
 800e046:	2b40      	cmp	r3, #64	@ 0x40
 800e048:	d031      	beq.n	800e0ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	69db      	ldr	r3, [r3, #28]
 800e050:	f003 0308 	and.w	r3, r3, #8
 800e054:	2b08      	cmp	r3, #8
 800e056:	d110      	bne.n	800e07a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	2208      	movs	r2, #8
 800e05e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e060:	68f8      	ldr	r0, [r7, #12]
 800e062:	f000 f95b 	bl	800e31c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	2208      	movs	r2, #8
 800e06a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2200      	movs	r2, #0
 800e072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e076:	2301      	movs	r3, #1
 800e078:	e029      	b.n	800e0ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	69db      	ldr	r3, [r3, #28]
 800e080:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e084:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e088:	d111      	bne.n	800e0ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e092:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e094:	68f8      	ldr	r0, [r7, #12]
 800e096:	f000 f941 	bl	800e31c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	2220      	movs	r2, #32
 800e09e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e0aa:	2303      	movs	r3, #3
 800e0ac:	e00f      	b.n	800e0ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	69da      	ldr	r2, [r3, #28]
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	4013      	ands	r3, r2
 800e0b8:	68ba      	ldr	r2, [r7, #8]
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	bf0c      	ite	eq
 800e0be:	2301      	moveq	r3, #1
 800e0c0:	2300      	movne	r3, #0
 800e0c2:	b2db      	uxtb	r3, r3
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	79fb      	ldrb	r3, [r7, #7]
 800e0c8:	429a      	cmp	r2, r3
 800e0ca:	d0a0      	beq.n	800e00e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e0cc:	2300      	movs	r3, #0
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	3710      	adds	r7, #16
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	bd80      	pop	{r7, pc}
	...

0800e0d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e0d8:	b480      	push	{r7}
 800e0da:	b0a3      	sub	sp, #140	@ 0x8c
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	60f8      	str	r0, [r7, #12]
 800e0e0:	60b9      	str	r1, [r7, #8]
 800e0e2:	4613      	mov	r3, r2
 800e0e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	68ba      	ldr	r2, [r7, #8]
 800e0ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	88fa      	ldrh	r2, [r7, #6]
 800e0f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	88fa      	ldrh	r2, [r7, #6]
 800e0f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2200      	movs	r2, #0
 800e100:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	689b      	ldr	r3, [r3, #8]
 800e106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e10a:	d10e      	bne.n	800e12a <UART_Start_Receive_IT+0x52>
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	691b      	ldr	r3, [r3, #16]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d105      	bne.n	800e120 <UART_Start_Receive_IT+0x48>
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800e11a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e11e:	e02d      	b.n	800e17c <UART_Start_Receive_IT+0xa4>
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	22ff      	movs	r2, #255	@ 0xff
 800e124:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e128:	e028      	b.n	800e17c <UART_Start_Receive_IT+0xa4>
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	689b      	ldr	r3, [r3, #8]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d10d      	bne.n	800e14e <UART_Start_Receive_IT+0x76>
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	691b      	ldr	r3, [r3, #16]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d104      	bne.n	800e144 <UART_Start_Receive_IT+0x6c>
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	22ff      	movs	r2, #255	@ 0xff
 800e13e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e142:	e01b      	b.n	800e17c <UART_Start_Receive_IT+0xa4>
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	227f      	movs	r2, #127	@ 0x7f
 800e148:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e14c:	e016      	b.n	800e17c <UART_Start_Receive_IT+0xa4>
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	689b      	ldr	r3, [r3, #8]
 800e152:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e156:	d10d      	bne.n	800e174 <UART_Start_Receive_IT+0x9c>
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	691b      	ldr	r3, [r3, #16]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d104      	bne.n	800e16a <UART_Start_Receive_IT+0x92>
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	227f      	movs	r2, #127	@ 0x7f
 800e164:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e168:	e008      	b.n	800e17c <UART_Start_Receive_IT+0xa4>
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	223f      	movs	r2, #63	@ 0x3f
 800e16e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e172:	e003      	b.n	800e17c <UART_Start_Receive_IT+0xa4>
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	2200      	movs	r2, #0
 800e178:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2200      	movs	r2, #0
 800e180:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	2222      	movs	r2, #34	@ 0x22
 800e188:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	3308      	adds	r3, #8
 800e192:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e194:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e196:	e853 3f00 	ldrex	r3, [r3]
 800e19a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e19c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e19e:	f043 0301 	orr.w	r3, r3, #1
 800e1a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	3308      	adds	r3, #8
 800e1ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e1b0:	673a      	str	r2, [r7, #112]	@ 0x70
 800e1b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800e1b6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e1b8:	e841 2300 	strex	r3, r2, [r1]
 800e1bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800e1be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d1e3      	bne.n	800e18c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e1cc:	d14f      	bne.n	800e26e <UART_Start_Receive_IT+0x196>
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e1d4:	88fa      	ldrh	r2, [r7, #6]
 800e1d6:	429a      	cmp	r2, r3
 800e1d8:	d349      	bcc.n	800e26e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	689b      	ldr	r3, [r3, #8]
 800e1de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e1e2:	d107      	bne.n	800e1f4 <UART_Start_Receive_IT+0x11c>
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	691b      	ldr	r3, [r3, #16]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d103      	bne.n	800e1f4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	4a47      	ldr	r2, [pc, #284]	@ (800e30c <UART_Start_Receive_IT+0x234>)
 800e1f0:	675a      	str	r2, [r3, #116]	@ 0x74
 800e1f2:	e002      	b.n	800e1fa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	4a46      	ldr	r2, [pc, #280]	@ (800e310 <UART_Start_Receive_IT+0x238>)
 800e1f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	691b      	ldr	r3, [r3, #16]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d01a      	beq.n	800e238 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e208:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e20a:	e853 3f00 	ldrex	r3, [r3]
 800e20e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e216:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	461a      	mov	r2, r3
 800e220:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e224:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e226:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e228:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e22a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e22c:	e841 2300 	strex	r3, r2, [r1]
 800e230:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e234:	2b00      	cmp	r3, #0
 800e236:	d1e4      	bne.n	800e202 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	3308      	adds	r3, #8
 800e23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e242:	e853 3f00 	ldrex	r3, [r3]
 800e246:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e24a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e24e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	3308      	adds	r3, #8
 800e256:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e258:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e25a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e25c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e25e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e260:	e841 2300 	strex	r3, r2, [r1]
 800e264:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e266:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d1e5      	bne.n	800e238 <UART_Start_Receive_IT+0x160>
 800e26c:	e046      	b.n	800e2fc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	689b      	ldr	r3, [r3, #8]
 800e272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e276:	d107      	bne.n	800e288 <UART_Start_Receive_IT+0x1b0>
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	691b      	ldr	r3, [r3, #16]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d103      	bne.n	800e288 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	4a24      	ldr	r2, [pc, #144]	@ (800e314 <UART_Start_Receive_IT+0x23c>)
 800e284:	675a      	str	r2, [r3, #116]	@ 0x74
 800e286:	e002      	b.n	800e28e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	4a23      	ldr	r2, [pc, #140]	@ (800e318 <UART_Start_Receive_IT+0x240>)
 800e28c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	691b      	ldr	r3, [r3, #16]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d019      	beq.n	800e2ca <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e29e:	e853 3f00 	ldrex	r3, [r3]
 800e2a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e2aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	461a      	mov	r2, r3
 800e2b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e2b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2b6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e2ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2bc:	e841 2300 	strex	r3, r2, [r1]
 800e2c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e2c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d1e6      	bne.n	800e296 <UART_Start_Receive_IT+0x1be>
 800e2c8:	e018      	b.n	800e2fc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	e853 3f00 	ldrex	r3, [r3]
 800e2d6:	613b      	str	r3, [r7, #16]
   return(result);
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	f043 0320 	orr.w	r3, r3, #32
 800e2de:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	461a      	mov	r2, r3
 800e2e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e2e8:	623b      	str	r3, [r7, #32]
 800e2ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ec:	69f9      	ldr	r1, [r7, #28]
 800e2ee:	6a3a      	ldr	r2, [r7, #32]
 800e2f0:	e841 2300 	strex	r3, r2, [r1]
 800e2f4:	61bb      	str	r3, [r7, #24]
   return(result);
 800e2f6:	69bb      	ldr	r3, [r7, #24]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d1e6      	bne.n	800e2ca <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e2fc:	2300      	movs	r3, #0
}
 800e2fe:	4618      	mov	r0, r3
 800e300:	378c      	adds	r7, #140	@ 0x8c
 800e302:	46bd      	mov	sp, r7
 800e304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e308:	4770      	bx	lr
 800e30a:	bf00      	nop
 800e30c:	0800eb39 	.word	0x0800eb39
 800e310:	0800e7d5 	.word	0x0800e7d5
 800e314:	0800e61d 	.word	0x0800e61d
 800e318:	0800e465 	.word	0x0800e465

0800e31c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e31c:	b480      	push	{r7}
 800e31e:	b095      	sub	sp, #84	@ 0x54
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e32a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e32c:	e853 3f00 	ldrex	r3, [r3]
 800e330:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e334:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e338:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	461a      	mov	r2, r3
 800e340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e342:	643b      	str	r3, [r7, #64]	@ 0x40
 800e344:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e346:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e348:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e34a:	e841 2300 	strex	r3, r2, [r1]
 800e34e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e352:	2b00      	cmp	r3, #0
 800e354:	d1e6      	bne.n	800e324 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	3308      	adds	r3, #8
 800e35c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e35e:	6a3b      	ldr	r3, [r7, #32]
 800e360:	e853 3f00 	ldrex	r3, [r3]
 800e364:	61fb      	str	r3, [r7, #28]
   return(result);
 800e366:	69fb      	ldr	r3, [r7, #28]
 800e368:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e36c:	f023 0301 	bic.w	r3, r3, #1
 800e370:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	3308      	adds	r3, #8
 800e378:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e37a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e37c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e37e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e380:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e382:	e841 2300 	strex	r3, r2, [r1]
 800e386:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d1e3      	bne.n	800e356 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e392:	2b01      	cmp	r3, #1
 800e394:	d118      	bne.n	800e3c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	e853 3f00 	ldrex	r3, [r3]
 800e3a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	f023 0310 	bic.w	r3, r3, #16
 800e3aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3b4:	61bb      	str	r3, [r7, #24]
 800e3b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3b8:	6979      	ldr	r1, [r7, #20]
 800e3ba:	69ba      	ldr	r2, [r7, #24]
 800e3bc:	e841 2300 	strex	r3, r2, [r1]
 800e3c0:	613b      	str	r3, [r7, #16]
   return(result);
 800e3c2:	693b      	ldr	r3, [r7, #16]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d1e6      	bne.n	800e396 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2220      	movs	r2, #32
 800e3cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2200      	movs	r2, #0
 800e3da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e3dc:	bf00      	nop
 800e3de:	3754      	adds	r7, #84	@ 0x54
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e6:	4770      	bx	lr

0800e3e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b084      	sub	sp, #16
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e3fe:	68f8      	ldr	r0, [r7, #12]
 800e400:	f7ff f99e 	bl	800d740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e404:	bf00      	nop
 800e406:	3710      	adds	r7, #16
 800e408:	46bd      	mov	sp, r7
 800e40a:	bd80      	pop	{r7, pc}

0800e40c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b088      	sub	sp, #32
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	e853 3f00 	ldrex	r3, [r3]
 800e420:	60bb      	str	r3, [r7, #8]
   return(result);
 800e422:	68bb      	ldr	r3, [r7, #8]
 800e424:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e428:	61fb      	str	r3, [r7, #28]
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	461a      	mov	r2, r3
 800e430:	69fb      	ldr	r3, [r7, #28]
 800e432:	61bb      	str	r3, [r7, #24]
 800e434:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e436:	6979      	ldr	r1, [r7, #20]
 800e438:	69ba      	ldr	r2, [r7, #24]
 800e43a:	e841 2300 	strex	r3, r2, [r1]
 800e43e:	613b      	str	r3, [r7, #16]
   return(result);
 800e440:	693b      	ldr	r3, [r7, #16]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d1e6      	bne.n	800e414 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2220      	movs	r2, #32
 800e44a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	2200      	movs	r2, #0
 800e452:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e454:	6878      	ldr	r0, [r7, #4]
 800e456:	f7ff f95f 	bl	800d718 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e45a:	bf00      	nop
 800e45c:	3720      	adds	r7, #32
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}
	...

0800e464 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b09c      	sub	sp, #112	@ 0x70
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e472:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e47c:	2b22      	cmp	r3, #34	@ 0x22
 800e47e:	f040 80be 	bne.w	800e5fe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e488:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e48c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e490:	b2d9      	uxtb	r1, r3
 800e492:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e496:	b2da      	uxtb	r2, r3
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e49c:	400a      	ands	r2, r1
 800e49e:	b2d2      	uxtb	r2, r2
 800e4a0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e4a6:	1c5a      	adds	r2, r3, #1
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	3b01      	subs	r3, #1
 800e4b6:	b29a      	uxth	r2, r3
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	f040 80a1 	bne.w	800e60e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4d4:	e853 3f00 	ldrex	r3, [r3]
 800e4d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e4da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e4e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	461a      	mov	r2, r3
 800e4e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e4ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e4ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e4f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e4f2:	e841 2300 	strex	r3, r2, [r1]
 800e4f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e4f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d1e6      	bne.n	800e4cc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	3308      	adds	r3, #8
 800e504:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e508:	e853 3f00 	ldrex	r3, [r3]
 800e50c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e50e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e510:	f023 0301 	bic.w	r3, r3, #1
 800e514:	667b      	str	r3, [r7, #100]	@ 0x64
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	3308      	adds	r3, #8
 800e51c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e51e:	647a      	str	r2, [r7, #68]	@ 0x44
 800e520:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e522:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e524:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e526:	e841 2300 	strex	r3, r2, [r1]
 800e52a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e52c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d1e5      	bne.n	800e4fe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2220      	movs	r2, #32
 800e536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2200      	movs	r2, #0
 800e53e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2200      	movs	r2, #0
 800e544:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	4a33      	ldr	r2, [pc, #204]	@ (800e618 <UART_RxISR_8BIT+0x1b4>)
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d01f      	beq.n	800e590 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	685b      	ldr	r3, [r3, #4]
 800e556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d018      	beq.n	800e590 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e566:	e853 3f00 	ldrex	r3, [r3]
 800e56a:	623b      	str	r3, [r7, #32]
   return(result);
 800e56c:	6a3b      	ldr	r3, [r7, #32]
 800e56e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e572:	663b      	str	r3, [r7, #96]	@ 0x60
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	461a      	mov	r2, r3
 800e57a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e57c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e57e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e580:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e584:	e841 2300 	strex	r3, r2, [r1]
 800e588:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d1e6      	bne.n	800e55e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e594:	2b01      	cmp	r3, #1
 800e596:	d12e      	bne.n	800e5f6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2200      	movs	r2, #0
 800e59c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a4:	693b      	ldr	r3, [r7, #16]
 800e5a6:	e853 3f00 	ldrex	r3, [r3]
 800e5aa:	60fb      	str	r3, [r7, #12]
   return(result);
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f023 0310 	bic.w	r3, r3, #16
 800e5b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5bc:	61fb      	str	r3, [r7, #28]
 800e5be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c0:	69b9      	ldr	r1, [r7, #24]
 800e5c2:	69fa      	ldr	r2, [r7, #28]
 800e5c4:	e841 2300 	strex	r3, r2, [r1]
 800e5c8:	617b      	str	r3, [r7, #20]
   return(result);
 800e5ca:	697b      	ldr	r3, [r7, #20]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d1e6      	bne.n	800e59e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	69db      	ldr	r3, [r3, #28]
 800e5d6:	f003 0310 	and.w	r3, r3, #16
 800e5da:	2b10      	cmp	r3, #16
 800e5dc:	d103      	bne.n	800e5e6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	2210      	movs	r2, #16
 800e5e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e5ec:	4619      	mov	r1, r3
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f7ff f8b0 	bl	800d754 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e5f4:	e00b      	b.n	800e60e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f7ff f898 	bl	800d72c <HAL_UART_RxCpltCallback>
}
 800e5fc:	e007      	b.n	800e60e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	699a      	ldr	r2, [r3, #24]
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	f042 0208 	orr.w	r2, r2, #8
 800e60c:	619a      	str	r2, [r3, #24]
}
 800e60e:	bf00      	nop
 800e610:	3770      	adds	r7, #112	@ 0x70
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}
 800e616:	bf00      	nop
 800e618:	40008000 	.word	0x40008000

0800e61c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b09c      	sub	sp, #112	@ 0x70
 800e620:	af00      	add	r7, sp, #0
 800e622:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e62a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e634:	2b22      	cmp	r3, #34	@ 0x22
 800e636:	f040 80be 	bne.w	800e7b6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e640:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e648:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e64a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e64e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e652:	4013      	ands	r3, r2
 800e654:	b29a      	uxth	r2, r3
 800e656:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e658:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e65e:	1c9a      	adds	r2, r3, #2
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e66a:	b29b      	uxth	r3, r3
 800e66c:	3b01      	subs	r3, #1
 800e66e:	b29a      	uxth	r2, r3
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e67c:	b29b      	uxth	r3, r3
 800e67e:	2b00      	cmp	r3, #0
 800e680:	f040 80a1 	bne.w	800e7c6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e68a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e68c:	e853 3f00 	ldrex	r3, [r3]
 800e690:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e692:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e698:	667b      	str	r3, [r7, #100]	@ 0x64
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	461a      	mov	r2, r3
 800e6a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6a2:	657b      	str	r3, [r7, #84]	@ 0x54
 800e6a4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e6a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e6aa:	e841 2300 	strex	r3, r2, [r1]
 800e6ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e6b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d1e6      	bne.n	800e684 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	3308      	adds	r3, #8
 800e6bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6c0:	e853 3f00 	ldrex	r3, [r3]
 800e6c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6c8:	f023 0301 	bic.w	r3, r3, #1
 800e6cc:	663b      	str	r3, [r7, #96]	@ 0x60
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	3308      	adds	r3, #8
 800e6d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e6d6:	643a      	str	r2, [r7, #64]	@ 0x40
 800e6d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e6dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e6de:	e841 2300 	strex	r3, r2, [r1]
 800e6e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d1e5      	bne.n	800e6b6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	2220      	movs	r2, #32
 800e6ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	4a33      	ldr	r2, [pc, #204]	@ (800e7d0 <UART_RxISR_16BIT+0x1b4>)
 800e704:	4293      	cmp	r3, r2
 800e706:	d01f      	beq.n	800e748 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	685b      	ldr	r3, [r3, #4]
 800e70e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e712:	2b00      	cmp	r3, #0
 800e714:	d018      	beq.n	800e748 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e71c:	6a3b      	ldr	r3, [r7, #32]
 800e71e:	e853 3f00 	ldrex	r3, [r3]
 800e722:	61fb      	str	r3, [r7, #28]
   return(result);
 800e724:	69fb      	ldr	r3, [r7, #28]
 800e726:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e72a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	461a      	mov	r2, r3
 800e732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e734:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e736:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e738:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e73a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e73c:	e841 2300 	strex	r3, r2, [r1]
 800e740:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e744:	2b00      	cmp	r3, #0
 800e746:	d1e6      	bne.n	800e716 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d12e      	bne.n	800e7ae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	2200      	movs	r2, #0
 800e754:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	e853 3f00 	ldrex	r3, [r3]
 800e762:	60bb      	str	r3, [r7, #8]
   return(result);
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	f023 0310 	bic.w	r3, r3, #16
 800e76a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	461a      	mov	r2, r3
 800e772:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e774:	61bb      	str	r3, [r7, #24]
 800e776:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e778:	6979      	ldr	r1, [r7, #20]
 800e77a:	69ba      	ldr	r2, [r7, #24]
 800e77c:	e841 2300 	strex	r3, r2, [r1]
 800e780:	613b      	str	r3, [r7, #16]
   return(result);
 800e782:	693b      	ldr	r3, [r7, #16]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d1e6      	bne.n	800e756 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	69db      	ldr	r3, [r3, #28]
 800e78e:	f003 0310 	and.w	r3, r3, #16
 800e792:	2b10      	cmp	r3, #16
 800e794:	d103      	bne.n	800e79e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2210      	movs	r2, #16
 800e79c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e7a4:	4619      	mov	r1, r3
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	f7fe ffd4 	bl	800d754 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e7ac:	e00b      	b.n	800e7c6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e7ae:	6878      	ldr	r0, [r7, #4]
 800e7b0:	f7fe ffbc 	bl	800d72c <HAL_UART_RxCpltCallback>
}
 800e7b4:	e007      	b.n	800e7c6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	699a      	ldr	r2, [r3, #24]
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	f042 0208 	orr.w	r2, r2, #8
 800e7c4:	619a      	str	r2, [r3, #24]
}
 800e7c6:	bf00      	nop
 800e7c8:	3770      	adds	r7, #112	@ 0x70
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	bd80      	pop	{r7, pc}
 800e7ce:	bf00      	nop
 800e7d0:	40008000 	.word	0x40008000

0800e7d4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b0ac      	sub	sp, #176	@ 0xb0
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e7e2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	69db      	ldr	r3, [r3, #28]
 800e7ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	689b      	ldr	r3, [r3, #8]
 800e800:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e80a:	2b22      	cmp	r3, #34	@ 0x22
 800e80c:	f040 8183 	bne.w	800eb16 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e816:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e81a:	e126      	b.n	800ea6a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e822:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e826:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e82a:	b2d9      	uxtb	r1, r3
 800e82c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e830:	b2da      	uxtb	r2, r3
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e836:	400a      	ands	r2, r1
 800e838:	b2d2      	uxtb	r2, r2
 800e83a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e840:	1c5a      	adds	r2, r3, #1
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e84c:	b29b      	uxth	r3, r3
 800e84e:	3b01      	subs	r3, #1
 800e850:	b29a      	uxth	r2, r3
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	69db      	ldr	r3, [r3, #28]
 800e85e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e866:	f003 0307 	and.w	r3, r3, #7
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d053      	beq.n	800e916 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e86e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e872:	f003 0301 	and.w	r3, r3, #1
 800e876:	2b00      	cmp	r3, #0
 800e878:	d011      	beq.n	800e89e <UART_RxISR_8BIT_FIFOEN+0xca>
 800e87a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e87e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e882:	2b00      	cmp	r3, #0
 800e884:	d00b      	beq.n	800e89e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	2201      	movs	r2, #1
 800e88c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e894:	f043 0201 	orr.w	r2, r3, #1
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e89e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8a2:	f003 0302 	and.w	r3, r3, #2
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d011      	beq.n	800e8ce <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e8aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e8ae:	f003 0301 	and.w	r3, r3, #1
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d00b      	beq.n	800e8ce <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	2202      	movs	r2, #2
 800e8bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8c4:	f043 0204 	orr.w	r2, r3, #4
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e8ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8d2:	f003 0304 	and.w	r3, r3, #4
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d011      	beq.n	800e8fe <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e8da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e8de:	f003 0301 	and.w	r3, r3, #1
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d00b      	beq.n	800e8fe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	2204      	movs	r2, #4
 800e8ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8f4:	f043 0202 	orr.w	r2, r3, #2
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e904:	2b00      	cmp	r3, #0
 800e906:	d006      	beq.n	800e916 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f7fe ff19 	bl	800d740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	2200      	movs	r2, #0
 800e912:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	2b00      	cmp	r3, #0
 800e920:	f040 80a3 	bne.w	800ea6a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e92a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e92c:	e853 3f00 	ldrex	r3, [r3]
 800e930:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	461a      	mov	r2, r3
 800e942:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e946:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e948:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e94a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e94c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e94e:	e841 2300 	strex	r3, r2, [r1]
 800e952:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e954:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e956:	2b00      	cmp	r3, #0
 800e958:	d1e4      	bne.n	800e924 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	3308      	adds	r3, #8
 800e960:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e964:	e853 3f00 	ldrex	r3, [r3]
 800e968:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e96a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e96c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e970:	f023 0301 	bic.w	r3, r3, #1
 800e974:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	3308      	adds	r3, #8
 800e97e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e982:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e984:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e986:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e988:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e98a:	e841 2300 	strex	r3, r2, [r1]
 800e98e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e990:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e992:	2b00      	cmp	r3, #0
 800e994:	d1e1      	bne.n	800e95a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	2220      	movs	r2, #32
 800e99a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	4a60      	ldr	r2, [pc, #384]	@ (800eb30 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800e9b0:	4293      	cmp	r3, r2
 800e9b2:	d021      	beq.n	800e9f8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	685b      	ldr	r3, [r3, #4]
 800e9ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d01a      	beq.n	800e9f8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e9ca:	e853 3f00 	ldrex	r3, [r3]
 800e9ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e9d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e9d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e9d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	461a      	mov	r2, r3
 800e9e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e9e4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e9e6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9e8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e9ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e9ec:	e841 2300 	strex	r3, r2, [r1]
 800e9f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e9f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d1e4      	bne.n	800e9c2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e9fc:	2b01      	cmp	r3, #1
 800e9fe:	d130      	bne.n	800ea62 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2200      	movs	r2, #0
 800ea04:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea0e:	e853 3f00 	ldrex	r3, [r3]
 800ea12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ea14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea16:	f023 0310 	bic.w	r3, r3, #16
 800ea1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	461a      	mov	r2, r3
 800ea24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ea28:	643b      	str	r3, [r7, #64]	@ 0x40
 800ea2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ea2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ea30:	e841 2300 	strex	r3, r2, [r1]
 800ea34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ea36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d1e4      	bne.n	800ea06 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	69db      	ldr	r3, [r3, #28]
 800ea42:	f003 0310 	and.w	r3, r3, #16
 800ea46:	2b10      	cmp	r3, #16
 800ea48:	d103      	bne.n	800ea52 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	2210      	movs	r2, #16
 800ea50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea58:	4619      	mov	r1, r3
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f7fe fe7a 	bl	800d754 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ea60:	e00e      	b.n	800ea80 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800ea62:	6878      	ldr	r0, [r7, #4]
 800ea64:	f7fe fe62 	bl	800d72c <HAL_UART_RxCpltCallback>
        break;
 800ea68:	e00a      	b.n	800ea80 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ea6a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d006      	beq.n	800ea80 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800ea72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea76:	f003 0320 	and.w	r3, r3, #32
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	f47f aece 	bne.w	800e81c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea86:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ea8a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d049      	beq.n	800eb26 <UART_RxISR_8BIT_FIFOEN+0x352>
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ea98:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ea9c:	429a      	cmp	r2, r3
 800ea9e:	d242      	bcs.n	800eb26 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	3308      	adds	r3, #8
 800eaa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaa8:	6a3b      	ldr	r3, [r7, #32]
 800eaaa:	e853 3f00 	ldrex	r3, [r3]
 800eaae:	61fb      	str	r3, [r7, #28]
   return(result);
 800eab0:	69fb      	ldr	r3, [r7, #28]
 800eab2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eab6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	3308      	adds	r3, #8
 800eac0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800eac4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eac8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eaca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eacc:	e841 2300 	strex	r3, r2, [r1]
 800ead0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ead2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d1e3      	bne.n	800eaa0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	4a16      	ldr	r2, [pc, #88]	@ (800eb34 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800eadc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	e853 3f00 	ldrex	r3, [r3]
 800eaea:	60bb      	str	r3, [r7, #8]
   return(result);
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	f043 0320 	orr.w	r3, r3, #32
 800eaf2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	461a      	mov	r2, r3
 800eafc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb00:	61bb      	str	r3, [r7, #24]
 800eb02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb04:	6979      	ldr	r1, [r7, #20]
 800eb06:	69ba      	ldr	r2, [r7, #24]
 800eb08:	e841 2300 	strex	r3, r2, [r1]
 800eb0c:	613b      	str	r3, [r7, #16]
   return(result);
 800eb0e:	693b      	ldr	r3, [r7, #16]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d1e4      	bne.n	800eade <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800eb14:	e007      	b.n	800eb26 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	699a      	ldr	r2, [r3, #24]
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	f042 0208 	orr.w	r2, r2, #8
 800eb24:	619a      	str	r2, [r3, #24]
}
 800eb26:	bf00      	nop
 800eb28:	37b0      	adds	r7, #176	@ 0xb0
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}
 800eb2e:	bf00      	nop
 800eb30:	40008000 	.word	0x40008000
 800eb34:	0800e465 	.word	0x0800e465

0800eb38 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b0ae      	sub	sp, #184	@ 0xb8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800eb46:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	69db      	ldr	r3, [r3, #28]
 800eb50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	689b      	ldr	r3, [r3, #8]
 800eb64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb6e:	2b22      	cmp	r3, #34	@ 0x22
 800eb70:	f040 8187 	bne.w	800ee82 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800eb7a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eb7e:	e12a      	b.n	800edd6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb86:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800eb92:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800eb96:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800eb9a:	4013      	ands	r3, r2
 800eb9c:	b29a      	uxth	r2, r3
 800eb9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800eba2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eba8:	1c9a      	adds	r2, r3, #2
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ebb4:	b29b      	uxth	r3, r3
 800ebb6:	3b01      	subs	r3, #1
 800ebb8:	b29a      	uxth	r2, r3
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	69db      	ldr	r3, [r3, #28]
 800ebc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ebca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebce:	f003 0307 	and.w	r3, r3, #7
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d053      	beq.n	800ec7e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ebd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebda:	f003 0301 	and.w	r3, r3, #1
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d011      	beq.n	800ec06 <UART_RxISR_16BIT_FIFOEN+0xce>
 800ebe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ebe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d00b      	beq.n	800ec06 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebfc:	f043 0201 	orr.w	r2, r3, #1
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ec06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ec0a:	f003 0302 	and.w	r3, r3, #2
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d011      	beq.n	800ec36 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ec12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec16:	f003 0301 	and.w	r3, r3, #1
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d00b      	beq.n	800ec36 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	2202      	movs	r2, #2
 800ec24:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec2c:	f043 0204 	orr.w	r2, r3, #4
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ec36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ec3a:	f003 0304 	and.w	r3, r3, #4
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d011      	beq.n	800ec66 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ec42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec46:	f003 0301 	and.w	r3, r3, #1
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d00b      	beq.n	800ec66 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	2204      	movs	r2, #4
 800ec54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec5c:	f043 0202 	orr.w	r2, r3, #2
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d006      	beq.n	800ec7e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f7fe fd65 	bl	800d740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ec84:	b29b      	uxth	r3, r3
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	f040 80a5 	bne.w	800edd6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ec94:	e853 3f00 	ldrex	r3, [r3]
 800ec98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ec9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ec9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eca0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	461a      	mov	r2, r3
 800ecaa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ecae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ecb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecb4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ecb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ecba:	e841 2300 	strex	r3, r2, [r1]
 800ecbe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ecc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d1e2      	bne.n	800ec8c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	3308      	adds	r3, #8
 800eccc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ecd0:	e853 3f00 	ldrex	r3, [r3]
 800ecd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ecd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ecd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ecdc:	f023 0301 	bic.w	r3, r3, #1
 800ece0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	3308      	adds	r3, #8
 800ecea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ecee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ecf0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecf2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ecf4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ecf6:	e841 2300 	strex	r3, r2, [r1]
 800ecfa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ecfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d1e1      	bne.n	800ecc6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2220      	movs	r2, #32
 800ed06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2200      	movs	r2, #0
 800ed14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	4a60      	ldr	r2, [pc, #384]	@ (800ee9c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800ed1c:	4293      	cmp	r3, r2
 800ed1e:	d021      	beq.n	800ed64 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	685b      	ldr	r3, [r3, #4]
 800ed26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d01a      	beq.n	800ed64 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed36:	e853 3f00 	ldrex	r3, [r3]
 800ed3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ed3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ed42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	461a      	mov	r2, r3
 800ed4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ed50:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ed52:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ed56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ed58:	e841 2300 	strex	r3, r2, [r1]
 800ed5c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ed5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d1e4      	bne.n	800ed2e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed68:	2b01      	cmp	r3, #1
 800ed6a:	d130      	bne.n	800edce <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2200      	movs	r2, #0
 800ed70:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed7a:	e853 3f00 	ldrex	r3, [r3]
 800ed7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ed80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed82:	f023 0310 	bic.w	r3, r3, #16
 800ed86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	461a      	mov	r2, r3
 800ed90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed94:	647b      	str	r3, [r7, #68]	@ 0x44
 800ed96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ed9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed9c:	e841 2300 	strex	r3, r2, [r1]
 800eda0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eda2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d1e4      	bne.n	800ed72 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	69db      	ldr	r3, [r3, #28]
 800edae:	f003 0310 	and.w	r3, r3, #16
 800edb2:	2b10      	cmp	r3, #16
 800edb4:	d103      	bne.n	800edbe <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	2210      	movs	r2, #16
 800edbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800edc4:	4619      	mov	r1, r3
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f7fe fcc4 	bl	800d754 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800edcc:	e00e      	b.n	800edec <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f7fe fcac 	bl	800d72c <HAL_UART_RxCpltCallback>
        break;
 800edd4:	e00a      	b.n	800edec <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800edd6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d006      	beq.n	800edec <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800edde:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ede2:	f003 0320 	and.w	r3, r3, #32
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	f47f aeca 	bne.w	800eb80 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800edf2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800edf6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d049      	beq.n	800ee92 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ee04:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d242      	bcs.n	800ee92 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	3308      	adds	r3, #8
 800ee12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee16:	e853 3f00 	ldrex	r3, [r3]
 800ee1a:	623b      	str	r3, [r7, #32]
   return(result);
 800ee1c:	6a3b      	ldr	r3, [r7, #32]
 800ee1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ee22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	3308      	adds	r3, #8
 800ee2c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ee30:	633a      	str	r2, [r7, #48]	@ 0x30
 800ee32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee38:	e841 2300 	strex	r3, r2, [r1]
 800ee3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ee3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d1e3      	bne.n	800ee0c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	4a16      	ldr	r2, [pc, #88]	@ (800eea0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800ee48:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee50:	693b      	ldr	r3, [r7, #16]
 800ee52:	e853 3f00 	ldrex	r3, [r3]
 800ee56:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f043 0320 	orr.w	r3, r3, #32
 800ee5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	461a      	mov	r2, r3
 800ee68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ee6c:	61fb      	str	r3, [r7, #28]
 800ee6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee70:	69b9      	ldr	r1, [r7, #24]
 800ee72:	69fa      	ldr	r2, [r7, #28]
 800ee74:	e841 2300 	strex	r3, r2, [r1]
 800ee78:	617b      	str	r3, [r7, #20]
   return(result);
 800ee7a:	697b      	ldr	r3, [r7, #20]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d1e4      	bne.n	800ee4a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ee80:	e007      	b.n	800ee92 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	699a      	ldr	r2, [r3, #24]
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f042 0208 	orr.w	r2, r2, #8
 800ee90:	619a      	str	r2, [r3, #24]
}
 800ee92:	bf00      	nop
 800ee94:	37b8      	adds	r7, #184	@ 0xb8
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	40008000 	.word	0x40008000
 800eea0:	0800e61d 	.word	0x0800e61d

0800eea4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800eea4:	b480      	push	{r7}
 800eea6:	b083      	sub	sp, #12
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800eeac:	bf00      	nop
 800eeae:	370c      	adds	r7, #12
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb6:	4770      	bx	lr

0800eeb8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800eeb8:	b480      	push	{r7}
 800eeba:	b083      	sub	sp, #12
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800eec0:	bf00      	nop
 800eec2:	370c      	adds	r7, #12
 800eec4:	46bd      	mov	sp, r7
 800eec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeca:	4770      	bx	lr

0800eecc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800eecc:	b480      	push	{r7}
 800eece:	b083      	sub	sp, #12
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800eed4:	bf00      	nop
 800eed6:	370c      	adds	r7, #12
 800eed8:	46bd      	mov	sp, r7
 800eeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eede:	4770      	bx	lr

0800eee0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eeee:	2b01      	cmp	r3, #1
 800eef0:	d101      	bne.n	800eef6 <HAL_UARTEx_DisableFifoMode+0x16>
 800eef2:	2302      	movs	r3, #2
 800eef4:	e027      	b.n	800ef46 <HAL_UARTEx_DisableFifoMode+0x66>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	2201      	movs	r2, #1
 800eefa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	2224      	movs	r2, #36	@ 0x24
 800ef02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	681a      	ldr	r2, [r3, #0]
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	f022 0201 	bic.w	r2, r2, #1
 800ef1c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ef24:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	2200      	movs	r2, #0
 800ef2a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	68fa      	ldr	r2, [r7, #12]
 800ef32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2220      	movs	r2, #32
 800ef38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	2200      	movs	r2, #0
 800ef40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ef44:	2300      	movs	r3, #0
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	3714      	adds	r7, #20
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef50:	4770      	bx	lr

0800ef52 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ef52:	b580      	push	{r7, lr}
 800ef54:	b084      	sub	sp, #16
 800ef56:	af00      	add	r7, sp, #0
 800ef58:	6078      	str	r0, [r7, #4]
 800ef5a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ef62:	2b01      	cmp	r3, #1
 800ef64:	d101      	bne.n	800ef6a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ef66:	2302      	movs	r3, #2
 800ef68:	e02d      	b.n	800efc6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	2201      	movs	r2, #1
 800ef6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	2224      	movs	r2, #36	@ 0x24
 800ef76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	681a      	ldr	r2, [r3, #0]
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f022 0201 	bic.w	r2, r2, #1
 800ef90:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	689b      	ldr	r3, [r3, #8]
 800ef98:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	683a      	ldr	r2, [r7, #0]
 800efa2:	430a      	orrs	r2, r1
 800efa4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f000 f850 	bl	800f04c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	68fa      	ldr	r2, [r7, #12]
 800efb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2220      	movs	r2, #32
 800efb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	2200      	movs	r2, #0
 800efc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800efc4:	2300      	movs	r3, #0
}
 800efc6:	4618      	mov	r0, r3
 800efc8:	3710      	adds	r7, #16
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}

0800efce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800efce:	b580      	push	{r7, lr}
 800efd0:	b084      	sub	sp, #16
 800efd2:	af00      	add	r7, sp, #0
 800efd4:	6078      	str	r0, [r7, #4]
 800efd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800efde:	2b01      	cmp	r3, #1
 800efe0:	d101      	bne.n	800efe6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800efe2:	2302      	movs	r3, #2
 800efe4:	e02d      	b.n	800f042 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2201      	movs	r2, #1
 800efea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2224      	movs	r2, #36	@ 0x24
 800eff2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	681a      	ldr	r2, [r3, #0]
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	f022 0201 	bic.w	r2, r2, #1
 800f00c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	689b      	ldr	r3, [r3, #8]
 800f014:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	683a      	ldr	r2, [r7, #0]
 800f01e:	430a      	orrs	r2, r1
 800f020:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f022:	6878      	ldr	r0, [r7, #4]
 800f024:	f000 f812 	bl	800f04c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	68fa      	ldr	r2, [r7, #12]
 800f02e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2220      	movs	r2, #32
 800f034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f040:	2300      	movs	r3, #0
}
 800f042:	4618      	mov	r0, r3
 800f044:	3710      	adds	r7, #16
 800f046:	46bd      	mov	sp, r7
 800f048:	bd80      	pop	{r7, pc}
	...

0800f04c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f04c:	b480      	push	{r7}
 800f04e:	b085      	sub	sp, #20
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d108      	bne.n	800f06e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2201      	movs	r2, #1
 800f060:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	2201      	movs	r2, #1
 800f068:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f06c:	e031      	b.n	800f0d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f06e:	2308      	movs	r3, #8
 800f070:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f072:	2308      	movs	r3, #8
 800f074:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	689b      	ldr	r3, [r3, #8]
 800f07c:	0e5b      	lsrs	r3, r3, #25
 800f07e:	b2db      	uxtb	r3, r3
 800f080:	f003 0307 	and.w	r3, r3, #7
 800f084:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	689b      	ldr	r3, [r3, #8]
 800f08c:	0f5b      	lsrs	r3, r3, #29
 800f08e:	b2db      	uxtb	r3, r3
 800f090:	f003 0307 	and.w	r3, r3, #7
 800f094:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f096:	7bbb      	ldrb	r3, [r7, #14]
 800f098:	7b3a      	ldrb	r2, [r7, #12]
 800f09a:	4911      	ldr	r1, [pc, #68]	@ (800f0e0 <UARTEx_SetNbDataToProcess+0x94>)
 800f09c:	5c8a      	ldrb	r2, [r1, r2]
 800f09e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f0a2:	7b3a      	ldrb	r2, [r7, #12]
 800f0a4:	490f      	ldr	r1, [pc, #60]	@ (800f0e4 <UARTEx_SetNbDataToProcess+0x98>)
 800f0a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f0a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f0ac:	b29a      	uxth	r2, r3
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f0b4:	7bfb      	ldrb	r3, [r7, #15]
 800f0b6:	7b7a      	ldrb	r2, [r7, #13]
 800f0b8:	4909      	ldr	r1, [pc, #36]	@ (800f0e0 <UARTEx_SetNbDataToProcess+0x94>)
 800f0ba:	5c8a      	ldrb	r2, [r1, r2]
 800f0bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f0c0:	7b7a      	ldrb	r2, [r7, #13]
 800f0c2:	4908      	ldr	r1, [pc, #32]	@ (800f0e4 <UARTEx_SetNbDataToProcess+0x98>)
 800f0c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f0c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f0ca:	b29a      	uxth	r2, r3
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f0d2:	bf00      	nop
 800f0d4:	3714      	adds	r7, #20
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0dc:	4770      	bx	lr
 800f0de:	bf00      	nop
 800f0e0:	0801aa34 	.word	0x0801aa34
 800f0e4:	0801aa3c 	.word	0x0801aa3c

0800f0e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800f0e8:	b480      	push	{r7}
 800f0ea:	b085      	sub	sp, #20
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800f0f8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800f0fc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	b29a      	uxth	r2, r3
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f108:	2300      	movs	r3, #0
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	3714      	adds	r7, #20
 800f10e:	46bd      	mov	sp, r7
 800f110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f114:	4770      	bx	lr

0800f116 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800f116:	b480      	push	{r7}
 800f118:	b085      	sub	sp, #20
 800f11a:	af00      	add	r7, sp, #0
 800f11c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800f11e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800f122:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800f12a:	b29a      	uxth	r2, r3
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	b29b      	uxth	r3, r3
 800f130:	43db      	mvns	r3, r3
 800f132:	b29b      	uxth	r3, r3
 800f134:	4013      	ands	r3, r2
 800f136:	b29a      	uxth	r2, r3
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f13e:	2300      	movs	r3, #0
}
 800f140:	4618      	mov	r0, r3
 800f142:	3714      	adds	r7, #20
 800f144:	46bd      	mov	sp, r7
 800f146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14a:	4770      	bx	lr

0800f14c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800f14c:	b480      	push	{r7}
 800f14e:	b085      	sub	sp, #20
 800f150:	af00      	add	r7, sp, #0
 800f152:	60f8      	str	r0, [r7, #12]
 800f154:	1d3b      	adds	r3, r7, #4
 800f156:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	2201      	movs	r2, #1
 800f15e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	2200      	movs	r2, #0
 800f166:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	2200      	movs	r2, #0
 800f16e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	2200      	movs	r2, #0
 800f176:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800f17a:	2300      	movs	r3, #0
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3714      	adds	r7, #20
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr

0800f188 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f188:	b480      	push	{r7}
 800f18a:	b0a7      	sub	sp, #156	@ 0x9c
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
 800f190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800f192:	2300      	movs	r3, #0
 800f194:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800f198:	687a      	ldr	r2, [r7, #4]
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	781b      	ldrb	r3, [r3, #0]
 800f19e:	009b      	lsls	r3, r3, #2
 800f1a0:	4413      	add	r3, r2
 800f1a2:	881b      	ldrh	r3, [r3, #0]
 800f1a4:	b29b      	uxth	r3, r3
 800f1a6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800f1aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f1ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800f1b2:	683b      	ldr	r3, [r7, #0]
 800f1b4:	78db      	ldrb	r3, [r3, #3]
 800f1b6:	2b03      	cmp	r3, #3
 800f1b8:	d81f      	bhi.n	800f1fa <USB_ActivateEndpoint+0x72>
 800f1ba:	a201      	add	r2, pc, #4	@ (adr r2, 800f1c0 <USB_ActivateEndpoint+0x38>)
 800f1bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1c0:	0800f1d1 	.word	0x0800f1d1
 800f1c4:	0800f1ed 	.word	0x0800f1ed
 800f1c8:	0800f203 	.word	0x0800f203
 800f1cc:	0800f1df 	.word	0x0800f1df
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800f1d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f1d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800f1d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800f1dc:	e012      	b.n	800f204 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800f1de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f1e2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800f1e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800f1ea:	e00b      	b.n	800f204 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800f1ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f1f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800f1f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800f1f8:	e004      	b.n	800f204 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800f200:	e000      	b.n	800f204 <USB_ActivateEndpoint+0x7c>
      break;
 800f202:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800f204:	687a      	ldr	r2, [r7, #4]
 800f206:	683b      	ldr	r3, [r7, #0]
 800f208:	781b      	ldrb	r3, [r3, #0]
 800f20a:	009b      	lsls	r3, r3, #2
 800f20c:	441a      	add	r2, r3
 800f20e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800f212:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f216:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f21a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f21e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f222:	b29b      	uxth	r3, r3
 800f224:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800f226:	687a      	ldr	r2, [r7, #4]
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	781b      	ldrb	r3, [r3, #0]
 800f22c:	009b      	lsls	r3, r3, #2
 800f22e:	4413      	add	r3, r2
 800f230:	881b      	ldrh	r3, [r3, #0]
 800f232:	b29b      	uxth	r3, r3
 800f234:	b21b      	sxth	r3, r3
 800f236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f23a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f23e:	b21a      	sxth	r2, r3
 800f240:	683b      	ldr	r3, [r7, #0]
 800f242:	781b      	ldrb	r3, [r3, #0]
 800f244:	b21b      	sxth	r3, r3
 800f246:	4313      	orrs	r3, r2
 800f248:	b21b      	sxth	r3, r3
 800f24a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800f24e:	687a      	ldr	r2, [r7, #4]
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	781b      	ldrb	r3, [r3, #0]
 800f254:	009b      	lsls	r3, r3, #2
 800f256:	441a      	add	r2, r3
 800f258:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f25c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f260:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f264:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f26c:	b29b      	uxth	r3, r3
 800f26e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	7b1b      	ldrb	r3, [r3, #12]
 800f274:	2b00      	cmp	r3, #0
 800f276:	f040 8180 	bne.w	800f57a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	785b      	ldrb	r3, [r3, #1]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	f000 8084 	beq.w	800f38c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	61bb      	str	r3, [r7, #24]
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f28e:	b29b      	uxth	r3, r3
 800f290:	461a      	mov	r2, r3
 800f292:	69bb      	ldr	r3, [r7, #24]
 800f294:	4413      	add	r3, r2
 800f296:	61bb      	str	r3, [r7, #24]
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	00da      	lsls	r2, r3, #3
 800f29e:	69bb      	ldr	r3, [r7, #24]
 800f2a0:	4413      	add	r3, r2
 800f2a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f2a6:	617b      	str	r3, [r7, #20]
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	88db      	ldrh	r3, [r3, #6]
 800f2ac:	085b      	lsrs	r3, r3, #1
 800f2ae:	b29b      	uxth	r3, r3
 800f2b0:	005b      	lsls	r3, r3, #1
 800f2b2:	b29a      	uxth	r2, r3
 800f2b4:	697b      	ldr	r3, [r7, #20]
 800f2b6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f2b8:	687a      	ldr	r2, [r7, #4]
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	781b      	ldrb	r3, [r3, #0]
 800f2be:	009b      	lsls	r3, r3, #2
 800f2c0:	4413      	add	r3, r2
 800f2c2:	881b      	ldrh	r3, [r3, #0]
 800f2c4:	827b      	strh	r3, [r7, #18]
 800f2c6:	8a7b      	ldrh	r3, [r7, #18]
 800f2c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d01b      	beq.n	800f308 <USB_ActivateEndpoint+0x180>
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	781b      	ldrb	r3, [r3, #0]
 800f2d6:	009b      	lsls	r3, r3, #2
 800f2d8:	4413      	add	r3, r2
 800f2da:	881b      	ldrh	r3, [r3, #0]
 800f2dc:	b29b      	uxth	r3, r3
 800f2de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f2e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2e6:	823b      	strh	r3, [r7, #16]
 800f2e8:	687a      	ldr	r2, [r7, #4]
 800f2ea:	683b      	ldr	r3, [r7, #0]
 800f2ec:	781b      	ldrb	r3, [r3, #0]
 800f2ee:	009b      	lsls	r3, r3, #2
 800f2f0:	441a      	add	r2, r3
 800f2f2:	8a3b      	ldrh	r3, [r7, #16]
 800f2f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f300:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f304:	b29b      	uxth	r3, r3
 800f306:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f308:	683b      	ldr	r3, [r7, #0]
 800f30a:	78db      	ldrb	r3, [r3, #3]
 800f30c:	2b01      	cmp	r3, #1
 800f30e:	d020      	beq.n	800f352 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f310:	687a      	ldr	r2, [r7, #4]
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	781b      	ldrb	r3, [r3, #0]
 800f316:	009b      	lsls	r3, r3, #2
 800f318:	4413      	add	r3, r2
 800f31a:	881b      	ldrh	r3, [r3, #0]
 800f31c:	b29b      	uxth	r3, r3
 800f31e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f322:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f326:	81bb      	strh	r3, [r7, #12]
 800f328:	89bb      	ldrh	r3, [r7, #12]
 800f32a:	f083 0320 	eor.w	r3, r3, #32
 800f32e:	81bb      	strh	r3, [r7, #12]
 800f330:	687a      	ldr	r2, [r7, #4]
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	781b      	ldrb	r3, [r3, #0]
 800f336:	009b      	lsls	r3, r3, #2
 800f338:	441a      	add	r2, r3
 800f33a:	89bb      	ldrh	r3, [r7, #12]
 800f33c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f340:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f344:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f348:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f34c:	b29b      	uxth	r3, r3
 800f34e:	8013      	strh	r3, [r2, #0]
 800f350:	e3f9      	b.n	800fb46 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f352:	687a      	ldr	r2, [r7, #4]
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	781b      	ldrb	r3, [r3, #0]
 800f358:	009b      	lsls	r3, r3, #2
 800f35a:	4413      	add	r3, r2
 800f35c:	881b      	ldrh	r3, [r3, #0]
 800f35e:	b29b      	uxth	r3, r3
 800f360:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f364:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f368:	81fb      	strh	r3, [r7, #14]
 800f36a:	687a      	ldr	r2, [r7, #4]
 800f36c:	683b      	ldr	r3, [r7, #0]
 800f36e:	781b      	ldrb	r3, [r3, #0]
 800f370:	009b      	lsls	r3, r3, #2
 800f372:	441a      	add	r2, r3
 800f374:	89fb      	ldrh	r3, [r7, #14]
 800f376:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f37a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f37e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f386:	b29b      	uxth	r3, r3
 800f388:	8013      	strh	r3, [r2, #0]
 800f38a:	e3dc      	b.n	800fb46 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f396:	b29b      	uxth	r3, r3
 800f398:	461a      	mov	r2, r3
 800f39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f39c:	4413      	add	r3, r2
 800f39e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	781b      	ldrb	r3, [r3, #0]
 800f3a4:	00da      	lsls	r2, r3, #3
 800f3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3a8:	4413      	add	r3, r2
 800f3aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	88db      	ldrh	r3, [r3, #6]
 800f3b4:	085b      	lsrs	r3, r3, #1
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	005b      	lsls	r3, r3, #1
 800f3ba:	b29a      	uxth	r2, r3
 800f3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3be:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f3ca:	b29b      	uxth	r3, r3
 800f3cc:	461a      	mov	r2, r3
 800f3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d0:	4413      	add	r3, r2
 800f3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	781b      	ldrb	r3, [r3, #0]
 800f3d8:	00da      	lsls	r2, r3, #3
 800f3da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3dc:	4413      	add	r3, r2
 800f3de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f3e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800f3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3e6:	881b      	ldrh	r3, [r3, #0]
 800f3e8:	b29b      	uxth	r3, r3
 800f3ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f3ee:	b29a      	uxth	r2, r3
 800f3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3f2:	801a      	strh	r2, [r3, #0]
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	691b      	ldr	r3, [r3, #16]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d10a      	bne.n	800f412 <USB_ActivateEndpoint+0x28a>
 800f3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3fe:	881b      	ldrh	r3, [r3, #0]
 800f400:	b29b      	uxth	r3, r3
 800f402:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f406:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f40e:	801a      	strh	r2, [r3, #0]
 800f410:	e041      	b.n	800f496 <USB_ActivateEndpoint+0x30e>
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	691b      	ldr	r3, [r3, #16]
 800f416:	2b3e      	cmp	r3, #62	@ 0x3e
 800f418:	d81c      	bhi.n	800f454 <USB_ActivateEndpoint+0x2cc>
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	691b      	ldr	r3, [r3, #16]
 800f41e:	085b      	lsrs	r3, r3, #1
 800f420:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	691b      	ldr	r3, [r3, #16]
 800f428:	f003 0301 	and.w	r3, r3, #1
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d004      	beq.n	800f43a <USB_ActivateEndpoint+0x2b2>
 800f430:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f434:	3301      	adds	r3, #1
 800f436:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f43c:	881b      	ldrh	r3, [r3, #0]
 800f43e:	b29a      	uxth	r2, r3
 800f440:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f444:	b29b      	uxth	r3, r3
 800f446:	029b      	lsls	r3, r3, #10
 800f448:	b29b      	uxth	r3, r3
 800f44a:	4313      	orrs	r3, r2
 800f44c:	b29a      	uxth	r2, r3
 800f44e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f450:	801a      	strh	r2, [r3, #0]
 800f452:	e020      	b.n	800f496 <USB_ActivateEndpoint+0x30e>
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	691b      	ldr	r3, [r3, #16]
 800f458:	095b      	lsrs	r3, r3, #5
 800f45a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	691b      	ldr	r3, [r3, #16]
 800f462:	f003 031f 	and.w	r3, r3, #31
 800f466:	2b00      	cmp	r3, #0
 800f468:	d104      	bne.n	800f474 <USB_ActivateEndpoint+0x2ec>
 800f46a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f46e:	3b01      	subs	r3, #1
 800f470:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f476:	881b      	ldrh	r3, [r3, #0]
 800f478:	b29a      	uxth	r2, r3
 800f47a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f47e:	b29b      	uxth	r3, r3
 800f480:	029b      	lsls	r3, r3, #10
 800f482:	b29b      	uxth	r3, r3
 800f484:	4313      	orrs	r3, r2
 800f486:	b29b      	uxth	r3, r3
 800f488:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f48c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f490:	b29a      	uxth	r2, r3
 800f492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f494:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f496:	687a      	ldr	r2, [r7, #4]
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	781b      	ldrb	r3, [r3, #0]
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	4413      	add	r3, r2
 800f4a0:	881b      	ldrh	r3, [r3, #0]
 800f4a2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800f4a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f4a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d01b      	beq.n	800f4e6 <USB_ActivateEndpoint+0x35e>
 800f4ae:	687a      	ldr	r2, [r7, #4]
 800f4b0:	683b      	ldr	r3, [r7, #0]
 800f4b2:	781b      	ldrb	r3, [r3, #0]
 800f4b4:	009b      	lsls	r3, r3, #2
 800f4b6:	4413      	add	r3, r2
 800f4b8:	881b      	ldrh	r3, [r3, #0]
 800f4ba:	b29b      	uxth	r3, r3
 800f4bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4c4:	843b      	strh	r3, [r7, #32]
 800f4c6:	687a      	ldr	r2, [r7, #4]
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	781b      	ldrb	r3, [r3, #0]
 800f4cc:	009b      	lsls	r3, r3, #2
 800f4ce:	441a      	add	r2, r3
 800f4d0:	8c3b      	ldrh	r3, [r7, #32]
 800f4d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f4de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4e2:	b29b      	uxth	r3, r3
 800f4e4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	781b      	ldrb	r3, [r3, #0]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d124      	bne.n	800f538 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f4ee:	687a      	ldr	r2, [r7, #4]
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	781b      	ldrb	r3, [r3, #0]
 800f4f4:	009b      	lsls	r3, r3, #2
 800f4f6:	4413      	add	r3, r2
 800f4f8:	881b      	ldrh	r3, [r3, #0]
 800f4fa:	b29b      	uxth	r3, r3
 800f4fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f504:	83bb      	strh	r3, [r7, #28]
 800f506:	8bbb      	ldrh	r3, [r7, #28]
 800f508:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f50c:	83bb      	strh	r3, [r7, #28]
 800f50e:	8bbb      	ldrh	r3, [r7, #28]
 800f510:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f514:	83bb      	strh	r3, [r7, #28]
 800f516:	687a      	ldr	r2, [r7, #4]
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	781b      	ldrb	r3, [r3, #0]
 800f51c:	009b      	lsls	r3, r3, #2
 800f51e:	441a      	add	r2, r3
 800f520:	8bbb      	ldrh	r3, [r7, #28]
 800f522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f52a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f52e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f532:	b29b      	uxth	r3, r3
 800f534:	8013      	strh	r3, [r2, #0]
 800f536:	e306      	b.n	800fb46 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800f538:	687a      	ldr	r2, [r7, #4]
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	781b      	ldrb	r3, [r3, #0]
 800f53e:	009b      	lsls	r3, r3, #2
 800f540:	4413      	add	r3, r2
 800f542:	881b      	ldrh	r3, [r3, #0]
 800f544:	b29b      	uxth	r3, r3
 800f546:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f54a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f54e:	83fb      	strh	r3, [r7, #30]
 800f550:	8bfb      	ldrh	r3, [r7, #30]
 800f552:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f556:	83fb      	strh	r3, [r7, #30]
 800f558:	687a      	ldr	r2, [r7, #4]
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	781b      	ldrb	r3, [r3, #0]
 800f55e:	009b      	lsls	r3, r3, #2
 800f560:	441a      	add	r2, r3
 800f562:	8bfb      	ldrh	r3, [r7, #30]
 800f564:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f568:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f56c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f574:	b29b      	uxth	r3, r3
 800f576:	8013      	strh	r3, [r2, #0]
 800f578:	e2e5      	b.n	800fb46 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	78db      	ldrb	r3, [r3, #3]
 800f57e:	2b02      	cmp	r3, #2
 800f580:	d11e      	bne.n	800f5c0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f582:	687a      	ldr	r2, [r7, #4]
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	781b      	ldrb	r3, [r3, #0]
 800f588:	009b      	lsls	r3, r3, #2
 800f58a:	4413      	add	r3, r2
 800f58c:	881b      	ldrh	r3, [r3, #0]
 800f58e:	b29b      	uxth	r3, r3
 800f590:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f598:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800f59c:	687a      	ldr	r2, [r7, #4]
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	781b      	ldrb	r3, [r3, #0]
 800f5a2:	009b      	lsls	r3, r3, #2
 800f5a4:	441a      	add	r2, r3
 800f5a6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800f5aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f5b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5ba:	b29b      	uxth	r3, r3
 800f5bc:	8013      	strh	r3, [r2, #0]
 800f5be:	e01d      	b.n	800f5fc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800f5c0:	687a      	ldr	r2, [r7, #4]
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	781b      	ldrb	r3, [r3, #0]
 800f5c6:	009b      	lsls	r3, r3, #2
 800f5c8:	4413      	add	r3, r2
 800f5ca:	881b      	ldrh	r3, [r3, #0]
 800f5cc:	b29b      	uxth	r3, r3
 800f5ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f5d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5d6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800f5da:	687a      	ldr	r2, [r7, #4]
 800f5dc:	683b      	ldr	r3, [r7, #0]
 800f5de:	781b      	ldrb	r3, [r3, #0]
 800f5e0:	009b      	lsls	r3, r3, #2
 800f5e2:	441a      	add	r2, r3
 800f5e4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800f5e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f5f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5f8:	b29b      	uxth	r3, r3
 800f5fa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f606:	b29b      	uxth	r3, r3
 800f608:	461a      	mov	r2, r3
 800f60a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f60c:	4413      	add	r3, r2
 800f60e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	00da      	lsls	r2, r3, #3
 800f616:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f618:	4413      	add	r3, r2
 800f61a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f61e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	891b      	ldrh	r3, [r3, #8]
 800f624:	085b      	lsrs	r3, r3, #1
 800f626:	b29b      	uxth	r3, r3
 800f628:	005b      	lsls	r3, r3, #1
 800f62a:	b29a      	uxth	r2, r3
 800f62c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f62e:	801a      	strh	r2, [r3, #0]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	677b      	str	r3, [r7, #116]	@ 0x74
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f63a:	b29b      	uxth	r3, r3
 800f63c:	461a      	mov	r2, r3
 800f63e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f640:	4413      	add	r3, r2
 800f642:	677b      	str	r3, [r7, #116]	@ 0x74
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	781b      	ldrb	r3, [r3, #0]
 800f648:	00da      	lsls	r2, r3, #3
 800f64a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f64c:	4413      	add	r3, r2
 800f64e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f652:	673b      	str	r3, [r7, #112]	@ 0x70
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	895b      	ldrh	r3, [r3, #10]
 800f658:	085b      	lsrs	r3, r3, #1
 800f65a:	b29b      	uxth	r3, r3
 800f65c:	005b      	lsls	r3, r3, #1
 800f65e:	b29a      	uxth	r2, r3
 800f660:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f662:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	785b      	ldrb	r3, [r3, #1]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	f040 81af 	bne.w	800f9cc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f66e:	687a      	ldr	r2, [r7, #4]
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	781b      	ldrb	r3, [r3, #0]
 800f674:	009b      	lsls	r3, r3, #2
 800f676:	4413      	add	r3, r2
 800f678:	881b      	ldrh	r3, [r3, #0]
 800f67a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800f67e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800f682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f686:	2b00      	cmp	r3, #0
 800f688:	d01d      	beq.n	800f6c6 <USB_ActivateEndpoint+0x53e>
 800f68a:	687a      	ldr	r2, [r7, #4]
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	781b      	ldrb	r3, [r3, #0]
 800f690:	009b      	lsls	r3, r3, #2
 800f692:	4413      	add	r3, r2
 800f694:	881b      	ldrh	r3, [r3, #0]
 800f696:	b29b      	uxth	r3, r3
 800f698:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f69c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6a0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800f6a4:	687a      	ldr	r2, [r7, #4]
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	781b      	ldrb	r3, [r3, #0]
 800f6aa:	009b      	lsls	r3, r3, #2
 800f6ac:	441a      	add	r2, r3
 800f6ae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800f6b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f6b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f6ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f6be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6c2:	b29b      	uxth	r3, r3
 800f6c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f6c6:	687a      	ldr	r2, [r7, #4]
 800f6c8:	683b      	ldr	r3, [r7, #0]
 800f6ca:	781b      	ldrb	r3, [r3, #0]
 800f6cc:	009b      	lsls	r3, r3, #2
 800f6ce:	4413      	add	r3, r2
 800f6d0:	881b      	ldrh	r3, [r3, #0]
 800f6d2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800f6d6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800f6da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d01d      	beq.n	800f71e <USB_ActivateEndpoint+0x596>
 800f6e2:	687a      	ldr	r2, [r7, #4]
 800f6e4:	683b      	ldr	r3, [r7, #0]
 800f6e6:	781b      	ldrb	r3, [r3, #0]
 800f6e8:	009b      	lsls	r3, r3, #2
 800f6ea:	4413      	add	r3, r2
 800f6ec:	881b      	ldrh	r3, [r3, #0]
 800f6ee:	b29b      	uxth	r3, r3
 800f6f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f6f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6f8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800f6fc:	687a      	ldr	r2, [r7, #4]
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	781b      	ldrb	r3, [r3, #0]
 800f702:	009b      	lsls	r3, r3, #2
 800f704:	441a      	add	r2, r3
 800f706:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800f70a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f70e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f712:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f716:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f71a:	b29b      	uxth	r3, r3
 800f71c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800f71e:	683b      	ldr	r3, [r7, #0]
 800f720:	785b      	ldrb	r3, [r3, #1]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d16b      	bne.n	800f7fe <USB_ActivateEndpoint+0x676>
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f730:	b29b      	uxth	r3, r3
 800f732:	461a      	mov	r2, r3
 800f734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f736:	4413      	add	r3, r2
 800f738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	781b      	ldrb	r3, [r3, #0]
 800f73e:	00da      	lsls	r2, r3, #3
 800f740:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f742:	4413      	add	r3, r2
 800f744:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f74a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f74c:	881b      	ldrh	r3, [r3, #0]
 800f74e:	b29b      	uxth	r3, r3
 800f750:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f754:	b29a      	uxth	r2, r3
 800f756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f758:	801a      	strh	r2, [r3, #0]
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	691b      	ldr	r3, [r3, #16]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d10a      	bne.n	800f778 <USB_ActivateEndpoint+0x5f0>
 800f762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f764:	881b      	ldrh	r3, [r3, #0]
 800f766:	b29b      	uxth	r3, r3
 800f768:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f76c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f770:	b29a      	uxth	r2, r3
 800f772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f774:	801a      	strh	r2, [r3, #0]
 800f776:	e05d      	b.n	800f834 <USB_ActivateEndpoint+0x6ac>
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	691b      	ldr	r3, [r3, #16]
 800f77c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f77e:	d81c      	bhi.n	800f7ba <USB_ActivateEndpoint+0x632>
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	691b      	ldr	r3, [r3, #16]
 800f784:	085b      	lsrs	r3, r3, #1
 800f786:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f78a:	683b      	ldr	r3, [r7, #0]
 800f78c:	691b      	ldr	r3, [r3, #16]
 800f78e:	f003 0301 	and.w	r3, r3, #1
 800f792:	2b00      	cmp	r3, #0
 800f794:	d004      	beq.n	800f7a0 <USB_ActivateEndpoint+0x618>
 800f796:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f79a:	3301      	adds	r3, #1
 800f79c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f7a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7a2:	881b      	ldrh	r3, [r3, #0]
 800f7a4:	b29a      	uxth	r2, r3
 800f7a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f7aa:	b29b      	uxth	r3, r3
 800f7ac:	029b      	lsls	r3, r3, #10
 800f7ae:	b29b      	uxth	r3, r3
 800f7b0:	4313      	orrs	r3, r2
 800f7b2:	b29a      	uxth	r2, r3
 800f7b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7b6:	801a      	strh	r2, [r3, #0]
 800f7b8:	e03c      	b.n	800f834 <USB_ActivateEndpoint+0x6ac>
 800f7ba:	683b      	ldr	r3, [r7, #0]
 800f7bc:	691b      	ldr	r3, [r3, #16]
 800f7be:	095b      	lsrs	r3, r3, #5
 800f7c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	691b      	ldr	r3, [r3, #16]
 800f7c8:	f003 031f 	and.w	r3, r3, #31
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d104      	bne.n	800f7da <USB_ActivateEndpoint+0x652>
 800f7d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f7d4:	3b01      	subs	r3, #1
 800f7d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f7da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7dc:	881b      	ldrh	r3, [r3, #0]
 800f7de:	b29a      	uxth	r2, r3
 800f7e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f7e4:	b29b      	uxth	r3, r3
 800f7e6:	029b      	lsls	r3, r3, #10
 800f7e8:	b29b      	uxth	r3, r3
 800f7ea:	4313      	orrs	r3, r2
 800f7ec:	b29b      	uxth	r3, r3
 800f7ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f7f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f7f6:	b29a      	uxth	r2, r3
 800f7f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f7fa:	801a      	strh	r2, [r3, #0]
 800f7fc:	e01a      	b.n	800f834 <USB_ActivateEndpoint+0x6ac>
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	785b      	ldrb	r3, [r3, #1]
 800f802:	2b01      	cmp	r3, #1
 800f804:	d116      	bne.n	800f834 <USB_ActivateEndpoint+0x6ac>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	657b      	str	r3, [r7, #84]	@ 0x54
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f810:	b29b      	uxth	r3, r3
 800f812:	461a      	mov	r2, r3
 800f814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f816:	4413      	add	r3, r2
 800f818:	657b      	str	r3, [r7, #84]	@ 0x54
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	781b      	ldrb	r3, [r3, #0]
 800f81e:	00da      	lsls	r2, r3, #3
 800f820:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f822:	4413      	add	r3, r2
 800f824:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f828:	653b      	str	r3, [r7, #80]	@ 0x50
 800f82a:	683b      	ldr	r3, [r7, #0]
 800f82c:	691b      	ldr	r3, [r3, #16]
 800f82e:	b29a      	uxth	r2, r3
 800f830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f832:	801a      	strh	r2, [r3, #0]
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	647b      	str	r3, [r7, #68]	@ 0x44
 800f838:	683b      	ldr	r3, [r7, #0]
 800f83a:	785b      	ldrb	r3, [r3, #1]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d16b      	bne.n	800f918 <USB_ActivateEndpoint+0x790>
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f84a:	b29b      	uxth	r3, r3
 800f84c:	461a      	mov	r2, r3
 800f84e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f850:	4413      	add	r3, r2
 800f852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	781b      	ldrb	r3, [r3, #0]
 800f858:	00da      	lsls	r2, r3, #3
 800f85a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f85c:	4413      	add	r3, r2
 800f85e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f862:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f866:	881b      	ldrh	r3, [r3, #0]
 800f868:	b29b      	uxth	r3, r3
 800f86a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f86e:	b29a      	uxth	r2, r3
 800f870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f872:	801a      	strh	r2, [r3, #0]
 800f874:	683b      	ldr	r3, [r7, #0]
 800f876:	691b      	ldr	r3, [r3, #16]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d10a      	bne.n	800f892 <USB_ActivateEndpoint+0x70a>
 800f87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f87e:	881b      	ldrh	r3, [r3, #0]
 800f880:	b29b      	uxth	r3, r3
 800f882:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f886:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f88a:	b29a      	uxth	r2, r3
 800f88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f88e:	801a      	strh	r2, [r3, #0]
 800f890:	e05b      	b.n	800f94a <USB_ActivateEndpoint+0x7c2>
 800f892:	683b      	ldr	r3, [r7, #0]
 800f894:	691b      	ldr	r3, [r3, #16]
 800f896:	2b3e      	cmp	r3, #62	@ 0x3e
 800f898:	d81c      	bhi.n	800f8d4 <USB_ActivateEndpoint+0x74c>
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	691b      	ldr	r3, [r3, #16]
 800f89e:	085b      	lsrs	r3, r3, #1
 800f8a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f8a4:	683b      	ldr	r3, [r7, #0]
 800f8a6:	691b      	ldr	r3, [r3, #16]
 800f8a8:	f003 0301 	and.w	r3, r3, #1
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d004      	beq.n	800f8ba <USB_ActivateEndpoint+0x732>
 800f8b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f8b4:	3301      	adds	r3, #1
 800f8b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f8ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8bc:	881b      	ldrh	r3, [r3, #0]
 800f8be:	b29a      	uxth	r2, r3
 800f8c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f8c4:	b29b      	uxth	r3, r3
 800f8c6:	029b      	lsls	r3, r3, #10
 800f8c8:	b29b      	uxth	r3, r3
 800f8ca:	4313      	orrs	r3, r2
 800f8cc:	b29a      	uxth	r2, r3
 800f8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8d0:	801a      	strh	r2, [r3, #0]
 800f8d2:	e03a      	b.n	800f94a <USB_ActivateEndpoint+0x7c2>
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	691b      	ldr	r3, [r3, #16]
 800f8d8:	095b      	lsrs	r3, r3, #5
 800f8da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f8de:	683b      	ldr	r3, [r7, #0]
 800f8e0:	691b      	ldr	r3, [r3, #16]
 800f8e2:	f003 031f 	and.w	r3, r3, #31
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d104      	bne.n	800f8f4 <USB_ActivateEndpoint+0x76c>
 800f8ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f8ee:	3b01      	subs	r3, #1
 800f8f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f8f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f6:	881b      	ldrh	r3, [r3, #0]
 800f8f8:	b29a      	uxth	r2, r3
 800f8fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f8fe:	b29b      	uxth	r3, r3
 800f900:	029b      	lsls	r3, r3, #10
 800f902:	b29b      	uxth	r3, r3
 800f904:	4313      	orrs	r3, r2
 800f906:	b29b      	uxth	r3, r3
 800f908:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f90c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f910:	b29a      	uxth	r2, r3
 800f912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f914:	801a      	strh	r2, [r3, #0]
 800f916:	e018      	b.n	800f94a <USB_ActivateEndpoint+0x7c2>
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	785b      	ldrb	r3, [r3, #1]
 800f91c:	2b01      	cmp	r3, #1
 800f91e:	d114      	bne.n	800f94a <USB_ActivateEndpoint+0x7c2>
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f926:	b29b      	uxth	r3, r3
 800f928:	461a      	mov	r2, r3
 800f92a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f92c:	4413      	add	r3, r2
 800f92e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	781b      	ldrb	r3, [r3, #0]
 800f934:	00da      	lsls	r2, r3, #3
 800f936:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f938:	4413      	add	r3, r2
 800f93a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f93e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	691b      	ldr	r3, [r3, #16]
 800f944:	b29a      	uxth	r2, r3
 800f946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f948:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f94a:	687a      	ldr	r2, [r7, #4]
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	781b      	ldrb	r3, [r3, #0]
 800f950:	009b      	lsls	r3, r3, #2
 800f952:	4413      	add	r3, r2
 800f954:	881b      	ldrh	r3, [r3, #0]
 800f956:	b29b      	uxth	r3, r3
 800f958:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f95c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f960:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f962:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f964:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f968:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f96a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f96c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f970:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f972:	687a      	ldr	r2, [r7, #4]
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	009b      	lsls	r3, r3, #2
 800f97a:	441a      	add	r2, r3
 800f97c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f97e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f982:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f98a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f98e:	b29b      	uxth	r3, r3
 800f990:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f992:	687a      	ldr	r2, [r7, #4]
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	781b      	ldrb	r3, [r3, #0]
 800f998:	009b      	lsls	r3, r3, #2
 800f99a:	4413      	add	r3, r2
 800f99c:	881b      	ldrh	r3, [r3, #0]
 800f99e:	b29b      	uxth	r3, r3
 800f9a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f9a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9a8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800f9aa:	687a      	ldr	r2, [r7, #4]
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	781b      	ldrb	r3, [r3, #0]
 800f9b0:	009b      	lsls	r3, r3, #2
 800f9b2:	441a      	add	r2, r3
 800f9b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800f9b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f9ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f9be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f9c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f9c6:	b29b      	uxth	r3, r3
 800f9c8:	8013      	strh	r3, [r2, #0]
 800f9ca:	e0bc      	b.n	800fb46 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f9cc:	687a      	ldr	r2, [r7, #4]
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	781b      	ldrb	r3, [r3, #0]
 800f9d2:	009b      	lsls	r3, r3, #2
 800f9d4:	4413      	add	r3, r2
 800f9d6:	881b      	ldrh	r3, [r3, #0]
 800f9d8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800f9dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f9e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d01d      	beq.n	800fa24 <USB_ActivateEndpoint+0x89c>
 800f9e8:	687a      	ldr	r2, [r7, #4]
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	781b      	ldrb	r3, [r3, #0]
 800f9ee:	009b      	lsls	r3, r3, #2
 800f9f0:	4413      	add	r3, r2
 800f9f2:	881b      	ldrh	r3, [r3, #0]
 800f9f4:	b29b      	uxth	r3, r3
 800f9f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f9fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9fe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800fa02:	687a      	ldr	r2, [r7, #4]
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	781b      	ldrb	r3, [r3, #0]
 800fa08:	009b      	lsls	r3, r3, #2
 800fa0a:	441a      	add	r2, r3
 800fa0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800fa10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fa1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa20:	b29b      	uxth	r3, r3
 800fa22:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fa24:	687a      	ldr	r2, [r7, #4]
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	009b      	lsls	r3, r3, #2
 800fa2c:	4413      	add	r3, r2
 800fa2e:	881b      	ldrh	r3, [r3, #0]
 800fa30:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800fa34:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800fa38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d01d      	beq.n	800fa7c <USB_ActivateEndpoint+0x8f4>
 800fa40:	687a      	ldr	r2, [r7, #4]
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	781b      	ldrb	r3, [r3, #0]
 800fa46:	009b      	lsls	r3, r3, #2
 800fa48:	4413      	add	r3, r2
 800fa4a:	881b      	ldrh	r3, [r3, #0]
 800fa4c:	b29b      	uxth	r3, r3
 800fa4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa56:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800fa5a:	687a      	ldr	r2, [r7, #4]
 800fa5c:	683b      	ldr	r3, [r7, #0]
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	009b      	lsls	r3, r3, #2
 800fa62:	441a      	add	r2, r3
 800fa64:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800fa68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fa6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fa70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa74:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fa78:	b29b      	uxth	r3, r3
 800fa7a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	78db      	ldrb	r3, [r3, #3]
 800fa80:	2b01      	cmp	r3, #1
 800fa82:	d024      	beq.n	800face <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fa84:	687a      	ldr	r2, [r7, #4]
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	781b      	ldrb	r3, [r3, #0]
 800fa8a:	009b      	lsls	r3, r3, #2
 800fa8c:	4413      	add	r3, r2
 800fa8e:	881b      	ldrh	r3, [r3, #0]
 800fa90:	b29b      	uxth	r3, r3
 800fa92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fa96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa9a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800fa9e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800faa2:	f083 0320 	eor.w	r3, r3, #32
 800faa6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800faaa:	687a      	ldr	r2, [r7, #4]
 800faac:	683b      	ldr	r3, [r7, #0]
 800faae:	781b      	ldrb	r3, [r3, #0]
 800fab0:	009b      	lsls	r3, r3, #2
 800fab2:	441a      	add	r2, r3
 800fab4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800fab8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fabc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fac8:	b29b      	uxth	r3, r3
 800faca:	8013      	strh	r3, [r2, #0]
 800facc:	e01d      	b.n	800fb0a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800face:	687a      	ldr	r2, [r7, #4]
 800fad0:	683b      	ldr	r3, [r7, #0]
 800fad2:	781b      	ldrb	r3, [r3, #0]
 800fad4:	009b      	lsls	r3, r3, #2
 800fad6:	4413      	add	r3, r2
 800fad8:	881b      	ldrh	r3, [r3, #0]
 800fada:	b29b      	uxth	r3, r3
 800fadc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fae4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800fae8:	687a      	ldr	r2, [r7, #4]
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	781b      	ldrb	r3, [r3, #0]
 800faee:	009b      	lsls	r3, r3, #2
 800faf0:	441a      	add	r2, r3
 800faf2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800faf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fafa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fafe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fb02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb06:	b29b      	uxth	r3, r3
 800fb08:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800fb0a:	687a      	ldr	r2, [r7, #4]
 800fb0c:	683b      	ldr	r3, [r7, #0]
 800fb0e:	781b      	ldrb	r3, [r3, #0]
 800fb10:	009b      	lsls	r3, r3, #2
 800fb12:	4413      	add	r3, r2
 800fb14:	881b      	ldrh	r3, [r3, #0]
 800fb16:	b29b      	uxth	r3, r3
 800fb18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fb1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb20:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800fb24:	687a      	ldr	r2, [r7, #4]
 800fb26:	683b      	ldr	r3, [r7, #0]
 800fb28:	781b      	ldrb	r3, [r3, #0]
 800fb2a:	009b      	lsls	r3, r3, #2
 800fb2c:	441a      	add	r2, r3
 800fb2e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800fb32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fb36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fb3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fb3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb42:	b29b      	uxth	r3, r3
 800fb44:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800fb46:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	379c      	adds	r7, #156	@ 0x9c
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb54:	4770      	bx	lr
 800fb56:	bf00      	nop

0800fb58 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b0ac      	sub	sp, #176	@ 0xb0
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	785b      	ldrb	r3, [r3, #1]
 800fb66:	2b01      	cmp	r3, #1
 800fb68:	f040 84ca 	bne.w	8010500 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	699a      	ldr	r2, [r3, #24]
 800fb70:	683b      	ldr	r3, [r7, #0]
 800fb72:	691b      	ldr	r3, [r3, #16]
 800fb74:	429a      	cmp	r2, r3
 800fb76:	d904      	bls.n	800fb82 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	691b      	ldr	r3, [r3, #16]
 800fb7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fb80:	e003      	b.n	800fb8a <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	699b      	ldr	r3, [r3, #24]
 800fb86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800fb8a:	683b      	ldr	r3, [r7, #0]
 800fb8c:	7b1b      	ldrb	r3, [r3, #12]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d122      	bne.n	800fbd8 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800fb92:	683b      	ldr	r3, [r7, #0]
 800fb94:	6959      	ldr	r1, [r3, #20]
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	88da      	ldrh	r2, [r3, #6]
 800fb9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb9e:	b29b      	uxth	r3, r3
 800fba0:	6878      	ldr	r0, [r7, #4]
 800fba2:	f000 fed2 	bl	801094a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	613b      	str	r3, [r7, #16]
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fbb0:	b29b      	uxth	r3, r3
 800fbb2:	461a      	mov	r2, r3
 800fbb4:	693b      	ldr	r3, [r7, #16]
 800fbb6:	4413      	add	r3, r2
 800fbb8:	613b      	str	r3, [r7, #16]
 800fbba:	683b      	ldr	r3, [r7, #0]
 800fbbc:	781b      	ldrb	r3, [r3, #0]
 800fbbe:	00da      	lsls	r2, r3, #3
 800fbc0:	693b      	ldr	r3, [r7, #16]
 800fbc2:	4413      	add	r3, r2
 800fbc4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fbc8:	60fb      	str	r3, [r7, #12]
 800fbca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbce:	b29a      	uxth	r2, r3
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	801a      	strh	r2, [r3, #0]
 800fbd4:	f000 bc6f 	b.w	80104b6 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800fbd8:	683b      	ldr	r3, [r7, #0]
 800fbda:	78db      	ldrb	r3, [r3, #3]
 800fbdc:	2b02      	cmp	r3, #2
 800fbde:	f040 831e 	bne.w	801021e <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	6a1a      	ldr	r2, [r3, #32]
 800fbe6:	683b      	ldr	r3, [r7, #0]
 800fbe8:	691b      	ldr	r3, [r3, #16]
 800fbea:	429a      	cmp	r2, r3
 800fbec:	f240 82cf 	bls.w	801018e <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800fbf0:	687a      	ldr	r2, [r7, #4]
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	781b      	ldrb	r3, [r3, #0]
 800fbf6:	009b      	lsls	r3, r3, #2
 800fbf8:	4413      	add	r3, r2
 800fbfa:	881b      	ldrh	r3, [r3, #0]
 800fbfc:	b29b      	uxth	r3, r3
 800fbfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fc02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc06:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800fc0a:	687a      	ldr	r2, [r7, #4]
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	781b      	ldrb	r3, [r3, #0]
 800fc10:	009b      	lsls	r3, r3, #2
 800fc12:	441a      	add	r2, r3
 800fc14:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800fc18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fc1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fc20:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800fc24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc28:	b29b      	uxth	r3, r3
 800fc2a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	6a1a      	ldr	r2, [r3, #32]
 800fc30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc34:	1ad2      	subs	r2, r2, r3
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800fc3a:	687a      	ldr	r2, [r7, #4]
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	781b      	ldrb	r3, [r3, #0]
 800fc40:	009b      	lsls	r3, r3, #2
 800fc42:	4413      	add	r3, r2
 800fc44:	881b      	ldrh	r3, [r3, #0]
 800fc46:	b29b      	uxth	r3, r3
 800fc48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	f000 814f 	beq.w	800fef0 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	633b      	str	r3, [r7, #48]	@ 0x30
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	785b      	ldrb	r3, [r3, #1]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d16b      	bne.n	800fd36 <USB_EPStartXfer+0x1de>
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc6e:	4413      	add	r3, r2
 800fc70:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	781b      	ldrb	r3, [r3, #0]
 800fc76:	00da      	lsls	r2, r3, #3
 800fc78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc7a:	4413      	add	r3, r2
 800fc7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fc80:	627b      	str	r3, [r7, #36]	@ 0x24
 800fc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc84:	881b      	ldrh	r3, [r3, #0]
 800fc86:	b29b      	uxth	r3, r3
 800fc88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fc8c:	b29a      	uxth	r2, r3
 800fc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc90:	801a      	strh	r2, [r3, #0]
 800fc92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d10a      	bne.n	800fcb0 <USB_EPStartXfer+0x158>
 800fc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9c:	881b      	ldrh	r3, [r3, #0]
 800fc9e:	b29b      	uxth	r3, r3
 800fca0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fca4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fca8:	b29a      	uxth	r2, r3
 800fcaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcac:	801a      	strh	r2, [r3, #0]
 800fcae:	e05b      	b.n	800fd68 <USB_EPStartXfer+0x210>
 800fcb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcb4:	2b3e      	cmp	r3, #62	@ 0x3e
 800fcb6:	d81c      	bhi.n	800fcf2 <USB_EPStartXfer+0x19a>
 800fcb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcbc:	085b      	lsrs	r3, r3, #1
 800fcbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fcc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcc6:	f003 0301 	and.w	r3, r3, #1
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d004      	beq.n	800fcd8 <USB_EPStartXfer+0x180>
 800fcce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fcd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcda:	881b      	ldrh	r3, [r3, #0]
 800fcdc:	b29a      	uxth	r2, r3
 800fcde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fce2:	b29b      	uxth	r3, r3
 800fce4:	029b      	lsls	r3, r3, #10
 800fce6:	b29b      	uxth	r3, r3
 800fce8:	4313      	orrs	r3, r2
 800fcea:	b29a      	uxth	r2, r3
 800fcec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcee:	801a      	strh	r2, [r3, #0]
 800fcf0:	e03a      	b.n	800fd68 <USB_EPStartXfer+0x210>
 800fcf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcf6:	095b      	lsrs	r3, r3, #5
 800fcf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fcfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd00:	f003 031f 	and.w	r3, r3, #31
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d104      	bne.n	800fd12 <USB_EPStartXfer+0x1ba>
 800fd08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fd0c:	3b01      	subs	r3, #1
 800fd0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fd12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd14:	881b      	ldrh	r3, [r3, #0]
 800fd16:	b29a      	uxth	r2, r3
 800fd18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	029b      	lsls	r3, r3, #10
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	4313      	orrs	r3, r2
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd2e:	b29a      	uxth	r2, r3
 800fd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd32:	801a      	strh	r2, [r3, #0]
 800fd34:	e018      	b.n	800fd68 <USB_EPStartXfer+0x210>
 800fd36:	683b      	ldr	r3, [r7, #0]
 800fd38:	785b      	ldrb	r3, [r3, #1]
 800fd3a:	2b01      	cmp	r3, #1
 800fd3c:	d114      	bne.n	800fd68 <USB_EPStartXfer+0x210>
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd44:	b29b      	uxth	r3, r3
 800fd46:	461a      	mov	r2, r3
 800fd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd4a:	4413      	add	r3, r2
 800fd4c:	633b      	str	r3, [r7, #48]	@ 0x30
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	781b      	ldrb	r3, [r3, #0]
 800fd52:	00da      	lsls	r2, r3, #3
 800fd54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd56:	4413      	add	r3, r2
 800fd58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fd5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fd5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd62:	b29a      	uxth	r2, r3
 800fd64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd66:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800fd68:	683b      	ldr	r3, [r7, #0]
 800fd6a:	895b      	ldrh	r3, [r3, #10]
 800fd6c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fd70:	683b      	ldr	r3, [r7, #0]
 800fd72:	6959      	ldr	r1, [r3, #20]
 800fd74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd78:	b29b      	uxth	r3, r3
 800fd7a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f000 fde3 	bl	801094a <USB_WritePMA>
            ep->xfer_buff += len;
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	695a      	ldr	r2, [r3, #20]
 800fd88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd8c:	441a      	add	r2, r3
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800fd92:	683b      	ldr	r3, [r7, #0]
 800fd94:	6a1a      	ldr	r2, [r3, #32]
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	691b      	ldr	r3, [r3, #16]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	d907      	bls.n	800fdae <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	6a1a      	ldr	r2, [r3, #32]
 800fda2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fda6:	1ad2      	subs	r2, r2, r3
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	621a      	str	r2, [r3, #32]
 800fdac:	e006      	b.n	800fdbc <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800fdae:	683b      	ldr	r3, [r7, #0]
 800fdb0:	6a1b      	ldr	r3, [r3, #32]
 800fdb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fdbc:	683b      	ldr	r3, [r7, #0]
 800fdbe:	785b      	ldrb	r3, [r3, #1]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d16b      	bne.n	800fe9c <USB_EPStartXfer+0x344>
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	61bb      	str	r3, [r7, #24]
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fdce:	b29b      	uxth	r3, r3
 800fdd0:	461a      	mov	r2, r3
 800fdd2:	69bb      	ldr	r3, [r7, #24]
 800fdd4:	4413      	add	r3, r2
 800fdd6:	61bb      	str	r3, [r7, #24]
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	781b      	ldrb	r3, [r3, #0]
 800fddc:	00da      	lsls	r2, r3, #3
 800fdde:	69bb      	ldr	r3, [r7, #24]
 800fde0:	4413      	add	r3, r2
 800fde2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fde6:	617b      	str	r3, [r7, #20]
 800fde8:	697b      	ldr	r3, [r7, #20]
 800fdea:	881b      	ldrh	r3, [r3, #0]
 800fdec:	b29b      	uxth	r3, r3
 800fdee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fdf2:	b29a      	uxth	r2, r3
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	801a      	strh	r2, [r3, #0]
 800fdf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d10a      	bne.n	800fe16 <USB_EPStartXfer+0x2be>
 800fe00:	697b      	ldr	r3, [r7, #20]
 800fe02:	881b      	ldrh	r3, [r3, #0]
 800fe04:	b29b      	uxth	r3, r3
 800fe06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fe0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fe0e:	b29a      	uxth	r2, r3
 800fe10:	697b      	ldr	r3, [r7, #20]
 800fe12:	801a      	strh	r2, [r3, #0]
 800fe14:	e05d      	b.n	800fed2 <USB_EPStartXfer+0x37a>
 800fe16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe1a:	2b3e      	cmp	r3, #62	@ 0x3e
 800fe1c:	d81c      	bhi.n	800fe58 <USB_EPStartXfer+0x300>
 800fe1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe22:	085b      	lsrs	r3, r3, #1
 800fe24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fe28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe2c:	f003 0301 	and.w	r3, r3, #1
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d004      	beq.n	800fe3e <USB_EPStartXfer+0x2e6>
 800fe34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fe38:	3301      	adds	r3, #1
 800fe3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fe3e:	697b      	ldr	r3, [r7, #20]
 800fe40:	881b      	ldrh	r3, [r3, #0]
 800fe42:	b29a      	uxth	r2, r3
 800fe44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fe48:	b29b      	uxth	r3, r3
 800fe4a:	029b      	lsls	r3, r3, #10
 800fe4c:	b29b      	uxth	r3, r3
 800fe4e:	4313      	orrs	r3, r2
 800fe50:	b29a      	uxth	r2, r3
 800fe52:	697b      	ldr	r3, [r7, #20]
 800fe54:	801a      	strh	r2, [r3, #0]
 800fe56:	e03c      	b.n	800fed2 <USB_EPStartXfer+0x37a>
 800fe58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe5c:	095b      	lsrs	r3, r3, #5
 800fe5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fe62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe66:	f003 031f 	and.w	r3, r3, #31
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d104      	bne.n	800fe78 <USB_EPStartXfer+0x320>
 800fe6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fe72:	3b01      	subs	r3, #1
 800fe74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	881b      	ldrh	r3, [r3, #0]
 800fe7c:	b29a      	uxth	r2, r3
 800fe7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fe82:	b29b      	uxth	r3, r3
 800fe84:	029b      	lsls	r3, r3, #10
 800fe86:	b29b      	uxth	r3, r3
 800fe88:	4313      	orrs	r3, r2
 800fe8a:	b29b      	uxth	r3, r3
 800fe8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fe90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fe94:	b29a      	uxth	r2, r3
 800fe96:	697b      	ldr	r3, [r7, #20]
 800fe98:	801a      	strh	r2, [r3, #0]
 800fe9a:	e01a      	b.n	800fed2 <USB_EPStartXfer+0x37a>
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	785b      	ldrb	r3, [r3, #1]
 800fea0:	2b01      	cmp	r3, #1
 800fea2:	d116      	bne.n	800fed2 <USB_EPStartXfer+0x37a>
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	623b      	str	r3, [r7, #32]
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800feae:	b29b      	uxth	r3, r3
 800feb0:	461a      	mov	r2, r3
 800feb2:	6a3b      	ldr	r3, [r7, #32]
 800feb4:	4413      	add	r3, r2
 800feb6:	623b      	str	r3, [r7, #32]
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	781b      	ldrb	r3, [r3, #0]
 800febc:	00da      	lsls	r2, r3, #3
 800febe:	6a3b      	ldr	r3, [r7, #32]
 800fec0:	4413      	add	r3, r2
 800fec2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fec6:	61fb      	str	r3, [r7, #28]
 800fec8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fecc:	b29a      	uxth	r2, r3
 800fece:	69fb      	ldr	r3, [r7, #28]
 800fed0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fed2:	683b      	ldr	r3, [r7, #0]
 800fed4:	891b      	ldrh	r3, [r3, #8]
 800fed6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	6959      	ldr	r1, [r3, #20]
 800fede:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fee2:	b29b      	uxth	r3, r3
 800fee4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f000 fd2e 	bl	801094a <USB_WritePMA>
 800feee:	e2e2      	b.n	80104b6 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	785b      	ldrb	r3, [r3, #1]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d16b      	bne.n	800ffd0 <USB_EPStartXfer+0x478>
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ff02:	b29b      	uxth	r3, r3
 800ff04:	461a      	mov	r2, r3
 800ff06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff08:	4413      	add	r3, r2
 800ff0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	00da      	lsls	r2, r3, #3
 800ff12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff14:	4413      	add	r3, r2
 800ff16:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ff1a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff1e:	881b      	ldrh	r3, [r3, #0]
 800ff20:	b29b      	uxth	r3, r3
 800ff22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ff26:	b29a      	uxth	r2, r3
 800ff28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff2a:	801a      	strh	r2, [r3, #0]
 800ff2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d10a      	bne.n	800ff4a <USB_EPStartXfer+0x3f2>
 800ff34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff36:	881b      	ldrh	r3, [r3, #0]
 800ff38:	b29b      	uxth	r3, r3
 800ff3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff42:	b29a      	uxth	r2, r3
 800ff44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff46:	801a      	strh	r2, [r3, #0]
 800ff48:	e05d      	b.n	8010006 <USB_EPStartXfer+0x4ae>
 800ff4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff4e:	2b3e      	cmp	r3, #62	@ 0x3e
 800ff50:	d81c      	bhi.n	800ff8c <USB_EPStartXfer+0x434>
 800ff52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff56:	085b      	lsrs	r3, r3, #1
 800ff58:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ff5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff60:	f003 0301 	and.w	r3, r3, #1
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d004      	beq.n	800ff72 <USB_EPStartXfer+0x41a>
 800ff68:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ff6c:	3301      	adds	r3, #1
 800ff6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ff72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff74:	881b      	ldrh	r3, [r3, #0]
 800ff76:	b29a      	uxth	r2, r3
 800ff78:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ff7c:	b29b      	uxth	r3, r3
 800ff7e:	029b      	lsls	r3, r3, #10
 800ff80:	b29b      	uxth	r3, r3
 800ff82:	4313      	orrs	r3, r2
 800ff84:	b29a      	uxth	r2, r3
 800ff86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff88:	801a      	strh	r2, [r3, #0]
 800ff8a:	e03c      	b.n	8010006 <USB_EPStartXfer+0x4ae>
 800ff8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff90:	095b      	lsrs	r3, r3, #5
 800ff92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ff96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff9a:	f003 031f 	and.w	r3, r3, #31
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d104      	bne.n	800ffac <USB_EPStartXfer+0x454>
 800ffa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ffa6:	3b01      	subs	r3, #1
 800ffa8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ffac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffae:	881b      	ldrh	r3, [r3, #0]
 800ffb0:	b29a      	uxth	r2, r3
 800ffb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ffb6:	b29b      	uxth	r3, r3
 800ffb8:	029b      	lsls	r3, r3, #10
 800ffba:	b29b      	uxth	r3, r3
 800ffbc:	4313      	orrs	r3, r2
 800ffbe:	b29b      	uxth	r3, r3
 800ffc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ffc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ffc8:	b29a      	uxth	r2, r3
 800ffca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ffcc:	801a      	strh	r2, [r3, #0]
 800ffce:	e01a      	b.n	8010006 <USB_EPStartXfer+0x4ae>
 800ffd0:	683b      	ldr	r3, [r7, #0]
 800ffd2:	785b      	ldrb	r3, [r3, #1]
 800ffd4:	2b01      	cmp	r3, #1
 800ffd6:	d116      	bne.n	8010006 <USB_EPStartXfer+0x4ae>
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	653b      	str	r3, [r7, #80]	@ 0x50
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ffe2:	b29b      	uxth	r3, r3
 800ffe4:	461a      	mov	r2, r3
 800ffe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ffe8:	4413      	add	r3, r2
 800ffea:	653b      	str	r3, [r7, #80]	@ 0x50
 800ffec:	683b      	ldr	r3, [r7, #0]
 800ffee:	781b      	ldrb	r3, [r3, #0]
 800fff0:	00da      	lsls	r2, r3, #3
 800fff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fff4:	4413      	add	r3, r2
 800fff6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fffa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fffc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010000:	b29a      	uxth	r2, r3
 8010002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010004:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8010006:	683b      	ldr	r3, [r7, #0]
 8010008:	891b      	ldrh	r3, [r3, #8]
 801000a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	6959      	ldr	r1, [r3, #20]
 8010012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010016:	b29b      	uxth	r3, r3
 8010018:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f000 fc94 	bl	801094a <USB_WritePMA>
            ep->xfer_buff += len;
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	695a      	ldr	r2, [r3, #20]
 8010026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801002a:	441a      	add	r2, r3
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	6a1a      	ldr	r2, [r3, #32]
 8010034:	683b      	ldr	r3, [r7, #0]
 8010036:	691b      	ldr	r3, [r3, #16]
 8010038:	429a      	cmp	r2, r3
 801003a:	d907      	bls.n	801004c <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 801003c:	683b      	ldr	r3, [r7, #0]
 801003e:	6a1a      	ldr	r2, [r3, #32]
 8010040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010044:	1ad2      	subs	r2, r2, r3
 8010046:	683b      	ldr	r3, [r7, #0]
 8010048:	621a      	str	r2, [r3, #32]
 801004a:	e006      	b.n	801005a <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	6a1b      	ldr	r3, [r3, #32]
 8010050:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	2200      	movs	r2, #0
 8010058:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	643b      	str	r3, [r7, #64]	@ 0x40
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	785b      	ldrb	r3, [r3, #1]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d16b      	bne.n	801013e <USB_EPStartXfer+0x5e6>
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	63bb      	str	r3, [r7, #56]	@ 0x38
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010070:	b29b      	uxth	r3, r3
 8010072:	461a      	mov	r2, r3
 8010074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010076:	4413      	add	r3, r2
 8010078:	63bb      	str	r3, [r7, #56]	@ 0x38
 801007a:	683b      	ldr	r3, [r7, #0]
 801007c:	781b      	ldrb	r3, [r3, #0]
 801007e:	00da      	lsls	r2, r3, #3
 8010080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010082:	4413      	add	r3, r2
 8010084:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010088:	637b      	str	r3, [r7, #52]	@ 0x34
 801008a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801008c:	881b      	ldrh	r3, [r3, #0]
 801008e:	b29b      	uxth	r3, r3
 8010090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010094:	b29a      	uxth	r2, r3
 8010096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010098:	801a      	strh	r2, [r3, #0]
 801009a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d10a      	bne.n	80100b8 <USB_EPStartXfer+0x560>
 80100a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100a4:	881b      	ldrh	r3, [r3, #0]
 80100a6:	b29b      	uxth	r3, r3
 80100a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80100ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80100b0:	b29a      	uxth	r2, r3
 80100b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100b4:	801a      	strh	r2, [r3, #0]
 80100b6:	e05b      	b.n	8010170 <USB_EPStartXfer+0x618>
 80100b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80100be:	d81c      	bhi.n	80100fa <USB_EPStartXfer+0x5a2>
 80100c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100c4:	085b      	lsrs	r3, r3, #1
 80100c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80100ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100ce:	f003 0301 	and.w	r3, r3, #1
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d004      	beq.n	80100e0 <USB_EPStartXfer+0x588>
 80100d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80100da:	3301      	adds	r3, #1
 80100dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80100e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100e2:	881b      	ldrh	r3, [r3, #0]
 80100e4:	b29a      	uxth	r2, r3
 80100e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80100ea:	b29b      	uxth	r3, r3
 80100ec:	029b      	lsls	r3, r3, #10
 80100ee:	b29b      	uxth	r3, r3
 80100f0:	4313      	orrs	r3, r2
 80100f2:	b29a      	uxth	r2, r3
 80100f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100f6:	801a      	strh	r2, [r3, #0]
 80100f8:	e03a      	b.n	8010170 <USB_EPStartXfer+0x618>
 80100fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100fe:	095b      	lsrs	r3, r3, #5
 8010100:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010104:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010108:	f003 031f 	and.w	r3, r3, #31
 801010c:	2b00      	cmp	r3, #0
 801010e:	d104      	bne.n	801011a <USB_EPStartXfer+0x5c2>
 8010110:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010114:	3b01      	subs	r3, #1
 8010116:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801011a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801011c:	881b      	ldrh	r3, [r3, #0]
 801011e:	b29a      	uxth	r2, r3
 8010120:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010124:	b29b      	uxth	r3, r3
 8010126:	029b      	lsls	r3, r3, #10
 8010128:	b29b      	uxth	r3, r3
 801012a:	4313      	orrs	r3, r2
 801012c:	b29b      	uxth	r3, r3
 801012e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010132:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010136:	b29a      	uxth	r2, r3
 8010138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801013a:	801a      	strh	r2, [r3, #0]
 801013c:	e018      	b.n	8010170 <USB_EPStartXfer+0x618>
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	785b      	ldrb	r3, [r3, #1]
 8010142:	2b01      	cmp	r3, #1
 8010144:	d114      	bne.n	8010170 <USB_EPStartXfer+0x618>
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801014c:	b29b      	uxth	r3, r3
 801014e:	461a      	mov	r2, r3
 8010150:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010152:	4413      	add	r3, r2
 8010154:	643b      	str	r3, [r7, #64]	@ 0x40
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	781b      	ldrb	r3, [r3, #0]
 801015a:	00da      	lsls	r2, r3, #3
 801015c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801015e:	4413      	add	r3, r2
 8010160:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010164:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010166:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801016a:	b29a      	uxth	r2, r3
 801016c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801016e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	895b      	ldrh	r3, [r3, #10]
 8010174:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010178:	683b      	ldr	r3, [r7, #0]
 801017a:	6959      	ldr	r1, [r3, #20]
 801017c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010180:	b29b      	uxth	r3, r3
 8010182:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010186:	6878      	ldr	r0, [r7, #4]
 8010188:	f000 fbdf 	bl	801094a <USB_WritePMA>
 801018c:	e193      	b.n	80104b6 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801018e:	683b      	ldr	r3, [r7, #0]
 8010190:	6a1b      	ldr	r3, [r3, #32]
 8010192:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8010196:	687a      	ldr	r2, [r7, #4]
 8010198:	683b      	ldr	r3, [r7, #0]
 801019a:	781b      	ldrb	r3, [r3, #0]
 801019c:	009b      	lsls	r3, r3, #2
 801019e:	4413      	add	r3, r2
 80101a0:	881b      	ldrh	r3, [r3, #0]
 80101a2:	b29b      	uxth	r3, r3
 80101a4:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80101a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101ac:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80101b0:	687a      	ldr	r2, [r7, #4]
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	781b      	ldrb	r3, [r3, #0]
 80101b6:	009b      	lsls	r3, r3, #2
 80101b8:	441a      	add	r2, r3
 80101ba:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80101be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80101c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80101c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80101ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101ce:	b29b      	uxth	r3, r3
 80101d0:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80101dc:	b29b      	uxth	r3, r3
 80101de:	461a      	mov	r2, r3
 80101e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101e2:	4413      	add	r3, r2
 80101e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80101e6:	683b      	ldr	r3, [r7, #0]
 80101e8:	781b      	ldrb	r3, [r3, #0]
 80101ea:	00da      	lsls	r2, r3, #3
 80101ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101ee:	4413      	add	r3, r2
 80101f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80101f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80101f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80101fa:	b29a      	uxth	r2, r3
 80101fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80101fe:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8010200:	683b      	ldr	r3, [r7, #0]
 8010202:	891b      	ldrh	r3, [r3, #8]
 8010204:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010208:	683b      	ldr	r3, [r7, #0]
 801020a:	6959      	ldr	r1, [r3, #20]
 801020c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010210:	b29b      	uxth	r3, r3
 8010212:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010216:	6878      	ldr	r0, [r7, #4]
 8010218:	f000 fb97 	bl	801094a <USB_WritePMA>
 801021c:	e14b      	b.n	80104b6 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	6a1a      	ldr	r2, [r3, #32]
 8010222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010226:	1ad2      	subs	r2, r2, r3
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801022c:	687a      	ldr	r2, [r7, #4]
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	781b      	ldrb	r3, [r3, #0]
 8010232:	009b      	lsls	r3, r3, #2
 8010234:	4413      	add	r3, r2
 8010236:	881b      	ldrh	r3, [r3, #0]
 8010238:	b29b      	uxth	r3, r3
 801023a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801023e:	2b00      	cmp	r3, #0
 8010240:	f000 809a 	beq.w	8010378 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	673b      	str	r3, [r7, #112]	@ 0x70
 8010248:	683b      	ldr	r3, [r7, #0]
 801024a:	785b      	ldrb	r3, [r3, #1]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d16b      	bne.n	8010328 <USB_EPStartXfer+0x7d0>
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801025a:	b29b      	uxth	r3, r3
 801025c:	461a      	mov	r2, r3
 801025e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010260:	4413      	add	r3, r2
 8010262:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010264:	683b      	ldr	r3, [r7, #0]
 8010266:	781b      	ldrb	r3, [r3, #0]
 8010268:	00da      	lsls	r2, r3, #3
 801026a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801026c:	4413      	add	r3, r2
 801026e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010272:	667b      	str	r3, [r7, #100]	@ 0x64
 8010274:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010276:	881b      	ldrh	r3, [r3, #0]
 8010278:	b29b      	uxth	r3, r3
 801027a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801027e:	b29a      	uxth	r2, r3
 8010280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010282:	801a      	strh	r2, [r3, #0]
 8010284:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010288:	2b00      	cmp	r3, #0
 801028a:	d10a      	bne.n	80102a2 <USB_EPStartXfer+0x74a>
 801028c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801028e:	881b      	ldrh	r3, [r3, #0]
 8010290:	b29b      	uxth	r3, r3
 8010292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801029a:	b29a      	uxth	r2, r3
 801029c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801029e:	801a      	strh	r2, [r3, #0]
 80102a0:	e05b      	b.n	801035a <USB_EPStartXfer+0x802>
 80102a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80102a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80102a8:	d81c      	bhi.n	80102e4 <USB_EPStartXfer+0x78c>
 80102aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80102ae:	085b      	lsrs	r3, r3, #1
 80102b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80102b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80102b8:	f003 0301 	and.w	r3, r3, #1
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d004      	beq.n	80102ca <USB_EPStartXfer+0x772>
 80102c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80102c4:	3301      	adds	r3, #1
 80102c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80102ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102cc:	881b      	ldrh	r3, [r3, #0]
 80102ce:	b29a      	uxth	r2, r3
 80102d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80102d4:	b29b      	uxth	r3, r3
 80102d6:	029b      	lsls	r3, r3, #10
 80102d8:	b29b      	uxth	r3, r3
 80102da:	4313      	orrs	r3, r2
 80102dc:	b29a      	uxth	r2, r3
 80102de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102e0:	801a      	strh	r2, [r3, #0]
 80102e2:	e03a      	b.n	801035a <USB_EPStartXfer+0x802>
 80102e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80102e8:	095b      	lsrs	r3, r3, #5
 80102ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80102ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80102f2:	f003 031f 	and.w	r3, r3, #31
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d104      	bne.n	8010304 <USB_EPStartXfer+0x7ac>
 80102fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80102fe:	3b01      	subs	r3, #1
 8010300:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010304:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010306:	881b      	ldrh	r3, [r3, #0]
 8010308:	b29a      	uxth	r2, r3
 801030a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801030e:	b29b      	uxth	r3, r3
 8010310:	029b      	lsls	r3, r3, #10
 8010312:	b29b      	uxth	r3, r3
 8010314:	4313      	orrs	r3, r2
 8010316:	b29b      	uxth	r3, r3
 8010318:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801031c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010320:	b29a      	uxth	r2, r3
 8010322:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010324:	801a      	strh	r2, [r3, #0]
 8010326:	e018      	b.n	801035a <USB_EPStartXfer+0x802>
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	785b      	ldrb	r3, [r3, #1]
 801032c:	2b01      	cmp	r3, #1
 801032e:	d114      	bne.n	801035a <USB_EPStartXfer+0x802>
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010336:	b29b      	uxth	r3, r3
 8010338:	461a      	mov	r2, r3
 801033a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801033c:	4413      	add	r3, r2
 801033e:	673b      	str	r3, [r7, #112]	@ 0x70
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	781b      	ldrb	r3, [r3, #0]
 8010344:	00da      	lsls	r2, r3, #3
 8010346:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010348:	4413      	add	r3, r2
 801034a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801034e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010350:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010354:	b29a      	uxth	r2, r3
 8010356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010358:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	895b      	ldrh	r3, [r3, #10]
 801035e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010362:	683b      	ldr	r3, [r7, #0]
 8010364:	6959      	ldr	r1, [r3, #20]
 8010366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801036a:	b29b      	uxth	r3, r3
 801036c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010370:	6878      	ldr	r0, [r7, #4]
 8010372:	f000 faea 	bl	801094a <USB_WritePMA>
 8010376:	e09e      	b.n	80104b6 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010378:	683b      	ldr	r3, [r7, #0]
 801037a:	785b      	ldrb	r3, [r3, #1]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d16b      	bne.n	8010458 <USB_EPStartXfer+0x900>
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801038a:	b29b      	uxth	r3, r3
 801038c:	461a      	mov	r2, r3
 801038e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010390:	4413      	add	r3, r2
 8010392:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010394:	683b      	ldr	r3, [r7, #0]
 8010396:	781b      	ldrb	r3, [r3, #0]
 8010398:	00da      	lsls	r2, r3, #3
 801039a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801039c:	4413      	add	r3, r2
 801039e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80103a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80103a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80103a6:	881b      	ldrh	r3, [r3, #0]
 80103a8:	b29b      	uxth	r3, r3
 80103aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80103ae:	b29a      	uxth	r2, r3
 80103b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80103b2:	801a      	strh	r2, [r3, #0]
 80103b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d10a      	bne.n	80103d2 <USB_EPStartXfer+0x87a>
 80103bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80103be:	881b      	ldrh	r3, [r3, #0]
 80103c0:	b29b      	uxth	r3, r3
 80103c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80103c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80103ca:	b29a      	uxth	r2, r3
 80103cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80103ce:	801a      	strh	r2, [r3, #0]
 80103d0:	e063      	b.n	801049a <USB_EPStartXfer+0x942>
 80103d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80103d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80103d8:	d81c      	bhi.n	8010414 <USB_EPStartXfer+0x8bc>
 80103da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80103de:	085b      	lsrs	r3, r3, #1
 80103e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80103e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80103e8:	f003 0301 	and.w	r3, r3, #1
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d004      	beq.n	80103fa <USB_EPStartXfer+0x8a2>
 80103f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80103f4:	3301      	adds	r3, #1
 80103f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80103fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80103fc:	881b      	ldrh	r3, [r3, #0]
 80103fe:	b29a      	uxth	r2, r3
 8010400:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010404:	b29b      	uxth	r3, r3
 8010406:	029b      	lsls	r3, r3, #10
 8010408:	b29b      	uxth	r3, r3
 801040a:	4313      	orrs	r3, r2
 801040c:	b29a      	uxth	r2, r3
 801040e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010410:	801a      	strh	r2, [r3, #0]
 8010412:	e042      	b.n	801049a <USB_EPStartXfer+0x942>
 8010414:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010418:	095b      	lsrs	r3, r3, #5
 801041a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801041e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010422:	f003 031f 	and.w	r3, r3, #31
 8010426:	2b00      	cmp	r3, #0
 8010428:	d104      	bne.n	8010434 <USB_EPStartXfer+0x8dc>
 801042a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801042e:	3b01      	subs	r3, #1
 8010430:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010434:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010436:	881b      	ldrh	r3, [r3, #0]
 8010438:	b29a      	uxth	r2, r3
 801043a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801043e:	b29b      	uxth	r3, r3
 8010440:	029b      	lsls	r3, r3, #10
 8010442:	b29b      	uxth	r3, r3
 8010444:	4313      	orrs	r3, r2
 8010446:	b29b      	uxth	r3, r3
 8010448:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801044c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010450:	b29a      	uxth	r2, r3
 8010452:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010454:	801a      	strh	r2, [r3, #0]
 8010456:	e020      	b.n	801049a <USB_EPStartXfer+0x942>
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	785b      	ldrb	r3, [r3, #1]
 801045c:	2b01      	cmp	r3, #1
 801045e:	d11c      	bne.n	801049a <USB_EPStartXfer+0x942>
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801046c:	b29b      	uxth	r3, r3
 801046e:	461a      	mov	r2, r3
 8010470:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010474:	4413      	add	r3, r2
 8010476:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	781b      	ldrb	r3, [r3, #0]
 801047e:	00da      	lsls	r2, r3, #3
 8010480:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010484:	4413      	add	r3, r2
 8010486:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801048a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801048e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010492:	b29a      	uxth	r2, r3
 8010494:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010498:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801049a:	683b      	ldr	r3, [r7, #0]
 801049c:	891b      	ldrh	r3, [r3, #8]
 801049e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	6959      	ldr	r1, [r3, #20]
 80104a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80104aa:	b29b      	uxth	r3, r3
 80104ac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80104b0:	6878      	ldr	r0, [r7, #4]
 80104b2:	f000 fa4a 	bl	801094a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80104b6:	687a      	ldr	r2, [r7, #4]
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	781b      	ldrb	r3, [r3, #0]
 80104bc:	009b      	lsls	r3, r3, #2
 80104be:	4413      	add	r3, r2
 80104c0:	881b      	ldrh	r3, [r3, #0]
 80104c2:	b29b      	uxth	r3, r3
 80104c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80104c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80104cc:	817b      	strh	r3, [r7, #10]
 80104ce:	897b      	ldrh	r3, [r7, #10]
 80104d0:	f083 0310 	eor.w	r3, r3, #16
 80104d4:	817b      	strh	r3, [r7, #10]
 80104d6:	897b      	ldrh	r3, [r7, #10]
 80104d8:	f083 0320 	eor.w	r3, r3, #32
 80104dc:	817b      	strh	r3, [r7, #10]
 80104de:	687a      	ldr	r2, [r7, #4]
 80104e0:	683b      	ldr	r3, [r7, #0]
 80104e2:	781b      	ldrb	r3, [r3, #0]
 80104e4:	009b      	lsls	r3, r3, #2
 80104e6:	441a      	add	r2, r3
 80104e8:	897b      	ldrh	r3, [r7, #10]
 80104ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104fa:	b29b      	uxth	r3, r3
 80104fc:	8013      	strh	r3, [r2, #0]
 80104fe:	e0d5      	b.n	80106ac <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8010500:	683b      	ldr	r3, [r7, #0]
 8010502:	7b1b      	ldrb	r3, [r3, #12]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d156      	bne.n	80105b6 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8010508:	683b      	ldr	r3, [r7, #0]
 801050a:	699b      	ldr	r3, [r3, #24]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d122      	bne.n	8010556 <USB_EPStartXfer+0x9fe>
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	78db      	ldrb	r3, [r3, #3]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d11e      	bne.n	8010556 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8010518:	687a      	ldr	r2, [r7, #4]
 801051a:	683b      	ldr	r3, [r7, #0]
 801051c:	781b      	ldrb	r3, [r3, #0]
 801051e:	009b      	lsls	r3, r3, #2
 8010520:	4413      	add	r3, r2
 8010522:	881b      	ldrh	r3, [r3, #0]
 8010524:	b29b      	uxth	r3, r3
 8010526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801052a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801052e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8010532:	687a      	ldr	r2, [r7, #4]
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	781b      	ldrb	r3, [r3, #0]
 8010538:	009b      	lsls	r3, r3, #2
 801053a:	441a      	add	r2, r3
 801053c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8010540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010548:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801054c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010550:	b29b      	uxth	r3, r3
 8010552:	8013      	strh	r3, [r2, #0]
 8010554:	e01d      	b.n	8010592 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8010556:	687a      	ldr	r2, [r7, #4]
 8010558:	683b      	ldr	r3, [r7, #0]
 801055a:	781b      	ldrb	r3, [r3, #0]
 801055c:	009b      	lsls	r3, r3, #2
 801055e:	4413      	add	r3, r2
 8010560:	881b      	ldrh	r3, [r3, #0]
 8010562:	b29b      	uxth	r3, r3
 8010564:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801056c:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8010570:	687a      	ldr	r2, [r7, #4]
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	781b      	ldrb	r3, [r3, #0]
 8010576:	009b      	lsls	r3, r3, #2
 8010578:	441a      	add	r2, r3
 801057a:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 801057e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801058a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801058e:	b29b      	uxth	r3, r3
 8010590:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	699a      	ldr	r2, [r3, #24]
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	691b      	ldr	r3, [r3, #16]
 801059a:	429a      	cmp	r2, r3
 801059c:	d907      	bls.n	80105ae <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	699a      	ldr	r2, [r3, #24]
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	691b      	ldr	r3, [r3, #16]
 80105a6:	1ad2      	subs	r2, r2, r3
 80105a8:	683b      	ldr	r3, [r7, #0]
 80105aa:	619a      	str	r2, [r3, #24]
 80105ac:	e054      	b.n	8010658 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	2200      	movs	r2, #0
 80105b2:	619a      	str	r2, [r3, #24]
 80105b4:	e050      	b.n	8010658 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	78db      	ldrb	r3, [r3, #3]
 80105ba:	2b02      	cmp	r3, #2
 80105bc:	d142      	bne.n	8010644 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80105be:	683b      	ldr	r3, [r7, #0]
 80105c0:	69db      	ldr	r3, [r3, #28]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d048      	beq.n	8010658 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80105c6:	687a      	ldr	r2, [r7, #4]
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	781b      	ldrb	r3, [r3, #0]
 80105cc:	009b      	lsls	r3, r3, #2
 80105ce:	4413      	add	r3, r2
 80105d0:	881b      	ldrh	r3, [r3, #0]
 80105d2:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80105d6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80105da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d005      	beq.n	80105ee <USB_EPStartXfer+0xa96>
 80105e2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80105e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d10b      	bne.n	8010606 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80105ee:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80105f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d12e      	bne.n	8010658 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80105fa:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80105fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010602:	2b00      	cmp	r3, #0
 8010604:	d128      	bne.n	8010658 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8010606:	687a      	ldr	r2, [r7, #4]
 8010608:	683b      	ldr	r3, [r7, #0]
 801060a:	781b      	ldrb	r3, [r3, #0]
 801060c:	009b      	lsls	r3, r3, #2
 801060e:	4413      	add	r3, r2
 8010610:	881b      	ldrh	r3, [r3, #0]
 8010612:	b29b      	uxth	r3, r3
 8010614:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801061c:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8010620:	687a      	ldr	r2, [r7, #4]
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	781b      	ldrb	r3, [r3, #0]
 8010626:	009b      	lsls	r3, r3, #2
 8010628:	441a      	add	r2, r3
 801062a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 801062e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010632:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801063a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801063e:	b29b      	uxth	r3, r3
 8010640:	8013      	strh	r3, [r2, #0]
 8010642:	e009      	b.n	8010658 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	78db      	ldrb	r3, [r3, #3]
 8010648:	2b01      	cmp	r3, #1
 801064a:	d103      	bne.n	8010654 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	2200      	movs	r2, #0
 8010650:	619a      	str	r2, [r3, #24]
 8010652:	e001      	b.n	8010658 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8010654:	2301      	movs	r3, #1
 8010656:	e02a      	b.n	80106ae <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010658:	687a      	ldr	r2, [r7, #4]
 801065a:	683b      	ldr	r3, [r7, #0]
 801065c:	781b      	ldrb	r3, [r3, #0]
 801065e:	009b      	lsls	r3, r3, #2
 8010660:	4413      	add	r3, r2
 8010662:	881b      	ldrh	r3, [r3, #0]
 8010664:	b29b      	uxth	r3, r3
 8010666:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801066a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801066e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8010672:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010676:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801067a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801067e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010682:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010686:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801068a:	687a      	ldr	r2, [r7, #4]
 801068c:	683b      	ldr	r3, [r7, #0]
 801068e:	781b      	ldrb	r3, [r3, #0]
 8010690:	009b      	lsls	r3, r3, #2
 8010692:	441a      	add	r2, r3
 8010694:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010698:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801069c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80106a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80106a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80106a8:	b29b      	uxth	r3, r3
 80106aa:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80106ac:	2300      	movs	r3, #0
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	37b0      	adds	r7, #176	@ 0xb0
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bd80      	pop	{r7, pc}

080106b6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80106b6:	b480      	push	{r7}
 80106b8:	b085      	sub	sp, #20
 80106ba:	af00      	add	r7, sp, #0
 80106bc:	6078      	str	r0, [r7, #4]
 80106be:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80106c0:	683b      	ldr	r3, [r7, #0]
 80106c2:	785b      	ldrb	r3, [r3, #1]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d020      	beq.n	801070a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80106c8:	687a      	ldr	r2, [r7, #4]
 80106ca:	683b      	ldr	r3, [r7, #0]
 80106cc:	781b      	ldrb	r3, [r3, #0]
 80106ce:	009b      	lsls	r3, r3, #2
 80106d0:	4413      	add	r3, r2
 80106d2:	881b      	ldrh	r3, [r3, #0]
 80106d4:	b29b      	uxth	r3, r3
 80106d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80106da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80106de:	81bb      	strh	r3, [r7, #12]
 80106e0:	89bb      	ldrh	r3, [r7, #12]
 80106e2:	f083 0310 	eor.w	r3, r3, #16
 80106e6:	81bb      	strh	r3, [r7, #12]
 80106e8:	687a      	ldr	r2, [r7, #4]
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	781b      	ldrb	r3, [r3, #0]
 80106ee:	009b      	lsls	r3, r3, #2
 80106f0:	441a      	add	r2, r3
 80106f2:	89bb      	ldrh	r3, [r7, #12]
 80106f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80106f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80106fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010704:	b29b      	uxth	r3, r3
 8010706:	8013      	strh	r3, [r2, #0]
 8010708:	e01f      	b.n	801074a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801070a:	687a      	ldr	r2, [r7, #4]
 801070c:	683b      	ldr	r3, [r7, #0]
 801070e:	781b      	ldrb	r3, [r3, #0]
 8010710:	009b      	lsls	r3, r3, #2
 8010712:	4413      	add	r3, r2
 8010714:	881b      	ldrh	r3, [r3, #0]
 8010716:	b29b      	uxth	r3, r3
 8010718:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801071c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010720:	81fb      	strh	r3, [r7, #14]
 8010722:	89fb      	ldrh	r3, [r7, #14]
 8010724:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010728:	81fb      	strh	r3, [r7, #14]
 801072a:	687a      	ldr	r2, [r7, #4]
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	009b      	lsls	r3, r3, #2
 8010732:	441a      	add	r2, r3
 8010734:	89fb      	ldrh	r3, [r7, #14]
 8010736:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801073a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801073e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010746:	b29b      	uxth	r3, r3
 8010748:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801074a:	2300      	movs	r3, #0
}
 801074c:	4618      	mov	r0, r3
 801074e:	3714      	adds	r7, #20
 8010750:	46bd      	mov	sp, r7
 8010752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010756:	4770      	bx	lr

08010758 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010758:	b480      	push	{r7}
 801075a:	b087      	sub	sp, #28
 801075c:	af00      	add	r7, sp, #0
 801075e:	6078      	str	r0, [r7, #4]
 8010760:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	785b      	ldrb	r3, [r3, #1]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d04c      	beq.n	8010804 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801076a:	687a      	ldr	r2, [r7, #4]
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	781b      	ldrb	r3, [r3, #0]
 8010770:	009b      	lsls	r3, r3, #2
 8010772:	4413      	add	r3, r2
 8010774:	881b      	ldrh	r3, [r3, #0]
 8010776:	823b      	strh	r3, [r7, #16]
 8010778:	8a3b      	ldrh	r3, [r7, #16]
 801077a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801077e:	2b00      	cmp	r3, #0
 8010780:	d01b      	beq.n	80107ba <USB_EPClearStall+0x62>
 8010782:	687a      	ldr	r2, [r7, #4]
 8010784:	683b      	ldr	r3, [r7, #0]
 8010786:	781b      	ldrb	r3, [r3, #0]
 8010788:	009b      	lsls	r3, r3, #2
 801078a:	4413      	add	r3, r2
 801078c:	881b      	ldrh	r3, [r3, #0]
 801078e:	b29b      	uxth	r3, r3
 8010790:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010798:	81fb      	strh	r3, [r7, #14]
 801079a:	687a      	ldr	r2, [r7, #4]
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	781b      	ldrb	r3, [r3, #0]
 80107a0:	009b      	lsls	r3, r3, #2
 80107a2:	441a      	add	r2, r3
 80107a4:	89fb      	ldrh	r3, [r7, #14]
 80107a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80107aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80107ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80107b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80107b6:	b29b      	uxth	r3, r3
 80107b8:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80107ba:	683b      	ldr	r3, [r7, #0]
 80107bc:	78db      	ldrb	r3, [r3, #3]
 80107be:	2b01      	cmp	r3, #1
 80107c0:	d06c      	beq.n	801089c <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80107c2:	687a      	ldr	r2, [r7, #4]
 80107c4:	683b      	ldr	r3, [r7, #0]
 80107c6:	781b      	ldrb	r3, [r3, #0]
 80107c8:	009b      	lsls	r3, r3, #2
 80107ca:	4413      	add	r3, r2
 80107cc:	881b      	ldrh	r3, [r3, #0]
 80107ce:	b29b      	uxth	r3, r3
 80107d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80107d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80107d8:	81bb      	strh	r3, [r7, #12]
 80107da:	89bb      	ldrh	r3, [r7, #12]
 80107dc:	f083 0320 	eor.w	r3, r3, #32
 80107e0:	81bb      	strh	r3, [r7, #12]
 80107e2:	687a      	ldr	r2, [r7, #4]
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	781b      	ldrb	r3, [r3, #0]
 80107e8:	009b      	lsls	r3, r3, #2
 80107ea:	441a      	add	r2, r3
 80107ec:	89bb      	ldrh	r3, [r7, #12]
 80107ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80107f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80107f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80107fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107fe:	b29b      	uxth	r3, r3
 8010800:	8013      	strh	r3, [r2, #0]
 8010802:	e04b      	b.n	801089c <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010804:	687a      	ldr	r2, [r7, #4]
 8010806:	683b      	ldr	r3, [r7, #0]
 8010808:	781b      	ldrb	r3, [r3, #0]
 801080a:	009b      	lsls	r3, r3, #2
 801080c:	4413      	add	r3, r2
 801080e:	881b      	ldrh	r3, [r3, #0]
 8010810:	82fb      	strh	r3, [r7, #22]
 8010812:	8afb      	ldrh	r3, [r7, #22]
 8010814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010818:	2b00      	cmp	r3, #0
 801081a:	d01b      	beq.n	8010854 <USB_EPClearStall+0xfc>
 801081c:	687a      	ldr	r2, [r7, #4]
 801081e:	683b      	ldr	r3, [r7, #0]
 8010820:	781b      	ldrb	r3, [r3, #0]
 8010822:	009b      	lsls	r3, r3, #2
 8010824:	4413      	add	r3, r2
 8010826:	881b      	ldrh	r3, [r3, #0]
 8010828:	b29b      	uxth	r3, r3
 801082a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801082e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010832:	82bb      	strh	r3, [r7, #20]
 8010834:	687a      	ldr	r2, [r7, #4]
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	781b      	ldrb	r3, [r3, #0]
 801083a:	009b      	lsls	r3, r3, #2
 801083c:	441a      	add	r2, r3
 801083e:	8abb      	ldrh	r3, [r7, #20]
 8010840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010848:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801084c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010850:	b29b      	uxth	r3, r3
 8010852:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010854:	687a      	ldr	r2, [r7, #4]
 8010856:	683b      	ldr	r3, [r7, #0]
 8010858:	781b      	ldrb	r3, [r3, #0]
 801085a:	009b      	lsls	r3, r3, #2
 801085c:	4413      	add	r3, r2
 801085e:	881b      	ldrh	r3, [r3, #0]
 8010860:	b29b      	uxth	r3, r3
 8010862:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801086a:	827b      	strh	r3, [r7, #18]
 801086c:	8a7b      	ldrh	r3, [r7, #18]
 801086e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010872:	827b      	strh	r3, [r7, #18]
 8010874:	8a7b      	ldrh	r3, [r7, #18]
 8010876:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801087a:	827b      	strh	r3, [r7, #18]
 801087c:	687a      	ldr	r2, [r7, #4]
 801087e:	683b      	ldr	r3, [r7, #0]
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	009b      	lsls	r3, r3, #2
 8010884:	441a      	add	r2, r3
 8010886:	8a7b      	ldrh	r3, [r7, #18]
 8010888:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801088c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010890:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010898:	b29b      	uxth	r3, r3
 801089a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801089c:	2300      	movs	r3, #0
}
 801089e:	4618      	mov	r0, r3
 80108a0:	371c      	adds	r7, #28
 80108a2:	46bd      	mov	sp, r7
 80108a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a8:	4770      	bx	lr

080108aa <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80108aa:	b480      	push	{r7}
 80108ac:	b083      	sub	sp, #12
 80108ae:	af00      	add	r7, sp, #0
 80108b0:	6078      	str	r0, [r7, #4]
 80108b2:	460b      	mov	r3, r1
 80108b4:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80108b6:	78fb      	ldrb	r3, [r7, #3]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d103      	bne.n	80108c4 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	2280      	movs	r2, #128	@ 0x80
 80108c0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80108c4:	2300      	movs	r3, #0
}
 80108c6:	4618      	mov	r0, r3
 80108c8:	370c      	adds	r7, #12
 80108ca:	46bd      	mov	sp, r7
 80108cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d0:	4770      	bx	lr

080108d2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80108d2:	b480      	push	{r7}
 80108d4:	b083      	sub	sp, #12
 80108d6:	af00      	add	r7, sp, #0
 80108d8:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80108e0:	b29b      	uxth	r3, r3
 80108e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80108e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80108ea:	b29a      	uxth	r2, r3
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80108f2:	2300      	movs	r3, #0
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	370c      	adds	r7, #12
 80108f8:	46bd      	mov	sp, r7
 80108fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8010900:	b480      	push	{r7}
 8010902:	b083      	sub	sp, #12
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801090e:	b29b      	uxth	r3, r3
 8010910:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8010914:	b29a      	uxth	r2, r3
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801091c:	2300      	movs	r3, #0
}
 801091e:	4618      	mov	r0, r3
 8010920:	370c      	adds	r7, #12
 8010922:	46bd      	mov	sp, r7
 8010924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010928:	4770      	bx	lr

0801092a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 801092a:	b480      	push	{r7}
 801092c:	b085      	sub	sp, #20
 801092e:	af00      	add	r7, sp, #0
 8010930:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8010938:	b29b      	uxth	r3, r3
 801093a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801093c:	68fb      	ldr	r3, [r7, #12]
}
 801093e:	4618      	mov	r0, r3
 8010940:	3714      	adds	r7, #20
 8010942:	46bd      	mov	sp, r7
 8010944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010948:	4770      	bx	lr

0801094a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801094a:	b480      	push	{r7}
 801094c:	b08b      	sub	sp, #44	@ 0x2c
 801094e:	af00      	add	r7, sp, #0
 8010950:	60f8      	str	r0, [r7, #12]
 8010952:	60b9      	str	r1, [r7, #8]
 8010954:	4611      	mov	r1, r2
 8010956:	461a      	mov	r2, r3
 8010958:	460b      	mov	r3, r1
 801095a:	80fb      	strh	r3, [r7, #6]
 801095c:	4613      	mov	r3, r2
 801095e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8010960:	88bb      	ldrh	r3, [r7, #4]
 8010962:	3301      	adds	r3, #1
 8010964:	085b      	lsrs	r3, r3, #1
 8010966:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8010970:	88fa      	ldrh	r2, [r7, #6]
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	4413      	add	r3, r2
 8010976:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801097a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801097c:	69bb      	ldr	r3, [r7, #24]
 801097e:	627b      	str	r3, [r7, #36]	@ 0x24
 8010980:	e01c      	b.n	80109bc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8010982:	69fb      	ldr	r3, [r7, #28]
 8010984:	781b      	ldrb	r3, [r3, #0]
 8010986:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8010988:	69fb      	ldr	r3, [r7, #28]
 801098a:	3301      	adds	r3, #1
 801098c:	781b      	ldrb	r3, [r3, #0]
 801098e:	b21b      	sxth	r3, r3
 8010990:	021b      	lsls	r3, r3, #8
 8010992:	b21a      	sxth	r2, r3
 8010994:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010998:	4313      	orrs	r3, r2
 801099a:	b21b      	sxth	r3, r3
 801099c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 801099e:	6a3b      	ldr	r3, [r7, #32]
 80109a0:	8a7a      	ldrh	r2, [r7, #18]
 80109a2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80109a4:	6a3b      	ldr	r3, [r7, #32]
 80109a6:	3302      	adds	r3, #2
 80109a8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80109aa:	69fb      	ldr	r3, [r7, #28]
 80109ac:	3301      	adds	r3, #1
 80109ae:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80109b0:	69fb      	ldr	r3, [r7, #28]
 80109b2:	3301      	adds	r3, #1
 80109b4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80109b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109b8:	3b01      	subs	r3, #1
 80109ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80109bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d1df      	bne.n	8010982 <USB_WritePMA+0x38>
  }
}
 80109c2:	bf00      	nop
 80109c4:	bf00      	nop
 80109c6:	372c      	adds	r7, #44	@ 0x2c
 80109c8:	46bd      	mov	sp, r7
 80109ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ce:	4770      	bx	lr

080109d0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80109d0:	b480      	push	{r7}
 80109d2:	b08b      	sub	sp, #44	@ 0x2c
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	60f8      	str	r0, [r7, #12]
 80109d8:	60b9      	str	r1, [r7, #8]
 80109da:	4611      	mov	r1, r2
 80109dc:	461a      	mov	r2, r3
 80109de:	460b      	mov	r3, r1
 80109e0:	80fb      	strh	r3, [r7, #6]
 80109e2:	4613      	mov	r3, r2
 80109e4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80109e6:	88bb      	ldrh	r3, [r7, #4]
 80109e8:	085b      	lsrs	r3, r3, #1
 80109ea:	b29b      	uxth	r3, r3
 80109ec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80109f2:	68bb      	ldr	r3, [r7, #8]
 80109f4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80109f6:	88fa      	ldrh	r2, [r7, #6]
 80109f8:	697b      	ldr	r3, [r7, #20]
 80109fa:	4413      	add	r3, r2
 80109fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010a00:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8010a02:	69bb      	ldr	r3, [r7, #24]
 8010a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8010a06:	e018      	b.n	8010a3a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8010a08:	6a3b      	ldr	r3, [r7, #32]
 8010a0a:	881b      	ldrh	r3, [r3, #0]
 8010a0c:	b29b      	uxth	r3, r3
 8010a0e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8010a10:	6a3b      	ldr	r3, [r7, #32]
 8010a12:	3302      	adds	r3, #2
 8010a14:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	b2da      	uxtb	r2, r3
 8010a1a:	69fb      	ldr	r3, [r7, #28]
 8010a1c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8010a1e:	69fb      	ldr	r3, [r7, #28]
 8010a20:	3301      	adds	r3, #1
 8010a22:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8010a24:	693b      	ldr	r3, [r7, #16]
 8010a26:	0a1b      	lsrs	r3, r3, #8
 8010a28:	b2da      	uxtb	r2, r3
 8010a2a:	69fb      	ldr	r3, [r7, #28]
 8010a2c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8010a2e:	69fb      	ldr	r3, [r7, #28]
 8010a30:	3301      	adds	r3, #1
 8010a32:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8010a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a36:	3b01      	subs	r3, #1
 8010a38:	627b      	str	r3, [r7, #36]	@ 0x24
 8010a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d1e3      	bne.n	8010a08 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8010a40:	88bb      	ldrh	r3, [r7, #4]
 8010a42:	f003 0301 	and.w	r3, r3, #1
 8010a46:	b29b      	uxth	r3, r3
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d007      	beq.n	8010a5c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8010a4c:	6a3b      	ldr	r3, [r7, #32]
 8010a4e:	881b      	ldrh	r3, [r3, #0]
 8010a50:	b29b      	uxth	r3, r3
 8010a52:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8010a54:	693b      	ldr	r3, [r7, #16]
 8010a56:	b2da      	uxtb	r2, r3
 8010a58:	69fb      	ldr	r3, [r7, #28]
 8010a5a:	701a      	strb	r2, [r3, #0]
  }
}
 8010a5c:	bf00      	nop
 8010a5e:	372c      	adds	r7, #44	@ 0x2c
 8010a60:	46bd      	mov	sp, r7
 8010a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a66:	4770      	bx	lr

08010a68 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8010a68:	b480      	push	{r7}
 8010a6a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8010a6c:	f3bf 8f4f 	dsb	sy
}
 8010a70:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8010a72:	4b06      	ldr	r3, [pc, #24]	@ (8010a8c <__NVIC_SystemReset+0x24>)
 8010a74:	68db      	ldr	r3, [r3, #12]
 8010a76:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8010a7a:	4904      	ldr	r1, [pc, #16]	@ (8010a8c <__NVIC_SystemReset+0x24>)
 8010a7c:	4b04      	ldr	r3, [pc, #16]	@ (8010a90 <__NVIC_SystemReset+0x28>)
 8010a7e:	4313      	orrs	r3, r2
 8010a80:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8010a82:	f3bf 8f4f 	dsb	sy
}
 8010a86:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8010a88:	bf00      	nop
 8010a8a:	e7fd      	b.n	8010a88 <__NVIC_SystemReset+0x20>
 8010a8c:	e000ed00 	.word	0xe000ed00
 8010a90:	05fa0004 	.word	0x05fa0004

08010a94 <USBD_DFU_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b084      	sub	sp, #16
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
 8010a9c:	460b      	mov	r3, r1
 8010a9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_DFU_HandleTypeDef *hdfu;

  /* Allocate Audio structure */
  hdfu = USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 8010aa0:	f240 401c 	movw	r0, #1052	@ 0x41c
 8010aa4:	f004 fe82 	bl	80157ac <USBD_static_malloc>
 8010aa8:	60f8      	str	r0, [r7, #12]

  if (hdfu == NULL)
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d105      	bne.n	8010abc <USBD_DFU_Init+0x28>
  {
    pdev->pClassData = NULL;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8010ab8:	2302      	movs	r3, #2
 8010aba:	e03f      	b.n	8010b3c <USBD_DFU_Init+0xa8>
  }

  pdev->pClassData = (void *)hdfu;
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	68fa      	ldr	r2, [r7, #12]
 8010ac0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  hdfu->alt_setting = 0U;
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8010ad2:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  hdfu->wblock_num = 0U;
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	2200      	movs	r2, #0
 8010ada:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	2200      	movs	r2, #0
 8010aea:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
  hdfu->dev_state = DFU_STATE_IDLE;
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	2202      	movs	r2, #2
 8010af2:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	2200      	movs	r2, #0
 8010afa:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
  hdfu->dev_status[1] = 0U;
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	2200      	movs	r2, #0
 8010b02:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
  hdfu->dev_status[2] = 0U;
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	2200      	movs	r2, #0
 8010b0a:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
  hdfu->dev_status[3] = 0U;
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	2200      	movs	r2, #0
 8010b12:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	2202      	movs	r2, #2
 8010b1a:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[5] = 0U;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	2200      	movs	r2, #0
 8010b22:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415

  /* Initialize Hardware layer */
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Init() != USBD_OK)
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010b2c:	685b      	ldr	r3, [r3, #4]
 8010b2e:	4798      	blx	r3
 8010b30:	4603      	mov	r3, r0
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d001      	beq.n	8010b3a <USBD_DFU_Init+0xa6>
  {
    return (uint8_t)USBD_FAIL;
 8010b36:	2303      	movs	r3, #3
 8010b38:	e000      	b.n	8010b3c <USBD_DFU_Init+0xa8>
  }

  return (uint8_t)USBD_OK;
 8010b3a:	2300      	movs	r3, #0
}
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	3710      	adds	r7, #16
 8010b40:	46bd      	mov	sp, r7
 8010b42:	bd80      	pop	{r7, pc}

08010b44 <USBD_DFU_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b084      	sub	sp, #16
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
 8010b4c:	460b      	mov	r3, r1
 8010b4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_DFU_HandleTypeDef *hdfu;

  if (pdev->pClassData == NULL)
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d101      	bne.n	8010b5e <USBD_DFU_DeInit+0x1a>
  {
    return (uint8_t)USBD_EMEM;
 8010b5a:	2302      	movs	r3, #2
 8010b5c:	e027      	b.n	8010bae <USBD_DFU_DeInit+0x6a>
  }

  hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010b64:	60fb      	str	r3, [r7, #12]
  hdfu->wblock_num = 0U;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	2200      	movs	r2, #0
 8010b6a:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	2200      	movs	r2, #0
 8010b72:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->dev_state = DFU_STATE_IDLE;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	2202      	movs	r2, #2
 8010b7a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	2200      	movs	r2, #0
 8010b82:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	2202      	movs	r2, #2
 8010b8a:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

  /* DeInit  physical Interface components and Hardware Layer */
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010b94:	689b      	ldr	r3, [r3, #8]
 8010b96:	4798      	blx	r3
  USBD_free(pdev->pClassData);
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	f004 fe12 	bl	80157c8 <USBD_static_free>
  pdev->pClassData = NULL;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 8010bac:	2300      	movs	r3, #0
}
 8010bae:	4618      	mov	r0, r3
 8010bb0:	3710      	adds	r7, #16
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}
	...

08010bb8 <USBD_DFU_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_DFU_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b088      	sub	sp, #32
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
 8010bc0:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010bc8:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	77fb      	strb	r3, [r7, #31]
  uint8_t *pbuf = NULL;
 8010bce:	2300      	movs	r3, #0
 8010bd0:	61bb      	str	r3, [r7, #24]
  uint16_t len = 0U;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	82fb      	strh	r3, [r7, #22]
  uint16_t status_info = 0U;
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	81fb      	strh	r3, [r7, #14]

  if (hdfu == NULL)
 8010bda:	693b      	ldr	r3, [r7, #16]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d101      	bne.n	8010be4 <USBD_DFU_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8010be0:	2303      	movs	r3, #3
 8010be2:	e0d5      	b.n	8010d90 <USBD_DFU_Setup+0x1d8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010be4:	683b      	ldr	r3, [r7, #0]
 8010be6:	781b      	ldrb	r3, [r3, #0]
 8010be8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d03e      	beq.n	8010c6e <USBD_DFU_Setup+0xb6>
 8010bf0:	2b20      	cmp	r3, #32
 8010bf2:	f040 80c5 	bne.w	8010d80 <USBD_DFU_Setup+0x1c8>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8010bf6:	683b      	ldr	r3, [r7, #0]
 8010bf8:	785b      	ldrb	r3, [r3, #1]
 8010bfa:	2b06      	cmp	r3, #6
 8010bfc:	d82f      	bhi.n	8010c5e <USBD_DFU_Setup+0xa6>
 8010bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8010c04 <USBD_DFU_Setup+0x4c>)
 8010c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c04:	08010c55 	.word	0x08010c55
 8010c08:	08010c21 	.word	0x08010c21
 8010c0c:	08010c2b 	.word	0x08010c2b
 8010c10:	08010c35 	.word	0x08010c35
 8010c14:	08010c3d 	.word	0x08010c3d
 8010c18:	08010c45 	.word	0x08010c45
 8010c1c:	08010c4d 	.word	0x08010c4d
      {
        case DFU_DNLOAD:
          DFU_Download(pdev, req);
 8010c20:	6839      	ldr	r1, [r7, #0]
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f000 fa6c 	bl	8011100 <DFU_Download>
          break;
 8010c28:	e020      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        case DFU_UPLOAD:
          DFU_Upload(pdev, req);
 8010c2a:	6839      	ldr	r1, [r7, #0]
 8010c2c:	6878      	ldr	r0, [r7, #4]
 8010c2e:	f000 fad3 	bl	80111d8 <DFU_Upload>
          break;
 8010c32:	e01b      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATUS:
          DFU_GetStatus(pdev);
 8010c34:	6878      	ldr	r0, [r7, #4]
 8010c36:	f000 fba9 	bl	801138c <DFU_GetStatus>
          break;
 8010c3a:	e017      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        case DFU_CLRSTATUS:
          DFU_ClearStatus(pdev);
 8010c3c:	6878      	ldr	r0, [r7, #4]
 8010c3e:	f000 fc5b 	bl	80114f8 <DFU_ClearStatus>
          break;
 8010c42:	e013      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATE:
          DFU_GetState(pdev);
 8010c44:	6878      	ldr	r0, [r7, #4]
 8010c46:	f000 fcab 	bl	80115a0 <DFU_GetState>
          break;
 8010c4a:	e00f      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        case DFU_ABORT:
          DFU_Abort(pdev);
 8010c4c:	6878      	ldr	r0, [r7, #4]
 8010c4e:	f000 fcbf 	bl	80115d0 <DFU_Abort>
          break;
 8010c52:	e00b      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        case DFU_DETACH:
          DFU_Detach(pdev, req);
 8010c54:	6839      	ldr	r1, [r7, #0]
 8010c56:	6878      	ldr	r0, [r7, #4]
 8010c58:	f000 f9ee 	bl	8011038 <DFU_Detach>
          break;
 8010c5c:	e006      	b.n	8010c6c <USBD_DFU_Setup+0xb4>

        default:
          USBD_CtlError(pdev, req);
 8010c5e:	6839      	ldr	r1, [r7, #0]
 8010c60:	6878      	ldr	r0, [r7, #4]
 8010c62:	f001 fdb1 	bl	80127c8 <USBD_CtlError>
          ret = USBD_FAIL;
 8010c66:	2303      	movs	r3, #3
 8010c68:	77fb      	strb	r3, [r7, #31]
          break;
 8010c6a:	bf00      	nop
      }
      break;
 8010c6c:	e08f      	b.n	8010d8e <USBD_DFU_Setup+0x1d6>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	785b      	ldrb	r3, [r3, #1]
 8010c72:	2b0b      	cmp	r3, #11
 8010c74:	d87b      	bhi.n	8010d6e <USBD_DFU_Setup+0x1b6>
 8010c76:	a201      	add	r2, pc, #4	@ (adr r2, 8010c7c <USBD_DFU_Setup+0xc4>)
 8010c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c7c:	08010cad 	.word	0x08010cad
 8010c80:	08010d7d 	.word	0x08010d7d
 8010c84:	08010d6f 	.word	0x08010d6f
 8010c88:	08010d6f 	.word	0x08010d6f
 8010c8c:	08010d6f 	.word	0x08010d6f
 8010c90:	08010d6f 	.word	0x08010d6f
 8010c94:	08010cd7 	.word	0x08010cd7
 8010c98:	08010d6f 	.word	0x08010d6f
 8010c9c:	08010d6f 	.word	0x08010d6f
 8010ca0:	08010d6f 	.word	0x08010d6f
 8010ca4:	08010d01 	.word	0x08010d01
 8010ca8:	08010d2d 	.word	0x08010d2d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cb2:	b2db      	uxtb	r3, r3
 8010cb4:	2b03      	cmp	r3, #3
 8010cb6:	d107      	bne.n	8010cc8 <USBD_DFU_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010cb8:	f107 030e 	add.w	r3, r7, #14
 8010cbc:	2202      	movs	r2, #2
 8010cbe:	4619      	mov	r1, r3
 8010cc0:	6878      	ldr	r0, [r7, #4]
 8010cc2:	f001 fdf2 	bl	80128aa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010cc6:	e05a      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>
            USBD_CtlError(pdev, req);
 8010cc8:	6839      	ldr	r1, [r7, #0]
 8010cca:	6878      	ldr	r0, [r7, #4]
 8010ccc:	f001 fd7c 	bl	80127c8 <USBD_CtlError>
            ret = USBD_FAIL;
 8010cd0:	2303      	movs	r3, #3
 8010cd2:	77fb      	strb	r3, [r7, #31]
          break;
 8010cd4:	e053      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 8010cd6:	683b      	ldr	r3, [r7, #0]
 8010cd8:	885b      	ldrh	r3, [r3, #2]
 8010cda:	0a1b      	lsrs	r3, r3, #8
 8010cdc:	b29b      	uxth	r3, r3
 8010cde:	2b21      	cmp	r3, #33	@ 0x21
 8010ce0:	d107      	bne.n	8010cf2 <USBD_DFU_Setup+0x13a>
          {
            pbuf = USBD_DFU_CfgDesc + (9U * (USBD_DFU_MAX_ITF_NUM + 1U));
 8010ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8010d98 <USBD_DFU_Setup+0x1e0>)
 8010ce4:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 8010ce6:	683b      	ldr	r3, [r7, #0]
 8010ce8:	88db      	ldrh	r3, [r3, #6]
 8010cea:	2b09      	cmp	r3, #9
 8010cec:	bf28      	it	cs
 8010cee:	2309      	movcs	r3, #9
 8010cf0:	82fb      	strh	r3, [r7, #22]
          }

          (void)USBD_CtlSendData(pdev, pbuf, len);
 8010cf2:	8afb      	ldrh	r3, [r7, #22]
 8010cf4:	461a      	mov	r2, r3
 8010cf6:	69b9      	ldr	r1, [r7, #24]
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f001 fdd6 	bl	80128aa <USBD_CtlSendData>
          break;
 8010cfe:	e03e      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d06:	b2db      	uxtb	r3, r3
 8010d08:	2b03      	cmp	r3, #3
 8010d0a:	d108      	bne.n	8010d1e <USBD_DFU_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 8010d0c:	693b      	ldr	r3, [r7, #16]
 8010d0e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8010d12:	2201      	movs	r2, #1
 8010d14:	4619      	mov	r1, r3
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f001 fdc7 	bl	80128aa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010d1c:	e02f      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>
            USBD_CtlError(pdev, req);
 8010d1e:	6839      	ldr	r1, [r7, #0]
 8010d20:	6878      	ldr	r0, [r7, #4]
 8010d22:	f001 fd51 	bl	80127c8 <USBD_CtlError>
            ret = USBD_FAIL;
 8010d26:	2303      	movs	r3, #3
 8010d28:	77fb      	strb	r3, [r7, #31]
          break;
 8010d2a:	e028      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>

        case USB_REQ_SET_INTERFACE:
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	885b      	ldrh	r3, [r3, #2]
 8010d30:	b2db      	uxtb	r3, r3
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d114      	bne.n	8010d60 <USBD_DFU_Setup+0x1a8>
          {
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d3c:	b2db      	uxtb	r3, r3
 8010d3e:	2b03      	cmp	r3, #3
 8010d40:	d107      	bne.n	8010d52 <USBD_DFU_Setup+0x19a>
            {
              hdfu->alt_setting = (uint8_t)(req->wValue);
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	885b      	ldrh	r3, [r3, #2]
 8010d46:	b2db      	uxtb	r3, r3
 8010d48:	461a      	mov	r2, r3
 8010d4a:	693b      	ldr	r3, [r7, #16]
 8010d4c:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
          {
            /* Call the error management function (command will be NAKed */
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010d50:	e015      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>
              USBD_CtlError(pdev, req);
 8010d52:	6839      	ldr	r1, [r7, #0]
 8010d54:	6878      	ldr	r0, [r7, #4]
 8010d56:	f001 fd37 	bl	80127c8 <USBD_CtlError>
              ret = USBD_FAIL;
 8010d5a:	2303      	movs	r3, #3
 8010d5c:	77fb      	strb	r3, [r7, #31]
          break;
 8010d5e:	e00e      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>
            USBD_CtlError(pdev, req);
 8010d60:	6839      	ldr	r1, [r7, #0]
 8010d62:	6878      	ldr	r0, [r7, #4]
 8010d64:	f001 fd30 	bl	80127c8 <USBD_CtlError>
            ret = USBD_FAIL;
 8010d68:	2303      	movs	r3, #3
 8010d6a:	77fb      	strb	r3, [r7, #31]
          break;
 8010d6c:	e007      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8010d6e:	6839      	ldr	r1, [r7, #0]
 8010d70:	6878      	ldr	r0, [r7, #4]
 8010d72:	f001 fd29 	bl	80127c8 <USBD_CtlError>
          ret = USBD_FAIL;
 8010d76:	2303      	movs	r3, #3
 8010d78:	77fb      	strb	r3, [r7, #31]
          break;
 8010d7a:	e000      	b.n	8010d7e <USBD_DFU_Setup+0x1c6>
          break;
 8010d7c:	bf00      	nop
      }
      break;
 8010d7e:	e006      	b.n	8010d8e <USBD_DFU_Setup+0x1d6>

    default:
      USBD_CtlError(pdev, req);
 8010d80:	6839      	ldr	r1, [r7, #0]
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f001 fd20 	bl	80127c8 <USBD_CtlError>
      ret = USBD_FAIL;
 8010d88:	2303      	movs	r3, #3
 8010d8a:	77fb      	strb	r3, [r7, #31]
      break;
 8010d8c:	bf00      	nop
  }

  return (uint8_t)ret;
 8010d8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8010d90:	4618      	mov	r0, r3
 8010d92:	3720      	adds	r7, #32
 8010d94:	46bd      	mov	sp, r7
 8010d96:	bd80      	pop	{r7, pc}
 8010d98:	20000062 	.word	0x20000062

08010d9c <USBD_DFU_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
 8010d9c:	b480      	push	{r7}
 8010d9e:	b083      	sub	sp, #12
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	221b      	movs	r2, #27
 8010da8:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_CfgDesc;
 8010daa:	4b03      	ldr	r3, [pc, #12]	@ (8010db8 <USBD_DFU_GetCfgDesc+0x1c>)
}
 8010dac:	4618      	mov	r0, r3
 8010dae:	370c      	adds	r7, #12
 8010db0:	46bd      	mov	sp, r7
 8010db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db6:	4770      	bx	lr
 8010db8:	20000050 	.word	0x20000050

08010dbc <USBD_DFU_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010dbc:	b480      	push	{r7}
 8010dbe:	b083      	sub	sp, #12
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8010dc4:	2300      	movs	r3, #0
}
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	370c      	adds	r7, #12
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd0:	4770      	bx	lr

08010dd2 <USBD_DFU_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8010dd2:	b580      	push	{r7, lr}
 8010dd4:	b088      	sub	sp, #32
 8010dd6:	af00      	add	r7, sp, #0
 8010dd8:	6078      	str	r0, [r7, #4]
  USBD_SetupReqTypedef req;
  uint32_t addr;
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010de0:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010de8:	61bb      	str	r3, [r7, #24]

  if (hdfu == NULL)
 8010dea:	69fb      	ldr	r3, [r7, #28]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d101      	bne.n	8010df4 <USBD_DFU_EP0_TxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010df0:	2303      	movs	r3, #3
 8010df2:	e0ce      	b.n	8010f92 <USBD_DFU_EP0_TxReady+0x1c0>
  }

  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 8010df4:	69fb      	ldr	r3, [r7, #28]
 8010df6:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8010dfa:	2b04      	cmp	r3, #4
 8010dfc:	f040 80bd 	bne.w	8010f7a <USBD_DFU_EP0_TxReady+0x1a8>
  {
    /* Decode the Special Command */
    if (hdfu->wblock_num == 0U)
 8010e00:	69fb      	ldr	r3, [r7, #28]
 8010e02:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d17c      	bne.n	8010f04 <USBD_DFU_EP0_TxReady+0x132>
    {
      if (hdfu->wlength == 1U)
 8010e0a:	69fb      	ldr	r3, [r7, #28]
 8010e0c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8010e10:	2b01      	cmp	r3, #1
 8010e12:	f000 8093 	beq.w	8010f3c <USBD_DFU_EP0_TxReady+0x16a>
        if (hdfu->buffer.d8[0] == DFU_CMD_GETCOMMANDS)
        {
          /* Nothing to do */
        }
      }
      else if (hdfu->wlength == 5U)
 8010e16:	69fb      	ldr	r3, [r7, #28]
 8010e18:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8010e1c:	2b05      	cmp	r3, #5
 8010e1e:	d15e      	bne.n	8010ede <USBD_DFU_EP0_TxReady+0x10c>
      {
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 8010e20:	69fb      	ldr	r3, [r7, #28]
 8010e22:	781b      	ldrb	r3, [r3, #0]
 8010e24:	2b21      	cmp	r3, #33	@ 0x21
 8010e26:	d124      	bne.n	8010e72 <USBD_DFU_EP0_TxReady+0xa0>
        {
          hdfu->data_ptr = hdfu->buffer.d8[1];
 8010e28:	69fb      	ldr	r3, [r7, #28]
 8010e2a:	785b      	ldrb	r3, [r3, #1]
 8010e2c:	461a      	mov	r2, r3
 8010e2e:	69fb      	ldr	r3, [r7, #28]
 8010e30:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8010e34:	69fb      	ldr	r3, [r7, #28]
 8010e36:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8010e3a:	69fb      	ldr	r3, [r7, #28]
 8010e3c:	789b      	ldrb	r3, [r3, #2]
 8010e3e:	021b      	lsls	r3, r3, #8
 8010e40:	441a      	add	r2, r3
 8010e42:	69fb      	ldr	r3, [r7, #28]
 8010e44:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8010e48:	69fb      	ldr	r3, [r7, #28]
 8010e4a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8010e4e:	69fb      	ldr	r3, [r7, #28]
 8010e50:	78db      	ldrb	r3, [r3, #3]
 8010e52:	041b      	lsls	r3, r3, #16
 8010e54:	441a      	add	r2, r3
 8010e56:	69fb      	ldr	r3, [r7, #28]
 8010e58:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8010e5c:	69fb      	ldr	r3, [r7, #28]
 8010e5e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8010e62:	69fb      	ldr	r3, [r7, #28]
 8010e64:	791b      	ldrb	r3, [r3, #4]
 8010e66:	061b      	lsls	r3, r3, #24
 8010e68:	441a      	add	r2, r3
 8010e6a:	69fb      	ldr	r3, [r7, #28]
 8010e6c:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8010e70:	e064      	b.n	8010f3c <USBD_DFU_EP0_TxReady+0x16a>
        }
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 8010e72:	69fb      	ldr	r3, [r7, #28]
 8010e74:	781b      	ldrb	r3, [r3, #0]
 8010e76:	2b41      	cmp	r3, #65	@ 0x41
 8010e78:	d12f      	bne.n	8010eda <USBD_DFU_EP0_TxReady+0x108>
        {
          hdfu->data_ptr = hdfu->buffer.d8[1];
 8010e7a:	69fb      	ldr	r3, [r7, #28]
 8010e7c:	785b      	ldrb	r3, [r3, #1]
 8010e7e:	461a      	mov	r2, r3
 8010e80:	69fb      	ldr	r3, [r7, #28]
 8010e82:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8010e86:	69fb      	ldr	r3, [r7, #28]
 8010e88:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8010e8c:	69fb      	ldr	r3, [r7, #28]
 8010e8e:	789b      	ldrb	r3, [r3, #2]
 8010e90:	021b      	lsls	r3, r3, #8
 8010e92:	441a      	add	r2, r3
 8010e94:	69fb      	ldr	r3, [r7, #28]
 8010e96:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8010e9a:	69fb      	ldr	r3, [r7, #28]
 8010e9c:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8010ea0:	69fb      	ldr	r3, [r7, #28]
 8010ea2:	78db      	ldrb	r3, [r3, #3]
 8010ea4:	041b      	lsls	r3, r3, #16
 8010ea6:	441a      	add	r2, r3
 8010ea8:	69fb      	ldr	r3, [r7, #28]
 8010eaa:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8010eae:	69fb      	ldr	r3, [r7, #28]
 8010eb0:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8010eb4:	69fb      	ldr	r3, [r7, #28]
 8010eb6:	791b      	ldrb	r3, [r3, #4]
 8010eb8:	061b      	lsls	r3, r3, #24
 8010eba:	441a      	add	r2, r3
 8010ebc:	69fb      	ldr	r3, [r7, #28]
 8010ebe:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

          if (DfuInterface->Erase(hdfu->data_ptr) != USBD_OK)
 8010ec2:	69bb      	ldr	r3, [r7, #24]
 8010ec4:	68db      	ldr	r3, [r3, #12]
 8010ec6:	69fa      	ldr	r2, [r7, #28]
 8010ec8:	f8d2 2408 	ldr.w	r2, [r2, #1032]	@ 0x408
 8010ecc:	4610      	mov	r0, r2
 8010ece:	4798      	blx	r3
 8010ed0:	4603      	mov	r3, r0
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d032      	beq.n	8010f3c <USBD_DFU_EP0_TxReady+0x16a>
          {
            return (uint8_t)USBD_FAIL;
 8010ed6:	2303      	movs	r3, #3
 8010ed8:	e05b      	b.n	8010f92 <USBD_DFU_EP0_TxReady+0x1c0>
          }
        }
        else
        {
          return (uint8_t)USBD_FAIL;
 8010eda:	2303      	movs	r3, #3
 8010edc:	e059      	b.n	8010f92 <USBD_DFU_EP0_TxReady+0x1c0>
        }
      }
      else
      {
        /* Reset the global length and block number */
        hdfu->wlength = 0U;
 8010ede:	69fb      	ldr	r3, [r7, #28]
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
        hdfu->wblock_num = 0U;
 8010ee6:	69fb      	ldr	r3, [r7, #28]
 8010ee8:	2200      	movs	r2, #0
 8010eea:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
        /* Call the error management function (command will be NAKed) */
        req.bmRequest = 0U;
 8010eee:	2300      	movs	r3, #0
 8010ef0:	733b      	strb	r3, [r7, #12]
        req.wLength = 1U;
 8010ef2:	2301      	movs	r3, #1
 8010ef4:	827b      	strh	r3, [r7, #18]
        USBD_CtlError(pdev, &req);
 8010ef6:	f107 030c 	add.w	r3, r7, #12
 8010efa:	4619      	mov	r1, r3
 8010efc:	6878      	ldr	r0, [r7, #4]
 8010efe:	f001 fc63 	bl	80127c8 <USBD_CtlError>
 8010f02:	e01b      	b.n	8010f3c <USBD_DFU_EP0_TxReady+0x16a>
      }
    }
    /* Regular Download Command */
    else
    {
      if (hdfu->wblock_num > 1U)
 8010f04:	69fb      	ldr	r3, [r7, #28]
 8010f06:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8010f0a:	2b01      	cmp	r3, #1
 8010f0c:	d916      	bls.n	8010f3c <USBD_DFU_EP0_TxReady+0x16a>
      {
        /* Decode the required address */
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 8010f0e:	69fb      	ldr	r3, [r7, #28]
 8010f10:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8010f14:	3b02      	subs	r3, #2
 8010f16:	029a      	lsls	r2, r3, #10
 8010f18:	69fb      	ldr	r3, [r7, #28]
 8010f1a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8010f1e:	4413      	add	r3, r2
 8010f20:	617b      	str	r3, [r7, #20]

        /* Perform the write operation */
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 8010f22:	69bb      	ldr	r3, [r7, #24]
 8010f24:	691b      	ldr	r3, [r3, #16]
 8010f26:	69f8      	ldr	r0, [r7, #28]
 8010f28:	6979      	ldr	r1, [r7, #20]
 8010f2a:	69fa      	ldr	r2, [r7, #28]
 8010f2c:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 8010f30:	4798      	blx	r3
 8010f32:	4603      	mov	r3, r0
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d001      	beq.n	8010f3c <USBD_DFU_EP0_TxReady+0x16a>
        {
          return (uint8_t)USBD_FAIL;
 8010f38:	2303      	movs	r3, #3
 8010f3a:	e02a      	b.n	8010f92 <USBD_DFU_EP0_TxReady+0x1c0>
        }
      }
    }

    /* Reset the global length and block number */
    hdfu->wlength = 0U;
 8010f3c:	69fb      	ldr	r3, [r7, #28]
 8010f3e:	2200      	movs	r2, #0
 8010f40:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
    hdfu->wblock_num = 0U;
 8010f44:	69fb      	ldr	r3, [r7, #28]
 8010f46:	2200      	movs	r2, #0
 8010f48:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

    /* Update the state machine */
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 8010f4c:	69fb      	ldr	r3, [r7, #28]
 8010f4e:	2203      	movs	r2, #3
 8010f50:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    hdfu->dev_status[1] = 0U;
 8010f54:	69fb      	ldr	r3, [r7, #28]
 8010f56:	2200      	movs	r2, #0
 8010f58:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 8010f5c:	69fb      	ldr	r3, [r7, #28]
 8010f5e:	2200      	movs	r2, #0
 8010f60:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U;
 8010f64:	69fb      	ldr	r3, [r7, #28]
 8010f66:	2200      	movs	r2, #0
 8010f68:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 8010f6c:	69fb      	ldr	r3, [r7, #28]
 8010f6e:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8010f72:	69fb      	ldr	r3, [r7, #28]
 8010f74:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
 8010f78:	e00a      	b.n	8010f90 <USBD_DFU_EP0_TxReady+0x1be>
  }
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 8010f7a:	69fb      	ldr	r3, [r7, #28]
 8010f7c:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8010f80:	2b07      	cmp	r3, #7
 8010f82:	d103      	bne.n	8010f8c <USBD_DFU_EP0_TxReady+0x1ba>
  {
    /* Start leaving DFU mode */
    DFU_Leave(pdev);
 8010f84:	6878      	ldr	r0, [r7, #4]
 8010f86:	f000 fb75 	bl	8011674 <DFU_Leave>
 8010f8a:	e001      	b.n	8010f90 <USBD_DFU_EP0_TxReady+0x1be>
  }
  else
  {
    return (uint8_t)USBD_FAIL;
 8010f8c:	2303      	movs	r3, #3
 8010f8e:	e000      	b.n	8010f92 <USBD_DFU_EP0_TxReady+0x1c0>
  }

  return (uint8_t)USBD_OK;
 8010f90:	2300      	movs	r3, #0
}
 8010f92:	4618      	mov	r0, r3
 8010f94:	3720      	adds	r7, #32
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bd80      	pop	{r7, pc}

08010f9a <USBD_DFU_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
 8010f9a:	b480      	push	{r7}
 8010f9c:	b083      	sub	sp, #12
 8010f9e:	af00      	add	r7, sp, #0
 8010fa0:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8010fa2:	2300      	movs	r3, #0
}
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	370c      	adds	r7, #12
 8010fa8:	46bd      	mov	sp, r7
 8010faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fae:	4770      	bx	lr

08010fb0 <USBD_DFU_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
 8010fb0:	b480      	push	{r7}
 8010fb2:	b083      	sub	sp, #12
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	220a      	movs	r2, #10
 8010fbc:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_DeviceQualifierDesc;
 8010fbe:	4b03      	ldr	r3, [pc, #12]	@ (8010fcc <USBD_DFU_GetDeviceQualifierDesc+0x1c>)
}
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	370c      	adds	r7, #12
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fca:	4770      	bx	lr
 8010fcc:	2000006c 	.word	0x2000006c

08010fd0 <USBD_DFU_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b086      	sub	sp, #24
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	60f8      	str	r0, [r7, #12]
 8010fd8:	460b      	mov	r3, r1
 8010fda:	607a      	str	r2, [r7, #4]
 8010fdc:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[255];
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010fe4:	617b      	str	r3, [r7, #20]

  /* Check if the requested string interface is supported */
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 8010fe6:	7afb      	ldrb	r3, [r7, #11]
 8010fe8:	2b06      	cmp	r3, #6
 8010fea:	d808      	bhi.n	8010ffe <USBD_DFU_GetUsrStringDesc+0x2e>
  {
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 8010fec:	697b      	ldr	r3, [r7, #20]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	687a      	ldr	r2, [r7, #4]
 8010ff2:	4905      	ldr	r1, [pc, #20]	@ (8011008 <USBD_DFU_GetUsrStringDesc+0x38>)
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	f001 fbf8 	bl	80127ea <USBD_GetString>
    return USBD_StrDesc;
 8010ffa:	4b03      	ldr	r3, [pc, #12]	@ (8011008 <USBD_DFU_GetUsrStringDesc+0x38>)
 8010ffc:	e000      	b.n	8011000 <USBD_DFU_GetUsrStringDesc+0x30>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 8010ffe:	2300      	movs	r3, #0
  }
}
 8011000:	4618      	mov	r0, r3
 8011002:	3718      	adds	r7, #24
 8011004:	46bd      	mov	sp, r7
 8011006:	bd80      	pop	{r7, pc}
 8011008:	20000940 	.word	0x20000940

0801100c <USBD_DFU_RegisterMedia>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_DFU_RegisterMedia(USBD_HandleTypeDef *pdev,
                               USBD_DFU_MediaTypeDef *fops)
{
 801100c:	b480      	push	{r7}
 801100e:	b083      	sub	sp, #12
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
 8011014:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d101      	bne.n	8011020 <USBD_DFU_RegisterMedia+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801101c:	2303      	movs	r3, #3
 801101e:	e004      	b.n	801102a <USBD_DFU_RegisterMedia+0x1e>
  }

  pdev->pUserData = fops;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	683a      	ldr	r2, [r7, #0]
 8011024:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8011028:	2300      	movs	r3, #0
}
 801102a:	4618      	mov	r0, r3
 801102c:	370c      	adds	r7, #12
 801102e:	46bd      	mov	sp, r7
 8011030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011034:	4770      	bx	lr
	...

08011038 <DFU_Detach>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure.
  * @retval None.
  */
static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b084      	sub	sp, #16
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
 8011040:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011048:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d051      	beq.n	80110f4 <DFU_Detach+0xbc>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011056:	2b02      	cmp	r3, #2
 8011058:	d013      	beq.n	8011082 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8011060:	2b03      	cmp	r3, #3
 8011062:	d00e      	beq.n	8011082 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 801106a:	2b05      	cmp	r3, #5
 801106c:	d009      	beq.n	8011082 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8011074:	2b06      	cmp	r3, #6
 8011076:	d004      	beq.n	8011082 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 801107e:	2b09      	cmp	r3, #9
 8011080:	d125      	bne.n	80110ce <DFU_Detach+0x96>
  {
    /* Update the state machine */
    hdfu->dev_state = DFU_STATE_IDLE;
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	2202      	movs	r2, #2
 8011086:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	2200      	movs	r2, #0
 801108e:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    hdfu->dev_status[1] = 0U;
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	2200      	movs	r2, #0
 8011096:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	2200      	movs	r2, #0
 801109e:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	2200      	movs	r2, #0
 80110a6:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[5] = 0U; /*iString*/
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	2200      	movs	r2, #0
 80110ba:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->wblock_num = 0U;
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	2200      	movs	r2, #0
 80110c2:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	2200      	movs	r2, #0
 80110ca:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  }

  /* Check the detach capability in the DFU functional descriptor */
  if (((USBD_DFU_CfgDesc[12U + (9U * USBD_DFU_MAX_ITF_NUM)]) & DFU_DETACH_MASK) != 0U)
 80110ce:	4b0b      	ldr	r3, [pc, #44]	@ (80110fc <DFU_Detach+0xc4>)
 80110d0:	7d5b      	ldrb	r3, [r3, #21]
 80110d2:	f003 0310 	and.w	r3, r3, #16
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d006      	beq.n	80110e8 <DFU_Detach+0xb0>
  {
    /* Perform an Attach-Detach operation on USB bus */
    (void)USBD_Stop(pdev);
 80110da:	6878      	ldr	r0, [r7, #4]
 80110dc:	f000 fb7b 	bl	80117d6 <USBD_Stop>
    (void)USBD_Start(pdev);
 80110e0:	6878      	ldr	r0, [r7, #4]
 80110e2:	f000 fb6c 	bl	80117be <USBD_Start>
 80110e6:	e006      	b.n	80110f6 <DFU_Detach+0xbe>
  }
  else
  {
    /* Wait for the period of time specified in Detach request */
    USBD_Delay((uint32_t)req->wValue);
 80110e8:	683b      	ldr	r3, [r7, #0]
 80110ea:	885b      	ldrh	r3, [r3, #2]
 80110ec:	4618      	mov	r0, r3
 80110ee:	f7f3 fde1 	bl	8004cb4 <HAL_Delay>
 80110f2:	e000      	b.n	80110f6 <DFU_Detach+0xbe>
    return;
 80110f4:	bf00      	nop
  }
}
 80110f6:	3710      	adds	r7, #16
 80110f8:	46bd      	mov	sp, r7
 80110fa:	bd80      	pop	{r7, pc}
 80110fc:	20000050 	.word	0x20000050

08011100 <DFU_Download>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure
  * @retval None
  */
static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011100:	b580      	push	{r7, lr}
 8011102:	b084      	sub	sp, #16
 8011104:	af00      	add	r7, sp, #0
 8011106:	6078      	str	r0, [r7, #4]
 8011108:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011110:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d05b      	beq.n	80111d0 <DFU_Download+0xd0>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 8011118:	683b      	ldr	r3, [r7, #0]
 801111a:	88db      	ldrh	r3, [r3, #6]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d02d      	beq.n	801117c <DFU_Download+0x7c>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011126:	2b02      	cmp	r3, #2
 8011128:	d004      	beq.n	8011134 <DFU_Download+0x34>
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011130:	2b05      	cmp	r3, #5
 8011132:	d11e      	bne.n	8011172 <DFU_Download+0x72>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 8011134:	683b      	ldr	r3, [r7, #0]
 8011136:	885b      	ldrh	r3, [r3, #2]
 8011138:	461a      	mov	r2, r3
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = req->wLength;
 8011140:	683b      	ldr	r3, [r7, #0]
 8011142:	88db      	ldrh	r3, [r3, #6]
 8011144:	461a      	mov	r2, r3
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* Update the state machine */
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2203      	movs	r2, #3
 8011150:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      hdfu->dev_status[4] = hdfu->dev_state;
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

      /* Prepare the reception of the buffer over EP0 */
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 8011160:	68f9      	ldr	r1, [r7, #12]
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8011168:	461a      	mov	r2, r3
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	f001 fbc9 	bl	8012902 <USBD_CtlPrepareRx>
 8011170:	e02f      	b.n	80111d2 <DFU_Download+0xd2>
    }
    /* Unsupported state */
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8011172:	6839      	ldr	r1, [r7, #0]
 8011174:	6878      	ldr	r0, [r7, #4]
 8011176:	f001 fb27 	bl	80127c8 <USBD_CtlError>
 801117a:	e02a      	b.n	80111d2 <DFU_Download+0xd2>
  }
  /* 0 Data DNLOAD request */
  else
  {
    /* End of DNLOAD operation*/
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011182:	2b05      	cmp	r3, #5
 8011184:	d004      	beq.n	8011190 <DFU_Download+0x90>
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801118c:	2b02      	cmp	r3, #2
 801118e:	d11a      	bne.n	80111c6 <DFU_Download+0xc6>
    {
      hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	2201      	movs	r2, #1
 8011194:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
      hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	2206      	movs	r2, #6
 801119c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      hdfu->dev_status[1] = 0U;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	2200      	movs	r2, #0
 80111a4:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
      hdfu->dev_status[2] = 0U;
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	2200      	movs	r2, #0
 80111ac:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
      hdfu->dev_status[3] = 0U;
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	2200      	movs	r2, #0
 80111b4:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
      hdfu->dev_status[4] = hdfu->dev_state;
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
 80111c4:	e005      	b.n	80111d2 <DFU_Download+0xd2>
    }
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 80111c6:	6839      	ldr	r1, [r7, #0]
 80111c8:	6878      	ldr	r0, [r7, #4]
 80111ca:	f001 fafd 	bl	80127c8 <USBD_CtlError>
 80111ce:	e000      	b.n	80111d2 <DFU_Download+0xd2>
    return;
 80111d0:	bf00      	nop
    }
  }
}
 80111d2:	3710      	adds	r7, #16
 80111d4:	46bd      	mov	sp, r7
 80111d6:	bd80      	pop	{r7, pc}

080111d8 <DFU_Upload>:
  * @param  pdev: instance
  * @param  req: pointer to the request structure
  * @retval status
  */
static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b086      	sub	sp, #24
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]
 80111e0:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80111e8:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80111f0:	613b      	str	r3, [r7, #16]
  uint8_t *phaddr;
  uint32_t addr;

  if (hdfu == NULL)
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	f000 80c4 	beq.w	8011382 <DFU_Upload+0x1aa>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 80111fa:	683b      	ldr	r3, [r7, #0]
 80111fc:	88db      	ldrh	r3, [r3, #6]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	f000 80a8 	beq.w	8011354 <DFU_Upload+0x17c>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8011204:	697b      	ldr	r3, [r7, #20]
 8011206:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801120a:	2b02      	cmp	r3, #2
 801120c:	d005      	beq.n	801121a <DFU_Upload+0x42>
 801120e:	697b      	ldr	r3, [r7, #20]
 8011210:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011214:	2b09      	cmp	r3, #9
 8011216:	f040 8090 	bne.w	801133a <DFU_Upload+0x162>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	885b      	ldrh	r3, [r3, #2]
 801121e:	461a      	mov	r2, r3
 8011220:	697b      	ldr	r3, [r7, #20]
 8011222:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = req->wLength;
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	88db      	ldrh	r3, [r3, #6]
 801122a:	461a      	mov	r2, r3
 801122c:	697b      	ldr	r3, [r7, #20]
 801122e:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* DFU Get Command */
      if (hdfu->wblock_num == 0U)
 8011232:	697b      	ldr	r3, [r7, #20]
 8011234:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8011238:	2b00      	cmp	r3, #0
 801123a:	d12c      	bne.n	8011296 <DFU_Upload+0xbe>
      {
        /* Update the state machine */
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 801123c:	697b      	ldr	r3, [r7, #20]
 801123e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8011242:	2b03      	cmp	r3, #3
 8011244:	d901      	bls.n	801124a <DFU_Upload+0x72>
 8011246:	2202      	movs	r2, #2
 8011248:	e000      	b.n	801124c <DFU_Upload+0x74>
 801124a:	2209      	movs	r2, #9
 801124c:	697b      	ldr	r3, [r7, #20]
 801124e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        hdfu->dev_status[1] = 0U;
 8011252:	697b      	ldr	r3, [r7, #20]
 8011254:	2200      	movs	r2, #0
 8011256:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
        hdfu->dev_status[2] = 0U;
 801125a:	697b      	ldr	r3, [r7, #20]
 801125c:	2200      	movs	r2, #0
 801125e:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        hdfu->dev_status[3] = 0U;
 8011262:	697b      	ldr	r3, [r7, #20]
 8011264:	2200      	movs	r2, #0
 8011266:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8011270:	697b      	ldr	r3, [r7, #20]
 8011272:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

        /* Store the values of all supported commands */
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 8011276:	697b      	ldr	r3, [r7, #20]
 8011278:	2200      	movs	r2, #0
 801127a:	701a      	strb	r2, [r3, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 801127c:	697b      	ldr	r3, [r7, #20]
 801127e:	2221      	movs	r2, #33	@ 0x21
 8011280:	705a      	strb	r2, [r3, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 8011282:	697b      	ldr	r3, [r7, #20]
 8011284:	2241      	movs	r2, #65	@ 0x41
 8011286:	709a      	strb	r2, [r3, #2]

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), 3U);
 8011288:	697b      	ldr	r3, [r7, #20]
 801128a:	2203      	movs	r2, #3
 801128c:	4619      	mov	r1, r3
 801128e:	6878      	ldr	r0, [r7, #4]
 8011290:	f001 fb0b 	bl	80128aa <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 8011294:	e076      	b.n	8011384 <DFU_Upload+0x1ac>
      }
      else if (hdfu->wblock_num > 1U)
 8011296:	697b      	ldr	r3, [r7, #20]
 8011298:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 801129c:	2b01      	cmp	r3, #1
 801129e:	d931      	bls.n	8011304 <DFU_Upload+0x12c>
      {
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 80112a0:	697b      	ldr	r3, [r7, #20]
 80112a2:	2209      	movs	r2, #9
 80112a4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        hdfu->dev_status[1] = 0U;
 80112a8:	697b      	ldr	r3, [r7, #20]
 80112aa:	2200      	movs	r2, #0
 80112ac:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
        hdfu->dev_status[2] = 0U;
 80112b0:	697b      	ldr	r3, [r7, #20]
 80112b2:	2200      	movs	r2, #0
 80112b4:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        hdfu->dev_status[3] = 0U;
 80112b8:	697b      	ldr	r3, [r7, #20]
 80112ba:	2200      	movs	r2, #0
 80112bc:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 80112c0:	697b      	ldr	r3, [r7, #20]
 80112c2:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80112c6:	697b      	ldr	r3, [r7, #20]
 80112c8:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 80112cc:	697b      	ldr	r3, [r7, #20]
 80112ce:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80112d2:	3b02      	subs	r3, #2
 80112d4:	029a      	lsls	r2, r3, #10
 80112d6:	697b      	ldr	r3, [r7, #20]
 80112d8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80112dc:	4413      	add	r3, r2
 80112de:	60fb      	str	r3, [r7, #12]

        /* Return the physical address where data are stored */
        phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 80112e0:	693b      	ldr	r3, [r7, #16]
 80112e2:	695b      	ldr	r3, [r3, #20]
 80112e4:	68f8      	ldr	r0, [r7, #12]
 80112e6:	6979      	ldr	r1, [r7, #20]
 80112e8:	697a      	ldr	r2, [r7, #20]
 80112ea:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 80112ee:	4798      	blx	r3
 80112f0:	60b8      	str	r0, [r7, #8]

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 80112f2:	697b      	ldr	r3, [r7, #20]
 80112f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80112f8:	461a      	mov	r2, r3
 80112fa:	68b9      	ldr	r1, [r7, #8]
 80112fc:	6878      	ldr	r0, [r7, #4]
 80112fe:	f001 fad4 	bl	80128aa <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 8011302:	e03f      	b.n	8011384 <DFU_Upload+0x1ac>
      }
      else  /* unsupported hdfu->wblock_num */
      {
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	220f      	movs	r2, #15
 8011308:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        hdfu->dev_status[1] = 0U;
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	2200      	movs	r2, #0
 8011310:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
        hdfu->dev_status[2] = 0U;
 8011314:	697b      	ldr	r3, [r7, #20]
 8011316:	2200      	movs	r2, #0
 8011318:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        hdfu->dev_status[3] = 0U;
 801131c:	697b      	ldr	r3, [r7, #20]
 801131e:	2200      	movs	r2, #0
 8011320:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 801132a:	697b      	ldr	r3, [r7, #20]
 801132c:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

        /* Call the error management function (command will be NAKed */
        USBD_CtlError(pdev, req);
 8011330:	6839      	ldr	r1, [r7, #0]
 8011332:	6878      	ldr	r0, [r7, #4]
 8011334:	f001 fa48 	bl	80127c8 <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 8011338:	e024      	b.n	8011384 <DFU_Upload+0x1ac>
      }
    }
    /* Unsupported state */
    else
    {
      hdfu->wlength = 0U;
 801133a:	697b      	ldr	r3, [r7, #20]
 801133c:	2200      	movs	r2, #0
 801133e:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      hdfu->wblock_num = 0U;
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	2200      	movs	r2, #0
 8011346:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 801134a:	6839      	ldr	r1, [r7, #0]
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f001 fa3b 	bl	80127c8 <USBD_CtlError>
 8011352:	e017      	b.n	8011384 <DFU_Upload+0x1ac>
    }
  }
  /* No Data setup request */
  else
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8011354:	697b      	ldr	r3, [r7, #20]
 8011356:	2202      	movs	r2, #2
 8011358:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    hdfu->dev_status[1] = 0U;
 801135c:	697b      	ldr	r3, [r7, #20]
 801135e:	2200      	movs	r2, #0
 8011360:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	2200      	movs	r2, #0
 8011368:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U;
 801136c:	697b      	ldr	r3, [r7, #20]
 801136e:	2200      	movs	r2, #0
 8011370:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 8011374:	697b      	ldr	r3, [r7, #20]
 8011376:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 801137a:	697b      	ldr	r3, [r7, #20]
 801137c:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
 8011380:	e000      	b.n	8011384 <DFU_Upload+0x1ac>
    return;
 8011382:	bf00      	nop
  }
}
 8011384:	3718      	adds	r7, #24
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}
	...

0801138c <DFU_GetStatus>:
  *         Handles the DFU GETSTATUS request.
  * @param  pdev: instance
  * @retval status
  */
static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b084      	sub	sp, #16
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801139a:	60fb      	str	r3, [r7, #12]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80113a2:	60bb      	str	r3, [r7, #8]

  if (hdfu == NULL)
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	f000 80a0 	beq.w	80114ec <DFU_GetStatus+0x160>
  {
    return;
  }

  switch (hdfu->dev_state)
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80113b2:	2b03      	cmp	r3, #3
 80113b4:	d002      	beq.n	80113bc <DFU_GetStatus+0x30>
 80113b6:	2b06      	cmp	r3, #6
 80113b8:	d051      	beq.n	801145e <DFU_GetStatus+0xd2>
        }
      }
      break;

    default:
      break;
 80113ba:	e08e      	b.n	80114da <DFU_GetStatus+0x14e>
      if (hdfu->wlength != 0U)
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d034      	beq.n	8011430 <DFU_GetStatus+0xa4>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	2204      	movs	r2, #4
 80113ca:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        hdfu->dev_status[1] = 0U;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	2200      	movs	r2, #0
 80113d2:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
        hdfu->dev_status[2] = 0U;
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	2200      	movs	r2, #0
 80113da:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        hdfu->dev_status[3] = 0U;
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	2200      	movs	r2, #0
 80113e2:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d10e      	bne.n	801141a <DFU_GetStatus+0x8e>
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	781b      	ldrb	r3, [r3, #0]
 8011400:	2b41      	cmp	r3, #65	@ 0x41
 8011402:	d10a      	bne.n	801141a <DFU_GetStatus+0x8e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 8011404:	68bb      	ldr	r3, [r7, #8]
 8011406:	699b      	ldr	r3, [r3, #24]
 8011408:	68fa      	ldr	r2, [r7, #12]
 801140a:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 801140e:	68fa      	ldr	r2, [r7, #12]
 8011410:	f502 6282 	add.w	r2, r2, #1040	@ 0x410
 8011414:	2100      	movs	r1, #0
 8011416:	4798      	blx	r3
      break;
 8011418:	e05f      	b.n	80114da <DFU_GetStatus+0x14e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 801141a:	68bb      	ldr	r3, [r7, #8]
 801141c:	699b      	ldr	r3, [r3, #24]
 801141e:	68fa      	ldr	r2, [r7, #12]
 8011420:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 8011424:	68fa      	ldr	r2, [r7, #12]
 8011426:	f502 6282 	add.w	r2, r2, #1040	@ 0x410
 801142a:	2101      	movs	r1, #1
 801142c:	4798      	blx	r3
      break;
 801142e:	e054      	b.n	80114da <DFU_GetStatus+0x14e>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	2205      	movs	r2, #5
 8011434:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        hdfu->dev_status[1] = 0U;
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	2200      	movs	r2, #0
 801143c:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
        hdfu->dev_status[2] = 0U;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	2200      	movs	r2, #0
 8011444:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        hdfu->dev_status[3] = 0U;
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	2200      	movs	r2, #0
 801144c:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
      break;
 801145c:	e03d      	b.n	80114da <DFU_GetStatus+0x14e>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 8011464:	2b01      	cmp	r3, #1
 8011466:	d116      	bne.n	8011496 <DFU_GetStatus+0x10a>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	2207      	movs	r2, #7
 801146c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        hdfu->dev_status[1] = 1U;             /*bwPollTimeout = 1ms*/
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	2201      	movs	r2, #1
 8011474:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
        hdfu->dev_status[2] = 0U;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	2200      	movs	r2, #0
 801147c:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
        hdfu->dev_status[3] = 0U;
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	2200      	movs	r2, #0
 8011484:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
      break;
 8011494:	e020      	b.n	80114d8 <DFU_GetStatus+0x14c>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 801149c:	2b00      	cmp	r3, #0
 801149e:	d11b      	bne.n	80114d8 <DFU_GetStatus+0x14c>
            (((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U) != 0U))
 80114a0:	4b14      	ldr	r3, [pc, #80]	@ (80114f4 <DFU_GetStatus+0x168>)
 80114a2:	7d1b      	ldrb	r3, [r3, #20]
 80114a4:	f003 0304 	and.w	r3, r3, #4
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d015      	beq.n	80114d8 <DFU_GetStatus+0x14c>
          hdfu->dev_state = DFU_STATE_IDLE;
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	2202      	movs	r2, #2
 80114b0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
          hdfu->dev_status[1] = 0U;
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	2200      	movs	r2, #0
 80114b8:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
          hdfu->dev_status[2] = 0U;
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	2200      	movs	r2, #0
 80114c0:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
          hdfu->dev_status[3] = 0U;
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2200      	movs	r2, #0
 80114c8:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
          hdfu->dev_status[4] = hdfu->dev_state;
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
      break;
 80114d8:	bf00      	nop
  }

  /* Send the status data over EP0 */
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 80114e0:	2206      	movs	r2, #6
 80114e2:	4619      	mov	r1, r3
 80114e4:	6878      	ldr	r0, [r7, #4]
 80114e6:	f001 f9e0 	bl	80128aa <USBD_CtlSendData>
 80114ea:	e000      	b.n	80114ee <DFU_GetStatus+0x162>
    return;
 80114ec:	bf00      	nop
}
 80114ee:	3710      	adds	r7, #16
 80114f0:	46bd      	mov	sp, r7
 80114f2:	bd80      	pop	{r7, pc}
 80114f4:	20000050 	.word	0x20000050

080114f8 <DFU_ClearStatus>:
  *         Handles the DFU CLRSTATUS request.
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
 80114f8:	b480      	push	{r7}
 80114fa:	b085      	sub	sp, #20
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011506:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d042      	beq.n	8011594 <DFU_ClearStatus+0x9c>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011514:	2b0a      	cmp	r3, #10
 8011516:	d11e      	bne.n	8011556 <DFU_ClearStatus+0x5e>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	2202      	movs	r2, #2
 801151c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	2200      	movs	r2, #0
 8011524:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    hdfu->dev_status[1] = 0U;
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	2200      	movs	r2, #0
 801152c:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	2200      	movs	r2, #0
 8011534:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	2200      	movs	r2, #0
 801153c:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[5] = 0U; /* iString */
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	2200      	movs	r2, #0
 8011550:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
 8011554:	e01f      	b.n	8011596 <DFU_ClearStatus+0x9e>
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	220a      	movs	r2, #10
 801155a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	220e      	movs	r2, #14
 8011562:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    hdfu->dev_status[1] = 0U;
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	2200      	movs	r2, #0
 801156a:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	2200      	movs	r2, #0
 8011572:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	2200      	movs	r2, #0
 801157a:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 801157e:	68fb      	ldr	r3, [r7, #12]
 8011580:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[5] = 0U; /* iString */
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2200      	movs	r2, #0
 801158e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
 8011592:	e000      	b.n	8011596 <DFU_ClearStatus+0x9e>
    return;
 8011594:	bf00      	nop
  }
}
 8011596:	3714      	adds	r7, #20
 8011598:	46bd      	mov	sp, r7
 801159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801159e:	4770      	bx	lr

080115a0 <DFU_GetState>:
  *         Handles the DFU GETSTATE request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_GetState(USBD_HandleTypeDef *pdev)
{
 80115a0:	b580      	push	{r7, lr}
 80115a2:	b084      	sub	sp, #16
 80115a4:	af00      	add	r7, sp, #0
 80115a6:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80115ae:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d008      	beq.n	80115c8 <DFU_GetState+0x28>
  {
    return;
  }

  /* Return the current state of the DFU interface */
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	f503 6383 	add.w	r3, r3, #1048	@ 0x418
 80115bc:	2201      	movs	r2, #1
 80115be:	4619      	mov	r1, r3
 80115c0:	6878      	ldr	r0, [r7, #4]
 80115c2:	f001 f972 	bl	80128aa <USBD_CtlSendData>
 80115c6:	e000      	b.n	80115ca <DFU_GetState+0x2a>
    return;
 80115c8:	bf00      	nop
}
 80115ca:	3710      	adds	r7, #16
 80115cc:	46bd      	mov	sp, r7
 80115ce:	bd80      	pop	{r7, pc}

080115d0 <DFU_Abort>:
  *         Handles the DFU ABORT request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
 80115d0:	b480      	push	{r7}
 80115d2:	b085      	sub	sp, #20
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80115de:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d03f      	beq.n	8011666 <DFU_Abort+0x96>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80115ec:	2b02      	cmp	r3, #2
 80115ee:	d013      	beq.n	8011618 <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 80115f6:	2b03      	cmp	r3, #3
 80115f8:	d00e      	beq.n	8011618 <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8011600:	2b05      	cmp	r3, #5
 8011602:	d009      	beq.n	8011618 <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 801160a:	2b06      	cmp	r3, #6
 801160c:	d004      	beq.n	8011618 <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8011614:	2b09      	cmp	r3, #9
 8011616:	d127      	bne.n	8011668 <DFU_Abort+0x98>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8011618:	68fb      	ldr	r3, [r7, #12]
 801161a:	2202      	movs	r2, #2
 801161c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	2200      	movs	r2, #0
 8011624:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    hdfu->dev_status[1] = 0U;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	2200      	movs	r2, #0
 801162c:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	2200      	movs	r2, #0
 8011634:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	2200      	movs	r2, #0
 801163c:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[5] = 0U; /* iString */
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	2200      	movs	r2, #0
 8011650:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->wblock_num = 0U;
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	2200      	movs	r2, #0
 8011658:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	2200      	movs	r2, #0
 8011660:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8011664:	e000      	b.n	8011668 <DFU_Abort+0x98>
    return;
 8011666:	bf00      	nop
  }
}
 8011668:	3714      	adds	r7, #20
 801166a:	46bd      	mov	sp, r7
 801166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011670:	4770      	bx	lr
	...

08011674 <DFU_Leave>:
  *         and resets device to jump to user loaded code).
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Leave(USBD_HandleTypeDef *pdev)
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b084      	sub	sp, #16
 8011678:	af00      	add	r7, sp, #0
 801167a:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011682:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d03b      	beq.n	8011702 <DFU_Leave+0x8e>
  {
    return;
  }

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	2200      	movs	r2, #0
 801168e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419

  if (((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U) != 0U)
 8011692:	4b1e      	ldr	r3, [pc, #120]	@ (801170c <DFU_Leave+0x98>)
 8011694:	7d1b      	ldrb	r3, [r3, #20]
 8011696:	f003 0304 	and.w	r3, r3, #4
 801169a:	2b00      	cmp	r3, #0
 801169c:	d016      	beq.n	80116cc <DFU_Leave+0x58>
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2206      	movs	r2, #6
 80116a2:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    hdfu->dev_status[1] = 0U;
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	2200      	movs	r2, #0
 80116aa:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	2200      	movs	r2, #0
 80116b2:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U;
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	2200      	movs	r2, #0
 80116ba:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    return;
 80116ca:	e01b      	b.n	8011704 <DFU_Leave+0x90>
  }
  else
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	2208      	movs	r2, #8
 80116d0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    hdfu->dev_status[1] = 0U;
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	2200      	movs	r2, #0
 80116d8:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411
    hdfu->dev_status[2] = 0U;
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	2200      	movs	r2, #0
 80116e0:	f883 2412 	strb.w	r2, [r3, #1042]	@ 0x412
    hdfu->dev_status[3] = 0U;
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	2200      	movs	r2, #0
 80116e8:	f883 2413 	strb.w	r2, [r3, #1043]	@ 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 80116ec:	68fb      	ldr	r3, [r7, #12]
 80116ee:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414

    /* Disconnect the USB device */
    (void)USBD_Stop(pdev);
 80116f8:	6878      	ldr	r0, [r7, #4]
 80116fa:	f000 f86c 	bl	80117d6 <USBD_Stop>

    /* Generate system reset to allow jumping to the user code */
    NVIC_SystemReset();
 80116fe:	f7ff f9b3 	bl	8010a68 <__NVIC_SystemReset>
    return;
 8011702:	bf00      	nop

    /* The next instructions will not be reached (system reset) */
  }
}
 8011704:	3710      	adds	r7, #16
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}
 801170a:	bf00      	nop
 801170c:	20000050 	.word	0x20000050

08011710 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011710:	b580      	push	{r7, lr}
 8011712:	b086      	sub	sp, #24
 8011714:	af00      	add	r7, sp, #0
 8011716:	60f8      	str	r0, [r7, #12]
 8011718:	60b9      	str	r1, [r7, #8]
 801171a:	4613      	mov	r3, r2
 801171c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d101      	bne.n	8011728 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011724:	2303      	movs	r3, #3
 8011726:	e01f      	b.n	8011768 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	2200      	movs	r2, #0
 801172c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	2200      	movs	r2, #0
 8011734:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	2200      	movs	r2, #0
 801173c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011740:	68bb      	ldr	r3, [r7, #8]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d003      	beq.n	801174e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	68ba      	ldr	r2, [r7, #8]
 801174a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801174e:	68fb      	ldr	r3, [r7, #12]
 8011750:	2201      	movs	r2, #1
 8011752:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	79fa      	ldrb	r2, [r7, #7]
 801175a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801175c:	68f8      	ldr	r0, [r7, #12]
 801175e:	f003 fe5f 	bl	8015420 <USBD_LL_Init>
 8011762:	4603      	mov	r3, r0
 8011764:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011766:	7dfb      	ldrb	r3, [r7, #23]
}
 8011768:	4618      	mov	r0, r3
 801176a:	3718      	adds	r7, #24
 801176c:	46bd      	mov	sp, r7
 801176e:	bd80      	pop	{r7, pc}

08011770 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b084      	sub	sp, #16
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
 8011778:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801177a:	2300      	movs	r3, #0
 801177c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801177e:	683b      	ldr	r3, [r7, #0]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d101      	bne.n	8011788 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011784:	2303      	movs	r3, #3
 8011786:	e016      	b.n	80117b6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	683a      	ldr	r2, [r7, #0]
 801178c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011798:	2b00      	cmp	r3, #0
 801179a:	d00b      	beq.n	80117b4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80117a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117a4:	f107 020e 	add.w	r2, r7, #14
 80117a8:	4610      	mov	r0, r2
 80117aa:	4798      	blx	r3
 80117ac:	4602      	mov	r2, r0
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80117b4:	2300      	movs	r3, #0
}
 80117b6:	4618      	mov	r0, r3
 80117b8:	3710      	adds	r7, #16
 80117ba:	46bd      	mov	sp, r7
 80117bc:	bd80      	pop	{r7, pc}

080117be <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80117be:	b580      	push	{r7, lr}
 80117c0:	b082      	sub	sp, #8
 80117c2:	af00      	add	r7, sp, #0
 80117c4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80117c6:	6878      	ldr	r0, [r7, #4]
 80117c8:	f003 fe70 	bl	80154ac <USBD_LL_Start>
 80117cc:	4603      	mov	r3, r0
}
 80117ce:	4618      	mov	r0, r3
 80117d0:	3708      	adds	r7, #8
 80117d2:	46bd      	mov	sp, r7
 80117d4:	bd80      	pop	{r7, pc}

080117d6 <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 80117d6:	b580      	push	{r7, lr}
 80117d8:	b082      	sub	sp, #8
 80117da:	af00      	add	r7, sp, #0
 80117dc:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 80117de:	6878      	ldr	r0, [r7, #4]
 80117e0:	f003 fe7f 	bl	80154e2 <USBD_LL_Stop>

  /* Free Class Resources */
  if (pdev->pClass != NULL)
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d009      	beq.n	8011802 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80117f4:	685b      	ldr	r3, [r3, #4]
 80117f6:	687a      	ldr	r2, [r7, #4]
 80117f8:	6852      	ldr	r2, [r2, #4]
 80117fa:	b2d2      	uxtb	r2, r2
 80117fc:	4611      	mov	r1, r2
 80117fe:	6878      	ldr	r0, [r7, #4]
 8011800:	4798      	blx	r3
  }

  return USBD_OK;
 8011802:	2300      	movs	r3, #0
}
 8011804:	4618      	mov	r0, r3
 8011806:	3708      	adds	r7, #8
 8011808:	46bd      	mov	sp, r7
 801180a:	bd80      	pop	{r7, pc}

0801180c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801180c:	b480      	push	{r7}
 801180e:	b083      	sub	sp, #12
 8011810:	af00      	add	r7, sp, #0
 8011812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011814:	2300      	movs	r3, #0
}
 8011816:	4618      	mov	r0, r3
 8011818:	370c      	adds	r7, #12
 801181a:	46bd      	mov	sp, r7
 801181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011820:	4770      	bx	lr

08011822 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011822:	b580      	push	{r7, lr}
 8011824:	b084      	sub	sp, #16
 8011826:	af00      	add	r7, sp, #0
 8011828:	6078      	str	r0, [r7, #4]
 801182a:	460b      	mov	r3, r1
 801182c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 801182e:	2303      	movs	r3, #3
 8011830:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011838:	2b00      	cmp	r3, #0
 801183a:	d009      	beq.n	8011850 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	78fa      	ldrb	r2, [r7, #3]
 8011846:	4611      	mov	r1, r2
 8011848:	6878      	ldr	r0, [r7, #4]
 801184a:	4798      	blx	r3
 801184c:	4603      	mov	r3, r0
 801184e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011850:	7bfb      	ldrb	r3, [r7, #15]
}
 8011852:	4618      	mov	r0, r3
 8011854:	3710      	adds	r7, #16
 8011856:	46bd      	mov	sp, r7
 8011858:	bd80      	pop	{r7, pc}

0801185a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801185a:	b580      	push	{r7, lr}
 801185c:	b082      	sub	sp, #8
 801185e:	af00      	add	r7, sp, #0
 8011860:	6078      	str	r0, [r7, #4]
 8011862:	460b      	mov	r3, r1
 8011864:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801186c:	2b00      	cmp	r3, #0
 801186e:	d007      	beq.n	8011880 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011876:	685b      	ldr	r3, [r3, #4]
 8011878:	78fa      	ldrb	r2, [r7, #3]
 801187a:	4611      	mov	r1, r2
 801187c:	6878      	ldr	r0, [r7, #4]
 801187e:	4798      	blx	r3
  }

  return USBD_OK;
 8011880:	2300      	movs	r3, #0
}
 8011882:	4618      	mov	r0, r3
 8011884:	3708      	adds	r7, #8
 8011886:	46bd      	mov	sp, r7
 8011888:	bd80      	pop	{r7, pc}

0801188a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801188a:	b580      	push	{r7, lr}
 801188c:	b084      	sub	sp, #16
 801188e:	af00      	add	r7, sp, #0
 8011890:	6078      	str	r0, [r7, #4]
 8011892:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801189a:	6839      	ldr	r1, [r7, #0]
 801189c:	4618      	mov	r0, r3
 801189e:	f000 ff59 	bl	8012754 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	2201      	movs	r2, #1
 80118a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80118b0:	461a      	mov	r2, r3
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80118be:	f003 031f 	and.w	r3, r3, #31
 80118c2:	2b02      	cmp	r3, #2
 80118c4:	d01a      	beq.n	80118fc <USBD_LL_SetupStage+0x72>
 80118c6:	2b02      	cmp	r3, #2
 80118c8:	d822      	bhi.n	8011910 <USBD_LL_SetupStage+0x86>
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d002      	beq.n	80118d4 <USBD_LL_SetupStage+0x4a>
 80118ce:	2b01      	cmp	r3, #1
 80118d0:	d00a      	beq.n	80118e8 <USBD_LL_SetupStage+0x5e>
 80118d2:	e01d      	b.n	8011910 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80118da:	4619      	mov	r1, r3
 80118dc:	6878      	ldr	r0, [r7, #4]
 80118de:	f000 f9ef 	bl	8011cc0 <USBD_StdDevReq>
 80118e2:	4603      	mov	r3, r0
 80118e4:	73fb      	strb	r3, [r7, #15]
      break;
 80118e6:	e020      	b.n	801192a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80118ee:	4619      	mov	r1, r3
 80118f0:	6878      	ldr	r0, [r7, #4]
 80118f2:	f000 fa53 	bl	8011d9c <USBD_StdItfReq>
 80118f6:	4603      	mov	r3, r0
 80118f8:	73fb      	strb	r3, [r7, #15]
      break;
 80118fa:	e016      	b.n	801192a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011902:	4619      	mov	r1, r3
 8011904:	6878      	ldr	r0, [r7, #4]
 8011906:	f000 fa92 	bl	8011e2e <USBD_StdEPReq>
 801190a:	4603      	mov	r3, r0
 801190c:	73fb      	strb	r3, [r7, #15]
      break;
 801190e:	e00c      	b.n	801192a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011916:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801191a:	b2db      	uxtb	r3, r3
 801191c:	4619      	mov	r1, r3
 801191e:	6878      	ldr	r0, [r7, #4]
 8011920:	f003 fe20 	bl	8015564 <USBD_LL_StallEP>
 8011924:	4603      	mov	r3, r0
 8011926:	73fb      	strb	r3, [r7, #15]
      break;
 8011928:	bf00      	nop
  }

  return ret;
 801192a:	7bfb      	ldrb	r3, [r7, #15]
}
 801192c:	4618      	mov	r0, r3
 801192e:	3710      	adds	r7, #16
 8011930:	46bd      	mov	sp, r7
 8011932:	bd80      	pop	{r7, pc}

08011934 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011934:	b580      	push	{r7, lr}
 8011936:	b086      	sub	sp, #24
 8011938:	af00      	add	r7, sp, #0
 801193a:	60f8      	str	r0, [r7, #12]
 801193c:	460b      	mov	r3, r1
 801193e:	607a      	str	r2, [r7, #4]
 8011940:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011942:	7afb      	ldrb	r3, [r7, #11]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d138      	bne.n	80119ba <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801194e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011956:	2b03      	cmp	r3, #3
 8011958:	d14a      	bne.n	80119f0 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	689a      	ldr	r2, [r3, #8]
 801195e:	693b      	ldr	r3, [r7, #16]
 8011960:	68db      	ldr	r3, [r3, #12]
 8011962:	429a      	cmp	r2, r3
 8011964:	d913      	bls.n	801198e <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011966:	693b      	ldr	r3, [r7, #16]
 8011968:	689a      	ldr	r2, [r3, #8]
 801196a:	693b      	ldr	r3, [r7, #16]
 801196c:	68db      	ldr	r3, [r3, #12]
 801196e:	1ad2      	subs	r2, r2, r3
 8011970:	693b      	ldr	r3, [r7, #16]
 8011972:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011974:	693b      	ldr	r3, [r7, #16]
 8011976:	68da      	ldr	r2, [r3, #12]
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	689b      	ldr	r3, [r3, #8]
 801197c:	4293      	cmp	r3, r2
 801197e:	bf28      	it	cs
 8011980:	4613      	movcs	r3, r2
 8011982:	461a      	mov	r2, r3
 8011984:	6879      	ldr	r1, [r7, #4]
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f000 ffd8 	bl	801293c <USBD_CtlContinueRx>
 801198c:	e030      	b.n	80119f0 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011994:	b2db      	uxtb	r3, r3
 8011996:	2b03      	cmp	r3, #3
 8011998:	d10b      	bne.n	80119b2 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80119a0:	691b      	ldr	r3, [r3, #16]
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d005      	beq.n	80119b2 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80119ac:	691b      	ldr	r3, [r3, #16]
 80119ae:	68f8      	ldr	r0, [r7, #12]
 80119b0:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80119b2:	68f8      	ldr	r0, [r7, #12]
 80119b4:	f000 ffd3 	bl	801295e <USBD_CtlSendStatus>
 80119b8:	e01a      	b.n	80119f0 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80119c0:	b2db      	uxtb	r3, r3
 80119c2:	2b03      	cmp	r3, #3
 80119c4:	d114      	bne.n	80119f0 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80119cc:	699b      	ldr	r3, [r3, #24]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d00e      	beq.n	80119f0 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80119d8:	699b      	ldr	r3, [r3, #24]
 80119da:	7afa      	ldrb	r2, [r7, #11]
 80119dc:	4611      	mov	r1, r2
 80119de:	68f8      	ldr	r0, [r7, #12]
 80119e0:	4798      	blx	r3
 80119e2:	4603      	mov	r3, r0
 80119e4:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80119e6:	7dfb      	ldrb	r3, [r7, #23]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d001      	beq.n	80119f0 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80119ec:	7dfb      	ldrb	r3, [r7, #23]
 80119ee:	e000      	b.n	80119f2 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80119f0:	2300      	movs	r3, #0
}
 80119f2:	4618      	mov	r0, r3
 80119f4:	3718      	adds	r7, #24
 80119f6:	46bd      	mov	sp, r7
 80119f8:	bd80      	pop	{r7, pc}

080119fa <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80119fa:	b580      	push	{r7, lr}
 80119fc:	b086      	sub	sp, #24
 80119fe:	af00      	add	r7, sp, #0
 8011a00:	60f8      	str	r0, [r7, #12]
 8011a02:	460b      	mov	r3, r1
 8011a04:	607a      	str	r2, [r7, #4]
 8011a06:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011a08:	7afb      	ldrb	r3, [r7, #11]
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d16b      	bne.n	8011ae6 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	3314      	adds	r3, #20
 8011a12:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011a1a:	2b02      	cmp	r3, #2
 8011a1c:	d156      	bne.n	8011acc <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011a1e:	693b      	ldr	r3, [r7, #16]
 8011a20:	689a      	ldr	r2, [r3, #8]
 8011a22:	693b      	ldr	r3, [r7, #16]
 8011a24:	68db      	ldr	r3, [r3, #12]
 8011a26:	429a      	cmp	r2, r3
 8011a28:	d914      	bls.n	8011a54 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011a2a:	693b      	ldr	r3, [r7, #16]
 8011a2c:	689a      	ldr	r2, [r3, #8]
 8011a2e:	693b      	ldr	r3, [r7, #16]
 8011a30:	68db      	ldr	r3, [r3, #12]
 8011a32:	1ad2      	subs	r2, r2, r3
 8011a34:	693b      	ldr	r3, [r7, #16]
 8011a36:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011a38:	693b      	ldr	r3, [r7, #16]
 8011a3a:	689b      	ldr	r3, [r3, #8]
 8011a3c:	461a      	mov	r2, r3
 8011a3e:	6879      	ldr	r1, [r7, #4]
 8011a40:	68f8      	ldr	r0, [r7, #12]
 8011a42:	f000 ff4d 	bl	80128e0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011a46:	2300      	movs	r3, #0
 8011a48:	2200      	movs	r2, #0
 8011a4a:	2100      	movs	r1, #0
 8011a4c:	68f8      	ldr	r0, [r7, #12]
 8011a4e:	f003 fe33 	bl	80156b8 <USBD_LL_PrepareReceive>
 8011a52:	e03b      	b.n	8011acc <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	68da      	ldr	r2, [r3, #12]
 8011a58:	693b      	ldr	r3, [r7, #16]
 8011a5a:	689b      	ldr	r3, [r3, #8]
 8011a5c:	429a      	cmp	r2, r3
 8011a5e:	d11c      	bne.n	8011a9a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011a60:	693b      	ldr	r3, [r7, #16]
 8011a62:	685a      	ldr	r2, [r3, #4]
 8011a64:	693b      	ldr	r3, [r7, #16]
 8011a66:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011a68:	429a      	cmp	r2, r3
 8011a6a:	d316      	bcc.n	8011a9a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011a6c:	693b      	ldr	r3, [r7, #16]
 8011a6e:	685a      	ldr	r2, [r3, #4]
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011a76:	429a      	cmp	r2, r3
 8011a78:	d20f      	bcs.n	8011a9a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	2100      	movs	r1, #0
 8011a7e:	68f8      	ldr	r0, [r7, #12]
 8011a80:	f000 ff2e 	bl	80128e0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	2200      	movs	r2, #0
 8011a88:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011a8c:	2300      	movs	r3, #0
 8011a8e:	2200      	movs	r2, #0
 8011a90:	2100      	movs	r1, #0
 8011a92:	68f8      	ldr	r0, [r7, #12]
 8011a94:	f003 fe10 	bl	80156b8 <USBD_LL_PrepareReceive>
 8011a98:	e018      	b.n	8011acc <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011aa0:	b2db      	uxtb	r3, r3
 8011aa2:	2b03      	cmp	r3, #3
 8011aa4:	d10b      	bne.n	8011abe <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011aac:	68db      	ldr	r3, [r3, #12]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d005      	beq.n	8011abe <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011ab8:	68db      	ldr	r3, [r3, #12]
 8011aba:	68f8      	ldr	r0, [r7, #12]
 8011abc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011abe:	2180      	movs	r1, #128	@ 0x80
 8011ac0:	68f8      	ldr	r0, [r7, #12]
 8011ac2:	f003 fd4f 	bl	8015564 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011ac6:	68f8      	ldr	r0, [r7, #12]
 8011ac8:	f000 ff5c 	bl	8012984 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8011ad2:	2b01      	cmp	r3, #1
 8011ad4:	d122      	bne.n	8011b1c <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8011ad6:	68f8      	ldr	r0, [r7, #12]
 8011ad8:	f7ff fe98 	bl	801180c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	2200      	movs	r2, #0
 8011ae0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8011ae4:	e01a      	b.n	8011b1c <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011aec:	b2db      	uxtb	r3, r3
 8011aee:	2b03      	cmp	r3, #3
 8011af0:	d114      	bne.n	8011b1c <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011af8:	695b      	ldr	r3, [r3, #20]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d00e      	beq.n	8011b1c <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b04:	695b      	ldr	r3, [r3, #20]
 8011b06:	7afa      	ldrb	r2, [r7, #11]
 8011b08:	4611      	mov	r1, r2
 8011b0a:	68f8      	ldr	r0, [r7, #12]
 8011b0c:	4798      	blx	r3
 8011b0e:	4603      	mov	r3, r0
 8011b10:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011b12:	7dfb      	ldrb	r3, [r7, #23]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d001      	beq.n	8011b1c <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011b18:	7dfb      	ldrb	r3, [r7, #23]
 8011b1a:	e000      	b.n	8011b1e <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8011b1c:	2300      	movs	r3, #0
}
 8011b1e:	4618      	mov	r0, r3
 8011b20:	3718      	adds	r7, #24
 8011b22:	46bd      	mov	sp, r7
 8011b24:	bd80      	pop	{r7, pc}

08011b26 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011b26:	b580      	push	{r7, lr}
 8011b28:	b082      	sub	sp, #8
 8011b2a:	af00      	add	r7, sp, #0
 8011b2c:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	2201      	movs	r2, #1
 8011b32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	2200      	movs	r2, #0
 8011b3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	2200      	movs	r2, #0
 8011b42:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	2200      	movs	r2, #0
 8011b48:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d101      	bne.n	8011b5a <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011b56:	2303      	movs	r3, #3
 8011b58:	e02f      	b.n	8011bba <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d00f      	beq.n	8011b84 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b6a:	685b      	ldr	r3, [r3, #4]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d009      	beq.n	8011b84 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b76:	685b      	ldr	r3, [r3, #4]
 8011b78:	687a      	ldr	r2, [r7, #4]
 8011b7a:	6852      	ldr	r2, [r2, #4]
 8011b7c:	b2d2      	uxtb	r2, r2
 8011b7e:	4611      	mov	r1, r2
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011b84:	2340      	movs	r3, #64	@ 0x40
 8011b86:	2200      	movs	r2, #0
 8011b88:	2100      	movs	r1, #0
 8011b8a:	6878      	ldr	r0, [r7, #4]
 8011b8c:	f003 fcc4 	bl	8015518 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	2201      	movs	r2, #1
 8011b94:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	2240      	movs	r2, #64	@ 0x40
 8011b9c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011ba0:	2340      	movs	r3, #64	@ 0x40
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	2180      	movs	r1, #128	@ 0x80
 8011ba6:	6878      	ldr	r0, [r7, #4]
 8011ba8:	f003 fcb6 	bl	8015518 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	2201      	movs	r2, #1
 8011bb0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	2240      	movs	r2, #64	@ 0x40
 8011bb6:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011bb8:	2300      	movs	r3, #0
}
 8011bba:	4618      	mov	r0, r3
 8011bbc:	3708      	adds	r7, #8
 8011bbe:	46bd      	mov	sp, r7
 8011bc0:	bd80      	pop	{r7, pc}

08011bc2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011bc2:	b480      	push	{r7}
 8011bc4:	b083      	sub	sp, #12
 8011bc6:	af00      	add	r7, sp, #0
 8011bc8:	6078      	str	r0, [r7, #4]
 8011bca:	460b      	mov	r3, r1
 8011bcc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	78fa      	ldrb	r2, [r7, #3]
 8011bd2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011bd4:	2300      	movs	r3, #0
}
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	370c      	adds	r7, #12
 8011bda:	46bd      	mov	sp, r7
 8011bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be0:	4770      	bx	lr

08011be2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011be2:	b480      	push	{r7}
 8011be4:	b083      	sub	sp, #12
 8011be6:	af00      	add	r7, sp, #0
 8011be8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011bf0:	b2da      	uxtb	r2, r3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	2204      	movs	r2, #4
 8011bfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8011c00:	2300      	movs	r3, #0
}
 8011c02:	4618      	mov	r0, r3
 8011c04:	370c      	adds	r7, #12
 8011c06:	46bd      	mov	sp, r7
 8011c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0c:	4770      	bx	lr

08011c0e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011c0e:	b480      	push	{r7}
 8011c10:	b083      	sub	sp, #12
 8011c12:	af00      	add	r7, sp, #0
 8011c14:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c1c:	b2db      	uxtb	r3, r3
 8011c1e:	2b04      	cmp	r3, #4
 8011c20:	d106      	bne.n	8011c30 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8011c28:	b2da      	uxtb	r2, r3
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8011c30:	2300      	movs	r3, #0
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	370c      	adds	r7, #12
 8011c36:	46bd      	mov	sp, r7
 8011c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3c:	4770      	bx	lr

08011c3e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011c3e:	b580      	push	{r7, lr}
 8011c40:	b082      	sub	sp, #8
 8011c42:	af00      	add	r7, sp, #0
 8011c44:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d101      	bne.n	8011c54 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8011c50:	2303      	movs	r3, #3
 8011c52:	e012      	b.n	8011c7a <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011c5a:	b2db      	uxtb	r3, r3
 8011c5c:	2b03      	cmp	r3, #3
 8011c5e:	d10b      	bne.n	8011c78 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c66:	69db      	ldr	r3, [r3, #28]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d005      	beq.n	8011c78 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c72:	69db      	ldr	r3, [r3, #28]
 8011c74:	6878      	ldr	r0, [r7, #4]
 8011c76:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011c78:	2300      	movs	r3, #0
}
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	3708      	adds	r7, #8
 8011c7e:	46bd      	mov	sp, r7
 8011c80:	bd80      	pop	{r7, pc}

08011c82 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011c82:	b480      	push	{r7}
 8011c84:	b087      	sub	sp, #28
 8011c86:	af00      	add	r7, sp, #0
 8011c88:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011c8e:	697b      	ldr	r3, [r7, #20]
 8011c90:	781b      	ldrb	r3, [r3, #0]
 8011c92:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011c94:	697b      	ldr	r3, [r7, #20]
 8011c96:	3301      	adds	r3, #1
 8011c98:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011c9a:	697b      	ldr	r3, [r7, #20]
 8011c9c:	781b      	ldrb	r3, [r3, #0]
 8011c9e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011ca0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8011ca4:	021b      	lsls	r3, r3, #8
 8011ca6:	b21a      	sxth	r2, r3
 8011ca8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011cac:	4313      	orrs	r3, r2
 8011cae:	b21b      	sxth	r3, r3
 8011cb0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011cb2:	89fb      	ldrh	r3, [r7, #14]
}
 8011cb4:	4618      	mov	r0, r3
 8011cb6:	371c      	adds	r7, #28
 8011cb8:	46bd      	mov	sp, r7
 8011cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cbe:	4770      	bx	lr

08011cc0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011cc0:	b580      	push	{r7, lr}
 8011cc2:	b084      	sub	sp, #16
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	6078      	str	r0, [r7, #4]
 8011cc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011cca:	2300      	movs	r3, #0
 8011ccc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011cce:	683b      	ldr	r3, [r7, #0]
 8011cd0:	781b      	ldrb	r3, [r3, #0]
 8011cd2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011cd6:	2b40      	cmp	r3, #64	@ 0x40
 8011cd8:	d005      	beq.n	8011ce6 <USBD_StdDevReq+0x26>
 8011cda:	2b40      	cmp	r3, #64	@ 0x40
 8011cdc:	d853      	bhi.n	8011d86 <USBD_StdDevReq+0xc6>
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d00b      	beq.n	8011cfa <USBD_StdDevReq+0x3a>
 8011ce2:	2b20      	cmp	r3, #32
 8011ce4:	d14f      	bne.n	8011d86 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011cec:	689b      	ldr	r3, [r3, #8]
 8011cee:	6839      	ldr	r1, [r7, #0]
 8011cf0:	6878      	ldr	r0, [r7, #4]
 8011cf2:	4798      	blx	r3
 8011cf4:	4603      	mov	r3, r0
 8011cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8011cf8:	e04a      	b.n	8011d90 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	785b      	ldrb	r3, [r3, #1]
 8011cfe:	2b09      	cmp	r3, #9
 8011d00:	d83b      	bhi.n	8011d7a <USBD_StdDevReq+0xba>
 8011d02:	a201      	add	r2, pc, #4	@ (adr r2, 8011d08 <USBD_StdDevReq+0x48>)
 8011d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d08:	08011d5d 	.word	0x08011d5d
 8011d0c:	08011d71 	.word	0x08011d71
 8011d10:	08011d7b 	.word	0x08011d7b
 8011d14:	08011d67 	.word	0x08011d67
 8011d18:	08011d7b 	.word	0x08011d7b
 8011d1c:	08011d3b 	.word	0x08011d3b
 8011d20:	08011d31 	.word	0x08011d31
 8011d24:	08011d7b 	.word	0x08011d7b
 8011d28:	08011d53 	.word	0x08011d53
 8011d2c:	08011d45 	.word	0x08011d45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011d30:	6839      	ldr	r1, [r7, #0]
 8011d32:	6878      	ldr	r0, [r7, #4]
 8011d34:	f000 f9de 	bl	80120f4 <USBD_GetDescriptor>
          break;
 8011d38:	e024      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011d3a:	6839      	ldr	r1, [r7, #0]
 8011d3c:	6878      	ldr	r0, [r7, #4]
 8011d3e:	f000 fb7f 	bl	8012440 <USBD_SetAddress>
          break;
 8011d42:	e01f      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011d44:	6839      	ldr	r1, [r7, #0]
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	f000 fbbe 	bl	80124c8 <USBD_SetConfig>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	73fb      	strb	r3, [r7, #15]
          break;
 8011d50:	e018      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011d52:	6839      	ldr	r1, [r7, #0]
 8011d54:	6878      	ldr	r0, [r7, #4]
 8011d56:	f000 fc5d 	bl	8012614 <USBD_GetConfig>
          break;
 8011d5a:	e013      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011d5c:	6839      	ldr	r1, [r7, #0]
 8011d5e:	6878      	ldr	r0, [r7, #4]
 8011d60:	f000 fc8e 	bl	8012680 <USBD_GetStatus>
          break;
 8011d64:	e00e      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011d66:	6839      	ldr	r1, [r7, #0]
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	f000 fcbd 	bl	80126e8 <USBD_SetFeature>
          break;
 8011d6e:	e009      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011d70:	6839      	ldr	r1, [r7, #0]
 8011d72:	6878      	ldr	r0, [r7, #4]
 8011d74:	f000 fccc 	bl	8012710 <USBD_ClrFeature>
          break;
 8011d78:	e004      	b.n	8011d84 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8011d7a:	6839      	ldr	r1, [r7, #0]
 8011d7c:	6878      	ldr	r0, [r7, #4]
 8011d7e:	f000 fd23 	bl	80127c8 <USBD_CtlError>
          break;
 8011d82:	bf00      	nop
      }
      break;
 8011d84:	e004      	b.n	8011d90 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8011d86:	6839      	ldr	r1, [r7, #0]
 8011d88:	6878      	ldr	r0, [r7, #4]
 8011d8a:	f000 fd1d 	bl	80127c8 <USBD_CtlError>
      break;
 8011d8e:	bf00      	nop
  }

  return ret;
 8011d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3710      	adds	r7, #16
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	bf00      	nop

08011d9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b084      	sub	sp, #16
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
 8011da4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011da6:	2300      	movs	r3, #0
 8011da8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011daa:	683b      	ldr	r3, [r7, #0]
 8011dac:	781b      	ldrb	r3, [r3, #0]
 8011dae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011db2:	2b40      	cmp	r3, #64	@ 0x40
 8011db4:	d005      	beq.n	8011dc2 <USBD_StdItfReq+0x26>
 8011db6:	2b40      	cmp	r3, #64	@ 0x40
 8011db8:	d82f      	bhi.n	8011e1a <USBD_StdItfReq+0x7e>
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d001      	beq.n	8011dc2 <USBD_StdItfReq+0x26>
 8011dbe:	2b20      	cmp	r3, #32
 8011dc0:	d12b      	bne.n	8011e1a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011dc8:	b2db      	uxtb	r3, r3
 8011dca:	3b01      	subs	r3, #1
 8011dcc:	2b02      	cmp	r3, #2
 8011dce:	d81d      	bhi.n	8011e0c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	889b      	ldrh	r3, [r3, #4]
 8011dd4:	b2db      	uxtb	r3, r3
 8011dd6:	2b01      	cmp	r3, #1
 8011dd8:	d813      	bhi.n	8011e02 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011de0:	689b      	ldr	r3, [r3, #8]
 8011de2:	6839      	ldr	r1, [r7, #0]
 8011de4:	6878      	ldr	r0, [r7, #4]
 8011de6:	4798      	blx	r3
 8011de8:	4603      	mov	r3, r0
 8011dea:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	88db      	ldrh	r3, [r3, #6]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d110      	bne.n	8011e16 <USBD_StdItfReq+0x7a>
 8011df4:	7bfb      	ldrb	r3, [r7, #15]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d10d      	bne.n	8011e16 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011dfa:	6878      	ldr	r0, [r7, #4]
 8011dfc:	f000 fdaf 	bl	801295e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011e00:	e009      	b.n	8011e16 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8011e02:	6839      	ldr	r1, [r7, #0]
 8011e04:	6878      	ldr	r0, [r7, #4]
 8011e06:	f000 fcdf 	bl	80127c8 <USBD_CtlError>
          break;
 8011e0a:	e004      	b.n	8011e16 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8011e0c:	6839      	ldr	r1, [r7, #0]
 8011e0e:	6878      	ldr	r0, [r7, #4]
 8011e10:	f000 fcda 	bl	80127c8 <USBD_CtlError>
          break;
 8011e14:	e000      	b.n	8011e18 <USBD_StdItfReq+0x7c>
          break;
 8011e16:	bf00      	nop
      }
      break;
 8011e18:	e004      	b.n	8011e24 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8011e1a:	6839      	ldr	r1, [r7, #0]
 8011e1c:	6878      	ldr	r0, [r7, #4]
 8011e1e:	f000 fcd3 	bl	80127c8 <USBD_CtlError>
      break;
 8011e22:	bf00      	nop
  }

  return ret;
 8011e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3710      	adds	r7, #16
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}

08011e2e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e2e:	b580      	push	{r7, lr}
 8011e30:	b084      	sub	sp, #16
 8011e32:	af00      	add	r7, sp, #0
 8011e34:	6078      	str	r0, [r7, #4]
 8011e36:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011e38:	2300      	movs	r3, #0
 8011e3a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011e3c:	683b      	ldr	r3, [r7, #0]
 8011e3e:	889b      	ldrh	r3, [r3, #4]
 8011e40:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011e42:	683b      	ldr	r3, [r7, #0]
 8011e44:	781b      	ldrb	r3, [r3, #0]
 8011e46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011e4a:	2b40      	cmp	r3, #64	@ 0x40
 8011e4c:	d007      	beq.n	8011e5e <USBD_StdEPReq+0x30>
 8011e4e:	2b40      	cmp	r3, #64	@ 0x40
 8011e50:	f200 8145 	bhi.w	80120de <USBD_StdEPReq+0x2b0>
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d00c      	beq.n	8011e72 <USBD_StdEPReq+0x44>
 8011e58:	2b20      	cmp	r3, #32
 8011e5a:	f040 8140 	bne.w	80120de <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e64:	689b      	ldr	r3, [r3, #8]
 8011e66:	6839      	ldr	r1, [r7, #0]
 8011e68:	6878      	ldr	r0, [r7, #4]
 8011e6a:	4798      	blx	r3
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8011e70:	e13a      	b.n	80120e8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	785b      	ldrb	r3, [r3, #1]
 8011e76:	2b03      	cmp	r3, #3
 8011e78:	d007      	beq.n	8011e8a <USBD_StdEPReq+0x5c>
 8011e7a:	2b03      	cmp	r3, #3
 8011e7c:	f300 8129 	bgt.w	80120d2 <USBD_StdEPReq+0x2a4>
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d07f      	beq.n	8011f84 <USBD_StdEPReq+0x156>
 8011e84:	2b01      	cmp	r3, #1
 8011e86:	d03c      	beq.n	8011f02 <USBD_StdEPReq+0xd4>
 8011e88:	e123      	b.n	80120d2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e90:	b2db      	uxtb	r3, r3
 8011e92:	2b02      	cmp	r3, #2
 8011e94:	d002      	beq.n	8011e9c <USBD_StdEPReq+0x6e>
 8011e96:	2b03      	cmp	r3, #3
 8011e98:	d016      	beq.n	8011ec8 <USBD_StdEPReq+0x9a>
 8011e9a:	e02c      	b.n	8011ef6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011e9c:	7bbb      	ldrb	r3, [r7, #14]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d00d      	beq.n	8011ebe <USBD_StdEPReq+0x90>
 8011ea2:	7bbb      	ldrb	r3, [r7, #14]
 8011ea4:	2b80      	cmp	r3, #128	@ 0x80
 8011ea6:	d00a      	beq.n	8011ebe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011ea8:	7bbb      	ldrb	r3, [r7, #14]
 8011eaa:	4619      	mov	r1, r3
 8011eac:	6878      	ldr	r0, [r7, #4]
 8011eae:	f003 fb59 	bl	8015564 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011eb2:	2180      	movs	r1, #128	@ 0x80
 8011eb4:	6878      	ldr	r0, [r7, #4]
 8011eb6:	f003 fb55 	bl	8015564 <USBD_LL_StallEP>
 8011eba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011ebc:	e020      	b.n	8011f00 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8011ebe:	6839      	ldr	r1, [r7, #0]
 8011ec0:	6878      	ldr	r0, [r7, #4]
 8011ec2:	f000 fc81 	bl	80127c8 <USBD_CtlError>
              break;
 8011ec6:	e01b      	b.n	8011f00 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011ec8:	683b      	ldr	r3, [r7, #0]
 8011eca:	885b      	ldrh	r3, [r3, #2]
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d10e      	bne.n	8011eee <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011ed0:	7bbb      	ldrb	r3, [r7, #14]
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d00b      	beq.n	8011eee <USBD_StdEPReq+0xc0>
 8011ed6:	7bbb      	ldrb	r3, [r7, #14]
 8011ed8:	2b80      	cmp	r3, #128	@ 0x80
 8011eda:	d008      	beq.n	8011eee <USBD_StdEPReq+0xc0>
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	88db      	ldrh	r3, [r3, #6]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d104      	bne.n	8011eee <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011ee4:	7bbb      	ldrb	r3, [r7, #14]
 8011ee6:	4619      	mov	r1, r3
 8011ee8:	6878      	ldr	r0, [r7, #4]
 8011eea:	f003 fb3b 	bl	8015564 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011eee:	6878      	ldr	r0, [r7, #4]
 8011ef0:	f000 fd35 	bl	801295e <USBD_CtlSendStatus>

              break;
 8011ef4:	e004      	b.n	8011f00 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8011ef6:	6839      	ldr	r1, [r7, #0]
 8011ef8:	6878      	ldr	r0, [r7, #4]
 8011efa:	f000 fc65 	bl	80127c8 <USBD_CtlError>
              break;
 8011efe:	bf00      	nop
          }
          break;
 8011f00:	e0ec      	b.n	80120dc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011f08:	b2db      	uxtb	r3, r3
 8011f0a:	2b02      	cmp	r3, #2
 8011f0c:	d002      	beq.n	8011f14 <USBD_StdEPReq+0xe6>
 8011f0e:	2b03      	cmp	r3, #3
 8011f10:	d016      	beq.n	8011f40 <USBD_StdEPReq+0x112>
 8011f12:	e030      	b.n	8011f76 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011f14:	7bbb      	ldrb	r3, [r7, #14]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d00d      	beq.n	8011f36 <USBD_StdEPReq+0x108>
 8011f1a:	7bbb      	ldrb	r3, [r7, #14]
 8011f1c:	2b80      	cmp	r3, #128	@ 0x80
 8011f1e:	d00a      	beq.n	8011f36 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011f20:	7bbb      	ldrb	r3, [r7, #14]
 8011f22:	4619      	mov	r1, r3
 8011f24:	6878      	ldr	r0, [r7, #4]
 8011f26:	f003 fb1d 	bl	8015564 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011f2a:	2180      	movs	r1, #128	@ 0x80
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f003 fb19 	bl	8015564 <USBD_LL_StallEP>
 8011f32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011f34:	e025      	b.n	8011f82 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8011f36:	6839      	ldr	r1, [r7, #0]
 8011f38:	6878      	ldr	r0, [r7, #4]
 8011f3a:	f000 fc45 	bl	80127c8 <USBD_CtlError>
              break;
 8011f3e:	e020      	b.n	8011f82 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	885b      	ldrh	r3, [r3, #2]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d11b      	bne.n	8011f80 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011f48:	7bbb      	ldrb	r3, [r7, #14]
 8011f4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d004      	beq.n	8011f5c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011f52:	7bbb      	ldrb	r3, [r7, #14]
 8011f54:	4619      	mov	r1, r3
 8011f56:	6878      	ldr	r0, [r7, #4]
 8011f58:	f003 fb23 	bl	80155a2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011f5c:	6878      	ldr	r0, [r7, #4]
 8011f5e:	f000 fcfe 	bl	801295e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011f68:	689b      	ldr	r3, [r3, #8]
 8011f6a:	6839      	ldr	r1, [r7, #0]
 8011f6c:	6878      	ldr	r0, [r7, #4]
 8011f6e:	4798      	blx	r3
 8011f70:	4603      	mov	r3, r0
 8011f72:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8011f74:	e004      	b.n	8011f80 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8011f76:	6839      	ldr	r1, [r7, #0]
 8011f78:	6878      	ldr	r0, [r7, #4]
 8011f7a:	f000 fc25 	bl	80127c8 <USBD_CtlError>
              break;
 8011f7e:	e000      	b.n	8011f82 <USBD_StdEPReq+0x154>
              break;
 8011f80:	bf00      	nop
          }
          break;
 8011f82:	e0ab      	b.n	80120dc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011f8a:	b2db      	uxtb	r3, r3
 8011f8c:	2b02      	cmp	r3, #2
 8011f8e:	d002      	beq.n	8011f96 <USBD_StdEPReq+0x168>
 8011f90:	2b03      	cmp	r3, #3
 8011f92:	d032      	beq.n	8011ffa <USBD_StdEPReq+0x1cc>
 8011f94:	e097      	b.n	80120c6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011f96:	7bbb      	ldrb	r3, [r7, #14]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d007      	beq.n	8011fac <USBD_StdEPReq+0x17e>
 8011f9c:	7bbb      	ldrb	r3, [r7, #14]
 8011f9e:	2b80      	cmp	r3, #128	@ 0x80
 8011fa0:	d004      	beq.n	8011fac <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8011fa2:	6839      	ldr	r1, [r7, #0]
 8011fa4:	6878      	ldr	r0, [r7, #4]
 8011fa6:	f000 fc0f 	bl	80127c8 <USBD_CtlError>
                break;
 8011faa:	e091      	b.n	80120d0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011fac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	da0b      	bge.n	8011fcc <USBD_StdEPReq+0x19e>
 8011fb4:	7bbb      	ldrb	r3, [r7, #14]
 8011fb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011fba:	4613      	mov	r3, r2
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	4413      	add	r3, r2
 8011fc0:	009b      	lsls	r3, r3, #2
 8011fc2:	3310      	adds	r3, #16
 8011fc4:	687a      	ldr	r2, [r7, #4]
 8011fc6:	4413      	add	r3, r2
 8011fc8:	3304      	adds	r3, #4
 8011fca:	e00b      	b.n	8011fe4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011fcc:	7bbb      	ldrb	r3, [r7, #14]
 8011fce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011fd2:	4613      	mov	r3, r2
 8011fd4:	009b      	lsls	r3, r3, #2
 8011fd6:	4413      	add	r3, r2
 8011fd8:	009b      	lsls	r3, r3, #2
 8011fda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011fde:	687a      	ldr	r2, [r7, #4]
 8011fe0:	4413      	add	r3, r2
 8011fe2:	3304      	adds	r3, #4
 8011fe4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011fe6:	68bb      	ldr	r3, [r7, #8]
 8011fe8:	2200      	movs	r2, #0
 8011fea:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011fec:	68bb      	ldr	r3, [r7, #8]
 8011fee:	2202      	movs	r2, #2
 8011ff0:	4619      	mov	r1, r3
 8011ff2:	6878      	ldr	r0, [r7, #4]
 8011ff4:	f000 fc59 	bl	80128aa <USBD_CtlSendData>
              break;
 8011ff8:	e06a      	b.n	80120d0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011ffa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	da11      	bge.n	8012026 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012002:	7bbb      	ldrb	r3, [r7, #14]
 8012004:	f003 020f 	and.w	r2, r3, #15
 8012008:	6879      	ldr	r1, [r7, #4]
 801200a:	4613      	mov	r3, r2
 801200c:	009b      	lsls	r3, r3, #2
 801200e:	4413      	add	r3, r2
 8012010:	009b      	lsls	r3, r3, #2
 8012012:	440b      	add	r3, r1
 8012014:	3324      	adds	r3, #36	@ 0x24
 8012016:	881b      	ldrh	r3, [r3, #0]
 8012018:	2b00      	cmp	r3, #0
 801201a:	d117      	bne.n	801204c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801201c:	6839      	ldr	r1, [r7, #0]
 801201e:	6878      	ldr	r0, [r7, #4]
 8012020:	f000 fbd2 	bl	80127c8 <USBD_CtlError>
                  break;
 8012024:	e054      	b.n	80120d0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012026:	7bbb      	ldrb	r3, [r7, #14]
 8012028:	f003 020f 	and.w	r2, r3, #15
 801202c:	6879      	ldr	r1, [r7, #4]
 801202e:	4613      	mov	r3, r2
 8012030:	009b      	lsls	r3, r3, #2
 8012032:	4413      	add	r3, r2
 8012034:	009b      	lsls	r3, r3, #2
 8012036:	440b      	add	r3, r1
 8012038:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801203c:	881b      	ldrh	r3, [r3, #0]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d104      	bne.n	801204c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012042:	6839      	ldr	r1, [r7, #0]
 8012044:	6878      	ldr	r0, [r7, #4]
 8012046:	f000 fbbf 	bl	80127c8 <USBD_CtlError>
                  break;
 801204a:	e041      	b.n	80120d0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801204c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012050:	2b00      	cmp	r3, #0
 8012052:	da0b      	bge.n	801206c <USBD_StdEPReq+0x23e>
 8012054:	7bbb      	ldrb	r3, [r7, #14]
 8012056:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801205a:	4613      	mov	r3, r2
 801205c:	009b      	lsls	r3, r3, #2
 801205e:	4413      	add	r3, r2
 8012060:	009b      	lsls	r3, r3, #2
 8012062:	3310      	adds	r3, #16
 8012064:	687a      	ldr	r2, [r7, #4]
 8012066:	4413      	add	r3, r2
 8012068:	3304      	adds	r3, #4
 801206a:	e00b      	b.n	8012084 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801206c:	7bbb      	ldrb	r3, [r7, #14]
 801206e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012072:	4613      	mov	r3, r2
 8012074:	009b      	lsls	r3, r3, #2
 8012076:	4413      	add	r3, r2
 8012078:	009b      	lsls	r3, r3, #2
 801207a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801207e:	687a      	ldr	r2, [r7, #4]
 8012080:	4413      	add	r3, r2
 8012082:	3304      	adds	r3, #4
 8012084:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012086:	7bbb      	ldrb	r3, [r7, #14]
 8012088:	2b00      	cmp	r3, #0
 801208a:	d002      	beq.n	8012092 <USBD_StdEPReq+0x264>
 801208c:	7bbb      	ldrb	r3, [r7, #14]
 801208e:	2b80      	cmp	r3, #128	@ 0x80
 8012090:	d103      	bne.n	801209a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	2200      	movs	r2, #0
 8012096:	601a      	str	r2, [r3, #0]
 8012098:	e00e      	b.n	80120b8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801209a:	7bbb      	ldrb	r3, [r7, #14]
 801209c:	4619      	mov	r1, r3
 801209e:	6878      	ldr	r0, [r7, #4]
 80120a0:	f003 fa9e 	bl	80155e0 <USBD_LL_IsStallEP>
 80120a4:	4603      	mov	r3, r0
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d003      	beq.n	80120b2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80120aa:	68bb      	ldr	r3, [r7, #8]
 80120ac:	2201      	movs	r2, #1
 80120ae:	601a      	str	r2, [r3, #0]
 80120b0:	e002      	b.n	80120b8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80120b2:	68bb      	ldr	r3, [r7, #8]
 80120b4:	2200      	movs	r2, #0
 80120b6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	2202      	movs	r2, #2
 80120bc:	4619      	mov	r1, r3
 80120be:	6878      	ldr	r0, [r7, #4]
 80120c0:	f000 fbf3 	bl	80128aa <USBD_CtlSendData>
              break;
 80120c4:	e004      	b.n	80120d0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80120c6:	6839      	ldr	r1, [r7, #0]
 80120c8:	6878      	ldr	r0, [r7, #4]
 80120ca:	f000 fb7d 	bl	80127c8 <USBD_CtlError>
              break;
 80120ce:	bf00      	nop
          }
          break;
 80120d0:	e004      	b.n	80120dc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80120d2:	6839      	ldr	r1, [r7, #0]
 80120d4:	6878      	ldr	r0, [r7, #4]
 80120d6:	f000 fb77 	bl	80127c8 <USBD_CtlError>
          break;
 80120da:	bf00      	nop
      }
      break;
 80120dc:	e004      	b.n	80120e8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80120de:	6839      	ldr	r1, [r7, #0]
 80120e0:	6878      	ldr	r0, [r7, #4]
 80120e2:	f000 fb71 	bl	80127c8 <USBD_CtlError>
      break;
 80120e6:	bf00      	nop
  }

  return ret;
 80120e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80120ea:	4618      	mov	r0, r3
 80120ec:	3710      	adds	r7, #16
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}
	...

080120f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b084      	sub	sp, #16
 80120f8:	af00      	add	r7, sp, #0
 80120fa:	6078      	str	r0, [r7, #4]
 80120fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80120fe:	2300      	movs	r3, #0
 8012100:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012102:	2300      	movs	r3, #0
 8012104:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012106:	2300      	movs	r3, #0
 8012108:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801210a:	683b      	ldr	r3, [r7, #0]
 801210c:	885b      	ldrh	r3, [r3, #2]
 801210e:	0a1b      	lsrs	r3, r3, #8
 8012110:	b29b      	uxth	r3, r3
 8012112:	3b01      	subs	r3, #1
 8012114:	2b0e      	cmp	r3, #14
 8012116:	f200 8165 	bhi.w	80123e4 <USBD_GetDescriptor+0x2f0>
 801211a:	a201      	add	r2, pc, #4	@ (adr r2, 8012120 <USBD_GetDescriptor+0x2c>)
 801211c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012120:	08012191 	.word	0x08012191
 8012124:	080121a9 	.word	0x080121a9
 8012128:	080121e9 	.word	0x080121e9
 801212c:	080123e5 	.word	0x080123e5
 8012130:	080123e5 	.word	0x080123e5
 8012134:	08012385 	.word	0x08012385
 8012138:	080123b1 	.word	0x080123b1
 801213c:	080123e5 	.word	0x080123e5
 8012140:	080123e5 	.word	0x080123e5
 8012144:	080123e5 	.word	0x080123e5
 8012148:	080123e5 	.word	0x080123e5
 801214c:	080123e5 	.word	0x080123e5
 8012150:	080123e5 	.word	0x080123e5
 8012154:	080123e5 	.word	0x080123e5
 8012158:	0801215d 	.word	0x0801215d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012162:	69db      	ldr	r3, [r3, #28]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d00b      	beq.n	8012180 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801216e:	69db      	ldr	r3, [r3, #28]
 8012170:	687a      	ldr	r2, [r7, #4]
 8012172:	7c12      	ldrb	r2, [r2, #16]
 8012174:	f107 0108 	add.w	r1, r7, #8
 8012178:	4610      	mov	r0, r2
 801217a:	4798      	blx	r3
 801217c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801217e:	e139      	b.n	80123f4 <USBD_GetDescriptor+0x300>
        USBD_CtlError(pdev, req);
 8012180:	6839      	ldr	r1, [r7, #0]
 8012182:	6878      	ldr	r0, [r7, #4]
 8012184:	f000 fb20 	bl	80127c8 <USBD_CtlError>
        err++;
 8012188:	7afb      	ldrb	r3, [r7, #11]
 801218a:	3301      	adds	r3, #1
 801218c:	72fb      	strb	r3, [r7, #11]
      break;
 801218e:	e131      	b.n	80123f4 <USBD_GetDescriptor+0x300>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	687a      	ldr	r2, [r7, #4]
 801219a:	7c12      	ldrb	r2, [r2, #16]
 801219c:	f107 0108 	add.w	r1, r7, #8
 80121a0:	4610      	mov	r0, r2
 80121a2:	4798      	blx	r3
 80121a4:	60f8      	str	r0, [r7, #12]
      break;
 80121a6:	e125      	b.n	80123f4 <USBD_GetDescriptor+0x300>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	7c1b      	ldrb	r3, [r3, #16]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d10d      	bne.n	80121cc <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80121b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121b8:	f107 0208 	add.w	r2, r7, #8
 80121bc:	4610      	mov	r0, r2
 80121be:	4798      	blx	r3
 80121c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	3301      	adds	r3, #1
 80121c6:	2202      	movs	r2, #2
 80121c8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80121ca:	e113      	b.n	80123f4 <USBD_GetDescriptor+0x300>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80121d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121d4:	f107 0208 	add.w	r2, r7, #8
 80121d8:	4610      	mov	r0, r2
 80121da:	4798      	blx	r3
 80121dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	3301      	adds	r3, #1
 80121e2:	2202      	movs	r2, #2
 80121e4:	701a      	strb	r2, [r3, #0]
      break;
 80121e6:	e105      	b.n	80123f4 <USBD_GetDescriptor+0x300>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80121e8:	683b      	ldr	r3, [r7, #0]
 80121ea:	885b      	ldrh	r3, [r3, #2]
 80121ec:	b2db      	uxtb	r3, r3
 80121ee:	2b05      	cmp	r3, #5
 80121f0:	f200 80ac 	bhi.w	801234c <USBD_GetDescriptor+0x258>
 80121f4:	a201      	add	r2, pc, #4	@ (adr r2, 80121fc <USBD_GetDescriptor+0x108>)
 80121f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121fa:	bf00      	nop
 80121fc:	08012215 	.word	0x08012215
 8012200:	08012249 	.word	0x08012249
 8012204:	0801227d 	.word	0x0801227d
 8012208:	080122b1 	.word	0x080122b1
 801220c:	080122e5 	.word	0x080122e5
 8012210:	08012319 	.word	0x08012319
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801221a:	685b      	ldr	r3, [r3, #4]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d00b      	beq.n	8012238 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012226:	685b      	ldr	r3, [r3, #4]
 8012228:	687a      	ldr	r2, [r7, #4]
 801222a:	7c12      	ldrb	r2, [r2, #16]
 801222c:	f107 0108 	add.w	r1, r7, #8
 8012230:	4610      	mov	r0, r2
 8012232:	4798      	blx	r3
 8012234:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012236:	e0a4      	b.n	8012382 <USBD_GetDescriptor+0x28e>
            USBD_CtlError(pdev, req);
 8012238:	6839      	ldr	r1, [r7, #0]
 801223a:	6878      	ldr	r0, [r7, #4]
 801223c:	f000 fac4 	bl	80127c8 <USBD_CtlError>
            err++;
 8012240:	7afb      	ldrb	r3, [r7, #11]
 8012242:	3301      	adds	r3, #1
 8012244:	72fb      	strb	r3, [r7, #11]
          break;
 8012246:	e09c      	b.n	8012382 <USBD_GetDescriptor+0x28e>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801224e:	689b      	ldr	r3, [r3, #8]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d00b      	beq.n	801226c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801225a:	689b      	ldr	r3, [r3, #8]
 801225c:	687a      	ldr	r2, [r7, #4]
 801225e:	7c12      	ldrb	r2, [r2, #16]
 8012260:	f107 0108 	add.w	r1, r7, #8
 8012264:	4610      	mov	r0, r2
 8012266:	4798      	blx	r3
 8012268:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801226a:	e08a      	b.n	8012382 <USBD_GetDescriptor+0x28e>
            USBD_CtlError(pdev, req);
 801226c:	6839      	ldr	r1, [r7, #0]
 801226e:	6878      	ldr	r0, [r7, #4]
 8012270:	f000 faaa 	bl	80127c8 <USBD_CtlError>
            err++;
 8012274:	7afb      	ldrb	r3, [r7, #11]
 8012276:	3301      	adds	r3, #1
 8012278:	72fb      	strb	r3, [r7, #11]
          break;
 801227a:	e082      	b.n	8012382 <USBD_GetDescriptor+0x28e>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012282:	68db      	ldr	r3, [r3, #12]
 8012284:	2b00      	cmp	r3, #0
 8012286:	d00b      	beq.n	80122a0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801228e:	68db      	ldr	r3, [r3, #12]
 8012290:	687a      	ldr	r2, [r7, #4]
 8012292:	7c12      	ldrb	r2, [r2, #16]
 8012294:	f107 0108 	add.w	r1, r7, #8
 8012298:	4610      	mov	r0, r2
 801229a:	4798      	blx	r3
 801229c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801229e:	e070      	b.n	8012382 <USBD_GetDescriptor+0x28e>
            USBD_CtlError(pdev, req);
 80122a0:	6839      	ldr	r1, [r7, #0]
 80122a2:	6878      	ldr	r0, [r7, #4]
 80122a4:	f000 fa90 	bl	80127c8 <USBD_CtlError>
            err++;
 80122a8:	7afb      	ldrb	r3, [r7, #11]
 80122aa:	3301      	adds	r3, #1
 80122ac:	72fb      	strb	r3, [r7, #11]
          break;
 80122ae:	e068      	b.n	8012382 <USBD_GetDescriptor+0x28e>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80122b6:	691b      	ldr	r3, [r3, #16]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d00b      	beq.n	80122d4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80122c2:	691b      	ldr	r3, [r3, #16]
 80122c4:	687a      	ldr	r2, [r7, #4]
 80122c6:	7c12      	ldrb	r2, [r2, #16]
 80122c8:	f107 0108 	add.w	r1, r7, #8
 80122cc:	4610      	mov	r0, r2
 80122ce:	4798      	blx	r3
 80122d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80122d2:	e056      	b.n	8012382 <USBD_GetDescriptor+0x28e>
            USBD_CtlError(pdev, req);
 80122d4:	6839      	ldr	r1, [r7, #0]
 80122d6:	6878      	ldr	r0, [r7, #4]
 80122d8:	f000 fa76 	bl	80127c8 <USBD_CtlError>
            err++;
 80122dc:	7afb      	ldrb	r3, [r7, #11]
 80122de:	3301      	adds	r3, #1
 80122e0:	72fb      	strb	r3, [r7, #11]
          break;
 80122e2:	e04e      	b.n	8012382 <USBD_GetDescriptor+0x28e>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80122ea:	695b      	ldr	r3, [r3, #20]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d00b      	beq.n	8012308 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80122f6:	695b      	ldr	r3, [r3, #20]
 80122f8:	687a      	ldr	r2, [r7, #4]
 80122fa:	7c12      	ldrb	r2, [r2, #16]
 80122fc:	f107 0108 	add.w	r1, r7, #8
 8012300:	4610      	mov	r0, r2
 8012302:	4798      	blx	r3
 8012304:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012306:	e03c      	b.n	8012382 <USBD_GetDescriptor+0x28e>
            USBD_CtlError(pdev, req);
 8012308:	6839      	ldr	r1, [r7, #0]
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f000 fa5c 	bl	80127c8 <USBD_CtlError>
            err++;
 8012310:	7afb      	ldrb	r3, [r7, #11]
 8012312:	3301      	adds	r3, #1
 8012314:	72fb      	strb	r3, [r7, #11]
          break;
 8012316:	e034      	b.n	8012382 <USBD_GetDescriptor+0x28e>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801231e:	699b      	ldr	r3, [r3, #24]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d00b      	beq.n	801233c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801232a:	699b      	ldr	r3, [r3, #24]
 801232c:	687a      	ldr	r2, [r7, #4]
 801232e:	7c12      	ldrb	r2, [r2, #16]
 8012330:	f107 0108 	add.w	r1, r7, #8
 8012334:	4610      	mov	r0, r2
 8012336:	4798      	blx	r3
 8012338:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801233a:	e022      	b.n	8012382 <USBD_GetDescriptor+0x28e>
            USBD_CtlError(pdev, req);
 801233c:	6839      	ldr	r1, [r7, #0]
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f000 fa42 	bl	80127c8 <USBD_CtlError>
            err++;
 8012344:	7afb      	ldrb	r3, [r7, #11]
 8012346:	3301      	adds	r3, #1
 8012348:	72fb      	strb	r3, [r7, #11]
          break;
 801234a:	e01a      	b.n	8012382 <USBD_GetDescriptor+0x28e>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012354:	2b00      	cmp	r3, #0
 8012356:	d00c      	beq.n	8012372 <USBD_GetDescriptor+0x27e>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801235e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012360:	683a      	ldr	r2, [r7, #0]
 8012362:	8852      	ldrh	r2, [r2, #2]
 8012364:	b2d1      	uxtb	r1, r2
 8012366:	f107 0208 	add.w	r2, r7, #8
 801236a:	6878      	ldr	r0, [r7, #4]
 801236c:	4798      	blx	r3
 801236e:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 8012370:	e006      	b.n	8012380 <USBD_GetDescriptor+0x28c>
            USBD_CtlError(pdev, req);
 8012372:	6839      	ldr	r1, [r7, #0]
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f000 fa27 	bl	80127c8 <USBD_CtlError>
            err++;
 801237a:	7afb      	ldrb	r3, [r7, #11]
 801237c:	3301      	adds	r3, #1
 801237e:	72fb      	strb	r3, [r7, #11]
          break;
 8012380:	bf00      	nop
      }
      break;
 8012382:	e037      	b.n	80123f4 <USBD_GetDescriptor+0x300>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	7c1b      	ldrb	r3, [r3, #16]
 8012388:	2b00      	cmp	r3, #0
 801238a:	d109      	bne.n	80123a0 <USBD_GetDescriptor+0x2ac>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012394:	f107 0208 	add.w	r2, r7, #8
 8012398:	4610      	mov	r0, r2
 801239a:	4798      	blx	r3
 801239c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801239e:	e029      	b.n	80123f4 <USBD_GetDescriptor+0x300>
        USBD_CtlError(pdev, req);
 80123a0:	6839      	ldr	r1, [r7, #0]
 80123a2:	6878      	ldr	r0, [r7, #4]
 80123a4:	f000 fa10 	bl	80127c8 <USBD_CtlError>
        err++;
 80123a8:	7afb      	ldrb	r3, [r7, #11]
 80123aa:	3301      	adds	r3, #1
 80123ac:	72fb      	strb	r3, [r7, #11]
      break;
 80123ae:	e021      	b.n	80123f4 <USBD_GetDescriptor+0x300>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	7c1b      	ldrb	r3, [r3, #16]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d10d      	bne.n	80123d4 <USBD_GetDescriptor+0x2e0>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80123be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80123c0:	f107 0208 	add.w	r2, r7, #8
 80123c4:	4610      	mov	r0, r2
 80123c6:	4798      	blx	r3
 80123c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	3301      	adds	r3, #1
 80123ce:	2207      	movs	r2, #7
 80123d0:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80123d2:	e00f      	b.n	80123f4 <USBD_GetDescriptor+0x300>
        USBD_CtlError(pdev, req);
 80123d4:	6839      	ldr	r1, [r7, #0]
 80123d6:	6878      	ldr	r0, [r7, #4]
 80123d8:	f000 f9f6 	bl	80127c8 <USBD_CtlError>
        err++;
 80123dc:	7afb      	ldrb	r3, [r7, #11]
 80123de:	3301      	adds	r3, #1
 80123e0:	72fb      	strb	r3, [r7, #11]
      break;
 80123e2:	e007      	b.n	80123f4 <USBD_GetDescriptor+0x300>

    default:
      USBD_CtlError(pdev, req);
 80123e4:	6839      	ldr	r1, [r7, #0]
 80123e6:	6878      	ldr	r0, [r7, #4]
 80123e8:	f000 f9ee 	bl	80127c8 <USBD_CtlError>
      err++;
 80123ec:	7afb      	ldrb	r3, [r7, #11]
 80123ee:	3301      	adds	r3, #1
 80123f0:	72fb      	strb	r3, [r7, #11]
      break;
 80123f2:	bf00      	nop
  }

  if (err != 0U)
 80123f4:	7afb      	ldrb	r3, [r7, #11]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d11e      	bne.n	8012438 <USBD_GetDescriptor+0x344>
  {
    return;
  }

  if (req->wLength != 0U)
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	88db      	ldrh	r3, [r3, #6]
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d016      	beq.n	8012430 <USBD_GetDescriptor+0x33c>
  {
    if (len != 0U)
 8012402:	893b      	ldrh	r3, [r7, #8]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d00e      	beq.n	8012426 <USBD_GetDescriptor+0x332>
    {
      len = MIN(len, req->wLength);
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	88da      	ldrh	r2, [r3, #6]
 801240c:	893b      	ldrh	r3, [r7, #8]
 801240e:	4293      	cmp	r3, r2
 8012410:	bf28      	it	cs
 8012412:	4613      	movcs	r3, r2
 8012414:	b29b      	uxth	r3, r3
 8012416:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012418:	893b      	ldrh	r3, [r7, #8]
 801241a:	461a      	mov	r2, r3
 801241c:	68f9      	ldr	r1, [r7, #12]
 801241e:	6878      	ldr	r0, [r7, #4]
 8012420:	f000 fa43 	bl	80128aa <USBD_CtlSendData>
 8012424:	e009      	b.n	801243a <USBD_GetDescriptor+0x346>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012426:	6839      	ldr	r1, [r7, #0]
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f000 f9cd 	bl	80127c8 <USBD_CtlError>
 801242e:	e004      	b.n	801243a <USBD_GetDescriptor+0x346>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012430:	6878      	ldr	r0, [r7, #4]
 8012432:	f000 fa94 	bl	801295e <USBD_CtlSendStatus>
 8012436:	e000      	b.n	801243a <USBD_GetDescriptor+0x346>
    return;
 8012438:	bf00      	nop
  }
}
 801243a:	3710      	adds	r7, #16
 801243c:	46bd      	mov	sp, r7
 801243e:	bd80      	pop	{r7, pc}

08012440 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b084      	sub	sp, #16
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
 8012448:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801244a:	683b      	ldr	r3, [r7, #0]
 801244c:	889b      	ldrh	r3, [r3, #4]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d131      	bne.n	80124b6 <USBD_SetAddress+0x76>
 8012452:	683b      	ldr	r3, [r7, #0]
 8012454:	88db      	ldrh	r3, [r3, #6]
 8012456:	2b00      	cmp	r3, #0
 8012458:	d12d      	bne.n	80124b6 <USBD_SetAddress+0x76>
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	885b      	ldrh	r3, [r3, #2]
 801245e:	2b7f      	cmp	r3, #127	@ 0x7f
 8012460:	d829      	bhi.n	80124b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012462:	683b      	ldr	r3, [r7, #0]
 8012464:	885b      	ldrh	r3, [r3, #2]
 8012466:	b2db      	uxtb	r3, r3
 8012468:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801246c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012474:	b2db      	uxtb	r3, r3
 8012476:	2b03      	cmp	r3, #3
 8012478:	d104      	bne.n	8012484 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801247a:	6839      	ldr	r1, [r7, #0]
 801247c:	6878      	ldr	r0, [r7, #4]
 801247e:	f000 f9a3 	bl	80127c8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012482:	e01d      	b.n	80124c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	7bfa      	ldrb	r2, [r7, #15]
 8012488:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801248c:	7bfb      	ldrb	r3, [r7, #15]
 801248e:	4619      	mov	r1, r3
 8012490:	6878      	ldr	r0, [r7, #4]
 8012492:	f003 f8d1 	bl	8015638 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012496:	6878      	ldr	r0, [r7, #4]
 8012498:	f000 fa61 	bl	801295e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801249c:	7bfb      	ldrb	r3, [r7, #15]
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d004      	beq.n	80124ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	2202      	movs	r2, #2
 80124a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80124aa:	e009      	b.n	80124c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	2201      	movs	r2, #1
 80124b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80124b4:	e004      	b.n	80124c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80124b6:	6839      	ldr	r1, [r7, #0]
 80124b8:	6878      	ldr	r0, [r7, #4]
 80124ba:	f000 f985 	bl	80127c8 <USBD_CtlError>
  }
}
 80124be:	bf00      	nop
 80124c0:	bf00      	nop
 80124c2:	3710      	adds	r7, #16
 80124c4:	46bd      	mov	sp, r7
 80124c6:	bd80      	pop	{r7, pc}

080124c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	b084      	sub	sp, #16
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	6078      	str	r0, [r7, #4]
 80124d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80124d2:	2300      	movs	r3, #0
 80124d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80124d6:	683b      	ldr	r3, [r7, #0]
 80124d8:	885b      	ldrh	r3, [r3, #2]
 80124da:	b2da      	uxtb	r2, r3
 80124dc:	4b4c      	ldr	r3, [pc, #304]	@ (8012610 <USBD_SetConfig+0x148>)
 80124de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80124e0:	4b4b      	ldr	r3, [pc, #300]	@ (8012610 <USBD_SetConfig+0x148>)
 80124e2:	781b      	ldrb	r3, [r3, #0]
 80124e4:	2b01      	cmp	r3, #1
 80124e6:	d905      	bls.n	80124f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80124e8:	6839      	ldr	r1, [r7, #0]
 80124ea:	6878      	ldr	r0, [r7, #4]
 80124ec:	f000 f96c 	bl	80127c8 <USBD_CtlError>
    return USBD_FAIL;
 80124f0:	2303      	movs	r3, #3
 80124f2:	e088      	b.n	8012606 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80124fa:	b2db      	uxtb	r3, r3
 80124fc:	2b02      	cmp	r3, #2
 80124fe:	d002      	beq.n	8012506 <USBD_SetConfig+0x3e>
 8012500:	2b03      	cmp	r3, #3
 8012502:	d025      	beq.n	8012550 <USBD_SetConfig+0x88>
 8012504:	e071      	b.n	80125ea <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012506:	4b42      	ldr	r3, [pc, #264]	@ (8012610 <USBD_SetConfig+0x148>)
 8012508:	781b      	ldrb	r3, [r3, #0]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d01c      	beq.n	8012548 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801250e:	4b40      	ldr	r3, [pc, #256]	@ (8012610 <USBD_SetConfig+0x148>)
 8012510:	781b      	ldrb	r3, [r3, #0]
 8012512:	461a      	mov	r2, r3
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012518:	4b3d      	ldr	r3, [pc, #244]	@ (8012610 <USBD_SetConfig+0x148>)
 801251a:	781b      	ldrb	r3, [r3, #0]
 801251c:	4619      	mov	r1, r3
 801251e:	6878      	ldr	r0, [r7, #4]
 8012520:	f7ff f97f 	bl	8011822 <USBD_SetClassConfig>
 8012524:	4603      	mov	r3, r0
 8012526:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012528:	7bfb      	ldrb	r3, [r7, #15]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d004      	beq.n	8012538 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801252e:	6839      	ldr	r1, [r7, #0]
 8012530:	6878      	ldr	r0, [r7, #4]
 8012532:	f000 f949 	bl	80127c8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012536:	e065      	b.n	8012604 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012538:	6878      	ldr	r0, [r7, #4]
 801253a:	f000 fa10 	bl	801295e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	2203      	movs	r2, #3
 8012542:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012546:	e05d      	b.n	8012604 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012548:	6878      	ldr	r0, [r7, #4]
 801254a:	f000 fa08 	bl	801295e <USBD_CtlSendStatus>
      break;
 801254e:	e059      	b.n	8012604 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012550:	4b2f      	ldr	r3, [pc, #188]	@ (8012610 <USBD_SetConfig+0x148>)
 8012552:	781b      	ldrb	r3, [r3, #0]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d112      	bne.n	801257e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	2202      	movs	r2, #2
 801255c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8012560:	4b2b      	ldr	r3, [pc, #172]	@ (8012610 <USBD_SetConfig+0x148>)
 8012562:	781b      	ldrb	r3, [r3, #0]
 8012564:	461a      	mov	r2, r3
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801256a:	4b29      	ldr	r3, [pc, #164]	@ (8012610 <USBD_SetConfig+0x148>)
 801256c:	781b      	ldrb	r3, [r3, #0]
 801256e:	4619      	mov	r1, r3
 8012570:	6878      	ldr	r0, [r7, #4]
 8012572:	f7ff f972 	bl	801185a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012576:	6878      	ldr	r0, [r7, #4]
 8012578:	f000 f9f1 	bl	801295e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801257c:	e042      	b.n	8012604 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801257e:	4b24      	ldr	r3, [pc, #144]	@ (8012610 <USBD_SetConfig+0x148>)
 8012580:	781b      	ldrb	r3, [r3, #0]
 8012582:	461a      	mov	r2, r3
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	685b      	ldr	r3, [r3, #4]
 8012588:	429a      	cmp	r2, r3
 801258a:	d02a      	beq.n	80125e2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	685b      	ldr	r3, [r3, #4]
 8012590:	b2db      	uxtb	r3, r3
 8012592:	4619      	mov	r1, r3
 8012594:	6878      	ldr	r0, [r7, #4]
 8012596:	f7ff f960 	bl	801185a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801259a:	4b1d      	ldr	r3, [pc, #116]	@ (8012610 <USBD_SetConfig+0x148>)
 801259c:	781b      	ldrb	r3, [r3, #0]
 801259e:	461a      	mov	r2, r3
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80125a4:	4b1a      	ldr	r3, [pc, #104]	@ (8012610 <USBD_SetConfig+0x148>)
 80125a6:	781b      	ldrb	r3, [r3, #0]
 80125a8:	4619      	mov	r1, r3
 80125aa:	6878      	ldr	r0, [r7, #4]
 80125ac:	f7ff f939 	bl	8011822 <USBD_SetClassConfig>
 80125b0:	4603      	mov	r3, r0
 80125b2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80125b4:	7bfb      	ldrb	r3, [r7, #15]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d00f      	beq.n	80125da <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80125ba:	6839      	ldr	r1, [r7, #0]
 80125bc:	6878      	ldr	r0, [r7, #4]
 80125be:	f000 f903 	bl	80127c8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	685b      	ldr	r3, [r3, #4]
 80125c6:	b2db      	uxtb	r3, r3
 80125c8:	4619      	mov	r1, r3
 80125ca:	6878      	ldr	r0, [r7, #4]
 80125cc:	f7ff f945 	bl	801185a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	2202      	movs	r2, #2
 80125d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80125d8:	e014      	b.n	8012604 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80125da:	6878      	ldr	r0, [r7, #4]
 80125dc:	f000 f9bf 	bl	801295e <USBD_CtlSendStatus>
      break;
 80125e0:	e010      	b.n	8012604 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80125e2:	6878      	ldr	r0, [r7, #4]
 80125e4:	f000 f9bb 	bl	801295e <USBD_CtlSendStatus>
      break;
 80125e8:	e00c      	b.n	8012604 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80125ea:	6839      	ldr	r1, [r7, #0]
 80125ec:	6878      	ldr	r0, [r7, #4]
 80125ee:	f000 f8eb 	bl	80127c8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80125f2:	4b07      	ldr	r3, [pc, #28]	@ (8012610 <USBD_SetConfig+0x148>)
 80125f4:	781b      	ldrb	r3, [r3, #0]
 80125f6:	4619      	mov	r1, r3
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f7ff f92e 	bl	801185a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80125fe:	2303      	movs	r3, #3
 8012600:	73fb      	strb	r3, [r7, #15]
      break;
 8012602:	bf00      	nop
  }

  return ret;
 8012604:	7bfb      	ldrb	r3, [r7, #15]
}
 8012606:	4618      	mov	r0, r3
 8012608:	3710      	adds	r7, #16
 801260a:	46bd      	mov	sp, r7
 801260c:	bd80      	pop	{r7, pc}
 801260e:	bf00      	nop
 8012610:	20000a3f 	.word	0x20000a3f

08012614 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012614:	b580      	push	{r7, lr}
 8012616:	b082      	sub	sp, #8
 8012618:	af00      	add	r7, sp, #0
 801261a:	6078      	str	r0, [r7, #4]
 801261c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801261e:	683b      	ldr	r3, [r7, #0]
 8012620:	88db      	ldrh	r3, [r3, #6]
 8012622:	2b01      	cmp	r3, #1
 8012624:	d004      	beq.n	8012630 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012626:	6839      	ldr	r1, [r7, #0]
 8012628:	6878      	ldr	r0, [r7, #4]
 801262a:	f000 f8cd 	bl	80127c8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801262e:	e023      	b.n	8012678 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012636:	b2db      	uxtb	r3, r3
 8012638:	2b02      	cmp	r3, #2
 801263a:	dc02      	bgt.n	8012642 <USBD_GetConfig+0x2e>
 801263c:	2b00      	cmp	r3, #0
 801263e:	dc03      	bgt.n	8012648 <USBD_GetConfig+0x34>
 8012640:	e015      	b.n	801266e <USBD_GetConfig+0x5a>
 8012642:	2b03      	cmp	r3, #3
 8012644:	d00b      	beq.n	801265e <USBD_GetConfig+0x4a>
 8012646:	e012      	b.n	801266e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	2200      	movs	r2, #0
 801264c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	3308      	adds	r3, #8
 8012652:	2201      	movs	r2, #1
 8012654:	4619      	mov	r1, r3
 8012656:	6878      	ldr	r0, [r7, #4]
 8012658:	f000 f927 	bl	80128aa <USBD_CtlSendData>
        break;
 801265c:	e00c      	b.n	8012678 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	3304      	adds	r3, #4
 8012662:	2201      	movs	r2, #1
 8012664:	4619      	mov	r1, r3
 8012666:	6878      	ldr	r0, [r7, #4]
 8012668:	f000 f91f 	bl	80128aa <USBD_CtlSendData>
        break;
 801266c:	e004      	b.n	8012678 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801266e:	6839      	ldr	r1, [r7, #0]
 8012670:	6878      	ldr	r0, [r7, #4]
 8012672:	f000 f8a9 	bl	80127c8 <USBD_CtlError>
        break;
 8012676:	bf00      	nop
}
 8012678:	bf00      	nop
 801267a:	3708      	adds	r7, #8
 801267c:	46bd      	mov	sp, r7
 801267e:	bd80      	pop	{r7, pc}

08012680 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012680:	b580      	push	{r7, lr}
 8012682:	b082      	sub	sp, #8
 8012684:	af00      	add	r7, sp, #0
 8012686:	6078      	str	r0, [r7, #4]
 8012688:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012690:	b2db      	uxtb	r3, r3
 8012692:	3b01      	subs	r3, #1
 8012694:	2b02      	cmp	r3, #2
 8012696:	d81e      	bhi.n	80126d6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	88db      	ldrh	r3, [r3, #6]
 801269c:	2b02      	cmp	r3, #2
 801269e:	d004      	beq.n	80126aa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80126a0:	6839      	ldr	r1, [r7, #0]
 80126a2:	6878      	ldr	r0, [r7, #4]
 80126a4:	f000 f890 	bl	80127c8 <USBD_CtlError>
        break;
 80126a8:	e01a      	b.n	80126e0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	2201      	movs	r2, #1
 80126ae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d005      	beq.n	80126c6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	68db      	ldr	r3, [r3, #12]
 80126be:	f043 0202 	orr.w	r2, r3, #2
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	330c      	adds	r3, #12
 80126ca:	2202      	movs	r2, #2
 80126cc:	4619      	mov	r1, r3
 80126ce:	6878      	ldr	r0, [r7, #4]
 80126d0:	f000 f8eb 	bl	80128aa <USBD_CtlSendData>
      break;
 80126d4:	e004      	b.n	80126e0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80126d6:	6839      	ldr	r1, [r7, #0]
 80126d8:	6878      	ldr	r0, [r7, #4]
 80126da:	f000 f875 	bl	80127c8 <USBD_CtlError>
      break;
 80126de:	bf00      	nop
  }
}
 80126e0:	bf00      	nop
 80126e2:	3708      	adds	r7, #8
 80126e4:	46bd      	mov	sp, r7
 80126e6:	bd80      	pop	{r7, pc}

080126e8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b082      	sub	sp, #8
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	6078      	str	r0, [r7, #4]
 80126f0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80126f2:	683b      	ldr	r3, [r7, #0]
 80126f4:	885b      	ldrh	r3, [r3, #2]
 80126f6:	2b01      	cmp	r3, #1
 80126f8:	d106      	bne.n	8012708 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	2201      	movs	r2, #1
 80126fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012702:	6878      	ldr	r0, [r7, #4]
 8012704:	f000 f92b 	bl	801295e <USBD_CtlSendStatus>
  }
}
 8012708:	bf00      	nop
 801270a:	3708      	adds	r7, #8
 801270c:	46bd      	mov	sp, r7
 801270e:	bd80      	pop	{r7, pc}

08012710 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012710:	b580      	push	{r7, lr}
 8012712:	b082      	sub	sp, #8
 8012714:	af00      	add	r7, sp, #0
 8012716:	6078      	str	r0, [r7, #4]
 8012718:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012720:	b2db      	uxtb	r3, r3
 8012722:	3b01      	subs	r3, #1
 8012724:	2b02      	cmp	r3, #2
 8012726:	d80b      	bhi.n	8012740 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012728:	683b      	ldr	r3, [r7, #0]
 801272a:	885b      	ldrh	r3, [r3, #2]
 801272c:	2b01      	cmp	r3, #1
 801272e:	d10c      	bne.n	801274a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	2200      	movs	r2, #0
 8012734:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012738:	6878      	ldr	r0, [r7, #4]
 801273a:	f000 f910 	bl	801295e <USBD_CtlSendStatus>
      }
      break;
 801273e:	e004      	b.n	801274a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012740:	6839      	ldr	r1, [r7, #0]
 8012742:	6878      	ldr	r0, [r7, #4]
 8012744:	f000 f840 	bl	80127c8 <USBD_CtlError>
      break;
 8012748:	e000      	b.n	801274c <USBD_ClrFeature+0x3c>
      break;
 801274a:	bf00      	nop
  }
}
 801274c:	bf00      	nop
 801274e:	3708      	adds	r7, #8
 8012750:	46bd      	mov	sp, r7
 8012752:	bd80      	pop	{r7, pc}

08012754 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012754:	b580      	push	{r7, lr}
 8012756:	b084      	sub	sp, #16
 8012758:	af00      	add	r7, sp, #0
 801275a:	6078      	str	r0, [r7, #4]
 801275c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801275e:	683b      	ldr	r3, [r7, #0]
 8012760:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	781a      	ldrb	r2, [r3, #0]
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801276a:	68fb      	ldr	r3, [r7, #12]
 801276c:	3301      	adds	r3, #1
 801276e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	781a      	ldrb	r2, [r3, #0]
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	3301      	adds	r3, #1
 801277c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801277e:	68f8      	ldr	r0, [r7, #12]
 8012780:	f7ff fa7f 	bl	8011c82 <SWAPBYTE>
 8012784:	4603      	mov	r3, r0
 8012786:	461a      	mov	r2, r3
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801278c:	68fb      	ldr	r3, [r7, #12]
 801278e:	3301      	adds	r3, #1
 8012790:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	3301      	adds	r3, #1
 8012796:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012798:	68f8      	ldr	r0, [r7, #12]
 801279a:	f7ff fa72 	bl	8011c82 <SWAPBYTE>
 801279e:	4603      	mov	r3, r0
 80127a0:	461a      	mov	r2, r3
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	3301      	adds	r3, #1
 80127aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	3301      	adds	r3, #1
 80127b0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80127b2:	68f8      	ldr	r0, [r7, #12]
 80127b4:	f7ff fa65 	bl	8011c82 <SWAPBYTE>
 80127b8:	4603      	mov	r3, r0
 80127ba:	461a      	mov	r2, r3
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	80da      	strh	r2, [r3, #6]
}
 80127c0:	bf00      	nop
 80127c2:	3710      	adds	r7, #16
 80127c4:	46bd      	mov	sp, r7
 80127c6:	bd80      	pop	{r7, pc}

080127c8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80127c8:	b580      	push	{r7, lr}
 80127ca:	b082      	sub	sp, #8
 80127cc:	af00      	add	r7, sp, #0
 80127ce:	6078      	str	r0, [r7, #4]
 80127d0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80127d2:	2180      	movs	r1, #128	@ 0x80
 80127d4:	6878      	ldr	r0, [r7, #4]
 80127d6:	f002 fec5 	bl	8015564 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80127da:	2100      	movs	r1, #0
 80127dc:	6878      	ldr	r0, [r7, #4]
 80127de:	f002 fec1 	bl	8015564 <USBD_LL_StallEP>
}
 80127e2:	bf00      	nop
 80127e4:	3708      	adds	r7, #8
 80127e6:	46bd      	mov	sp, r7
 80127e8:	bd80      	pop	{r7, pc}

080127ea <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80127ea:	b580      	push	{r7, lr}
 80127ec:	b086      	sub	sp, #24
 80127ee:	af00      	add	r7, sp, #0
 80127f0:	60f8      	str	r0, [r7, #12]
 80127f2:	60b9      	str	r1, [r7, #8]
 80127f4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80127f6:	2300      	movs	r3, #0
 80127f8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d036      	beq.n	801286e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012804:	6938      	ldr	r0, [r7, #16]
 8012806:	f000 f836 	bl	8012876 <USBD_GetLen>
 801280a:	4603      	mov	r3, r0
 801280c:	3301      	adds	r3, #1
 801280e:	b29b      	uxth	r3, r3
 8012810:	005b      	lsls	r3, r3, #1
 8012812:	b29a      	uxth	r2, r3
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012818:	7dfb      	ldrb	r3, [r7, #23]
 801281a:	68ba      	ldr	r2, [r7, #8]
 801281c:	4413      	add	r3, r2
 801281e:	687a      	ldr	r2, [r7, #4]
 8012820:	7812      	ldrb	r2, [r2, #0]
 8012822:	701a      	strb	r2, [r3, #0]
  idx++;
 8012824:	7dfb      	ldrb	r3, [r7, #23]
 8012826:	3301      	adds	r3, #1
 8012828:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801282a:	7dfb      	ldrb	r3, [r7, #23]
 801282c:	68ba      	ldr	r2, [r7, #8]
 801282e:	4413      	add	r3, r2
 8012830:	2203      	movs	r2, #3
 8012832:	701a      	strb	r2, [r3, #0]
  idx++;
 8012834:	7dfb      	ldrb	r3, [r7, #23]
 8012836:	3301      	adds	r3, #1
 8012838:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801283a:	e013      	b.n	8012864 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801283c:	7dfb      	ldrb	r3, [r7, #23]
 801283e:	68ba      	ldr	r2, [r7, #8]
 8012840:	4413      	add	r3, r2
 8012842:	693a      	ldr	r2, [r7, #16]
 8012844:	7812      	ldrb	r2, [r2, #0]
 8012846:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012848:	693b      	ldr	r3, [r7, #16]
 801284a:	3301      	adds	r3, #1
 801284c:	613b      	str	r3, [r7, #16]
    idx++;
 801284e:	7dfb      	ldrb	r3, [r7, #23]
 8012850:	3301      	adds	r3, #1
 8012852:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012854:	7dfb      	ldrb	r3, [r7, #23]
 8012856:	68ba      	ldr	r2, [r7, #8]
 8012858:	4413      	add	r3, r2
 801285a:	2200      	movs	r2, #0
 801285c:	701a      	strb	r2, [r3, #0]
    idx++;
 801285e:	7dfb      	ldrb	r3, [r7, #23]
 8012860:	3301      	adds	r3, #1
 8012862:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012864:	693b      	ldr	r3, [r7, #16]
 8012866:	781b      	ldrb	r3, [r3, #0]
 8012868:	2b00      	cmp	r3, #0
 801286a:	d1e7      	bne.n	801283c <USBD_GetString+0x52>
 801286c:	e000      	b.n	8012870 <USBD_GetString+0x86>
    return;
 801286e:	bf00      	nop
  }
}
 8012870:	3718      	adds	r7, #24
 8012872:	46bd      	mov	sp, r7
 8012874:	bd80      	pop	{r7, pc}

08012876 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012876:	b480      	push	{r7}
 8012878:	b085      	sub	sp, #20
 801287a:	af00      	add	r7, sp, #0
 801287c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801287e:	2300      	movs	r3, #0
 8012880:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012886:	e005      	b.n	8012894 <USBD_GetLen+0x1e>
  {
    len++;
 8012888:	7bfb      	ldrb	r3, [r7, #15]
 801288a:	3301      	adds	r3, #1
 801288c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801288e:	68bb      	ldr	r3, [r7, #8]
 8012890:	3301      	adds	r3, #1
 8012892:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012894:	68bb      	ldr	r3, [r7, #8]
 8012896:	781b      	ldrb	r3, [r3, #0]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d1f5      	bne.n	8012888 <USBD_GetLen+0x12>
  }

  return len;
 801289c:	7bfb      	ldrb	r3, [r7, #15]
}
 801289e:	4618      	mov	r0, r3
 80128a0:	3714      	adds	r7, #20
 80128a2:	46bd      	mov	sp, r7
 80128a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a8:	4770      	bx	lr

080128aa <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80128aa:	b580      	push	{r7, lr}
 80128ac:	b084      	sub	sp, #16
 80128ae:	af00      	add	r7, sp, #0
 80128b0:	60f8      	str	r0, [r7, #12]
 80128b2:	60b9      	str	r1, [r7, #8]
 80128b4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	2202      	movs	r2, #2
 80128ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	687a      	ldr	r2, [r7, #4]
 80128c2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	687a      	ldr	r2, [r7, #4]
 80128c8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	68ba      	ldr	r2, [r7, #8]
 80128ce:	2100      	movs	r1, #0
 80128d0:	68f8      	ldr	r0, [r7, #12]
 80128d2:	f002 fed0 	bl	8015676 <USBD_LL_Transmit>

  return USBD_OK;
 80128d6:	2300      	movs	r3, #0
}
 80128d8:	4618      	mov	r0, r3
 80128da:	3710      	adds	r7, #16
 80128dc:	46bd      	mov	sp, r7
 80128de:	bd80      	pop	{r7, pc}

080128e0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80128e0:	b580      	push	{r7, lr}
 80128e2:	b084      	sub	sp, #16
 80128e4:	af00      	add	r7, sp, #0
 80128e6:	60f8      	str	r0, [r7, #12]
 80128e8:	60b9      	str	r1, [r7, #8]
 80128ea:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	68ba      	ldr	r2, [r7, #8]
 80128f0:	2100      	movs	r1, #0
 80128f2:	68f8      	ldr	r0, [r7, #12]
 80128f4:	f002 febf 	bl	8015676 <USBD_LL_Transmit>

  return USBD_OK;
 80128f8:	2300      	movs	r3, #0
}
 80128fa:	4618      	mov	r0, r3
 80128fc:	3710      	adds	r7, #16
 80128fe:	46bd      	mov	sp, r7
 8012900:	bd80      	pop	{r7, pc}

08012902 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012902:	b580      	push	{r7, lr}
 8012904:	b084      	sub	sp, #16
 8012906:	af00      	add	r7, sp, #0
 8012908:	60f8      	str	r0, [r7, #12]
 801290a:	60b9      	str	r1, [r7, #8]
 801290c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801290e:	68fb      	ldr	r3, [r7, #12]
 8012910:	2203      	movs	r2, #3
 8012912:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	687a      	ldr	r2, [r7, #4]
 801291a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	687a      	ldr	r2, [r7, #4]
 8012922:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	68ba      	ldr	r2, [r7, #8]
 801292a:	2100      	movs	r1, #0
 801292c:	68f8      	ldr	r0, [r7, #12]
 801292e:	f002 fec3 	bl	80156b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012932:	2300      	movs	r3, #0
}
 8012934:	4618      	mov	r0, r3
 8012936:	3710      	adds	r7, #16
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}

0801293c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	b084      	sub	sp, #16
 8012940:	af00      	add	r7, sp, #0
 8012942:	60f8      	str	r0, [r7, #12]
 8012944:	60b9      	str	r1, [r7, #8]
 8012946:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	68ba      	ldr	r2, [r7, #8]
 801294c:	2100      	movs	r1, #0
 801294e:	68f8      	ldr	r0, [r7, #12]
 8012950:	f002 feb2 	bl	80156b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012954:	2300      	movs	r3, #0
}
 8012956:	4618      	mov	r0, r3
 8012958:	3710      	adds	r7, #16
 801295a:	46bd      	mov	sp, r7
 801295c:	bd80      	pop	{r7, pc}

0801295e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801295e:	b580      	push	{r7, lr}
 8012960:	b082      	sub	sp, #8
 8012962:	af00      	add	r7, sp, #0
 8012964:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	2204      	movs	r2, #4
 801296a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801296e:	2300      	movs	r3, #0
 8012970:	2200      	movs	r2, #0
 8012972:	2100      	movs	r1, #0
 8012974:	6878      	ldr	r0, [r7, #4]
 8012976:	f002 fe7e 	bl	8015676 <USBD_LL_Transmit>

  return USBD_OK;
 801297a:	2300      	movs	r3, #0
}
 801297c:	4618      	mov	r0, r3
 801297e:	3708      	adds	r7, #8
 8012980:	46bd      	mov	sp, r7
 8012982:	bd80      	pop	{r7, pc}

08012984 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012984:	b580      	push	{r7, lr}
 8012986:	b082      	sub	sp, #8
 8012988:	af00      	add	r7, sp, #0
 801298a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	2205      	movs	r2, #5
 8012990:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012994:	2300      	movs	r3, #0
 8012996:	2200      	movs	r2, #0
 8012998:	2100      	movs	r1, #0
 801299a:	6878      	ldr	r0, [r7, #4]
 801299c:	f002 fe8c 	bl	80156b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80129a0:	2300      	movs	r3, #0
}
 80129a2:	4618      	mov	r0, r3
 80129a4:	3708      	adds	r7, #8
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}

080129aa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80129aa:	b480      	push	{r7}
 80129ac:	b085      	sub	sp, #20
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	4603      	mov	r3, r0
 80129b2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80129b4:	2300      	movs	r3, #0
 80129b6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80129b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80129bc:	2b84      	cmp	r3, #132	@ 0x84
 80129be:	d005      	beq.n	80129cc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80129c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	4413      	add	r3, r2
 80129c8:	3303      	adds	r3, #3
 80129ca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80129cc:	68fb      	ldr	r3, [r7, #12]
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	3714      	adds	r7, #20
 80129d2:	46bd      	mov	sp, r7
 80129d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d8:	4770      	bx	lr

080129da <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80129da:	b480      	push	{r7}
 80129dc:	b083      	sub	sp, #12
 80129de:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80129e0:	f3ef 8305 	mrs	r3, IPSR
 80129e4:	607b      	str	r3, [r7, #4]
  return(result);
 80129e6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	bf14      	ite	ne
 80129ec:	2301      	movne	r3, #1
 80129ee:	2300      	moveq	r3, #0
 80129f0:	b2db      	uxtb	r3, r3
}
 80129f2:	4618      	mov	r0, r3
 80129f4:	370c      	adds	r7, #12
 80129f6:	46bd      	mov	sp, r7
 80129f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129fc:	4770      	bx	lr

080129fe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80129fe:	b580      	push	{r7, lr}
 8012a00:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012a02:	f001 f81d 	bl	8013a40 <vTaskStartScheduler>
  
  return osOK;
 8012a06:	2300      	movs	r3, #0
}
 8012a08:	4618      	mov	r0, r3
 8012a0a:	bd80      	pop	{r7, pc}

08012a0c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a0e:	b087      	sub	sp, #28
 8012a10:	af02      	add	r7, sp, #8
 8012a12:	6078      	str	r0, [r7, #4]
 8012a14:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	685c      	ldr	r4, [r3, #4]
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a22:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	f7ff ffbd 	bl	80129aa <makeFreeRtosPriority>
 8012a30:	4602      	mov	r2, r0
 8012a32:	f107 030c 	add.w	r3, r7, #12
 8012a36:	9301      	str	r3, [sp, #4]
 8012a38:	9200      	str	r2, [sp, #0]
 8012a3a:	683b      	ldr	r3, [r7, #0]
 8012a3c:	4632      	mov	r2, r6
 8012a3e:	4629      	mov	r1, r5
 8012a40:	4620      	mov	r0, r4
 8012a42:	f000 fe93 	bl	801376c <xTaskCreate>
 8012a46:	4603      	mov	r3, r0
 8012a48:	2b01      	cmp	r3, #1
 8012a4a:	d001      	beq.n	8012a50 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	e000      	b.n	8012a52 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8012a50:	68fb      	ldr	r3, [r7, #12]
}
 8012a52:	4618      	mov	r0, r3
 8012a54:	3714      	adds	r7, #20
 8012a56:	46bd      	mov	sp, r7
 8012a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08012a5c <osThreadYield>:
* @brief  Pass control to next thread that is in state \b READY.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadYield shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadYield (void)
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	af00      	add	r7, sp, #0
  taskYIELD();
 8012a60:	4b06      	ldr	r3, [pc, #24]	@ (8012a7c <osThreadYield+0x20>)
 8012a62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a66:	601a      	str	r2, [r3, #0]
 8012a68:	f3bf 8f4f 	dsb	sy
 8012a6c:	f3bf 8f6f 	isb	sy
  
  return osOK;
 8012a70:	2300      	movs	r3, #0
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	46bd      	mov	sp, r7
 8012a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a7a:	4770      	bx	lr
 8012a7c:	e000ed04 	.word	0xe000ed04

08012a80 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	b084      	sub	sp, #16
 8012a84:	af00      	add	r7, sp, #0
 8012a86:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d001      	beq.n	8012a96 <osDelay+0x16>
 8012a92:	68fb      	ldr	r3, [r7, #12]
 8012a94:	e000      	b.n	8012a98 <osDelay+0x18>
 8012a96:	2301      	movs	r3, #1
 8012a98:	4618      	mov	r0, r3
 8012a9a:	f000 ff9b 	bl	80139d4 <vTaskDelay>
  
  return osOK;
 8012a9e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	3710      	adds	r7, #16
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8012aa8:	b580      	push	{r7, lr}
 8012aaa:	b084      	sub	sp, #16
 8012aac:	af00      	add	r7, sp, #0
 8012aae:	6078      	str	r0, [r7, #4]
 8012ab0:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8012ab2:	683b      	ldr	r3, [r7, #0]
 8012ab4:	2b01      	cmp	r3, #1
 8012ab6:	d110      	bne.n	8012ada <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 8012ab8:	2203      	movs	r2, #3
 8012aba:	2100      	movs	r1, #0
 8012abc:	2001      	movs	r0, #1
 8012abe:	f000 f9b3 	bl	8012e28 <xQueueGenericCreate>
 8012ac2:	60f8      	str	r0, [r7, #12]
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d005      	beq.n	8012ad6 <osSemaphoreCreate+0x2e>
 8012aca:	2300      	movs	r3, #0
 8012acc:	2200      	movs	r2, #0
 8012ace:	2100      	movs	r1, #0
 8012ad0:	68f8      	ldr	r0, [r7, #12]
 8012ad2:	f000 f9ff 	bl	8012ed4 <xQueueGenericSend>
    return sema;
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	e000      	b.n	8012adc <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 8012ada:	2300      	movs	r3, #0
#endif
  }
#endif
}
 8012adc:	4618      	mov	r0, r3
 8012ade:	3710      	adds	r7, #16
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	bd80      	pop	{r7, pc}

08012ae4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8012ae4:	b580      	push	{r7, lr}
 8012ae6:	b084      	sub	sp, #16
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	6078      	str	r0, [r7, #4]
 8012aec:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8012aee:	2300      	movs	r3, #0
 8012af0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d101      	bne.n	8012afc <osSemaphoreWait+0x18>
    return osErrorParameter;
 8012af8:	2380      	movs	r3, #128	@ 0x80
 8012afa:	e03a      	b.n	8012b72 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8012afc:	2300      	movs	r3, #0
 8012afe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8012b00:	683b      	ldr	r3, [r7, #0]
 8012b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b06:	d103      	bne.n	8012b10 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8012b08:	f04f 33ff 	mov.w	r3, #4294967295
 8012b0c:	60fb      	str	r3, [r7, #12]
 8012b0e:	e009      	b.n	8012b24 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d006      	beq.n	8012b24 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8012b16:	683b      	ldr	r3, [r7, #0]
 8012b18:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d101      	bne.n	8012b24 <osSemaphoreWait+0x40>
      ticks = 1;
 8012b20:	2301      	movs	r3, #1
 8012b22:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8012b24:	f7ff ff59 	bl	80129da <inHandlerMode>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d017      	beq.n	8012b5e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012b2e:	f107 0308 	add.w	r3, r7, #8
 8012b32:	461a      	mov	r2, r3
 8012b34:	2100      	movs	r1, #0
 8012b36:	6878      	ldr	r0, [r7, #4]
 8012b38:	f000 fc6e 	bl	8013418 <xQueueReceiveFromISR>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	2b01      	cmp	r3, #1
 8012b40:	d001      	beq.n	8012b46 <osSemaphoreWait+0x62>
      return osErrorOS;
 8012b42:	23ff      	movs	r3, #255	@ 0xff
 8012b44:	e015      	b.n	8012b72 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8012b46:	68bb      	ldr	r3, [r7, #8]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d011      	beq.n	8012b70 <osSemaphoreWait+0x8c>
 8012b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8012b7c <osSemaphoreWait+0x98>)
 8012b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012b52:	601a      	str	r2, [r3, #0]
 8012b54:	f3bf 8f4f 	dsb	sy
 8012b58:	f3bf 8f6f 	isb	sy
 8012b5c:	e008      	b.n	8012b70 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8012b5e:	68f9      	ldr	r1, [r7, #12]
 8012b60:	6878      	ldr	r0, [r7, #4]
 8012b62:	f000 fb49 	bl	80131f8 <xQueueSemaphoreTake>
 8012b66:	4603      	mov	r3, r0
 8012b68:	2b01      	cmp	r3, #1
 8012b6a:	d001      	beq.n	8012b70 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8012b6c:	23ff      	movs	r3, #255	@ 0xff
 8012b6e:	e000      	b.n	8012b72 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8012b70:	2300      	movs	r3, #0
}
 8012b72:	4618      	mov	r0, r3
 8012b74:	3710      	adds	r7, #16
 8012b76:	46bd      	mov	sp, r7
 8012b78:	bd80      	pop	{r7, pc}
 8012b7a:	bf00      	nop
 8012b7c:	e000ed04 	.word	0xe000ed04

08012b80 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8012b80:	b580      	push	{r7, lr}
 8012b82:	b084      	sub	sp, #16
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8012b88:	2300      	movs	r3, #0
 8012b8a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8012b90:	f7ff ff23 	bl	80129da <inHandlerMode>
 8012b94:	4603      	mov	r3, r0
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d016      	beq.n	8012bc8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8012b9a:	f107 0308 	add.w	r3, r7, #8
 8012b9e:	4619      	mov	r1, r3
 8012ba0:	6878      	ldr	r0, [r7, #4]
 8012ba2:	f000 fa99 	bl	80130d8 <xQueueGiveFromISR>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	2b01      	cmp	r3, #1
 8012baa:	d001      	beq.n	8012bb0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8012bac:	23ff      	movs	r3, #255	@ 0xff
 8012bae:	e017      	b.n	8012be0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012bb0:	68bb      	ldr	r3, [r7, #8]
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d013      	beq.n	8012bde <osSemaphoreRelease+0x5e>
 8012bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8012be8 <osSemaphoreRelease+0x68>)
 8012bb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012bbc:	601a      	str	r2, [r3, #0]
 8012bbe:	f3bf 8f4f 	dsb	sy
 8012bc2:	f3bf 8f6f 	isb	sy
 8012bc6:	e00a      	b.n	8012bde <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8012bc8:	2300      	movs	r3, #0
 8012bca:	2200      	movs	r2, #0
 8012bcc:	2100      	movs	r1, #0
 8012bce:	6878      	ldr	r0, [r7, #4]
 8012bd0:	f000 f980 	bl	8012ed4 <xQueueGenericSend>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	2b01      	cmp	r3, #1
 8012bd8:	d001      	beq.n	8012bde <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8012bda:	23ff      	movs	r3, #255	@ 0xff
 8012bdc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8012bde:	68fb      	ldr	r3, [r7, #12]
}
 8012be0:	4618      	mov	r0, r3
 8012be2:	3710      	adds	r7, #16
 8012be4:	46bd      	mov	sp, r7
 8012be6:	bd80      	pop	{r7, pc}
 8012be8:	e000ed04 	.word	0xe000ed04

08012bec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012bec:	b480      	push	{r7}
 8012bee:	b083      	sub	sp, #12
 8012bf0:	af00      	add	r7, sp, #0
 8012bf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	f103 0208 	add.w	r2, r3, #8
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	f04f 32ff 	mov.w	r2, #4294967295
 8012c04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	f103 0208 	add.w	r2, r3, #8
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	f103 0208 	add.w	r2, r3, #8
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012c20:	bf00      	nop
 8012c22:	370c      	adds	r7, #12
 8012c24:	46bd      	mov	sp, r7
 8012c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c2a:	4770      	bx	lr

08012c2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012c2c:	b480      	push	{r7}
 8012c2e:	b083      	sub	sp, #12
 8012c30:	af00      	add	r7, sp, #0
 8012c32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	2200      	movs	r2, #0
 8012c38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012c3a:	bf00      	nop
 8012c3c:	370c      	adds	r7, #12
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c44:	4770      	bx	lr

08012c46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012c46:	b480      	push	{r7}
 8012c48:	b085      	sub	sp, #20
 8012c4a:	af00      	add	r7, sp, #0
 8012c4c:	6078      	str	r0, [r7, #4]
 8012c4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	685b      	ldr	r3, [r3, #4]
 8012c54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012c56:	683b      	ldr	r3, [r7, #0]
 8012c58:	68fa      	ldr	r2, [r7, #12]
 8012c5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	689a      	ldr	r2, [r3, #8]
 8012c60:	683b      	ldr	r3, [r7, #0]
 8012c62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	689b      	ldr	r3, [r3, #8]
 8012c68:	683a      	ldr	r2, [r7, #0]
 8012c6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	683a      	ldr	r2, [r7, #0]
 8012c70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	687a      	ldr	r2, [r7, #4]
 8012c76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	1c5a      	adds	r2, r3, #1
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	601a      	str	r2, [r3, #0]
}
 8012c82:	bf00      	nop
 8012c84:	3714      	adds	r7, #20
 8012c86:	46bd      	mov	sp, r7
 8012c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c8c:	4770      	bx	lr

08012c8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012c8e:	b480      	push	{r7}
 8012c90:	b085      	sub	sp, #20
 8012c92:	af00      	add	r7, sp, #0
 8012c94:	6078      	str	r0, [r7, #4]
 8012c96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012c98:	683b      	ldr	r3, [r7, #0]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012c9e:	68bb      	ldr	r3, [r7, #8]
 8012ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ca4:	d103      	bne.n	8012cae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	691b      	ldr	r3, [r3, #16]
 8012caa:	60fb      	str	r3, [r7, #12]
 8012cac:	e00c      	b.n	8012cc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	3308      	adds	r3, #8
 8012cb2:	60fb      	str	r3, [r7, #12]
 8012cb4:	e002      	b.n	8012cbc <vListInsert+0x2e>
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	685b      	ldr	r3, [r3, #4]
 8012cba:	60fb      	str	r3, [r7, #12]
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	685b      	ldr	r3, [r3, #4]
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	68ba      	ldr	r2, [r7, #8]
 8012cc4:	429a      	cmp	r2, r3
 8012cc6:	d2f6      	bcs.n	8012cb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	685a      	ldr	r2, [r3, #4]
 8012ccc:	683b      	ldr	r3, [r7, #0]
 8012cce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	685b      	ldr	r3, [r3, #4]
 8012cd4:	683a      	ldr	r2, [r7, #0]
 8012cd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	68fa      	ldr	r2, [r7, #12]
 8012cdc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	683a      	ldr	r2, [r7, #0]
 8012ce2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012ce4:	683b      	ldr	r3, [r7, #0]
 8012ce6:	687a      	ldr	r2, [r7, #4]
 8012ce8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	681b      	ldr	r3, [r3, #0]
 8012cee:	1c5a      	adds	r2, r3, #1
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	601a      	str	r2, [r3, #0]
}
 8012cf4:	bf00      	nop
 8012cf6:	3714      	adds	r7, #20
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cfe:	4770      	bx	lr

08012d00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012d00:	b480      	push	{r7}
 8012d02:	b085      	sub	sp, #20
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	691b      	ldr	r3, [r3, #16]
 8012d0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	685b      	ldr	r3, [r3, #4]
 8012d12:	687a      	ldr	r2, [r7, #4]
 8012d14:	6892      	ldr	r2, [r2, #8]
 8012d16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	689b      	ldr	r3, [r3, #8]
 8012d1c:	687a      	ldr	r2, [r7, #4]
 8012d1e:	6852      	ldr	r2, [r2, #4]
 8012d20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012d22:	68fb      	ldr	r3, [r7, #12]
 8012d24:	685b      	ldr	r3, [r3, #4]
 8012d26:	687a      	ldr	r2, [r7, #4]
 8012d28:	429a      	cmp	r2, r3
 8012d2a:	d103      	bne.n	8012d34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	689a      	ldr	r2, [r3, #8]
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	2200      	movs	r2, #0
 8012d38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	1e5a      	subs	r2, r3, #1
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	681b      	ldr	r3, [r3, #0]
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	3714      	adds	r7, #20
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d52:	4770      	bx	lr

08012d54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b084      	sub	sp, #16
 8012d58:	af00      	add	r7, sp, #0
 8012d5a:	6078      	str	r0, [r7, #4]
 8012d5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d10b      	bne.n	8012d80 <xQueueGenericReset+0x2c>
	__asm volatile
 8012d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d6c:	f383 8811 	msr	BASEPRI, r3
 8012d70:	f3bf 8f6f 	isb	sy
 8012d74:	f3bf 8f4f 	dsb	sy
 8012d78:	60bb      	str	r3, [r7, #8]
}
 8012d7a:	bf00      	nop
 8012d7c:	bf00      	nop
 8012d7e:	e7fd      	b.n	8012d7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012d80:	f001 fd8a 	bl	8014898 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	681a      	ldr	r2, [r3, #0]
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012d8c:	68f9      	ldr	r1, [r7, #12]
 8012d8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012d90:	fb01 f303 	mul.w	r3, r1, r3
 8012d94:	441a      	add	r2, r3
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	681a      	ldr	r2, [r3, #0]
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	681a      	ldr	r2, [r3, #0]
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012db0:	3b01      	subs	r3, #1
 8012db2:	68f9      	ldr	r1, [r7, #12]
 8012db4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012db6:	fb01 f303 	mul.w	r3, r1, r3
 8012dba:	441a      	add	r2, r3
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	22ff      	movs	r2, #255	@ 0xff
 8012dc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	22ff      	movs	r2, #255	@ 0xff
 8012dcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8012dd0:	683b      	ldr	r3, [r7, #0]
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d114      	bne.n	8012e00 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	691b      	ldr	r3, [r3, #16]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d01a      	beq.n	8012e14 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	3310      	adds	r3, #16
 8012de2:	4618      	mov	r0, r3
 8012de4:	f001 f85e 	bl	8013ea4 <xTaskRemoveFromEventList>
 8012de8:	4603      	mov	r3, r0
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d012      	beq.n	8012e14 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012dee:	4b0d      	ldr	r3, [pc, #52]	@ (8012e24 <xQueueGenericReset+0xd0>)
 8012df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012df4:	601a      	str	r2, [r3, #0]
 8012df6:	f3bf 8f4f 	dsb	sy
 8012dfa:	f3bf 8f6f 	isb	sy
 8012dfe:	e009      	b.n	8012e14 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	3310      	adds	r3, #16
 8012e04:	4618      	mov	r0, r3
 8012e06:	f7ff fef1 	bl	8012bec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	3324      	adds	r3, #36	@ 0x24
 8012e0e:	4618      	mov	r0, r3
 8012e10:	f7ff feec 	bl	8012bec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012e14:	f001 fd72 	bl	80148fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012e18:	2301      	movs	r3, #1
}
 8012e1a:	4618      	mov	r0, r3
 8012e1c:	3710      	adds	r7, #16
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	bd80      	pop	{r7, pc}
 8012e22:	bf00      	nop
 8012e24:	e000ed04 	.word	0xe000ed04

08012e28 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b08a      	sub	sp, #40	@ 0x28
 8012e2c:	af02      	add	r7, sp, #8
 8012e2e:	60f8      	str	r0, [r7, #12]
 8012e30:	60b9      	str	r1, [r7, #8]
 8012e32:	4613      	mov	r3, r2
 8012e34:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d10b      	bne.n	8012e54 <xQueueGenericCreate+0x2c>
	__asm volatile
 8012e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e40:	f383 8811 	msr	BASEPRI, r3
 8012e44:	f3bf 8f6f 	isb	sy
 8012e48:	f3bf 8f4f 	dsb	sy
 8012e4c:	613b      	str	r3, [r7, #16]
}
 8012e4e:	bf00      	nop
 8012e50:	bf00      	nop
 8012e52:	e7fd      	b.n	8012e50 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	68ba      	ldr	r2, [r7, #8]
 8012e58:	fb02 f303 	mul.w	r3, r2, r3
 8012e5c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012e5e:	69fb      	ldr	r3, [r7, #28]
 8012e60:	3348      	adds	r3, #72	@ 0x48
 8012e62:	4618      	mov	r0, r3
 8012e64:	f001 fe3a 	bl	8014adc <pvPortMalloc>
 8012e68:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012e6a:	69bb      	ldr	r3, [r7, #24]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d00d      	beq.n	8012e8c <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012e70:	69bb      	ldr	r3, [r7, #24]
 8012e72:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012e74:	697b      	ldr	r3, [r7, #20]
 8012e76:	3348      	adds	r3, #72	@ 0x48
 8012e78:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012e7a:	79fa      	ldrb	r2, [r7, #7]
 8012e7c:	69bb      	ldr	r3, [r7, #24]
 8012e7e:	9300      	str	r3, [sp, #0]
 8012e80:	4613      	mov	r3, r2
 8012e82:	697a      	ldr	r2, [r7, #20]
 8012e84:	68b9      	ldr	r1, [r7, #8]
 8012e86:	68f8      	ldr	r0, [r7, #12]
 8012e88:	f000 f805 	bl	8012e96 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012e8c:	69bb      	ldr	r3, [r7, #24]
	}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3720      	adds	r7, #32
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}

08012e96 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012e96:	b580      	push	{r7, lr}
 8012e98:	b084      	sub	sp, #16
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	60f8      	str	r0, [r7, #12]
 8012e9e:	60b9      	str	r1, [r7, #8]
 8012ea0:	607a      	str	r2, [r7, #4]
 8012ea2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012ea4:	68bb      	ldr	r3, [r7, #8]
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d103      	bne.n	8012eb2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012eaa:	69bb      	ldr	r3, [r7, #24]
 8012eac:	69ba      	ldr	r2, [r7, #24]
 8012eae:	601a      	str	r2, [r3, #0]
 8012eb0:	e002      	b.n	8012eb8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012eb2:	69bb      	ldr	r3, [r7, #24]
 8012eb4:	687a      	ldr	r2, [r7, #4]
 8012eb6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012eb8:	69bb      	ldr	r3, [r7, #24]
 8012eba:	68fa      	ldr	r2, [r7, #12]
 8012ebc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012ebe:	69bb      	ldr	r3, [r7, #24]
 8012ec0:	68ba      	ldr	r2, [r7, #8]
 8012ec2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012ec4:	2101      	movs	r1, #1
 8012ec6:	69b8      	ldr	r0, [r7, #24]
 8012ec8:	f7ff ff44 	bl	8012d54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012ecc:	bf00      	nop
 8012ece:	3710      	adds	r7, #16
 8012ed0:	46bd      	mov	sp, r7
 8012ed2:	bd80      	pop	{r7, pc}

08012ed4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012ed4:	b580      	push	{r7, lr}
 8012ed6:	b08e      	sub	sp, #56	@ 0x38
 8012ed8:	af00      	add	r7, sp, #0
 8012eda:	60f8      	str	r0, [r7, #12]
 8012edc:	60b9      	str	r1, [r7, #8]
 8012ede:	607a      	str	r2, [r7, #4]
 8012ee0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012ee6:	68fb      	ldr	r3, [r7, #12]
 8012ee8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d10b      	bne.n	8012f08 <xQueueGenericSend+0x34>
	__asm volatile
 8012ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ef4:	f383 8811 	msr	BASEPRI, r3
 8012ef8:	f3bf 8f6f 	isb	sy
 8012efc:	f3bf 8f4f 	dsb	sy
 8012f00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012f02:	bf00      	nop
 8012f04:	bf00      	nop
 8012f06:	e7fd      	b.n	8012f04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012f08:	68bb      	ldr	r3, [r7, #8]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d103      	bne.n	8012f16 <xQueueGenericSend+0x42>
 8012f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d101      	bne.n	8012f1a <xQueueGenericSend+0x46>
 8012f16:	2301      	movs	r3, #1
 8012f18:	e000      	b.n	8012f1c <xQueueGenericSend+0x48>
 8012f1a:	2300      	movs	r3, #0
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d10b      	bne.n	8012f38 <xQueueGenericSend+0x64>
	__asm volatile
 8012f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f24:	f383 8811 	msr	BASEPRI, r3
 8012f28:	f3bf 8f6f 	isb	sy
 8012f2c:	f3bf 8f4f 	dsb	sy
 8012f30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012f32:	bf00      	nop
 8012f34:	bf00      	nop
 8012f36:	e7fd      	b.n	8012f34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012f38:	683b      	ldr	r3, [r7, #0]
 8012f3a:	2b02      	cmp	r3, #2
 8012f3c:	d103      	bne.n	8012f46 <xQueueGenericSend+0x72>
 8012f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012f42:	2b01      	cmp	r3, #1
 8012f44:	d101      	bne.n	8012f4a <xQueueGenericSend+0x76>
 8012f46:	2301      	movs	r3, #1
 8012f48:	e000      	b.n	8012f4c <xQueueGenericSend+0x78>
 8012f4a:	2300      	movs	r3, #0
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d10b      	bne.n	8012f68 <xQueueGenericSend+0x94>
	__asm volatile
 8012f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f54:	f383 8811 	msr	BASEPRI, r3
 8012f58:	f3bf 8f6f 	isb	sy
 8012f5c:	f3bf 8f4f 	dsb	sy
 8012f60:	623b      	str	r3, [r7, #32]
}
 8012f62:	bf00      	nop
 8012f64:	bf00      	nop
 8012f66:	e7fd      	b.n	8012f64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012f68:	f001 f93c 	bl	80141e4 <xTaskGetSchedulerState>
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d102      	bne.n	8012f78 <xQueueGenericSend+0xa4>
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d101      	bne.n	8012f7c <xQueueGenericSend+0xa8>
 8012f78:	2301      	movs	r3, #1
 8012f7a:	e000      	b.n	8012f7e <xQueueGenericSend+0xaa>
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d10b      	bne.n	8012f9a <xQueueGenericSend+0xc6>
	__asm volatile
 8012f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f86:	f383 8811 	msr	BASEPRI, r3
 8012f8a:	f3bf 8f6f 	isb	sy
 8012f8e:	f3bf 8f4f 	dsb	sy
 8012f92:	61fb      	str	r3, [r7, #28]
}
 8012f94:	bf00      	nop
 8012f96:	bf00      	nop
 8012f98:	e7fd      	b.n	8012f96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012f9a:	f001 fc7d 	bl	8014898 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	d302      	bcc.n	8012fb0 <xQueueGenericSend+0xdc>
 8012faa:	683b      	ldr	r3, [r7, #0]
 8012fac:	2b02      	cmp	r3, #2
 8012fae:	d129      	bne.n	8013004 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012fb0:	683a      	ldr	r2, [r7, #0]
 8012fb2:	68b9      	ldr	r1, [r7, #8]
 8012fb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012fb6:	f000 fac9 	bl	801354c <prvCopyDataToQueue>
 8012fba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d010      	beq.n	8012fe6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fc6:	3324      	adds	r3, #36	@ 0x24
 8012fc8:	4618      	mov	r0, r3
 8012fca:	f000 ff6b 	bl	8013ea4 <xTaskRemoveFromEventList>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d013      	beq.n	8012ffc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012fd4:	4b3f      	ldr	r3, [pc, #252]	@ (80130d4 <xQueueGenericSend+0x200>)
 8012fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012fda:	601a      	str	r2, [r3, #0]
 8012fdc:	f3bf 8f4f 	dsb	sy
 8012fe0:	f3bf 8f6f 	isb	sy
 8012fe4:	e00a      	b.n	8012ffc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d007      	beq.n	8012ffc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8012fec:	4b39      	ldr	r3, [pc, #228]	@ (80130d4 <xQueueGenericSend+0x200>)
 8012fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ff2:	601a      	str	r2, [r3, #0]
 8012ff4:	f3bf 8f4f 	dsb	sy
 8012ff8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8012ffc:	f001 fc7e 	bl	80148fc <vPortExitCritical>
				return pdPASS;
 8013000:	2301      	movs	r3, #1
 8013002:	e063      	b.n	80130cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	2b00      	cmp	r3, #0
 8013008:	d103      	bne.n	8013012 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801300a:	f001 fc77 	bl	80148fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801300e:	2300      	movs	r3, #0
 8013010:	e05c      	b.n	80130cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013014:	2b00      	cmp	r3, #0
 8013016:	d106      	bne.n	8013026 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013018:	f107 0314 	add.w	r3, r7, #20
 801301c:	4618      	mov	r0, r3
 801301e:	f000 ffa5 	bl	8013f6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013022:	2301      	movs	r3, #1
 8013024:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013026:	f001 fc69 	bl	80148fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801302a:	f000 fd53 	bl	8013ad4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801302e:	f001 fc33 	bl	8014898 <vPortEnterCritical>
 8013032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013038:	b25b      	sxtb	r3, r3
 801303a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801303e:	d103      	bne.n	8013048 <xQueueGenericSend+0x174>
 8013040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013042:	2200      	movs	r2, #0
 8013044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801304a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801304e:	b25b      	sxtb	r3, r3
 8013050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013054:	d103      	bne.n	801305e <xQueueGenericSend+0x18a>
 8013056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013058:	2200      	movs	r2, #0
 801305a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801305e:	f001 fc4d 	bl	80148fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013062:	1d3a      	adds	r2, r7, #4
 8013064:	f107 0314 	add.w	r3, r7, #20
 8013068:	4611      	mov	r1, r2
 801306a:	4618      	mov	r0, r3
 801306c:	f000 ff94 	bl	8013f98 <xTaskCheckForTimeOut>
 8013070:	4603      	mov	r3, r0
 8013072:	2b00      	cmp	r3, #0
 8013074:	d124      	bne.n	80130c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013076:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013078:	f000 fb60 	bl	801373c <prvIsQueueFull>
 801307c:	4603      	mov	r3, r0
 801307e:	2b00      	cmp	r3, #0
 8013080:	d018      	beq.n	80130b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013084:	3310      	adds	r3, #16
 8013086:	687a      	ldr	r2, [r7, #4]
 8013088:	4611      	mov	r1, r2
 801308a:	4618      	mov	r0, r3
 801308c:	f000 fee4 	bl	8013e58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8013090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013092:	f000 faeb 	bl	801366c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013096:	f000 fd2b 	bl	8013af0 <xTaskResumeAll>
 801309a:	4603      	mov	r3, r0
 801309c:	2b00      	cmp	r3, #0
 801309e:	f47f af7c 	bne.w	8012f9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80130a2:	4b0c      	ldr	r3, [pc, #48]	@ (80130d4 <xQueueGenericSend+0x200>)
 80130a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80130a8:	601a      	str	r2, [r3, #0]
 80130aa:	f3bf 8f4f 	dsb	sy
 80130ae:	f3bf 8f6f 	isb	sy
 80130b2:	e772      	b.n	8012f9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80130b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80130b6:	f000 fad9 	bl	801366c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80130ba:	f000 fd19 	bl	8013af0 <xTaskResumeAll>
 80130be:	e76c      	b.n	8012f9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80130c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80130c2:	f000 fad3 	bl	801366c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80130c6:	f000 fd13 	bl	8013af0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80130ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80130cc:	4618      	mov	r0, r3
 80130ce:	3738      	adds	r7, #56	@ 0x38
 80130d0:	46bd      	mov	sp, r7
 80130d2:	bd80      	pop	{r7, pc}
 80130d4:	e000ed04 	.word	0xe000ed04

080130d8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80130d8:	b580      	push	{r7, lr}
 80130da:	b08e      	sub	sp, #56	@ 0x38
 80130dc:	af00      	add	r7, sp, #0
 80130de:	6078      	str	r0, [r7, #4]
 80130e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80130e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d10b      	bne.n	8013104 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80130ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130f0:	f383 8811 	msr	BASEPRI, r3
 80130f4:	f3bf 8f6f 	isb	sy
 80130f8:	f3bf 8f4f 	dsb	sy
 80130fc:	623b      	str	r3, [r7, #32]
}
 80130fe:	bf00      	nop
 8013100:	bf00      	nop
 8013102:	e7fd      	b.n	8013100 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013108:	2b00      	cmp	r3, #0
 801310a:	d00b      	beq.n	8013124 <xQueueGiveFromISR+0x4c>
	__asm volatile
 801310c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013110:	f383 8811 	msr	BASEPRI, r3
 8013114:	f3bf 8f6f 	isb	sy
 8013118:	f3bf 8f4f 	dsb	sy
 801311c:	61fb      	str	r3, [r7, #28]
}
 801311e:	bf00      	nop
 8013120:	bf00      	nop
 8013122:	e7fd      	b.n	8013120 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d103      	bne.n	8013134 <xQueueGiveFromISR+0x5c>
 801312c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801312e:	689b      	ldr	r3, [r3, #8]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d101      	bne.n	8013138 <xQueueGiveFromISR+0x60>
 8013134:	2301      	movs	r3, #1
 8013136:	e000      	b.n	801313a <xQueueGiveFromISR+0x62>
 8013138:	2300      	movs	r3, #0
 801313a:	2b00      	cmp	r3, #0
 801313c:	d10b      	bne.n	8013156 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801313e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013142:	f383 8811 	msr	BASEPRI, r3
 8013146:	f3bf 8f6f 	isb	sy
 801314a:	f3bf 8f4f 	dsb	sy
 801314e:	61bb      	str	r3, [r7, #24]
}
 8013150:	bf00      	nop
 8013152:	bf00      	nop
 8013154:	e7fd      	b.n	8013152 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013156:	f001 fc7f 	bl	8014a58 <vPortValidateInterruptPriority>
	__asm volatile
 801315a:	f3ef 8211 	mrs	r2, BASEPRI
 801315e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013162:	f383 8811 	msr	BASEPRI, r3
 8013166:	f3bf 8f6f 	isb	sy
 801316a:	f3bf 8f4f 	dsb	sy
 801316e:	617a      	str	r2, [r7, #20]
 8013170:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8013172:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013174:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801317a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801317c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801317e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013180:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013182:	429a      	cmp	r2, r3
 8013184:	d22b      	bcs.n	80131de <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013188:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801318c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013192:	1c5a      	adds	r2, r3, #1
 8013194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013196:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013198:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801319c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131a0:	d112      	bne.n	80131c8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80131a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d016      	beq.n	80131d8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80131aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131ac:	3324      	adds	r3, #36	@ 0x24
 80131ae:	4618      	mov	r0, r3
 80131b0:	f000 fe78 	bl	8013ea4 <xTaskRemoveFromEventList>
 80131b4:	4603      	mov	r3, r0
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d00e      	beq.n	80131d8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80131ba:	683b      	ldr	r3, [r7, #0]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d00b      	beq.n	80131d8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80131c0:	683b      	ldr	r3, [r7, #0]
 80131c2:	2201      	movs	r2, #1
 80131c4:	601a      	str	r2, [r3, #0]
 80131c6:	e007      	b.n	80131d8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80131c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80131cc:	3301      	adds	r3, #1
 80131ce:	b2db      	uxtb	r3, r3
 80131d0:	b25a      	sxtb	r2, r3
 80131d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80131d8:	2301      	movs	r3, #1
 80131da:	637b      	str	r3, [r7, #52]	@ 0x34
 80131dc:	e001      	b.n	80131e2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80131de:	2300      	movs	r3, #0
 80131e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80131e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80131e4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	f383 8811 	msr	BASEPRI, r3
}
 80131ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80131ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80131f0:	4618      	mov	r0, r3
 80131f2:	3738      	adds	r7, #56	@ 0x38
 80131f4:	46bd      	mov	sp, r7
 80131f6:	bd80      	pop	{r7, pc}

080131f8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80131f8:	b580      	push	{r7, lr}
 80131fa:	b08e      	sub	sp, #56	@ 0x38
 80131fc:	af00      	add	r7, sp, #0
 80131fe:	6078      	str	r0, [r7, #4]
 8013200:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013202:	2300      	movs	r3, #0
 8013204:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801320a:	2300      	movs	r3, #0
 801320c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801320e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013210:	2b00      	cmp	r3, #0
 8013212:	d10b      	bne.n	801322c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8013214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013218:	f383 8811 	msr	BASEPRI, r3
 801321c:	f3bf 8f6f 	isb	sy
 8013220:	f3bf 8f4f 	dsb	sy
 8013224:	623b      	str	r3, [r7, #32]
}
 8013226:	bf00      	nop
 8013228:	bf00      	nop
 801322a:	e7fd      	b.n	8013228 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801322c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013230:	2b00      	cmp	r3, #0
 8013232:	d00b      	beq.n	801324c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8013234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013238:	f383 8811 	msr	BASEPRI, r3
 801323c:	f3bf 8f6f 	isb	sy
 8013240:	f3bf 8f4f 	dsb	sy
 8013244:	61fb      	str	r3, [r7, #28]
}
 8013246:	bf00      	nop
 8013248:	bf00      	nop
 801324a:	e7fd      	b.n	8013248 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801324c:	f000 ffca 	bl	80141e4 <xTaskGetSchedulerState>
 8013250:	4603      	mov	r3, r0
 8013252:	2b00      	cmp	r3, #0
 8013254:	d102      	bne.n	801325c <xQueueSemaphoreTake+0x64>
 8013256:	683b      	ldr	r3, [r7, #0]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d101      	bne.n	8013260 <xQueueSemaphoreTake+0x68>
 801325c:	2301      	movs	r3, #1
 801325e:	e000      	b.n	8013262 <xQueueSemaphoreTake+0x6a>
 8013260:	2300      	movs	r3, #0
 8013262:	2b00      	cmp	r3, #0
 8013264:	d10b      	bne.n	801327e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8013266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801326a:	f383 8811 	msr	BASEPRI, r3
 801326e:	f3bf 8f6f 	isb	sy
 8013272:	f3bf 8f4f 	dsb	sy
 8013276:	61bb      	str	r3, [r7, #24]
}
 8013278:	bf00      	nop
 801327a:	bf00      	nop
 801327c:	e7fd      	b.n	801327a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801327e:	f001 fb0b 	bl	8014898 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013286:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801328a:	2b00      	cmp	r3, #0
 801328c:	d024      	beq.n	80132d8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801328e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013290:	1e5a      	subs	r2, r3, #1
 8013292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013294:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d104      	bne.n	80132a8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801329e:	f001 f94d 	bl	801453c <pvTaskIncrementMutexHeldCount>
 80132a2:	4602      	mov	r2, r0
 80132a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132a6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80132a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132aa:	691b      	ldr	r3, [r3, #16]
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d00f      	beq.n	80132d0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80132b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132b2:	3310      	adds	r3, #16
 80132b4:	4618      	mov	r0, r3
 80132b6:	f000 fdf5 	bl	8013ea4 <xTaskRemoveFromEventList>
 80132ba:	4603      	mov	r3, r0
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d007      	beq.n	80132d0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80132c0:	4b54      	ldr	r3, [pc, #336]	@ (8013414 <xQueueSemaphoreTake+0x21c>)
 80132c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80132c6:	601a      	str	r2, [r3, #0]
 80132c8:	f3bf 8f4f 	dsb	sy
 80132cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80132d0:	f001 fb14 	bl	80148fc <vPortExitCritical>
				return pdPASS;
 80132d4:	2301      	movs	r3, #1
 80132d6:	e098      	b.n	801340a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80132d8:	683b      	ldr	r3, [r7, #0]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d112      	bne.n	8013304 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80132de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d00b      	beq.n	80132fc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80132e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132e8:	f383 8811 	msr	BASEPRI, r3
 80132ec:	f3bf 8f6f 	isb	sy
 80132f0:	f3bf 8f4f 	dsb	sy
 80132f4:	617b      	str	r3, [r7, #20]
}
 80132f6:	bf00      	nop
 80132f8:	bf00      	nop
 80132fa:	e7fd      	b.n	80132f8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80132fc:	f001 fafe 	bl	80148fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013300:	2300      	movs	r3, #0
 8013302:	e082      	b.n	801340a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013306:	2b00      	cmp	r3, #0
 8013308:	d106      	bne.n	8013318 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801330a:	f107 030c 	add.w	r3, r7, #12
 801330e:	4618      	mov	r0, r3
 8013310:	f000 fe2c 	bl	8013f6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013314:	2301      	movs	r3, #1
 8013316:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013318:	f001 faf0 	bl	80148fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801331c:	f000 fbda 	bl	8013ad4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013320:	f001 faba 	bl	8014898 <vPortEnterCritical>
 8013324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013326:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801332a:	b25b      	sxtb	r3, r3
 801332c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013330:	d103      	bne.n	801333a <xQueueSemaphoreTake+0x142>
 8013332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013334:	2200      	movs	r2, #0
 8013336:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801333a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801333c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013340:	b25b      	sxtb	r3, r3
 8013342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013346:	d103      	bne.n	8013350 <xQueueSemaphoreTake+0x158>
 8013348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801334a:	2200      	movs	r2, #0
 801334c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013350:	f001 fad4 	bl	80148fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013354:	463a      	mov	r2, r7
 8013356:	f107 030c 	add.w	r3, r7, #12
 801335a:	4611      	mov	r1, r2
 801335c:	4618      	mov	r0, r3
 801335e:	f000 fe1b 	bl	8013f98 <xTaskCheckForTimeOut>
 8013362:	4603      	mov	r3, r0
 8013364:	2b00      	cmp	r3, #0
 8013366:	d132      	bne.n	80133ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013368:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801336a:	f000 f9d1 	bl	8013710 <prvIsQueueEmpty>
 801336e:	4603      	mov	r3, r0
 8013370:	2b00      	cmp	r3, #0
 8013372:	d026      	beq.n	80133c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	2b00      	cmp	r3, #0
 801337a:	d109      	bne.n	8013390 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801337c:	f001 fa8c 	bl	8014898 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013382:	689b      	ldr	r3, [r3, #8]
 8013384:	4618      	mov	r0, r3
 8013386:	f000 ff4b 	bl	8014220 <xTaskPriorityInherit>
 801338a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801338c:	f001 fab6 	bl	80148fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013392:	3324      	adds	r3, #36	@ 0x24
 8013394:	683a      	ldr	r2, [r7, #0]
 8013396:	4611      	mov	r1, r2
 8013398:	4618      	mov	r0, r3
 801339a:	f000 fd5d 	bl	8013e58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801339e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80133a0:	f000 f964 	bl	801366c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80133a4:	f000 fba4 	bl	8013af0 <xTaskResumeAll>
 80133a8:	4603      	mov	r3, r0
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	f47f af67 	bne.w	801327e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80133b0:	4b18      	ldr	r3, [pc, #96]	@ (8013414 <xQueueSemaphoreTake+0x21c>)
 80133b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80133b6:	601a      	str	r2, [r3, #0]
 80133b8:	f3bf 8f4f 	dsb	sy
 80133bc:	f3bf 8f6f 	isb	sy
 80133c0:	e75d      	b.n	801327e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80133c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80133c4:	f000 f952 	bl	801366c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80133c8:	f000 fb92 	bl	8013af0 <xTaskResumeAll>
 80133cc:	e757      	b.n	801327e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80133ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80133d0:	f000 f94c 	bl	801366c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80133d4:	f000 fb8c 	bl	8013af0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80133d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80133da:	f000 f999 	bl	8013710 <prvIsQueueEmpty>
 80133de:	4603      	mov	r3, r0
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	f43f af4c 	beq.w	801327e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80133e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d00d      	beq.n	8013408 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80133ec:	f001 fa54 	bl	8014898 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80133f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80133f2:	f000 f893 	bl	801351c <prvGetDisinheritPriorityAfterTimeout>
 80133f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80133f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133fa:	689b      	ldr	r3, [r3, #8]
 80133fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80133fe:	4618      	mov	r0, r3
 8013400:	f001 f80c 	bl	801441c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013404:	f001 fa7a 	bl	80148fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013408:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801340a:	4618      	mov	r0, r3
 801340c:	3738      	adds	r7, #56	@ 0x38
 801340e:	46bd      	mov	sp, r7
 8013410:	bd80      	pop	{r7, pc}
 8013412:	bf00      	nop
 8013414:	e000ed04 	.word	0xe000ed04

08013418 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b08e      	sub	sp, #56	@ 0x38
 801341c:	af00      	add	r7, sp, #0
 801341e:	60f8      	str	r0, [r7, #12]
 8013420:	60b9      	str	r1, [r7, #8]
 8013422:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8013428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801342a:	2b00      	cmp	r3, #0
 801342c:	d10b      	bne.n	8013446 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 801342e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013432:	f383 8811 	msr	BASEPRI, r3
 8013436:	f3bf 8f6f 	isb	sy
 801343a:	f3bf 8f4f 	dsb	sy
 801343e:	623b      	str	r3, [r7, #32]
}
 8013440:	bf00      	nop
 8013442:	bf00      	nop
 8013444:	e7fd      	b.n	8013442 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013446:	68bb      	ldr	r3, [r7, #8]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d103      	bne.n	8013454 <xQueueReceiveFromISR+0x3c>
 801344c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801344e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013450:	2b00      	cmp	r3, #0
 8013452:	d101      	bne.n	8013458 <xQueueReceiveFromISR+0x40>
 8013454:	2301      	movs	r3, #1
 8013456:	e000      	b.n	801345a <xQueueReceiveFromISR+0x42>
 8013458:	2300      	movs	r3, #0
 801345a:	2b00      	cmp	r3, #0
 801345c:	d10b      	bne.n	8013476 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801345e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013462:	f383 8811 	msr	BASEPRI, r3
 8013466:	f3bf 8f6f 	isb	sy
 801346a:	f3bf 8f4f 	dsb	sy
 801346e:	61fb      	str	r3, [r7, #28]
}
 8013470:	bf00      	nop
 8013472:	bf00      	nop
 8013474:	e7fd      	b.n	8013472 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013476:	f001 faef 	bl	8014a58 <vPortValidateInterruptPriority>
	__asm volatile
 801347a:	f3ef 8211 	mrs	r2, BASEPRI
 801347e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013482:	f383 8811 	msr	BASEPRI, r3
 8013486:	f3bf 8f6f 	isb	sy
 801348a:	f3bf 8f4f 	dsb	sy
 801348e:	61ba      	str	r2, [r7, #24]
 8013490:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013492:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013494:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801349a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801349c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d02f      	beq.n	8013502 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80134a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80134a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80134ac:	68b9      	ldr	r1, [r7, #8]
 80134ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80134b0:	f000 f8b6 	bl	8013620 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80134b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134b6:	1e5a      	subs	r2, r3, #1
 80134b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80134bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80134c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134c4:	d112      	bne.n	80134ec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80134c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134c8:	691b      	ldr	r3, [r3, #16]
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d016      	beq.n	80134fc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80134ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134d0:	3310      	adds	r3, #16
 80134d2:	4618      	mov	r0, r3
 80134d4:	f000 fce6 	bl	8013ea4 <xTaskRemoveFromEventList>
 80134d8:	4603      	mov	r3, r0
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d00e      	beq.n	80134fc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d00b      	beq.n	80134fc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	2201      	movs	r2, #1
 80134e8:	601a      	str	r2, [r3, #0]
 80134ea:	e007      	b.n	80134fc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80134ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80134f0:	3301      	adds	r3, #1
 80134f2:	b2db      	uxtb	r3, r3
 80134f4:	b25a      	sxtb	r2, r3
 80134f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80134fc:	2301      	movs	r3, #1
 80134fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8013500:	e001      	b.n	8013506 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8013502:	2300      	movs	r3, #0
 8013504:	637b      	str	r3, [r7, #52]	@ 0x34
 8013506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013508:	613b      	str	r3, [r7, #16]
	__asm volatile
 801350a:	693b      	ldr	r3, [r7, #16]
 801350c:	f383 8811 	msr	BASEPRI, r3
}
 8013510:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013514:	4618      	mov	r0, r3
 8013516:	3738      	adds	r7, #56	@ 0x38
 8013518:	46bd      	mov	sp, r7
 801351a:	bd80      	pop	{r7, pc}

0801351c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801351c:	b480      	push	{r7}
 801351e:	b085      	sub	sp, #20
 8013520:	af00      	add	r7, sp, #0
 8013522:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013528:	2b00      	cmp	r3, #0
 801352a:	d006      	beq.n	801353a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	f1c3 0307 	rsb	r3, r3, #7
 8013536:	60fb      	str	r3, [r7, #12]
 8013538:	e001      	b.n	801353e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801353a:	2300      	movs	r3, #0
 801353c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801353e:	68fb      	ldr	r3, [r7, #12]
	}
 8013540:	4618      	mov	r0, r3
 8013542:	3714      	adds	r7, #20
 8013544:	46bd      	mov	sp, r7
 8013546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801354a:	4770      	bx	lr

0801354c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b086      	sub	sp, #24
 8013550:	af00      	add	r7, sp, #0
 8013552:	60f8      	str	r0, [r7, #12]
 8013554:	60b9      	str	r1, [r7, #8]
 8013556:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013558:	2300      	movs	r3, #0
 801355a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013560:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013566:	2b00      	cmp	r3, #0
 8013568:	d10d      	bne.n	8013586 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d14d      	bne.n	801360e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	689b      	ldr	r3, [r3, #8]
 8013576:	4618      	mov	r0, r3
 8013578:	f000 fec8 	bl	801430c <xTaskPriorityDisinherit>
 801357c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	2200      	movs	r2, #0
 8013582:	609a      	str	r2, [r3, #8]
 8013584:	e043      	b.n	801360e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d119      	bne.n	80135c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	6858      	ldr	r0, [r3, #4]
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013594:	461a      	mov	r2, r3
 8013596:	68b9      	ldr	r1, [r7, #8]
 8013598:	f003 fe6e 	bl	8017278 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	685a      	ldr	r2, [r3, #4]
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135a4:	441a      	add	r2, r3
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	685a      	ldr	r2, [r3, #4]
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	689b      	ldr	r3, [r3, #8]
 80135b2:	429a      	cmp	r2, r3
 80135b4:	d32b      	bcc.n	801360e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	681a      	ldr	r2, [r3, #0]
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	605a      	str	r2, [r3, #4]
 80135be:	e026      	b.n	801360e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	68d8      	ldr	r0, [r3, #12]
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135c8:	461a      	mov	r2, r3
 80135ca:	68b9      	ldr	r1, [r7, #8]
 80135cc:	f003 fe54 	bl	8017278 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	68da      	ldr	r2, [r3, #12]
 80135d4:	68fb      	ldr	r3, [r7, #12]
 80135d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135d8:	425b      	negs	r3, r3
 80135da:	441a      	add	r2, r3
 80135dc:	68fb      	ldr	r3, [r7, #12]
 80135de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	68da      	ldr	r2, [r3, #12]
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	429a      	cmp	r2, r3
 80135ea:	d207      	bcs.n	80135fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80135ec:	68fb      	ldr	r3, [r7, #12]
 80135ee:	689a      	ldr	r2, [r3, #8]
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135f4:	425b      	negs	r3, r3
 80135f6:	441a      	add	r2, r3
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2b02      	cmp	r3, #2
 8013600:	d105      	bne.n	801360e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013602:	693b      	ldr	r3, [r7, #16]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d002      	beq.n	801360e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013608:	693b      	ldr	r3, [r7, #16]
 801360a:	3b01      	subs	r3, #1
 801360c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801360e:	693b      	ldr	r3, [r7, #16]
 8013610:	1c5a      	adds	r2, r3, #1
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8013616:	697b      	ldr	r3, [r7, #20]
}
 8013618:	4618      	mov	r0, r3
 801361a:	3718      	adds	r7, #24
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}

08013620 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013620:	b580      	push	{r7, lr}
 8013622:	b082      	sub	sp, #8
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
 8013628:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801362e:	2b00      	cmp	r3, #0
 8013630:	d018      	beq.n	8013664 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	68da      	ldr	r2, [r3, #12]
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801363a:	441a      	add	r2, r3
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	68da      	ldr	r2, [r3, #12]
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	689b      	ldr	r3, [r3, #8]
 8013648:	429a      	cmp	r2, r3
 801364a:	d303      	bcc.n	8013654 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	681a      	ldr	r2, [r3, #0]
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	68d9      	ldr	r1, [r3, #12]
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801365c:	461a      	mov	r2, r3
 801365e:	6838      	ldr	r0, [r7, #0]
 8013660:	f003 fe0a 	bl	8017278 <memcpy>
	}
}
 8013664:	bf00      	nop
 8013666:	3708      	adds	r7, #8
 8013668:	46bd      	mov	sp, r7
 801366a:	bd80      	pop	{r7, pc}

0801366c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801366c:	b580      	push	{r7, lr}
 801366e:	b084      	sub	sp, #16
 8013670:	af00      	add	r7, sp, #0
 8013672:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013674:	f001 f910 	bl	8014898 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801367e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013680:	e011      	b.n	80136a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013686:	2b00      	cmp	r3, #0
 8013688:	d012      	beq.n	80136b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	3324      	adds	r3, #36	@ 0x24
 801368e:	4618      	mov	r0, r3
 8013690:	f000 fc08 	bl	8013ea4 <xTaskRemoveFromEventList>
 8013694:	4603      	mov	r3, r0
 8013696:	2b00      	cmp	r3, #0
 8013698:	d001      	beq.n	801369e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801369a:	f000 fce1 	bl	8014060 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801369e:	7bfb      	ldrb	r3, [r7, #15]
 80136a0:	3b01      	subs	r3, #1
 80136a2:	b2db      	uxtb	r3, r3
 80136a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80136a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	dce9      	bgt.n	8013682 <prvUnlockQueue+0x16>
 80136ae:	e000      	b.n	80136b2 <prvUnlockQueue+0x46>
					break;
 80136b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	22ff      	movs	r2, #255	@ 0xff
 80136b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80136ba:	f001 f91f 	bl	80148fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80136be:	f001 f8eb 	bl	8014898 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80136c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80136ca:	e011      	b.n	80136f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	691b      	ldr	r3, [r3, #16]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d012      	beq.n	80136fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	3310      	adds	r3, #16
 80136d8:	4618      	mov	r0, r3
 80136da:	f000 fbe3 	bl	8013ea4 <xTaskRemoveFromEventList>
 80136de:	4603      	mov	r3, r0
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d001      	beq.n	80136e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80136e4:	f000 fcbc 	bl	8014060 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80136e8:	7bbb      	ldrb	r3, [r7, #14]
 80136ea:	3b01      	subs	r3, #1
 80136ec:	b2db      	uxtb	r3, r3
 80136ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80136f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	dce9      	bgt.n	80136cc <prvUnlockQueue+0x60>
 80136f8:	e000      	b.n	80136fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80136fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	22ff      	movs	r2, #255	@ 0xff
 8013700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8013704:	f001 f8fa 	bl	80148fc <vPortExitCritical>
}
 8013708:	bf00      	nop
 801370a:	3710      	adds	r7, #16
 801370c:	46bd      	mov	sp, r7
 801370e:	bd80      	pop	{r7, pc}

08013710 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013710:	b580      	push	{r7, lr}
 8013712:	b084      	sub	sp, #16
 8013714:	af00      	add	r7, sp, #0
 8013716:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013718:	f001 f8be 	bl	8014898 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013720:	2b00      	cmp	r3, #0
 8013722:	d102      	bne.n	801372a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013724:	2301      	movs	r3, #1
 8013726:	60fb      	str	r3, [r7, #12]
 8013728:	e001      	b.n	801372e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801372a:	2300      	movs	r3, #0
 801372c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801372e:	f001 f8e5 	bl	80148fc <vPortExitCritical>

	return xReturn;
 8013732:	68fb      	ldr	r3, [r7, #12]
}
 8013734:	4618      	mov	r0, r3
 8013736:	3710      	adds	r7, #16
 8013738:	46bd      	mov	sp, r7
 801373a:	bd80      	pop	{r7, pc}

0801373c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801373c:	b580      	push	{r7, lr}
 801373e:	b084      	sub	sp, #16
 8013740:	af00      	add	r7, sp, #0
 8013742:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013744:	f001 f8a8 	bl	8014898 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013750:	429a      	cmp	r2, r3
 8013752:	d102      	bne.n	801375a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013754:	2301      	movs	r3, #1
 8013756:	60fb      	str	r3, [r7, #12]
 8013758:	e001      	b.n	801375e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801375a:	2300      	movs	r3, #0
 801375c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801375e:	f001 f8cd 	bl	80148fc <vPortExitCritical>

	return xReturn;
 8013762:	68fb      	ldr	r3, [r7, #12]
}
 8013764:	4618      	mov	r0, r3
 8013766:	3710      	adds	r7, #16
 8013768:	46bd      	mov	sp, r7
 801376a:	bd80      	pop	{r7, pc}

0801376c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801376c:	b580      	push	{r7, lr}
 801376e:	b08c      	sub	sp, #48	@ 0x30
 8013770:	af04      	add	r7, sp, #16
 8013772:	60f8      	str	r0, [r7, #12]
 8013774:	60b9      	str	r1, [r7, #8]
 8013776:	603b      	str	r3, [r7, #0]
 8013778:	4613      	mov	r3, r2
 801377a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801377c:	88fb      	ldrh	r3, [r7, #6]
 801377e:	009b      	lsls	r3, r3, #2
 8013780:	4618      	mov	r0, r3
 8013782:	f001 f9ab 	bl	8014adc <pvPortMalloc>
 8013786:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013788:	697b      	ldr	r3, [r7, #20]
 801378a:	2b00      	cmp	r3, #0
 801378c:	d00e      	beq.n	80137ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801378e:	2054      	movs	r0, #84	@ 0x54
 8013790:	f001 f9a4 	bl	8014adc <pvPortMalloc>
 8013794:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013796:	69fb      	ldr	r3, [r7, #28]
 8013798:	2b00      	cmp	r3, #0
 801379a:	d003      	beq.n	80137a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801379c:	69fb      	ldr	r3, [r7, #28]
 801379e:	697a      	ldr	r2, [r7, #20]
 80137a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80137a2:	e005      	b.n	80137b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80137a4:	6978      	ldr	r0, [r7, #20]
 80137a6:	f001 fa67 	bl	8014c78 <vPortFree>
 80137aa:	e001      	b.n	80137b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80137ac:	2300      	movs	r3, #0
 80137ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80137b0:	69fb      	ldr	r3, [r7, #28]
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d013      	beq.n	80137de <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80137b6:	88fa      	ldrh	r2, [r7, #6]
 80137b8:	2300      	movs	r3, #0
 80137ba:	9303      	str	r3, [sp, #12]
 80137bc:	69fb      	ldr	r3, [r7, #28]
 80137be:	9302      	str	r3, [sp, #8]
 80137c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137c2:	9301      	str	r3, [sp, #4]
 80137c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c6:	9300      	str	r3, [sp, #0]
 80137c8:	683b      	ldr	r3, [r7, #0]
 80137ca:	68b9      	ldr	r1, [r7, #8]
 80137cc:	68f8      	ldr	r0, [r7, #12]
 80137ce:	f000 f80e 	bl	80137ee <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80137d2:	69f8      	ldr	r0, [r7, #28]
 80137d4:	f000 f894 	bl	8013900 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80137d8:	2301      	movs	r3, #1
 80137da:	61bb      	str	r3, [r7, #24]
 80137dc:	e002      	b.n	80137e4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80137de:	f04f 33ff 	mov.w	r3, #4294967295
 80137e2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80137e4:	69bb      	ldr	r3, [r7, #24]
	}
 80137e6:	4618      	mov	r0, r3
 80137e8:	3720      	adds	r7, #32
 80137ea:	46bd      	mov	sp, r7
 80137ec:	bd80      	pop	{r7, pc}

080137ee <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80137ee:	b580      	push	{r7, lr}
 80137f0:	b088      	sub	sp, #32
 80137f2:	af00      	add	r7, sp, #0
 80137f4:	60f8      	str	r0, [r7, #12]
 80137f6:	60b9      	str	r1, [r7, #8]
 80137f8:	607a      	str	r2, [r7, #4]
 80137fa:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80137fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8013806:	3b01      	subs	r3, #1
 8013808:	009b      	lsls	r3, r3, #2
 801380a:	4413      	add	r3, r2
 801380c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801380e:	69bb      	ldr	r3, [r7, #24]
 8013810:	f023 0307 	bic.w	r3, r3, #7
 8013814:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013816:	69bb      	ldr	r3, [r7, #24]
 8013818:	f003 0307 	and.w	r3, r3, #7
 801381c:	2b00      	cmp	r3, #0
 801381e:	d00b      	beq.n	8013838 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8013820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013824:	f383 8811 	msr	BASEPRI, r3
 8013828:	f3bf 8f6f 	isb	sy
 801382c:	f3bf 8f4f 	dsb	sy
 8013830:	617b      	str	r3, [r7, #20]
}
 8013832:	bf00      	nop
 8013834:	bf00      	nop
 8013836:	e7fd      	b.n	8013834 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013838:	68bb      	ldr	r3, [r7, #8]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d01f      	beq.n	801387e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801383e:	2300      	movs	r3, #0
 8013840:	61fb      	str	r3, [r7, #28]
 8013842:	e012      	b.n	801386a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013844:	68ba      	ldr	r2, [r7, #8]
 8013846:	69fb      	ldr	r3, [r7, #28]
 8013848:	4413      	add	r3, r2
 801384a:	7819      	ldrb	r1, [r3, #0]
 801384c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801384e:	69fb      	ldr	r3, [r7, #28]
 8013850:	4413      	add	r3, r2
 8013852:	3334      	adds	r3, #52	@ 0x34
 8013854:	460a      	mov	r2, r1
 8013856:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013858:	68ba      	ldr	r2, [r7, #8]
 801385a:	69fb      	ldr	r3, [r7, #28]
 801385c:	4413      	add	r3, r2
 801385e:	781b      	ldrb	r3, [r3, #0]
 8013860:	2b00      	cmp	r3, #0
 8013862:	d006      	beq.n	8013872 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013864:	69fb      	ldr	r3, [r7, #28]
 8013866:	3301      	adds	r3, #1
 8013868:	61fb      	str	r3, [r7, #28]
 801386a:	69fb      	ldr	r3, [r7, #28]
 801386c:	2b0f      	cmp	r3, #15
 801386e:	d9e9      	bls.n	8013844 <prvInitialiseNewTask+0x56>
 8013870:	e000      	b.n	8013874 <prvInitialiseNewTask+0x86>
			{
				break;
 8013872:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013876:	2200      	movs	r2, #0
 8013878:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801387c:	e003      	b.n	8013886 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801387e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013880:	2200      	movs	r2, #0
 8013882:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013888:	2b06      	cmp	r3, #6
 801388a:	d901      	bls.n	8013890 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801388c:	2306      	movs	r3, #6
 801388e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013892:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013894:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801389a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801389c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801389e:	2200      	movs	r2, #0
 80138a0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80138a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138a4:	3304      	adds	r3, #4
 80138a6:	4618      	mov	r0, r3
 80138a8:	f7ff f9c0 	bl	8012c2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80138ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138ae:	3318      	adds	r3, #24
 80138b0:	4618      	mov	r0, r3
 80138b2:	f7ff f9bb 	bl	8012c2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80138b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80138ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80138bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138be:	f1c3 0207 	rsb	r2, r3, #7
 80138c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80138c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80138ca:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80138cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138ce:	2200      	movs	r2, #0
 80138d0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80138d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138d4:	2200      	movs	r2, #0
 80138d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80138da:	683a      	ldr	r2, [r7, #0]
 80138dc:	68f9      	ldr	r1, [r7, #12]
 80138de:	69b8      	ldr	r0, [r7, #24]
 80138e0:	f000 fea6 	bl	8014630 <pxPortInitialiseStack>
 80138e4:	4602      	mov	r2, r0
 80138e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80138ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d002      	beq.n	80138f6 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80138f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80138f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80138f6:	bf00      	nop
 80138f8:	3720      	adds	r7, #32
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}
	...

08013900 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013900:	b580      	push	{r7, lr}
 8013902:	b082      	sub	sp, #8
 8013904:	af00      	add	r7, sp, #0
 8013906:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013908:	f000 ffc6 	bl	8014898 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801390c:	4b2a      	ldr	r3, [pc, #168]	@ (80139b8 <prvAddNewTaskToReadyList+0xb8>)
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	3301      	adds	r3, #1
 8013912:	4a29      	ldr	r2, [pc, #164]	@ (80139b8 <prvAddNewTaskToReadyList+0xb8>)
 8013914:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013916:	4b29      	ldr	r3, [pc, #164]	@ (80139bc <prvAddNewTaskToReadyList+0xbc>)
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	2b00      	cmp	r3, #0
 801391c:	d109      	bne.n	8013932 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801391e:	4a27      	ldr	r2, [pc, #156]	@ (80139bc <prvAddNewTaskToReadyList+0xbc>)
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013924:	4b24      	ldr	r3, [pc, #144]	@ (80139b8 <prvAddNewTaskToReadyList+0xb8>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	2b01      	cmp	r3, #1
 801392a:	d110      	bne.n	801394e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801392c:	f000 fbbc 	bl	80140a8 <prvInitialiseTaskLists>
 8013930:	e00d      	b.n	801394e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013932:	4b23      	ldr	r3, [pc, #140]	@ (80139c0 <prvAddNewTaskToReadyList+0xc0>)
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d109      	bne.n	801394e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801393a:	4b20      	ldr	r3, [pc, #128]	@ (80139bc <prvAddNewTaskToReadyList+0xbc>)
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013944:	429a      	cmp	r2, r3
 8013946:	d802      	bhi.n	801394e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013948:	4a1c      	ldr	r2, [pc, #112]	@ (80139bc <prvAddNewTaskToReadyList+0xbc>)
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801394e:	4b1d      	ldr	r3, [pc, #116]	@ (80139c4 <prvAddNewTaskToReadyList+0xc4>)
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	3301      	adds	r3, #1
 8013954:	4a1b      	ldr	r2, [pc, #108]	@ (80139c4 <prvAddNewTaskToReadyList+0xc4>)
 8013956:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801395c:	2201      	movs	r2, #1
 801395e:	409a      	lsls	r2, r3
 8013960:	4b19      	ldr	r3, [pc, #100]	@ (80139c8 <prvAddNewTaskToReadyList+0xc8>)
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	4313      	orrs	r3, r2
 8013966:	4a18      	ldr	r2, [pc, #96]	@ (80139c8 <prvAddNewTaskToReadyList+0xc8>)
 8013968:	6013      	str	r3, [r2, #0]
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801396e:	4613      	mov	r3, r2
 8013970:	009b      	lsls	r3, r3, #2
 8013972:	4413      	add	r3, r2
 8013974:	009b      	lsls	r3, r3, #2
 8013976:	4a15      	ldr	r2, [pc, #84]	@ (80139cc <prvAddNewTaskToReadyList+0xcc>)
 8013978:	441a      	add	r2, r3
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	3304      	adds	r3, #4
 801397e:	4619      	mov	r1, r3
 8013980:	4610      	mov	r0, r2
 8013982:	f7ff f960 	bl	8012c46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013986:	f000 ffb9 	bl	80148fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801398a:	4b0d      	ldr	r3, [pc, #52]	@ (80139c0 <prvAddNewTaskToReadyList+0xc0>)
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d00e      	beq.n	80139b0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013992:	4b0a      	ldr	r3, [pc, #40]	@ (80139bc <prvAddNewTaskToReadyList+0xbc>)
 8013994:	681b      	ldr	r3, [r3, #0]
 8013996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801399c:	429a      	cmp	r2, r3
 801399e:	d207      	bcs.n	80139b0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80139a0:	4b0b      	ldr	r3, [pc, #44]	@ (80139d0 <prvAddNewTaskToReadyList+0xd0>)
 80139a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80139a6:	601a      	str	r2, [r3, #0]
 80139a8:	f3bf 8f4f 	dsb	sy
 80139ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80139b0:	bf00      	nop
 80139b2:	3708      	adds	r7, #8
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}
 80139b8:	20000b40 	.word	0x20000b40
 80139bc:	20000a40 	.word	0x20000a40
 80139c0:	20000b4c 	.word	0x20000b4c
 80139c4:	20000b5c 	.word	0x20000b5c
 80139c8:	20000b48 	.word	0x20000b48
 80139cc:	20000a44 	.word	0x20000a44
 80139d0:	e000ed04 	.word	0xe000ed04

080139d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80139d4:	b580      	push	{r7, lr}
 80139d6:	b084      	sub	sp, #16
 80139d8:	af00      	add	r7, sp, #0
 80139da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80139dc:	2300      	movs	r3, #0
 80139de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d018      	beq.n	8013a18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80139e6:	4b14      	ldr	r3, [pc, #80]	@ (8013a38 <vTaskDelay+0x64>)
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d00b      	beq.n	8013a06 <vTaskDelay+0x32>
	__asm volatile
 80139ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139f2:	f383 8811 	msr	BASEPRI, r3
 80139f6:	f3bf 8f6f 	isb	sy
 80139fa:	f3bf 8f4f 	dsb	sy
 80139fe:	60bb      	str	r3, [r7, #8]
}
 8013a00:	bf00      	nop
 8013a02:	bf00      	nop
 8013a04:	e7fd      	b.n	8013a02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013a06:	f000 f865 	bl	8013ad4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013a0a:	2100      	movs	r1, #0
 8013a0c:	6878      	ldr	r0, [r7, #4]
 8013a0e:	f000 fda9 	bl	8014564 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013a12:	f000 f86d 	bl	8013af0 <xTaskResumeAll>
 8013a16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d107      	bne.n	8013a2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8013a1e:	4b07      	ldr	r3, [pc, #28]	@ (8013a3c <vTaskDelay+0x68>)
 8013a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013a24:	601a      	str	r2, [r3, #0]
 8013a26:	f3bf 8f4f 	dsb	sy
 8013a2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013a2e:	bf00      	nop
 8013a30:	3710      	adds	r7, #16
 8013a32:	46bd      	mov	sp, r7
 8013a34:	bd80      	pop	{r7, pc}
 8013a36:	bf00      	nop
 8013a38:	20000b68 	.word	0x20000b68
 8013a3c:	e000ed04 	.word	0xe000ed04

08013a40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013a40:	b580      	push	{r7, lr}
 8013a42:	b086      	sub	sp, #24
 8013a44:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8013a46:	4b1d      	ldr	r3, [pc, #116]	@ (8013abc <vTaskStartScheduler+0x7c>)
 8013a48:	9301      	str	r3, [sp, #4]
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	9300      	str	r3, [sp, #0]
 8013a4e:	2300      	movs	r3, #0
 8013a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a54:	491a      	ldr	r1, [pc, #104]	@ (8013ac0 <vTaskStartScheduler+0x80>)
 8013a56:	481b      	ldr	r0, [pc, #108]	@ (8013ac4 <vTaskStartScheduler+0x84>)
 8013a58:	f7ff fe88 	bl	801376c <xTaskCreate>
 8013a5c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	2b01      	cmp	r3, #1
 8013a62:	d116      	bne.n	8013a92 <vTaskStartScheduler+0x52>
	__asm volatile
 8013a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a68:	f383 8811 	msr	BASEPRI, r3
 8013a6c:	f3bf 8f6f 	isb	sy
 8013a70:	f3bf 8f4f 	dsb	sy
 8013a74:	60bb      	str	r3, [r7, #8]
}
 8013a76:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013a78:	4b13      	ldr	r3, [pc, #76]	@ (8013ac8 <vTaskStartScheduler+0x88>)
 8013a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8013a7e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013a80:	4b12      	ldr	r3, [pc, #72]	@ (8013acc <vTaskStartScheduler+0x8c>)
 8013a82:	2201      	movs	r2, #1
 8013a84:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013a86:	4b12      	ldr	r3, [pc, #72]	@ (8013ad0 <vTaskStartScheduler+0x90>)
 8013a88:	2200      	movs	r2, #0
 8013a8a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013a8c:	f000 fe60 	bl	8014750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013a90:	e00f      	b.n	8013ab2 <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013a92:	68fb      	ldr	r3, [r7, #12]
 8013a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a98:	d10b      	bne.n	8013ab2 <vTaskStartScheduler+0x72>
	__asm volatile
 8013a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a9e:	f383 8811 	msr	BASEPRI, r3
 8013aa2:	f3bf 8f6f 	isb	sy
 8013aa6:	f3bf 8f4f 	dsb	sy
 8013aaa:	607b      	str	r3, [r7, #4]
}
 8013aac:	bf00      	nop
 8013aae:	bf00      	nop
 8013ab0:	e7fd      	b.n	8013aae <vTaskStartScheduler+0x6e>
}
 8013ab2:	bf00      	nop
 8013ab4:	3710      	adds	r7, #16
 8013ab6:	46bd      	mov	sp, r7
 8013ab8:	bd80      	pop	{r7, pc}
 8013aba:	bf00      	nop
 8013abc:	20000b64 	.word	0x20000b64
 8013ac0:	0801a8ec 	.word	0x0801a8ec
 8013ac4:	08014079 	.word	0x08014079
 8013ac8:	20000b60 	.word	0x20000b60
 8013acc:	20000b4c 	.word	0x20000b4c
 8013ad0:	20000b44 	.word	0x20000b44

08013ad4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013ad4:	b480      	push	{r7}
 8013ad6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013ad8:	4b04      	ldr	r3, [pc, #16]	@ (8013aec <vTaskSuspendAll+0x18>)
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	3301      	adds	r3, #1
 8013ade:	4a03      	ldr	r2, [pc, #12]	@ (8013aec <vTaskSuspendAll+0x18>)
 8013ae0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8013ae2:	bf00      	nop
 8013ae4:	46bd      	mov	sp, r7
 8013ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aea:	4770      	bx	lr
 8013aec:	20000b68 	.word	0x20000b68

08013af0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013af0:	b580      	push	{r7, lr}
 8013af2:	b084      	sub	sp, #16
 8013af4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013af6:	2300      	movs	r3, #0
 8013af8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013afa:	2300      	movs	r3, #0
 8013afc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013afe:	4b42      	ldr	r3, [pc, #264]	@ (8013c08 <xTaskResumeAll+0x118>)
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d10b      	bne.n	8013b1e <xTaskResumeAll+0x2e>
	__asm volatile
 8013b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b0a:	f383 8811 	msr	BASEPRI, r3
 8013b0e:	f3bf 8f6f 	isb	sy
 8013b12:	f3bf 8f4f 	dsb	sy
 8013b16:	603b      	str	r3, [r7, #0]
}
 8013b18:	bf00      	nop
 8013b1a:	bf00      	nop
 8013b1c:	e7fd      	b.n	8013b1a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013b1e:	f000 febb 	bl	8014898 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013b22:	4b39      	ldr	r3, [pc, #228]	@ (8013c08 <xTaskResumeAll+0x118>)
 8013b24:	681b      	ldr	r3, [r3, #0]
 8013b26:	3b01      	subs	r3, #1
 8013b28:	4a37      	ldr	r2, [pc, #220]	@ (8013c08 <xTaskResumeAll+0x118>)
 8013b2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013b2c:	4b36      	ldr	r3, [pc, #216]	@ (8013c08 <xTaskResumeAll+0x118>)
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d161      	bne.n	8013bf8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013b34:	4b35      	ldr	r3, [pc, #212]	@ (8013c0c <xTaskResumeAll+0x11c>)
 8013b36:	681b      	ldr	r3, [r3, #0]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d05d      	beq.n	8013bf8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013b3c:	e02e      	b.n	8013b9c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b3e:	4b34      	ldr	r3, [pc, #208]	@ (8013c10 <xTaskResumeAll+0x120>)
 8013b40:	68db      	ldr	r3, [r3, #12]
 8013b42:	68db      	ldr	r3, [r3, #12]
 8013b44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	3318      	adds	r3, #24
 8013b4a:	4618      	mov	r0, r3
 8013b4c:	f7ff f8d8 	bl	8012d00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	3304      	adds	r3, #4
 8013b54:	4618      	mov	r0, r3
 8013b56:	f7ff f8d3 	bl	8012d00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013b5a:	68fb      	ldr	r3, [r7, #12]
 8013b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b5e:	2201      	movs	r2, #1
 8013b60:	409a      	lsls	r2, r3
 8013b62:	4b2c      	ldr	r3, [pc, #176]	@ (8013c14 <xTaskResumeAll+0x124>)
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	4313      	orrs	r3, r2
 8013b68:	4a2a      	ldr	r2, [pc, #168]	@ (8013c14 <xTaskResumeAll+0x124>)
 8013b6a:	6013      	str	r3, [r2, #0]
 8013b6c:	68fb      	ldr	r3, [r7, #12]
 8013b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b70:	4613      	mov	r3, r2
 8013b72:	009b      	lsls	r3, r3, #2
 8013b74:	4413      	add	r3, r2
 8013b76:	009b      	lsls	r3, r3, #2
 8013b78:	4a27      	ldr	r2, [pc, #156]	@ (8013c18 <xTaskResumeAll+0x128>)
 8013b7a:	441a      	add	r2, r3
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	3304      	adds	r3, #4
 8013b80:	4619      	mov	r1, r3
 8013b82:	4610      	mov	r0, r2
 8013b84:	f7ff f85f 	bl	8012c46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b8c:	4b23      	ldr	r3, [pc, #140]	@ (8013c1c <xTaskResumeAll+0x12c>)
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d302      	bcc.n	8013b9c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8013b96:	4b22      	ldr	r3, [pc, #136]	@ (8013c20 <xTaskResumeAll+0x130>)
 8013b98:	2201      	movs	r2, #1
 8013b9a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8013c10 <xTaskResumeAll+0x120>)
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d1cc      	bne.n	8013b3e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d001      	beq.n	8013bae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013baa:	f000 fafb 	bl	80141a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013bae:	4b1d      	ldr	r3, [pc, #116]	@ (8013c24 <xTaskResumeAll+0x134>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d010      	beq.n	8013bdc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013bba:	f000 f837 	bl	8013c2c <xTaskIncrementTick>
 8013bbe:	4603      	mov	r3, r0
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d002      	beq.n	8013bca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8013bc4:	4b16      	ldr	r3, [pc, #88]	@ (8013c20 <xTaskResumeAll+0x130>)
 8013bc6:	2201      	movs	r2, #1
 8013bc8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	3b01      	subs	r3, #1
 8013bce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d1f1      	bne.n	8013bba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8013bd6:	4b13      	ldr	r3, [pc, #76]	@ (8013c24 <xTaskResumeAll+0x134>)
 8013bd8:	2200      	movs	r2, #0
 8013bda:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013bdc:	4b10      	ldr	r3, [pc, #64]	@ (8013c20 <xTaskResumeAll+0x130>)
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d009      	beq.n	8013bf8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013be4:	2301      	movs	r3, #1
 8013be6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013be8:	4b0f      	ldr	r3, [pc, #60]	@ (8013c28 <xTaskResumeAll+0x138>)
 8013bea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013bee:	601a      	str	r2, [r3, #0]
 8013bf0:	f3bf 8f4f 	dsb	sy
 8013bf4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013bf8:	f000 fe80 	bl	80148fc <vPortExitCritical>

	return xAlreadyYielded;
 8013bfc:	68bb      	ldr	r3, [r7, #8]
}
 8013bfe:	4618      	mov	r0, r3
 8013c00:	3710      	adds	r7, #16
 8013c02:	46bd      	mov	sp, r7
 8013c04:	bd80      	pop	{r7, pc}
 8013c06:	bf00      	nop
 8013c08:	20000b68 	.word	0x20000b68
 8013c0c:	20000b40 	.word	0x20000b40
 8013c10:	20000b00 	.word	0x20000b00
 8013c14:	20000b48 	.word	0x20000b48
 8013c18:	20000a44 	.word	0x20000a44
 8013c1c:	20000a40 	.word	0x20000a40
 8013c20:	20000b54 	.word	0x20000b54
 8013c24:	20000b50 	.word	0x20000b50
 8013c28:	e000ed04 	.word	0xe000ed04

08013c2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	b086      	sub	sp, #24
 8013c30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013c32:	2300      	movs	r3, #0
 8013c34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013c36:	4b4f      	ldr	r3, [pc, #316]	@ (8013d74 <xTaskIncrementTick+0x148>)
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	f040 808f 	bne.w	8013d5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013c40:	4b4d      	ldr	r3, [pc, #308]	@ (8013d78 <xTaskIncrementTick+0x14c>)
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	3301      	adds	r3, #1
 8013c46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013c48:	4a4b      	ldr	r2, [pc, #300]	@ (8013d78 <xTaskIncrementTick+0x14c>)
 8013c4a:	693b      	ldr	r3, [r7, #16]
 8013c4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013c4e:	693b      	ldr	r3, [r7, #16]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d121      	bne.n	8013c98 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013c54:	4b49      	ldr	r3, [pc, #292]	@ (8013d7c <xTaskIncrementTick+0x150>)
 8013c56:	681b      	ldr	r3, [r3, #0]
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d00b      	beq.n	8013c76 <xTaskIncrementTick+0x4a>
	__asm volatile
 8013c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c62:	f383 8811 	msr	BASEPRI, r3
 8013c66:	f3bf 8f6f 	isb	sy
 8013c6a:	f3bf 8f4f 	dsb	sy
 8013c6e:	603b      	str	r3, [r7, #0]
}
 8013c70:	bf00      	nop
 8013c72:	bf00      	nop
 8013c74:	e7fd      	b.n	8013c72 <xTaskIncrementTick+0x46>
 8013c76:	4b41      	ldr	r3, [pc, #260]	@ (8013d7c <xTaskIncrementTick+0x150>)
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	60fb      	str	r3, [r7, #12]
 8013c7c:	4b40      	ldr	r3, [pc, #256]	@ (8013d80 <xTaskIncrementTick+0x154>)
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	4a3e      	ldr	r2, [pc, #248]	@ (8013d7c <xTaskIncrementTick+0x150>)
 8013c82:	6013      	str	r3, [r2, #0]
 8013c84:	4a3e      	ldr	r2, [pc, #248]	@ (8013d80 <xTaskIncrementTick+0x154>)
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	6013      	str	r3, [r2, #0]
 8013c8a:	4b3e      	ldr	r3, [pc, #248]	@ (8013d84 <xTaskIncrementTick+0x158>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	3301      	adds	r3, #1
 8013c90:	4a3c      	ldr	r2, [pc, #240]	@ (8013d84 <xTaskIncrementTick+0x158>)
 8013c92:	6013      	str	r3, [r2, #0]
 8013c94:	f000 fa86 	bl	80141a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013c98:	4b3b      	ldr	r3, [pc, #236]	@ (8013d88 <xTaskIncrementTick+0x15c>)
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	693a      	ldr	r2, [r7, #16]
 8013c9e:	429a      	cmp	r2, r3
 8013ca0:	d348      	bcc.n	8013d34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013ca2:	4b36      	ldr	r3, [pc, #216]	@ (8013d7c <xTaskIncrementTick+0x150>)
 8013ca4:	681b      	ldr	r3, [r3, #0]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d104      	bne.n	8013cb6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013cac:	4b36      	ldr	r3, [pc, #216]	@ (8013d88 <xTaskIncrementTick+0x15c>)
 8013cae:	f04f 32ff 	mov.w	r2, #4294967295
 8013cb2:	601a      	str	r2, [r3, #0]
					break;
 8013cb4:	e03e      	b.n	8013d34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013cb6:	4b31      	ldr	r3, [pc, #196]	@ (8013d7c <xTaskIncrementTick+0x150>)
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	68db      	ldr	r3, [r3, #12]
 8013cbc:	68db      	ldr	r3, [r3, #12]
 8013cbe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013cc0:	68bb      	ldr	r3, [r7, #8]
 8013cc2:	685b      	ldr	r3, [r3, #4]
 8013cc4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013cc6:	693a      	ldr	r2, [r7, #16]
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	429a      	cmp	r2, r3
 8013ccc:	d203      	bcs.n	8013cd6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013cce:	4a2e      	ldr	r2, [pc, #184]	@ (8013d88 <xTaskIncrementTick+0x15c>)
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013cd4:	e02e      	b.n	8013d34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013cd6:	68bb      	ldr	r3, [r7, #8]
 8013cd8:	3304      	adds	r3, #4
 8013cda:	4618      	mov	r0, r3
 8013cdc:	f7ff f810 	bl	8012d00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013ce0:	68bb      	ldr	r3, [r7, #8]
 8013ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	d004      	beq.n	8013cf2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013ce8:	68bb      	ldr	r3, [r7, #8]
 8013cea:	3318      	adds	r3, #24
 8013cec:	4618      	mov	r0, r3
 8013cee:	f7ff f807 	bl	8012d00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013cf2:	68bb      	ldr	r3, [r7, #8]
 8013cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013cf6:	2201      	movs	r2, #1
 8013cf8:	409a      	lsls	r2, r3
 8013cfa:	4b24      	ldr	r3, [pc, #144]	@ (8013d8c <xTaskIncrementTick+0x160>)
 8013cfc:	681b      	ldr	r3, [r3, #0]
 8013cfe:	4313      	orrs	r3, r2
 8013d00:	4a22      	ldr	r2, [pc, #136]	@ (8013d8c <xTaskIncrementTick+0x160>)
 8013d02:	6013      	str	r3, [r2, #0]
 8013d04:	68bb      	ldr	r3, [r7, #8]
 8013d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d08:	4613      	mov	r3, r2
 8013d0a:	009b      	lsls	r3, r3, #2
 8013d0c:	4413      	add	r3, r2
 8013d0e:	009b      	lsls	r3, r3, #2
 8013d10:	4a1f      	ldr	r2, [pc, #124]	@ (8013d90 <xTaskIncrementTick+0x164>)
 8013d12:	441a      	add	r2, r3
 8013d14:	68bb      	ldr	r3, [r7, #8]
 8013d16:	3304      	adds	r3, #4
 8013d18:	4619      	mov	r1, r3
 8013d1a:	4610      	mov	r0, r2
 8013d1c:	f7fe ff93 	bl	8012c46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013d20:	68bb      	ldr	r3, [r7, #8]
 8013d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d24:	4b1b      	ldr	r3, [pc, #108]	@ (8013d94 <xTaskIncrementTick+0x168>)
 8013d26:	681b      	ldr	r3, [r3, #0]
 8013d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d2a:	429a      	cmp	r2, r3
 8013d2c:	d3b9      	bcc.n	8013ca2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8013d2e:	2301      	movs	r3, #1
 8013d30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013d32:	e7b6      	b.n	8013ca2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013d34:	4b17      	ldr	r3, [pc, #92]	@ (8013d94 <xTaskIncrementTick+0x168>)
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013d3a:	4915      	ldr	r1, [pc, #84]	@ (8013d90 <xTaskIncrementTick+0x164>)
 8013d3c:	4613      	mov	r3, r2
 8013d3e:	009b      	lsls	r3, r3, #2
 8013d40:	4413      	add	r3, r2
 8013d42:	009b      	lsls	r3, r3, #2
 8013d44:	440b      	add	r3, r1
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	2b01      	cmp	r3, #1
 8013d4a:	d901      	bls.n	8013d50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8013d4c:	2301      	movs	r3, #1
 8013d4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013d50:	4b11      	ldr	r3, [pc, #68]	@ (8013d98 <xTaskIncrementTick+0x16c>)
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d007      	beq.n	8013d68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8013d58:	2301      	movs	r3, #1
 8013d5a:	617b      	str	r3, [r7, #20]
 8013d5c:	e004      	b.n	8013d68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8013d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8013d9c <xTaskIncrementTick+0x170>)
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	3301      	adds	r3, #1
 8013d64:	4a0d      	ldr	r2, [pc, #52]	@ (8013d9c <xTaskIncrementTick+0x170>)
 8013d66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013d68:	697b      	ldr	r3, [r7, #20]
}
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	3718      	adds	r7, #24
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	bd80      	pop	{r7, pc}
 8013d72:	bf00      	nop
 8013d74:	20000b68 	.word	0x20000b68
 8013d78:	20000b44 	.word	0x20000b44
 8013d7c:	20000af8 	.word	0x20000af8
 8013d80:	20000afc 	.word	0x20000afc
 8013d84:	20000b58 	.word	0x20000b58
 8013d88:	20000b60 	.word	0x20000b60
 8013d8c:	20000b48 	.word	0x20000b48
 8013d90:	20000a44 	.word	0x20000a44
 8013d94:	20000a40 	.word	0x20000a40
 8013d98:	20000b54 	.word	0x20000b54
 8013d9c:	20000b50 	.word	0x20000b50

08013da0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013da0:	b480      	push	{r7}
 8013da2:	b087      	sub	sp, #28
 8013da4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013da6:	4b27      	ldr	r3, [pc, #156]	@ (8013e44 <vTaskSwitchContext+0xa4>)
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d003      	beq.n	8013db6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013dae:	4b26      	ldr	r3, [pc, #152]	@ (8013e48 <vTaskSwitchContext+0xa8>)
 8013db0:	2201      	movs	r2, #1
 8013db2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013db4:	e040      	b.n	8013e38 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8013db6:	4b24      	ldr	r3, [pc, #144]	@ (8013e48 <vTaskSwitchContext+0xa8>)
 8013db8:	2200      	movs	r2, #0
 8013dba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013dbc:	4b23      	ldr	r3, [pc, #140]	@ (8013e4c <vTaskSwitchContext+0xac>)
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	fab3 f383 	clz	r3, r3
 8013dc8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013dca:	7afb      	ldrb	r3, [r7, #11]
 8013dcc:	f1c3 031f 	rsb	r3, r3, #31
 8013dd0:	617b      	str	r3, [r7, #20]
 8013dd2:	491f      	ldr	r1, [pc, #124]	@ (8013e50 <vTaskSwitchContext+0xb0>)
 8013dd4:	697a      	ldr	r2, [r7, #20]
 8013dd6:	4613      	mov	r3, r2
 8013dd8:	009b      	lsls	r3, r3, #2
 8013dda:	4413      	add	r3, r2
 8013ddc:	009b      	lsls	r3, r3, #2
 8013dde:	440b      	add	r3, r1
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d10b      	bne.n	8013dfe <vTaskSwitchContext+0x5e>
	__asm volatile
 8013de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dea:	f383 8811 	msr	BASEPRI, r3
 8013dee:	f3bf 8f6f 	isb	sy
 8013df2:	f3bf 8f4f 	dsb	sy
 8013df6:	607b      	str	r3, [r7, #4]
}
 8013df8:	bf00      	nop
 8013dfa:	bf00      	nop
 8013dfc:	e7fd      	b.n	8013dfa <vTaskSwitchContext+0x5a>
 8013dfe:	697a      	ldr	r2, [r7, #20]
 8013e00:	4613      	mov	r3, r2
 8013e02:	009b      	lsls	r3, r3, #2
 8013e04:	4413      	add	r3, r2
 8013e06:	009b      	lsls	r3, r3, #2
 8013e08:	4a11      	ldr	r2, [pc, #68]	@ (8013e50 <vTaskSwitchContext+0xb0>)
 8013e0a:	4413      	add	r3, r2
 8013e0c:	613b      	str	r3, [r7, #16]
 8013e0e:	693b      	ldr	r3, [r7, #16]
 8013e10:	685b      	ldr	r3, [r3, #4]
 8013e12:	685a      	ldr	r2, [r3, #4]
 8013e14:	693b      	ldr	r3, [r7, #16]
 8013e16:	605a      	str	r2, [r3, #4]
 8013e18:	693b      	ldr	r3, [r7, #16]
 8013e1a:	685a      	ldr	r2, [r3, #4]
 8013e1c:	693b      	ldr	r3, [r7, #16]
 8013e1e:	3308      	adds	r3, #8
 8013e20:	429a      	cmp	r2, r3
 8013e22:	d104      	bne.n	8013e2e <vTaskSwitchContext+0x8e>
 8013e24:	693b      	ldr	r3, [r7, #16]
 8013e26:	685b      	ldr	r3, [r3, #4]
 8013e28:	685a      	ldr	r2, [r3, #4]
 8013e2a:	693b      	ldr	r3, [r7, #16]
 8013e2c:	605a      	str	r2, [r3, #4]
 8013e2e:	693b      	ldr	r3, [r7, #16]
 8013e30:	685b      	ldr	r3, [r3, #4]
 8013e32:	68db      	ldr	r3, [r3, #12]
 8013e34:	4a07      	ldr	r2, [pc, #28]	@ (8013e54 <vTaskSwitchContext+0xb4>)
 8013e36:	6013      	str	r3, [r2, #0]
}
 8013e38:	bf00      	nop
 8013e3a:	371c      	adds	r7, #28
 8013e3c:	46bd      	mov	sp, r7
 8013e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e42:	4770      	bx	lr
 8013e44:	20000b68 	.word	0x20000b68
 8013e48:	20000b54 	.word	0x20000b54
 8013e4c:	20000b48 	.word	0x20000b48
 8013e50:	20000a44 	.word	0x20000a44
 8013e54:	20000a40 	.word	0x20000a40

08013e58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013e58:	b580      	push	{r7, lr}
 8013e5a:	b084      	sub	sp, #16
 8013e5c:	af00      	add	r7, sp, #0
 8013e5e:	6078      	str	r0, [r7, #4]
 8013e60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d10b      	bne.n	8013e80 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e6c:	f383 8811 	msr	BASEPRI, r3
 8013e70:	f3bf 8f6f 	isb	sy
 8013e74:	f3bf 8f4f 	dsb	sy
 8013e78:	60fb      	str	r3, [r7, #12]
}
 8013e7a:	bf00      	nop
 8013e7c:	bf00      	nop
 8013e7e:	e7fd      	b.n	8013e7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013e80:	4b07      	ldr	r3, [pc, #28]	@ (8013ea0 <vTaskPlaceOnEventList+0x48>)
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	3318      	adds	r3, #24
 8013e86:	4619      	mov	r1, r3
 8013e88:	6878      	ldr	r0, [r7, #4]
 8013e8a:	f7fe ff00 	bl	8012c8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013e8e:	2101      	movs	r1, #1
 8013e90:	6838      	ldr	r0, [r7, #0]
 8013e92:	f000 fb67 	bl	8014564 <prvAddCurrentTaskToDelayedList>
}
 8013e96:	bf00      	nop
 8013e98:	3710      	adds	r7, #16
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	bd80      	pop	{r7, pc}
 8013e9e:	bf00      	nop
 8013ea0:	20000a40 	.word	0x20000a40

08013ea4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013ea4:	b580      	push	{r7, lr}
 8013ea6:	b086      	sub	sp, #24
 8013ea8:	af00      	add	r7, sp, #0
 8013eaa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	68db      	ldr	r3, [r3, #12]
 8013eb0:	68db      	ldr	r3, [r3, #12]
 8013eb2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013eb4:	693b      	ldr	r3, [r7, #16]
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d10b      	bne.n	8013ed2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ebe:	f383 8811 	msr	BASEPRI, r3
 8013ec2:	f3bf 8f6f 	isb	sy
 8013ec6:	f3bf 8f4f 	dsb	sy
 8013eca:	60fb      	str	r3, [r7, #12]
}
 8013ecc:	bf00      	nop
 8013ece:	bf00      	nop
 8013ed0:	e7fd      	b.n	8013ece <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013ed2:	693b      	ldr	r3, [r7, #16]
 8013ed4:	3318      	adds	r3, #24
 8013ed6:	4618      	mov	r0, r3
 8013ed8:	f7fe ff12 	bl	8012d00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013edc:	4b1d      	ldr	r3, [pc, #116]	@ (8013f54 <xTaskRemoveFromEventList+0xb0>)
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d11c      	bne.n	8013f1e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013ee4:	693b      	ldr	r3, [r7, #16]
 8013ee6:	3304      	adds	r3, #4
 8013ee8:	4618      	mov	r0, r3
 8013eea:	f7fe ff09 	bl	8012d00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013eee:	693b      	ldr	r3, [r7, #16]
 8013ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ef2:	2201      	movs	r2, #1
 8013ef4:	409a      	lsls	r2, r3
 8013ef6:	4b18      	ldr	r3, [pc, #96]	@ (8013f58 <xTaskRemoveFromEventList+0xb4>)
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	4313      	orrs	r3, r2
 8013efc:	4a16      	ldr	r2, [pc, #88]	@ (8013f58 <xTaskRemoveFromEventList+0xb4>)
 8013efe:	6013      	str	r3, [r2, #0]
 8013f00:	693b      	ldr	r3, [r7, #16]
 8013f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f04:	4613      	mov	r3, r2
 8013f06:	009b      	lsls	r3, r3, #2
 8013f08:	4413      	add	r3, r2
 8013f0a:	009b      	lsls	r3, r3, #2
 8013f0c:	4a13      	ldr	r2, [pc, #76]	@ (8013f5c <xTaskRemoveFromEventList+0xb8>)
 8013f0e:	441a      	add	r2, r3
 8013f10:	693b      	ldr	r3, [r7, #16]
 8013f12:	3304      	adds	r3, #4
 8013f14:	4619      	mov	r1, r3
 8013f16:	4610      	mov	r0, r2
 8013f18:	f7fe fe95 	bl	8012c46 <vListInsertEnd>
 8013f1c:	e005      	b.n	8013f2a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013f1e:	693b      	ldr	r3, [r7, #16]
 8013f20:	3318      	adds	r3, #24
 8013f22:	4619      	mov	r1, r3
 8013f24:	480e      	ldr	r0, [pc, #56]	@ (8013f60 <xTaskRemoveFromEventList+0xbc>)
 8013f26:	f7fe fe8e 	bl	8012c46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013f2a:	693b      	ldr	r3, [r7, #16]
 8013f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8013f64 <xTaskRemoveFromEventList+0xc0>)
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f34:	429a      	cmp	r2, r3
 8013f36:	d905      	bls.n	8013f44 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013f38:	2301      	movs	r3, #1
 8013f3a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8013f68 <xTaskRemoveFromEventList+0xc4>)
 8013f3e:	2201      	movs	r2, #1
 8013f40:	601a      	str	r2, [r3, #0]
 8013f42:	e001      	b.n	8013f48 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8013f44:	2300      	movs	r3, #0
 8013f46:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013f48:	697b      	ldr	r3, [r7, #20]
}
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	3718      	adds	r7, #24
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	bd80      	pop	{r7, pc}
 8013f52:	bf00      	nop
 8013f54:	20000b68 	.word	0x20000b68
 8013f58:	20000b48 	.word	0x20000b48
 8013f5c:	20000a44 	.word	0x20000a44
 8013f60:	20000b00 	.word	0x20000b00
 8013f64:	20000a40 	.word	0x20000a40
 8013f68:	20000b54 	.word	0x20000b54

08013f6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013f6c:	b480      	push	{r7}
 8013f6e:	b083      	sub	sp, #12
 8013f70:	af00      	add	r7, sp, #0
 8013f72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013f74:	4b06      	ldr	r3, [pc, #24]	@ (8013f90 <vTaskInternalSetTimeOutState+0x24>)
 8013f76:	681a      	ldr	r2, [r3, #0]
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013f7c:	4b05      	ldr	r3, [pc, #20]	@ (8013f94 <vTaskInternalSetTimeOutState+0x28>)
 8013f7e:	681a      	ldr	r2, [r3, #0]
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	605a      	str	r2, [r3, #4]
}
 8013f84:	bf00      	nop
 8013f86:	370c      	adds	r7, #12
 8013f88:	46bd      	mov	sp, r7
 8013f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f8e:	4770      	bx	lr
 8013f90:	20000b58 	.word	0x20000b58
 8013f94:	20000b44 	.word	0x20000b44

08013f98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013f98:	b580      	push	{r7, lr}
 8013f9a:	b088      	sub	sp, #32
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	6078      	str	r0, [r7, #4]
 8013fa0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d10b      	bne.n	8013fc0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8013fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fac:	f383 8811 	msr	BASEPRI, r3
 8013fb0:	f3bf 8f6f 	isb	sy
 8013fb4:	f3bf 8f4f 	dsb	sy
 8013fb8:	613b      	str	r3, [r7, #16]
}
 8013fba:	bf00      	nop
 8013fbc:	bf00      	nop
 8013fbe:	e7fd      	b.n	8013fbc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013fc0:	683b      	ldr	r3, [r7, #0]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d10b      	bne.n	8013fde <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8013fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fca:	f383 8811 	msr	BASEPRI, r3
 8013fce:	f3bf 8f6f 	isb	sy
 8013fd2:	f3bf 8f4f 	dsb	sy
 8013fd6:	60fb      	str	r3, [r7, #12]
}
 8013fd8:	bf00      	nop
 8013fda:	bf00      	nop
 8013fdc:	e7fd      	b.n	8013fda <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8013fde:	f000 fc5b 	bl	8014898 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8014058 <xTaskCheckForTimeOut+0xc0>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	685b      	ldr	r3, [r3, #4]
 8013fec:	69ba      	ldr	r2, [r7, #24]
 8013fee:	1ad3      	subs	r3, r2, r3
 8013ff0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013ff2:	683b      	ldr	r3, [r7, #0]
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ffa:	d102      	bne.n	8014002 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	61fb      	str	r3, [r7, #28]
 8014000:	e023      	b.n	801404a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	681a      	ldr	r2, [r3, #0]
 8014006:	4b15      	ldr	r3, [pc, #84]	@ (801405c <xTaskCheckForTimeOut+0xc4>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	429a      	cmp	r2, r3
 801400c:	d007      	beq.n	801401e <xTaskCheckForTimeOut+0x86>
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	685b      	ldr	r3, [r3, #4]
 8014012:	69ba      	ldr	r2, [r7, #24]
 8014014:	429a      	cmp	r2, r3
 8014016:	d302      	bcc.n	801401e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014018:	2301      	movs	r3, #1
 801401a:	61fb      	str	r3, [r7, #28]
 801401c:	e015      	b.n	801404a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801401e:	683b      	ldr	r3, [r7, #0]
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	697a      	ldr	r2, [r7, #20]
 8014024:	429a      	cmp	r2, r3
 8014026:	d20b      	bcs.n	8014040 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014028:	683b      	ldr	r3, [r7, #0]
 801402a:	681a      	ldr	r2, [r3, #0]
 801402c:	697b      	ldr	r3, [r7, #20]
 801402e:	1ad2      	subs	r2, r2, r3
 8014030:	683b      	ldr	r3, [r7, #0]
 8014032:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014034:	6878      	ldr	r0, [r7, #4]
 8014036:	f7ff ff99 	bl	8013f6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801403a:	2300      	movs	r3, #0
 801403c:	61fb      	str	r3, [r7, #28]
 801403e:	e004      	b.n	801404a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014040:	683b      	ldr	r3, [r7, #0]
 8014042:	2200      	movs	r2, #0
 8014044:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014046:	2301      	movs	r3, #1
 8014048:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801404a:	f000 fc57 	bl	80148fc <vPortExitCritical>

	return xReturn;
 801404e:	69fb      	ldr	r3, [r7, #28]
}
 8014050:	4618      	mov	r0, r3
 8014052:	3720      	adds	r7, #32
 8014054:	46bd      	mov	sp, r7
 8014056:	bd80      	pop	{r7, pc}
 8014058:	20000b44 	.word	0x20000b44
 801405c:	20000b58 	.word	0x20000b58

08014060 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014060:	b480      	push	{r7}
 8014062:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014064:	4b03      	ldr	r3, [pc, #12]	@ (8014074 <vTaskMissedYield+0x14>)
 8014066:	2201      	movs	r2, #1
 8014068:	601a      	str	r2, [r3, #0]
}
 801406a:	bf00      	nop
 801406c:	46bd      	mov	sp, r7
 801406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014072:	4770      	bx	lr
 8014074:	20000b54 	.word	0x20000b54

08014078 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b082      	sub	sp, #8
 801407c:	af00      	add	r7, sp, #0
 801407e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014080:	f000 f852 	bl	8014128 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014084:	4b06      	ldr	r3, [pc, #24]	@ (80140a0 <prvIdleTask+0x28>)
 8014086:	681b      	ldr	r3, [r3, #0]
 8014088:	2b01      	cmp	r3, #1
 801408a:	d9f9      	bls.n	8014080 <prvIdleTask+0x8>
			{
				taskYIELD();
 801408c:	4b05      	ldr	r3, [pc, #20]	@ (80140a4 <prvIdleTask+0x2c>)
 801408e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014092:	601a      	str	r2, [r3, #0]
 8014094:	f3bf 8f4f 	dsb	sy
 8014098:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801409c:	e7f0      	b.n	8014080 <prvIdleTask+0x8>
 801409e:	bf00      	nop
 80140a0:	20000a44 	.word	0x20000a44
 80140a4:	e000ed04 	.word	0xe000ed04

080140a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80140a8:	b580      	push	{r7, lr}
 80140aa:	b082      	sub	sp, #8
 80140ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80140ae:	2300      	movs	r3, #0
 80140b0:	607b      	str	r3, [r7, #4]
 80140b2:	e00c      	b.n	80140ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80140b4:	687a      	ldr	r2, [r7, #4]
 80140b6:	4613      	mov	r3, r2
 80140b8:	009b      	lsls	r3, r3, #2
 80140ba:	4413      	add	r3, r2
 80140bc:	009b      	lsls	r3, r3, #2
 80140be:	4a12      	ldr	r2, [pc, #72]	@ (8014108 <prvInitialiseTaskLists+0x60>)
 80140c0:	4413      	add	r3, r2
 80140c2:	4618      	mov	r0, r3
 80140c4:	f7fe fd92 	bl	8012bec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	3301      	adds	r3, #1
 80140cc:	607b      	str	r3, [r7, #4]
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	2b06      	cmp	r3, #6
 80140d2:	d9ef      	bls.n	80140b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80140d4:	480d      	ldr	r0, [pc, #52]	@ (801410c <prvInitialiseTaskLists+0x64>)
 80140d6:	f7fe fd89 	bl	8012bec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80140da:	480d      	ldr	r0, [pc, #52]	@ (8014110 <prvInitialiseTaskLists+0x68>)
 80140dc:	f7fe fd86 	bl	8012bec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80140e0:	480c      	ldr	r0, [pc, #48]	@ (8014114 <prvInitialiseTaskLists+0x6c>)
 80140e2:	f7fe fd83 	bl	8012bec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80140e6:	480c      	ldr	r0, [pc, #48]	@ (8014118 <prvInitialiseTaskLists+0x70>)
 80140e8:	f7fe fd80 	bl	8012bec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80140ec:	480b      	ldr	r0, [pc, #44]	@ (801411c <prvInitialiseTaskLists+0x74>)
 80140ee:	f7fe fd7d 	bl	8012bec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80140f2:	4b0b      	ldr	r3, [pc, #44]	@ (8014120 <prvInitialiseTaskLists+0x78>)
 80140f4:	4a05      	ldr	r2, [pc, #20]	@ (801410c <prvInitialiseTaskLists+0x64>)
 80140f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80140f8:	4b0a      	ldr	r3, [pc, #40]	@ (8014124 <prvInitialiseTaskLists+0x7c>)
 80140fa:	4a05      	ldr	r2, [pc, #20]	@ (8014110 <prvInitialiseTaskLists+0x68>)
 80140fc:	601a      	str	r2, [r3, #0]
}
 80140fe:	bf00      	nop
 8014100:	3708      	adds	r7, #8
 8014102:	46bd      	mov	sp, r7
 8014104:	bd80      	pop	{r7, pc}
 8014106:	bf00      	nop
 8014108:	20000a44 	.word	0x20000a44
 801410c:	20000ad0 	.word	0x20000ad0
 8014110:	20000ae4 	.word	0x20000ae4
 8014114:	20000b00 	.word	0x20000b00
 8014118:	20000b14 	.word	0x20000b14
 801411c:	20000b2c 	.word	0x20000b2c
 8014120:	20000af8 	.word	0x20000af8
 8014124:	20000afc 	.word	0x20000afc

08014128 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b082      	sub	sp, #8
 801412c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801412e:	e019      	b.n	8014164 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014130:	f000 fbb2 	bl	8014898 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014134:	4b10      	ldr	r3, [pc, #64]	@ (8014178 <prvCheckTasksWaitingTermination+0x50>)
 8014136:	68db      	ldr	r3, [r3, #12]
 8014138:	68db      	ldr	r3, [r3, #12]
 801413a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	3304      	adds	r3, #4
 8014140:	4618      	mov	r0, r3
 8014142:	f7fe fddd 	bl	8012d00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014146:	4b0d      	ldr	r3, [pc, #52]	@ (801417c <prvCheckTasksWaitingTermination+0x54>)
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	3b01      	subs	r3, #1
 801414c:	4a0b      	ldr	r2, [pc, #44]	@ (801417c <prvCheckTasksWaitingTermination+0x54>)
 801414e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014150:	4b0b      	ldr	r3, [pc, #44]	@ (8014180 <prvCheckTasksWaitingTermination+0x58>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	3b01      	subs	r3, #1
 8014156:	4a0a      	ldr	r2, [pc, #40]	@ (8014180 <prvCheckTasksWaitingTermination+0x58>)
 8014158:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801415a:	f000 fbcf 	bl	80148fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801415e:	6878      	ldr	r0, [r7, #4]
 8014160:	f000 f810 	bl	8014184 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014164:	4b06      	ldr	r3, [pc, #24]	@ (8014180 <prvCheckTasksWaitingTermination+0x58>)
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d1e1      	bne.n	8014130 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801416c:	bf00      	nop
 801416e:	bf00      	nop
 8014170:	3708      	adds	r7, #8
 8014172:	46bd      	mov	sp, r7
 8014174:	bd80      	pop	{r7, pc}
 8014176:	bf00      	nop
 8014178:	20000b14 	.word	0x20000b14
 801417c:	20000b40 	.word	0x20000b40
 8014180:	20000b28 	.word	0x20000b28

08014184 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014184:	b580      	push	{r7, lr}
 8014186:	b082      	sub	sp, #8
 8014188:	af00      	add	r7, sp, #0
 801418a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014190:	4618      	mov	r0, r3
 8014192:	f000 fd71 	bl	8014c78 <vPortFree>
			vPortFree( pxTCB );
 8014196:	6878      	ldr	r0, [r7, #4]
 8014198:	f000 fd6e 	bl	8014c78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801419c:	bf00      	nop
 801419e:	3708      	adds	r7, #8
 80141a0:	46bd      	mov	sp, r7
 80141a2:	bd80      	pop	{r7, pc}

080141a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80141a4:	b480      	push	{r7}
 80141a6:	b083      	sub	sp, #12
 80141a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80141aa:	4b0c      	ldr	r3, [pc, #48]	@ (80141dc <prvResetNextTaskUnblockTime+0x38>)
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d104      	bne.n	80141be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80141b4:	4b0a      	ldr	r3, [pc, #40]	@ (80141e0 <prvResetNextTaskUnblockTime+0x3c>)
 80141b6:	f04f 32ff 	mov.w	r2, #4294967295
 80141ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80141bc:	e008      	b.n	80141d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80141be:	4b07      	ldr	r3, [pc, #28]	@ (80141dc <prvResetNextTaskUnblockTime+0x38>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	68db      	ldr	r3, [r3, #12]
 80141c4:	68db      	ldr	r3, [r3, #12]
 80141c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	685b      	ldr	r3, [r3, #4]
 80141cc:	4a04      	ldr	r2, [pc, #16]	@ (80141e0 <prvResetNextTaskUnblockTime+0x3c>)
 80141ce:	6013      	str	r3, [r2, #0]
}
 80141d0:	bf00      	nop
 80141d2:	370c      	adds	r7, #12
 80141d4:	46bd      	mov	sp, r7
 80141d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141da:	4770      	bx	lr
 80141dc:	20000af8 	.word	0x20000af8
 80141e0:	20000b60 	.word	0x20000b60

080141e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80141e4:	b480      	push	{r7}
 80141e6:	b083      	sub	sp, #12
 80141e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80141ea:	4b0b      	ldr	r3, [pc, #44]	@ (8014218 <xTaskGetSchedulerState+0x34>)
 80141ec:	681b      	ldr	r3, [r3, #0]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d102      	bne.n	80141f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80141f2:	2301      	movs	r3, #1
 80141f4:	607b      	str	r3, [r7, #4]
 80141f6:	e008      	b.n	801420a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80141f8:	4b08      	ldr	r3, [pc, #32]	@ (801421c <xTaskGetSchedulerState+0x38>)
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d102      	bne.n	8014206 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014200:	2302      	movs	r3, #2
 8014202:	607b      	str	r3, [r7, #4]
 8014204:	e001      	b.n	801420a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014206:	2300      	movs	r3, #0
 8014208:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801420a:	687b      	ldr	r3, [r7, #4]
	}
 801420c:	4618      	mov	r0, r3
 801420e:	370c      	adds	r7, #12
 8014210:	46bd      	mov	sp, r7
 8014212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014216:	4770      	bx	lr
 8014218:	20000b4c 	.word	0x20000b4c
 801421c:	20000b68 	.word	0x20000b68

08014220 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014220:	b580      	push	{r7, lr}
 8014222:	b084      	sub	sp, #16
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801422c:	2300      	movs	r3, #0
 801422e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d05e      	beq.n	80142f4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801423a:	4b31      	ldr	r3, [pc, #196]	@ (8014300 <xTaskPriorityInherit+0xe0>)
 801423c:	681b      	ldr	r3, [r3, #0]
 801423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014240:	429a      	cmp	r2, r3
 8014242:	d24e      	bcs.n	80142e2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014244:	68bb      	ldr	r3, [r7, #8]
 8014246:	699b      	ldr	r3, [r3, #24]
 8014248:	2b00      	cmp	r3, #0
 801424a:	db06      	blt.n	801425a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801424c:	4b2c      	ldr	r3, [pc, #176]	@ (8014300 <xTaskPriorityInherit+0xe0>)
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014252:	f1c3 0207 	rsb	r2, r3, #7
 8014256:	68bb      	ldr	r3, [r7, #8]
 8014258:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801425a:	68bb      	ldr	r3, [r7, #8]
 801425c:	6959      	ldr	r1, [r3, #20]
 801425e:	68bb      	ldr	r3, [r7, #8]
 8014260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014262:	4613      	mov	r3, r2
 8014264:	009b      	lsls	r3, r3, #2
 8014266:	4413      	add	r3, r2
 8014268:	009b      	lsls	r3, r3, #2
 801426a:	4a26      	ldr	r2, [pc, #152]	@ (8014304 <xTaskPriorityInherit+0xe4>)
 801426c:	4413      	add	r3, r2
 801426e:	4299      	cmp	r1, r3
 8014270:	d12f      	bne.n	80142d2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014272:	68bb      	ldr	r3, [r7, #8]
 8014274:	3304      	adds	r3, #4
 8014276:	4618      	mov	r0, r3
 8014278:	f7fe fd42 	bl	8012d00 <uxListRemove>
 801427c:	4603      	mov	r3, r0
 801427e:	2b00      	cmp	r3, #0
 8014280:	d10a      	bne.n	8014298 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8014282:	68bb      	ldr	r3, [r7, #8]
 8014284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014286:	2201      	movs	r2, #1
 8014288:	fa02 f303 	lsl.w	r3, r2, r3
 801428c:	43da      	mvns	r2, r3
 801428e:	4b1e      	ldr	r3, [pc, #120]	@ (8014308 <xTaskPriorityInherit+0xe8>)
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	4013      	ands	r3, r2
 8014294:	4a1c      	ldr	r2, [pc, #112]	@ (8014308 <xTaskPriorityInherit+0xe8>)
 8014296:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014298:	4b19      	ldr	r3, [pc, #100]	@ (8014300 <xTaskPriorityInherit+0xe0>)
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80142a2:	68bb      	ldr	r3, [r7, #8]
 80142a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142a6:	2201      	movs	r2, #1
 80142a8:	409a      	lsls	r2, r3
 80142aa:	4b17      	ldr	r3, [pc, #92]	@ (8014308 <xTaskPriorityInherit+0xe8>)
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	4313      	orrs	r3, r2
 80142b0:	4a15      	ldr	r2, [pc, #84]	@ (8014308 <xTaskPriorityInherit+0xe8>)
 80142b2:	6013      	str	r3, [r2, #0]
 80142b4:	68bb      	ldr	r3, [r7, #8]
 80142b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142b8:	4613      	mov	r3, r2
 80142ba:	009b      	lsls	r3, r3, #2
 80142bc:	4413      	add	r3, r2
 80142be:	009b      	lsls	r3, r3, #2
 80142c0:	4a10      	ldr	r2, [pc, #64]	@ (8014304 <xTaskPriorityInherit+0xe4>)
 80142c2:	441a      	add	r2, r3
 80142c4:	68bb      	ldr	r3, [r7, #8]
 80142c6:	3304      	adds	r3, #4
 80142c8:	4619      	mov	r1, r3
 80142ca:	4610      	mov	r0, r2
 80142cc:	f7fe fcbb 	bl	8012c46 <vListInsertEnd>
 80142d0:	e004      	b.n	80142dc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80142d2:	4b0b      	ldr	r3, [pc, #44]	@ (8014300 <xTaskPriorityInherit+0xe0>)
 80142d4:	681b      	ldr	r3, [r3, #0]
 80142d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142d8:	68bb      	ldr	r3, [r7, #8]
 80142da:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80142dc:	2301      	movs	r3, #1
 80142de:	60fb      	str	r3, [r7, #12]
 80142e0:	e008      	b.n	80142f4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80142e6:	4b06      	ldr	r3, [pc, #24]	@ (8014300 <xTaskPriorityInherit+0xe0>)
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142ec:	429a      	cmp	r2, r3
 80142ee:	d201      	bcs.n	80142f4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80142f0:	2301      	movs	r3, #1
 80142f2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80142f4:	68fb      	ldr	r3, [r7, #12]
	}
 80142f6:	4618      	mov	r0, r3
 80142f8:	3710      	adds	r7, #16
 80142fa:	46bd      	mov	sp, r7
 80142fc:	bd80      	pop	{r7, pc}
 80142fe:	bf00      	nop
 8014300:	20000a40 	.word	0x20000a40
 8014304:	20000a44 	.word	0x20000a44
 8014308:	20000b48 	.word	0x20000b48

0801430c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801430c:	b580      	push	{r7, lr}
 801430e:	b086      	sub	sp, #24
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014318:	2300      	movs	r3, #0
 801431a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d070      	beq.n	8014404 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014322:	4b3b      	ldr	r3, [pc, #236]	@ (8014410 <xTaskPriorityDisinherit+0x104>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	693a      	ldr	r2, [r7, #16]
 8014328:	429a      	cmp	r2, r3
 801432a:	d00b      	beq.n	8014344 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801432c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014330:	f383 8811 	msr	BASEPRI, r3
 8014334:	f3bf 8f6f 	isb	sy
 8014338:	f3bf 8f4f 	dsb	sy
 801433c:	60fb      	str	r3, [r7, #12]
}
 801433e:	bf00      	nop
 8014340:	bf00      	nop
 8014342:	e7fd      	b.n	8014340 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014344:	693b      	ldr	r3, [r7, #16]
 8014346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014348:	2b00      	cmp	r3, #0
 801434a:	d10b      	bne.n	8014364 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801434c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014350:	f383 8811 	msr	BASEPRI, r3
 8014354:	f3bf 8f6f 	isb	sy
 8014358:	f3bf 8f4f 	dsb	sy
 801435c:	60bb      	str	r3, [r7, #8]
}
 801435e:	bf00      	nop
 8014360:	bf00      	nop
 8014362:	e7fd      	b.n	8014360 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8014364:	693b      	ldr	r3, [r7, #16]
 8014366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014368:	1e5a      	subs	r2, r3, #1
 801436a:	693b      	ldr	r3, [r7, #16]
 801436c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801436e:	693b      	ldr	r3, [r7, #16]
 8014370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014372:	693b      	ldr	r3, [r7, #16]
 8014374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014376:	429a      	cmp	r2, r3
 8014378:	d044      	beq.n	8014404 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801437a:	693b      	ldr	r3, [r7, #16]
 801437c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801437e:	2b00      	cmp	r3, #0
 8014380:	d140      	bne.n	8014404 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014382:	693b      	ldr	r3, [r7, #16]
 8014384:	3304      	adds	r3, #4
 8014386:	4618      	mov	r0, r3
 8014388:	f7fe fcba 	bl	8012d00 <uxListRemove>
 801438c:	4603      	mov	r3, r0
 801438e:	2b00      	cmp	r3, #0
 8014390:	d115      	bne.n	80143be <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014392:	693b      	ldr	r3, [r7, #16]
 8014394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014396:	491f      	ldr	r1, [pc, #124]	@ (8014414 <xTaskPriorityDisinherit+0x108>)
 8014398:	4613      	mov	r3, r2
 801439a:	009b      	lsls	r3, r3, #2
 801439c:	4413      	add	r3, r2
 801439e:	009b      	lsls	r3, r3, #2
 80143a0:	440b      	add	r3, r1
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d10a      	bne.n	80143be <xTaskPriorityDisinherit+0xb2>
 80143a8:	693b      	ldr	r3, [r7, #16]
 80143aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143ac:	2201      	movs	r2, #1
 80143ae:	fa02 f303 	lsl.w	r3, r2, r3
 80143b2:	43da      	mvns	r2, r3
 80143b4:	4b18      	ldr	r3, [pc, #96]	@ (8014418 <xTaskPriorityDisinherit+0x10c>)
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	4013      	ands	r3, r2
 80143ba:	4a17      	ldr	r2, [pc, #92]	@ (8014418 <xTaskPriorityDisinherit+0x10c>)
 80143bc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80143be:	693b      	ldr	r3, [r7, #16]
 80143c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80143c2:	693b      	ldr	r3, [r7, #16]
 80143c4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80143c6:	693b      	ldr	r3, [r7, #16]
 80143c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143ca:	f1c3 0207 	rsb	r2, r3, #7
 80143ce:	693b      	ldr	r3, [r7, #16]
 80143d0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80143d2:	693b      	ldr	r3, [r7, #16]
 80143d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143d6:	2201      	movs	r2, #1
 80143d8:	409a      	lsls	r2, r3
 80143da:	4b0f      	ldr	r3, [pc, #60]	@ (8014418 <xTaskPriorityDisinherit+0x10c>)
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	4313      	orrs	r3, r2
 80143e0:	4a0d      	ldr	r2, [pc, #52]	@ (8014418 <xTaskPriorityDisinherit+0x10c>)
 80143e2:	6013      	str	r3, [r2, #0]
 80143e4:	693b      	ldr	r3, [r7, #16]
 80143e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80143e8:	4613      	mov	r3, r2
 80143ea:	009b      	lsls	r3, r3, #2
 80143ec:	4413      	add	r3, r2
 80143ee:	009b      	lsls	r3, r3, #2
 80143f0:	4a08      	ldr	r2, [pc, #32]	@ (8014414 <xTaskPriorityDisinherit+0x108>)
 80143f2:	441a      	add	r2, r3
 80143f4:	693b      	ldr	r3, [r7, #16]
 80143f6:	3304      	adds	r3, #4
 80143f8:	4619      	mov	r1, r3
 80143fa:	4610      	mov	r0, r2
 80143fc:	f7fe fc23 	bl	8012c46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014400:	2301      	movs	r3, #1
 8014402:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014404:	697b      	ldr	r3, [r7, #20]
	}
 8014406:	4618      	mov	r0, r3
 8014408:	3718      	adds	r7, #24
 801440a:	46bd      	mov	sp, r7
 801440c:	bd80      	pop	{r7, pc}
 801440e:	bf00      	nop
 8014410:	20000a40 	.word	0x20000a40
 8014414:	20000a44 	.word	0x20000a44
 8014418:	20000b48 	.word	0x20000b48

0801441c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801441c:	b580      	push	{r7, lr}
 801441e:	b088      	sub	sp, #32
 8014420:	af00      	add	r7, sp, #0
 8014422:	6078      	str	r0, [r7, #4]
 8014424:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801442a:	2301      	movs	r3, #1
 801442c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d079      	beq.n	8014528 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014434:	69bb      	ldr	r3, [r7, #24]
 8014436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014438:	2b00      	cmp	r3, #0
 801443a:	d10b      	bne.n	8014454 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801443c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014440:	f383 8811 	msr	BASEPRI, r3
 8014444:	f3bf 8f6f 	isb	sy
 8014448:	f3bf 8f4f 	dsb	sy
 801444c:	60fb      	str	r3, [r7, #12]
}
 801444e:	bf00      	nop
 8014450:	bf00      	nop
 8014452:	e7fd      	b.n	8014450 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014454:	69bb      	ldr	r3, [r7, #24]
 8014456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014458:	683a      	ldr	r2, [r7, #0]
 801445a:	429a      	cmp	r2, r3
 801445c:	d902      	bls.n	8014464 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801445e:	683b      	ldr	r3, [r7, #0]
 8014460:	61fb      	str	r3, [r7, #28]
 8014462:	e002      	b.n	801446a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014464:	69bb      	ldr	r3, [r7, #24]
 8014466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014468:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801446a:	69bb      	ldr	r3, [r7, #24]
 801446c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801446e:	69fa      	ldr	r2, [r7, #28]
 8014470:	429a      	cmp	r2, r3
 8014472:	d059      	beq.n	8014528 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014474:	69bb      	ldr	r3, [r7, #24]
 8014476:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014478:	697a      	ldr	r2, [r7, #20]
 801447a:	429a      	cmp	r2, r3
 801447c:	d154      	bne.n	8014528 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801447e:	4b2c      	ldr	r3, [pc, #176]	@ (8014530 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8014480:	681b      	ldr	r3, [r3, #0]
 8014482:	69ba      	ldr	r2, [r7, #24]
 8014484:	429a      	cmp	r2, r3
 8014486:	d10b      	bne.n	80144a0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8014488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801448c:	f383 8811 	msr	BASEPRI, r3
 8014490:	f3bf 8f6f 	isb	sy
 8014494:	f3bf 8f4f 	dsb	sy
 8014498:	60bb      	str	r3, [r7, #8]
}
 801449a:	bf00      	nop
 801449c:	bf00      	nop
 801449e:	e7fd      	b.n	801449c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80144a0:	69bb      	ldr	r3, [r7, #24]
 80144a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144a4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80144a6:	69bb      	ldr	r3, [r7, #24]
 80144a8:	69fa      	ldr	r2, [r7, #28]
 80144aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80144ac:	69bb      	ldr	r3, [r7, #24]
 80144ae:	699b      	ldr	r3, [r3, #24]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	db04      	blt.n	80144be <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80144b4:	69fb      	ldr	r3, [r7, #28]
 80144b6:	f1c3 0207 	rsb	r2, r3, #7
 80144ba:	69bb      	ldr	r3, [r7, #24]
 80144bc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80144be:	69bb      	ldr	r3, [r7, #24]
 80144c0:	6959      	ldr	r1, [r3, #20]
 80144c2:	693a      	ldr	r2, [r7, #16]
 80144c4:	4613      	mov	r3, r2
 80144c6:	009b      	lsls	r3, r3, #2
 80144c8:	4413      	add	r3, r2
 80144ca:	009b      	lsls	r3, r3, #2
 80144cc:	4a19      	ldr	r2, [pc, #100]	@ (8014534 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80144ce:	4413      	add	r3, r2
 80144d0:	4299      	cmp	r1, r3
 80144d2:	d129      	bne.n	8014528 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80144d4:	69bb      	ldr	r3, [r7, #24]
 80144d6:	3304      	adds	r3, #4
 80144d8:	4618      	mov	r0, r3
 80144da:	f7fe fc11 	bl	8012d00 <uxListRemove>
 80144de:	4603      	mov	r3, r0
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d10a      	bne.n	80144fa <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80144e4:	69bb      	ldr	r3, [r7, #24]
 80144e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144e8:	2201      	movs	r2, #1
 80144ea:	fa02 f303 	lsl.w	r3, r2, r3
 80144ee:	43da      	mvns	r2, r3
 80144f0:	4b11      	ldr	r3, [pc, #68]	@ (8014538 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80144f2:	681b      	ldr	r3, [r3, #0]
 80144f4:	4013      	ands	r3, r2
 80144f6:	4a10      	ldr	r2, [pc, #64]	@ (8014538 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80144f8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80144fa:	69bb      	ldr	r3, [r7, #24]
 80144fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80144fe:	2201      	movs	r2, #1
 8014500:	409a      	lsls	r2, r3
 8014502:	4b0d      	ldr	r3, [pc, #52]	@ (8014538 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8014504:	681b      	ldr	r3, [r3, #0]
 8014506:	4313      	orrs	r3, r2
 8014508:	4a0b      	ldr	r2, [pc, #44]	@ (8014538 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801450a:	6013      	str	r3, [r2, #0]
 801450c:	69bb      	ldr	r3, [r7, #24]
 801450e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014510:	4613      	mov	r3, r2
 8014512:	009b      	lsls	r3, r3, #2
 8014514:	4413      	add	r3, r2
 8014516:	009b      	lsls	r3, r3, #2
 8014518:	4a06      	ldr	r2, [pc, #24]	@ (8014534 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801451a:	441a      	add	r2, r3
 801451c:	69bb      	ldr	r3, [r7, #24]
 801451e:	3304      	adds	r3, #4
 8014520:	4619      	mov	r1, r3
 8014522:	4610      	mov	r0, r2
 8014524:	f7fe fb8f 	bl	8012c46 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014528:	bf00      	nop
 801452a:	3720      	adds	r7, #32
 801452c:	46bd      	mov	sp, r7
 801452e:	bd80      	pop	{r7, pc}
 8014530:	20000a40 	.word	0x20000a40
 8014534:	20000a44 	.word	0x20000a44
 8014538:	20000b48 	.word	0x20000b48

0801453c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801453c:	b480      	push	{r7}
 801453e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014540:	4b07      	ldr	r3, [pc, #28]	@ (8014560 <pvTaskIncrementMutexHeldCount+0x24>)
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	2b00      	cmp	r3, #0
 8014546:	d004      	beq.n	8014552 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8014548:	4b05      	ldr	r3, [pc, #20]	@ (8014560 <pvTaskIncrementMutexHeldCount+0x24>)
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801454e:	3201      	adds	r2, #1
 8014550:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8014552:	4b03      	ldr	r3, [pc, #12]	@ (8014560 <pvTaskIncrementMutexHeldCount+0x24>)
 8014554:	681b      	ldr	r3, [r3, #0]
	}
 8014556:	4618      	mov	r0, r3
 8014558:	46bd      	mov	sp, r7
 801455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801455e:	4770      	bx	lr
 8014560:	20000a40 	.word	0x20000a40

08014564 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014564:	b580      	push	{r7, lr}
 8014566:	b084      	sub	sp, #16
 8014568:	af00      	add	r7, sp, #0
 801456a:	6078      	str	r0, [r7, #4]
 801456c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801456e:	4b29      	ldr	r3, [pc, #164]	@ (8014614 <prvAddCurrentTaskToDelayedList+0xb0>)
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014574:	4b28      	ldr	r3, [pc, #160]	@ (8014618 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	3304      	adds	r3, #4
 801457a:	4618      	mov	r0, r3
 801457c:	f7fe fbc0 	bl	8012d00 <uxListRemove>
 8014580:	4603      	mov	r3, r0
 8014582:	2b00      	cmp	r3, #0
 8014584:	d10b      	bne.n	801459e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8014586:	4b24      	ldr	r3, [pc, #144]	@ (8014618 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801458c:	2201      	movs	r2, #1
 801458e:	fa02 f303 	lsl.w	r3, r2, r3
 8014592:	43da      	mvns	r2, r3
 8014594:	4b21      	ldr	r3, [pc, #132]	@ (801461c <prvAddCurrentTaskToDelayedList+0xb8>)
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	4013      	ands	r3, r2
 801459a:	4a20      	ldr	r2, [pc, #128]	@ (801461c <prvAddCurrentTaskToDelayedList+0xb8>)
 801459c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145a4:	d10a      	bne.n	80145bc <prvAddCurrentTaskToDelayedList+0x58>
 80145a6:	683b      	ldr	r3, [r7, #0]
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d007      	beq.n	80145bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80145ac:	4b1a      	ldr	r3, [pc, #104]	@ (8014618 <prvAddCurrentTaskToDelayedList+0xb4>)
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	3304      	adds	r3, #4
 80145b2:	4619      	mov	r1, r3
 80145b4:	481a      	ldr	r0, [pc, #104]	@ (8014620 <prvAddCurrentTaskToDelayedList+0xbc>)
 80145b6:	f7fe fb46 	bl	8012c46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80145ba:	e026      	b.n	801460a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80145bc:	68fa      	ldr	r2, [r7, #12]
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	4413      	add	r3, r2
 80145c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80145c4:	4b14      	ldr	r3, [pc, #80]	@ (8014618 <prvAddCurrentTaskToDelayedList+0xb4>)
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	68ba      	ldr	r2, [r7, #8]
 80145ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80145cc:	68ba      	ldr	r2, [r7, #8]
 80145ce:	68fb      	ldr	r3, [r7, #12]
 80145d0:	429a      	cmp	r2, r3
 80145d2:	d209      	bcs.n	80145e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80145d4:	4b13      	ldr	r3, [pc, #76]	@ (8014624 <prvAddCurrentTaskToDelayedList+0xc0>)
 80145d6:	681a      	ldr	r2, [r3, #0]
 80145d8:	4b0f      	ldr	r3, [pc, #60]	@ (8014618 <prvAddCurrentTaskToDelayedList+0xb4>)
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	3304      	adds	r3, #4
 80145de:	4619      	mov	r1, r3
 80145e0:	4610      	mov	r0, r2
 80145e2:	f7fe fb54 	bl	8012c8e <vListInsert>
}
 80145e6:	e010      	b.n	801460a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80145e8:	4b0f      	ldr	r3, [pc, #60]	@ (8014628 <prvAddCurrentTaskToDelayedList+0xc4>)
 80145ea:	681a      	ldr	r2, [r3, #0]
 80145ec:	4b0a      	ldr	r3, [pc, #40]	@ (8014618 <prvAddCurrentTaskToDelayedList+0xb4>)
 80145ee:	681b      	ldr	r3, [r3, #0]
 80145f0:	3304      	adds	r3, #4
 80145f2:	4619      	mov	r1, r3
 80145f4:	4610      	mov	r0, r2
 80145f6:	f7fe fb4a 	bl	8012c8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80145fa:	4b0c      	ldr	r3, [pc, #48]	@ (801462c <prvAddCurrentTaskToDelayedList+0xc8>)
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	68ba      	ldr	r2, [r7, #8]
 8014600:	429a      	cmp	r2, r3
 8014602:	d202      	bcs.n	801460a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8014604:	4a09      	ldr	r2, [pc, #36]	@ (801462c <prvAddCurrentTaskToDelayedList+0xc8>)
 8014606:	68bb      	ldr	r3, [r7, #8]
 8014608:	6013      	str	r3, [r2, #0]
}
 801460a:	bf00      	nop
 801460c:	3710      	adds	r7, #16
 801460e:	46bd      	mov	sp, r7
 8014610:	bd80      	pop	{r7, pc}
 8014612:	bf00      	nop
 8014614:	20000b44 	.word	0x20000b44
 8014618:	20000a40 	.word	0x20000a40
 801461c:	20000b48 	.word	0x20000b48
 8014620:	20000b2c 	.word	0x20000b2c
 8014624:	20000afc 	.word	0x20000afc
 8014628:	20000af8 	.word	0x20000af8
 801462c:	20000b60 	.word	0x20000b60

08014630 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014630:	b480      	push	{r7}
 8014632:	b085      	sub	sp, #20
 8014634:	af00      	add	r7, sp, #0
 8014636:	60f8      	str	r0, [r7, #12]
 8014638:	60b9      	str	r1, [r7, #8]
 801463a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	3b04      	subs	r3, #4
 8014640:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014648:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	3b04      	subs	r3, #4
 801464e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014650:	68bb      	ldr	r3, [r7, #8]
 8014652:	f023 0201 	bic.w	r2, r3, #1
 8014656:	68fb      	ldr	r3, [r7, #12]
 8014658:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	3b04      	subs	r3, #4
 801465e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014660:	4a0c      	ldr	r2, [pc, #48]	@ (8014694 <pxPortInitialiseStack+0x64>)
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	3b14      	subs	r3, #20
 801466a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801466c:	687a      	ldr	r2, [r7, #4]
 801466e:	68fb      	ldr	r3, [r7, #12]
 8014670:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014672:	68fb      	ldr	r3, [r7, #12]
 8014674:	3b04      	subs	r3, #4
 8014676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014678:	68fb      	ldr	r3, [r7, #12]
 801467a:	f06f 0202 	mvn.w	r2, #2
 801467e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	3b20      	subs	r3, #32
 8014684:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014686:	68fb      	ldr	r3, [r7, #12]
}
 8014688:	4618      	mov	r0, r3
 801468a:	3714      	adds	r7, #20
 801468c:	46bd      	mov	sp, r7
 801468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014692:	4770      	bx	lr
 8014694:	08014699 	.word	0x08014699

08014698 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014698:	b480      	push	{r7}
 801469a:	b085      	sub	sp, #20
 801469c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801469e:	2300      	movs	r3, #0
 80146a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80146a2:	4b13      	ldr	r3, [pc, #76]	@ (80146f0 <prvTaskExitError+0x58>)
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146aa:	d00b      	beq.n	80146c4 <prvTaskExitError+0x2c>
	__asm volatile
 80146ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146b0:	f383 8811 	msr	BASEPRI, r3
 80146b4:	f3bf 8f6f 	isb	sy
 80146b8:	f3bf 8f4f 	dsb	sy
 80146bc:	60fb      	str	r3, [r7, #12]
}
 80146be:	bf00      	nop
 80146c0:	bf00      	nop
 80146c2:	e7fd      	b.n	80146c0 <prvTaskExitError+0x28>
	__asm volatile
 80146c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146c8:	f383 8811 	msr	BASEPRI, r3
 80146cc:	f3bf 8f6f 	isb	sy
 80146d0:	f3bf 8f4f 	dsb	sy
 80146d4:	60bb      	str	r3, [r7, #8]
}
 80146d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80146d8:	bf00      	nop
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d0fc      	beq.n	80146da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80146e0:	bf00      	nop
 80146e2:	bf00      	nop
 80146e4:	3714      	adds	r7, #20
 80146e6:	46bd      	mov	sp, r7
 80146e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ec:	4770      	bx	lr
 80146ee:	bf00      	nop
 80146f0:	20000078 	.word	0x20000078
	...

08014700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014700:	4b07      	ldr	r3, [pc, #28]	@ (8014720 <pxCurrentTCBConst2>)
 8014702:	6819      	ldr	r1, [r3, #0]
 8014704:	6808      	ldr	r0, [r1, #0]
 8014706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801470a:	f380 8809 	msr	PSP, r0
 801470e:	f3bf 8f6f 	isb	sy
 8014712:	f04f 0000 	mov.w	r0, #0
 8014716:	f380 8811 	msr	BASEPRI, r0
 801471a:	4770      	bx	lr
 801471c:	f3af 8000 	nop.w

08014720 <pxCurrentTCBConst2>:
 8014720:	20000a40 	.word	0x20000a40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014724:	bf00      	nop
 8014726:	bf00      	nop

08014728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014728:	4808      	ldr	r0, [pc, #32]	@ (801474c <prvPortStartFirstTask+0x24>)
 801472a:	6800      	ldr	r0, [r0, #0]
 801472c:	6800      	ldr	r0, [r0, #0]
 801472e:	f380 8808 	msr	MSP, r0
 8014732:	f04f 0000 	mov.w	r0, #0
 8014736:	f380 8814 	msr	CONTROL, r0
 801473a:	b662      	cpsie	i
 801473c:	b661      	cpsie	f
 801473e:	f3bf 8f4f 	dsb	sy
 8014742:	f3bf 8f6f 	isb	sy
 8014746:	df00      	svc	0
 8014748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801474a:	bf00      	nop
 801474c:	e000ed08 	.word	0xe000ed08

08014750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014750:	b580      	push	{r7, lr}
 8014752:	b086      	sub	sp, #24
 8014754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014756:	4b47      	ldr	r3, [pc, #284]	@ (8014874 <xPortStartScheduler+0x124>)
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	4a47      	ldr	r2, [pc, #284]	@ (8014878 <xPortStartScheduler+0x128>)
 801475c:	4293      	cmp	r3, r2
 801475e:	d10b      	bne.n	8014778 <xPortStartScheduler+0x28>
	__asm volatile
 8014760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014764:	f383 8811 	msr	BASEPRI, r3
 8014768:	f3bf 8f6f 	isb	sy
 801476c:	f3bf 8f4f 	dsb	sy
 8014770:	60fb      	str	r3, [r7, #12]
}
 8014772:	bf00      	nop
 8014774:	bf00      	nop
 8014776:	e7fd      	b.n	8014774 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014778:	4b3e      	ldr	r3, [pc, #248]	@ (8014874 <xPortStartScheduler+0x124>)
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	4a3f      	ldr	r2, [pc, #252]	@ (801487c <xPortStartScheduler+0x12c>)
 801477e:	4293      	cmp	r3, r2
 8014780:	d10b      	bne.n	801479a <xPortStartScheduler+0x4a>
	__asm volatile
 8014782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014786:	f383 8811 	msr	BASEPRI, r3
 801478a:	f3bf 8f6f 	isb	sy
 801478e:	f3bf 8f4f 	dsb	sy
 8014792:	613b      	str	r3, [r7, #16]
}
 8014794:	bf00      	nop
 8014796:	bf00      	nop
 8014798:	e7fd      	b.n	8014796 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801479a:	4b39      	ldr	r3, [pc, #228]	@ (8014880 <xPortStartScheduler+0x130>)
 801479c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801479e:	697b      	ldr	r3, [r7, #20]
 80147a0:	781b      	ldrb	r3, [r3, #0]
 80147a2:	b2db      	uxtb	r3, r3
 80147a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80147a6:	697b      	ldr	r3, [r7, #20]
 80147a8:	22ff      	movs	r2, #255	@ 0xff
 80147aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80147ac:	697b      	ldr	r3, [r7, #20]
 80147ae:	781b      	ldrb	r3, [r3, #0]
 80147b0:	b2db      	uxtb	r3, r3
 80147b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80147b4:	78fb      	ldrb	r3, [r7, #3]
 80147b6:	b2db      	uxtb	r3, r3
 80147b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80147bc:	b2da      	uxtb	r2, r3
 80147be:	4b31      	ldr	r3, [pc, #196]	@ (8014884 <xPortStartScheduler+0x134>)
 80147c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80147c2:	4b31      	ldr	r3, [pc, #196]	@ (8014888 <xPortStartScheduler+0x138>)
 80147c4:	2207      	movs	r2, #7
 80147c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80147c8:	e009      	b.n	80147de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80147ca:	4b2f      	ldr	r3, [pc, #188]	@ (8014888 <xPortStartScheduler+0x138>)
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	3b01      	subs	r3, #1
 80147d0:	4a2d      	ldr	r2, [pc, #180]	@ (8014888 <xPortStartScheduler+0x138>)
 80147d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80147d4:	78fb      	ldrb	r3, [r7, #3]
 80147d6:	b2db      	uxtb	r3, r3
 80147d8:	005b      	lsls	r3, r3, #1
 80147da:	b2db      	uxtb	r3, r3
 80147dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80147de:	78fb      	ldrb	r3, [r7, #3]
 80147e0:	b2db      	uxtb	r3, r3
 80147e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80147e6:	2b80      	cmp	r3, #128	@ 0x80
 80147e8:	d0ef      	beq.n	80147ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80147ea:	4b27      	ldr	r3, [pc, #156]	@ (8014888 <xPortStartScheduler+0x138>)
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	f1c3 0307 	rsb	r3, r3, #7
 80147f2:	2b04      	cmp	r3, #4
 80147f4:	d00b      	beq.n	801480e <xPortStartScheduler+0xbe>
	__asm volatile
 80147f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147fa:	f383 8811 	msr	BASEPRI, r3
 80147fe:	f3bf 8f6f 	isb	sy
 8014802:	f3bf 8f4f 	dsb	sy
 8014806:	60bb      	str	r3, [r7, #8]
}
 8014808:	bf00      	nop
 801480a:	bf00      	nop
 801480c:	e7fd      	b.n	801480a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801480e:	4b1e      	ldr	r3, [pc, #120]	@ (8014888 <xPortStartScheduler+0x138>)
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	021b      	lsls	r3, r3, #8
 8014814:	4a1c      	ldr	r2, [pc, #112]	@ (8014888 <xPortStartScheduler+0x138>)
 8014816:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014818:	4b1b      	ldr	r3, [pc, #108]	@ (8014888 <xPortStartScheduler+0x138>)
 801481a:	681b      	ldr	r3, [r3, #0]
 801481c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014820:	4a19      	ldr	r2, [pc, #100]	@ (8014888 <xPortStartScheduler+0x138>)
 8014822:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	b2da      	uxtb	r2, r3
 8014828:	697b      	ldr	r3, [r7, #20]
 801482a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801482c:	4b17      	ldr	r3, [pc, #92]	@ (801488c <xPortStartScheduler+0x13c>)
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	4a16      	ldr	r2, [pc, #88]	@ (801488c <xPortStartScheduler+0x13c>)
 8014832:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014836:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014838:	4b14      	ldr	r3, [pc, #80]	@ (801488c <xPortStartScheduler+0x13c>)
 801483a:	681b      	ldr	r3, [r3, #0]
 801483c:	4a13      	ldr	r2, [pc, #76]	@ (801488c <xPortStartScheduler+0x13c>)
 801483e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014842:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014844:	f000 f8da 	bl	80149fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014848:	4b11      	ldr	r3, [pc, #68]	@ (8014890 <xPortStartScheduler+0x140>)
 801484a:	2200      	movs	r2, #0
 801484c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801484e:	f000 f8f9 	bl	8014a44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014852:	4b10      	ldr	r3, [pc, #64]	@ (8014894 <xPortStartScheduler+0x144>)
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	4a0f      	ldr	r2, [pc, #60]	@ (8014894 <xPortStartScheduler+0x144>)
 8014858:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801485c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801485e:	f7ff ff63 	bl	8014728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014862:	f7ff fa9d 	bl	8013da0 <vTaskSwitchContext>
	prvTaskExitError();
 8014866:	f7ff ff17 	bl	8014698 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801486a:	2300      	movs	r3, #0
}
 801486c:	4618      	mov	r0, r3
 801486e:	3718      	adds	r7, #24
 8014870:	46bd      	mov	sp, r7
 8014872:	bd80      	pop	{r7, pc}
 8014874:	e000ed00 	.word	0xe000ed00
 8014878:	410fc271 	.word	0x410fc271
 801487c:	410fc270 	.word	0x410fc270
 8014880:	e000e400 	.word	0xe000e400
 8014884:	20000b6c 	.word	0x20000b6c
 8014888:	20000b70 	.word	0x20000b70
 801488c:	e000ed20 	.word	0xe000ed20
 8014890:	20000078 	.word	0x20000078
 8014894:	e000ef34 	.word	0xe000ef34

08014898 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014898:	b480      	push	{r7}
 801489a:	b083      	sub	sp, #12
 801489c:	af00      	add	r7, sp, #0
	__asm volatile
 801489e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148a2:	f383 8811 	msr	BASEPRI, r3
 80148a6:	f3bf 8f6f 	isb	sy
 80148aa:	f3bf 8f4f 	dsb	sy
 80148ae:	607b      	str	r3, [r7, #4]
}
 80148b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80148b2:	4b10      	ldr	r3, [pc, #64]	@ (80148f4 <vPortEnterCritical+0x5c>)
 80148b4:	681b      	ldr	r3, [r3, #0]
 80148b6:	3301      	adds	r3, #1
 80148b8:	4a0e      	ldr	r2, [pc, #56]	@ (80148f4 <vPortEnterCritical+0x5c>)
 80148ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80148bc:	4b0d      	ldr	r3, [pc, #52]	@ (80148f4 <vPortEnterCritical+0x5c>)
 80148be:	681b      	ldr	r3, [r3, #0]
 80148c0:	2b01      	cmp	r3, #1
 80148c2:	d110      	bne.n	80148e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80148c4:	4b0c      	ldr	r3, [pc, #48]	@ (80148f8 <vPortEnterCritical+0x60>)
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	b2db      	uxtb	r3, r3
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d00b      	beq.n	80148e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80148ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148d2:	f383 8811 	msr	BASEPRI, r3
 80148d6:	f3bf 8f6f 	isb	sy
 80148da:	f3bf 8f4f 	dsb	sy
 80148de:	603b      	str	r3, [r7, #0]
}
 80148e0:	bf00      	nop
 80148e2:	bf00      	nop
 80148e4:	e7fd      	b.n	80148e2 <vPortEnterCritical+0x4a>
	}
}
 80148e6:	bf00      	nop
 80148e8:	370c      	adds	r7, #12
 80148ea:	46bd      	mov	sp, r7
 80148ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148f0:	4770      	bx	lr
 80148f2:	bf00      	nop
 80148f4:	20000078 	.word	0x20000078
 80148f8:	e000ed04 	.word	0xe000ed04

080148fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80148fc:	b480      	push	{r7}
 80148fe:	b083      	sub	sp, #12
 8014900:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014902:	4b12      	ldr	r3, [pc, #72]	@ (801494c <vPortExitCritical+0x50>)
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d10b      	bne.n	8014922 <vPortExitCritical+0x26>
	__asm volatile
 801490a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801490e:	f383 8811 	msr	BASEPRI, r3
 8014912:	f3bf 8f6f 	isb	sy
 8014916:	f3bf 8f4f 	dsb	sy
 801491a:	607b      	str	r3, [r7, #4]
}
 801491c:	bf00      	nop
 801491e:	bf00      	nop
 8014920:	e7fd      	b.n	801491e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014922:	4b0a      	ldr	r3, [pc, #40]	@ (801494c <vPortExitCritical+0x50>)
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	3b01      	subs	r3, #1
 8014928:	4a08      	ldr	r2, [pc, #32]	@ (801494c <vPortExitCritical+0x50>)
 801492a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801492c:	4b07      	ldr	r3, [pc, #28]	@ (801494c <vPortExitCritical+0x50>)
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d105      	bne.n	8014940 <vPortExitCritical+0x44>
 8014934:	2300      	movs	r3, #0
 8014936:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014938:	683b      	ldr	r3, [r7, #0]
 801493a:	f383 8811 	msr	BASEPRI, r3
}
 801493e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014940:	bf00      	nop
 8014942:	370c      	adds	r7, #12
 8014944:	46bd      	mov	sp, r7
 8014946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801494a:	4770      	bx	lr
 801494c:	20000078 	.word	0x20000078

08014950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014950:	f3ef 8009 	mrs	r0, PSP
 8014954:	f3bf 8f6f 	isb	sy
 8014958:	4b15      	ldr	r3, [pc, #84]	@ (80149b0 <pxCurrentTCBConst>)
 801495a:	681a      	ldr	r2, [r3, #0]
 801495c:	f01e 0f10 	tst.w	lr, #16
 8014960:	bf08      	it	eq
 8014962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801496a:	6010      	str	r0, [r2, #0]
 801496c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014970:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014974:	f380 8811 	msr	BASEPRI, r0
 8014978:	f3bf 8f4f 	dsb	sy
 801497c:	f3bf 8f6f 	isb	sy
 8014980:	f7ff fa0e 	bl	8013da0 <vTaskSwitchContext>
 8014984:	f04f 0000 	mov.w	r0, #0
 8014988:	f380 8811 	msr	BASEPRI, r0
 801498c:	bc09      	pop	{r0, r3}
 801498e:	6819      	ldr	r1, [r3, #0]
 8014990:	6808      	ldr	r0, [r1, #0]
 8014992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014996:	f01e 0f10 	tst.w	lr, #16
 801499a:	bf08      	it	eq
 801499c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80149a0:	f380 8809 	msr	PSP, r0
 80149a4:	f3bf 8f6f 	isb	sy
 80149a8:	4770      	bx	lr
 80149aa:	bf00      	nop
 80149ac:	f3af 8000 	nop.w

080149b0 <pxCurrentTCBConst>:
 80149b0:	20000a40 	.word	0x20000a40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80149b4:	bf00      	nop
 80149b6:	bf00      	nop

080149b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80149b8:	b580      	push	{r7, lr}
 80149ba:	b082      	sub	sp, #8
 80149bc:	af00      	add	r7, sp, #0
	__asm volatile
 80149be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149c2:	f383 8811 	msr	BASEPRI, r3
 80149c6:	f3bf 8f6f 	isb	sy
 80149ca:	f3bf 8f4f 	dsb	sy
 80149ce:	607b      	str	r3, [r7, #4]
}
 80149d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80149d2:	f7ff f92b 	bl	8013c2c <xTaskIncrementTick>
 80149d6:	4603      	mov	r3, r0
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d003      	beq.n	80149e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80149dc:	4b06      	ldr	r3, [pc, #24]	@ (80149f8 <SysTick_Handler+0x40>)
 80149de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80149e2:	601a      	str	r2, [r3, #0]
 80149e4:	2300      	movs	r3, #0
 80149e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	f383 8811 	msr	BASEPRI, r3
}
 80149ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80149f0:	bf00      	nop
 80149f2:	3708      	adds	r7, #8
 80149f4:	46bd      	mov	sp, r7
 80149f6:	bd80      	pop	{r7, pc}
 80149f8:	e000ed04 	.word	0xe000ed04

080149fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80149fc:	b480      	push	{r7}
 80149fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014a00:	4b0b      	ldr	r3, [pc, #44]	@ (8014a30 <vPortSetupTimerInterrupt+0x34>)
 8014a02:	2200      	movs	r2, #0
 8014a04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014a06:	4b0b      	ldr	r3, [pc, #44]	@ (8014a34 <vPortSetupTimerInterrupt+0x38>)
 8014a08:	2200      	movs	r2, #0
 8014a0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8014a38 <vPortSetupTimerInterrupt+0x3c>)
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	4a0a      	ldr	r2, [pc, #40]	@ (8014a3c <vPortSetupTimerInterrupt+0x40>)
 8014a12:	fba2 2303 	umull	r2, r3, r2, r3
 8014a16:	099b      	lsrs	r3, r3, #6
 8014a18:	4a09      	ldr	r2, [pc, #36]	@ (8014a40 <vPortSetupTimerInterrupt+0x44>)
 8014a1a:	3b01      	subs	r3, #1
 8014a1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014a1e:	4b04      	ldr	r3, [pc, #16]	@ (8014a30 <vPortSetupTimerInterrupt+0x34>)
 8014a20:	2207      	movs	r2, #7
 8014a22:	601a      	str	r2, [r3, #0]
}
 8014a24:	bf00      	nop
 8014a26:	46bd      	mov	sp, r7
 8014a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a2c:	4770      	bx	lr
 8014a2e:	bf00      	nop
 8014a30:	e000e010 	.word	0xe000e010
 8014a34:	e000e018 	.word	0xe000e018
 8014a38:	20000004 	.word	0x20000004
 8014a3c:	10624dd3 	.word	0x10624dd3
 8014a40:	e000e014 	.word	0xe000e014

08014a44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014a44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8014a54 <vPortEnableVFP+0x10>
 8014a48:	6801      	ldr	r1, [r0, #0]
 8014a4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8014a4e:	6001      	str	r1, [r0, #0]
 8014a50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014a52:	bf00      	nop
 8014a54:	e000ed88 	.word	0xe000ed88

08014a58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014a58:	b480      	push	{r7}
 8014a5a:	b085      	sub	sp, #20
 8014a5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014a5e:	f3ef 8305 	mrs	r3, IPSR
 8014a62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014a64:	68fb      	ldr	r3, [r7, #12]
 8014a66:	2b0f      	cmp	r3, #15
 8014a68:	d915      	bls.n	8014a96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014a6a:	4a18      	ldr	r2, [pc, #96]	@ (8014acc <vPortValidateInterruptPriority+0x74>)
 8014a6c:	68fb      	ldr	r3, [r7, #12]
 8014a6e:	4413      	add	r3, r2
 8014a70:	781b      	ldrb	r3, [r3, #0]
 8014a72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014a74:	4b16      	ldr	r3, [pc, #88]	@ (8014ad0 <vPortValidateInterruptPriority+0x78>)
 8014a76:	781b      	ldrb	r3, [r3, #0]
 8014a78:	7afa      	ldrb	r2, [r7, #11]
 8014a7a:	429a      	cmp	r2, r3
 8014a7c:	d20b      	bcs.n	8014a96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8014a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a82:	f383 8811 	msr	BASEPRI, r3
 8014a86:	f3bf 8f6f 	isb	sy
 8014a8a:	f3bf 8f4f 	dsb	sy
 8014a8e:	607b      	str	r3, [r7, #4]
}
 8014a90:	bf00      	nop
 8014a92:	bf00      	nop
 8014a94:	e7fd      	b.n	8014a92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014a96:	4b0f      	ldr	r3, [pc, #60]	@ (8014ad4 <vPortValidateInterruptPriority+0x7c>)
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8014a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8014ad8 <vPortValidateInterruptPriority+0x80>)
 8014aa0:	681b      	ldr	r3, [r3, #0]
 8014aa2:	429a      	cmp	r2, r3
 8014aa4:	d90b      	bls.n	8014abe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8014aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014aaa:	f383 8811 	msr	BASEPRI, r3
 8014aae:	f3bf 8f6f 	isb	sy
 8014ab2:	f3bf 8f4f 	dsb	sy
 8014ab6:	603b      	str	r3, [r7, #0]
}
 8014ab8:	bf00      	nop
 8014aba:	bf00      	nop
 8014abc:	e7fd      	b.n	8014aba <vPortValidateInterruptPriority+0x62>
	}
 8014abe:	bf00      	nop
 8014ac0:	3714      	adds	r7, #20
 8014ac2:	46bd      	mov	sp, r7
 8014ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ac8:	4770      	bx	lr
 8014aca:	bf00      	nop
 8014acc:	e000e3f0 	.word	0xe000e3f0
 8014ad0:	20000b6c 	.word	0x20000b6c
 8014ad4:	e000ed0c 	.word	0xe000ed0c
 8014ad8:	20000b70 	.word	0x20000b70

08014adc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014adc:	b580      	push	{r7, lr}
 8014ade:	b08a      	sub	sp, #40	@ 0x28
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014ae8:	f7fe fff4 	bl	8013ad4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014aec:	4b5c      	ldr	r3, [pc, #368]	@ (8014c60 <pvPortMalloc+0x184>)
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d101      	bne.n	8014af8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014af4:	f000 f924 	bl	8014d40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014af8:	4b5a      	ldr	r3, [pc, #360]	@ (8014c64 <pvPortMalloc+0x188>)
 8014afa:	681a      	ldr	r2, [r3, #0]
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	4013      	ands	r3, r2
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	f040 8095 	bne.w	8014c30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d01e      	beq.n	8014b4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8014b0c:	2208      	movs	r2, #8
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	4413      	add	r3, r2
 8014b12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	f003 0307 	and.w	r3, r3, #7
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	d015      	beq.n	8014b4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	f023 0307 	bic.w	r3, r3, #7
 8014b24:	3308      	adds	r3, #8
 8014b26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	f003 0307 	and.w	r3, r3, #7
 8014b2e:	2b00      	cmp	r3, #0
 8014b30:	d00b      	beq.n	8014b4a <pvPortMalloc+0x6e>
	__asm volatile
 8014b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b36:	f383 8811 	msr	BASEPRI, r3
 8014b3a:	f3bf 8f6f 	isb	sy
 8014b3e:	f3bf 8f4f 	dsb	sy
 8014b42:	617b      	str	r3, [r7, #20]
}
 8014b44:	bf00      	nop
 8014b46:	bf00      	nop
 8014b48:	e7fd      	b.n	8014b46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d06f      	beq.n	8014c30 <pvPortMalloc+0x154>
 8014b50:	4b45      	ldr	r3, [pc, #276]	@ (8014c68 <pvPortMalloc+0x18c>)
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	687a      	ldr	r2, [r7, #4]
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d86a      	bhi.n	8014c30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014b5a:	4b44      	ldr	r3, [pc, #272]	@ (8014c6c <pvPortMalloc+0x190>)
 8014b5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014b5e:	4b43      	ldr	r3, [pc, #268]	@ (8014c6c <pvPortMalloc+0x190>)
 8014b60:	681b      	ldr	r3, [r3, #0]
 8014b62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014b64:	e004      	b.n	8014b70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b72:	685b      	ldr	r3, [r3, #4]
 8014b74:	687a      	ldr	r2, [r7, #4]
 8014b76:	429a      	cmp	r2, r3
 8014b78:	d903      	bls.n	8014b82 <pvPortMalloc+0xa6>
 8014b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d1f1      	bne.n	8014b66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014b82:	4b37      	ldr	r3, [pc, #220]	@ (8014c60 <pvPortMalloc+0x184>)
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b88:	429a      	cmp	r2, r3
 8014b8a:	d051      	beq.n	8014c30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014b8c:	6a3b      	ldr	r3, [r7, #32]
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	2208      	movs	r2, #8
 8014b92:	4413      	add	r3, r2
 8014b94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b98:	681a      	ldr	r2, [r3, #0]
 8014b9a:	6a3b      	ldr	r3, [r7, #32]
 8014b9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ba0:	685a      	ldr	r2, [r3, #4]
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	1ad2      	subs	r2, r2, r3
 8014ba6:	2308      	movs	r3, #8
 8014ba8:	005b      	lsls	r3, r3, #1
 8014baa:	429a      	cmp	r2, r3
 8014bac:	d920      	bls.n	8014bf0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	4413      	add	r3, r2
 8014bb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014bb6:	69bb      	ldr	r3, [r7, #24]
 8014bb8:	f003 0307 	and.w	r3, r3, #7
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	d00b      	beq.n	8014bd8 <pvPortMalloc+0xfc>
	__asm volatile
 8014bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bc4:	f383 8811 	msr	BASEPRI, r3
 8014bc8:	f3bf 8f6f 	isb	sy
 8014bcc:	f3bf 8f4f 	dsb	sy
 8014bd0:	613b      	str	r3, [r7, #16]
}
 8014bd2:	bf00      	nop
 8014bd4:	bf00      	nop
 8014bd6:	e7fd      	b.n	8014bd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bda:	685a      	ldr	r2, [r3, #4]
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	1ad2      	subs	r2, r2, r3
 8014be0:	69bb      	ldr	r3, [r7, #24]
 8014be2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014be6:	687a      	ldr	r2, [r7, #4]
 8014be8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014bea:	69b8      	ldr	r0, [r7, #24]
 8014bec:	f000 f90a 	bl	8014e04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8014c68 <pvPortMalloc+0x18c>)
 8014bf2:	681a      	ldr	r2, [r3, #0]
 8014bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bf6:	685b      	ldr	r3, [r3, #4]
 8014bf8:	1ad3      	subs	r3, r2, r3
 8014bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8014c68 <pvPortMalloc+0x18c>)
 8014bfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8014c68 <pvPortMalloc+0x18c>)
 8014c00:	681a      	ldr	r2, [r3, #0]
 8014c02:	4b1b      	ldr	r3, [pc, #108]	@ (8014c70 <pvPortMalloc+0x194>)
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	429a      	cmp	r2, r3
 8014c08:	d203      	bcs.n	8014c12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014c0a:	4b17      	ldr	r3, [pc, #92]	@ (8014c68 <pvPortMalloc+0x18c>)
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	4a18      	ldr	r2, [pc, #96]	@ (8014c70 <pvPortMalloc+0x194>)
 8014c10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c14:	685a      	ldr	r2, [r3, #4]
 8014c16:	4b13      	ldr	r3, [pc, #76]	@ (8014c64 <pvPortMalloc+0x188>)
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	431a      	orrs	r2, r3
 8014c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c22:	2200      	movs	r2, #0
 8014c24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014c26:	4b13      	ldr	r3, [pc, #76]	@ (8014c74 <pvPortMalloc+0x198>)
 8014c28:	681b      	ldr	r3, [r3, #0]
 8014c2a:	3301      	adds	r3, #1
 8014c2c:	4a11      	ldr	r2, [pc, #68]	@ (8014c74 <pvPortMalloc+0x198>)
 8014c2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014c30:	f7fe ff5e 	bl	8013af0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014c34:	69fb      	ldr	r3, [r7, #28]
 8014c36:	f003 0307 	and.w	r3, r3, #7
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d00b      	beq.n	8014c56 <pvPortMalloc+0x17a>
	__asm volatile
 8014c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c42:	f383 8811 	msr	BASEPRI, r3
 8014c46:	f3bf 8f6f 	isb	sy
 8014c4a:	f3bf 8f4f 	dsb	sy
 8014c4e:	60fb      	str	r3, [r7, #12]
}
 8014c50:	bf00      	nop
 8014c52:	bf00      	nop
 8014c54:	e7fd      	b.n	8014c52 <pvPortMalloc+0x176>
	return pvReturn;
 8014c56:	69fb      	ldr	r3, [r7, #28]
}
 8014c58:	4618      	mov	r0, r3
 8014c5a:	3728      	adds	r7, #40	@ 0x28
 8014c5c:	46bd      	mov	sp, r7
 8014c5e:	bd80      	pop	{r7, pc}
 8014c60:	20003b7c 	.word	0x20003b7c
 8014c64:	20003b90 	.word	0x20003b90
 8014c68:	20003b80 	.word	0x20003b80
 8014c6c:	20003b74 	.word	0x20003b74
 8014c70:	20003b84 	.word	0x20003b84
 8014c74:	20003b88 	.word	0x20003b88

08014c78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014c78:	b580      	push	{r7, lr}
 8014c7a:	b086      	sub	sp, #24
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d04f      	beq.n	8014d2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014c8a:	2308      	movs	r3, #8
 8014c8c:	425b      	negs	r3, r3
 8014c8e:	697a      	ldr	r2, [r7, #20]
 8014c90:	4413      	add	r3, r2
 8014c92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014c94:	697b      	ldr	r3, [r7, #20]
 8014c96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014c98:	693b      	ldr	r3, [r7, #16]
 8014c9a:	685a      	ldr	r2, [r3, #4]
 8014c9c:	4b25      	ldr	r3, [pc, #148]	@ (8014d34 <vPortFree+0xbc>)
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	4013      	ands	r3, r2
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d10b      	bne.n	8014cbe <vPortFree+0x46>
	__asm volatile
 8014ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014caa:	f383 8811 	msr	BASEPRI, r3
 8014cae:	f3bf 8f6f 	isb	sy
 8014cb2:	f3bf 8f4f 	dsb	sy
 8014cb6:	60fb      	str	r3, [r7, #12]
}
 8014cb8:	bf00      	nop
 8014cba:	bf00      	nop
 8014cbc:	e7fd      	b.n	8014cba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014cbe:	693b      	ldr	r3, [r7, #16]
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d00b      	beq.n	8014cde <vPortFree+0x66>
	__asm volatile
 8014cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cca:	f383 8811 	msr	BASEPRI, r3
 8014cce:	f3bf 8f6f 	isb	sy
 8014cd2:	f3bf 8f4f 	dsb	sy
 8014cd6:	60bb      	str	r3, [r7, #8]
}
 8014cd8:	bf00      	nop
 8014cda:	bf00      	nop
 8014cdc:	e7fd      	b.n	8014cda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014cde:	693b      	ldr	r3, [r7, #16]
 8014ce0:	685a      	ldr	r2, [r3, #4]
 8014ce2:	4b14      	ldr	r3, [pc, #80]	@ (8014d34 <vPortFree+0xbc>)
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	4013      	ands	r3, r2
 8014ce8:	2b00      	cmp	r3, #0
 8014cea:	d01e      	beq.n	8014d2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014cec:	693b      	ldr	r3, [r7, #16]
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d11a      	bne.n	8014d2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014cf4:	693b      	ldr	r3, [r7, #16]
 8014cf6:	685a      	ldr	r2, [r3, #4]
 8014cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8014d34 <vPortFree+0xbc>)
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	43db      	mvns	r3, r3
 8014cfe:	401a      	ands	r2, r3
 8014d00:	693b      	ldr	r3, [r7, #16]
 8014d02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014d04:	f7fe fee6 	bl	8013ad4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014d08:	693b      	ldr	r3, [r7, #16]
 8014d0a:	685a      	ldr	r2, [r3, #4]
 8014d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8014d38 <vPortFree+0xc0>)
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	4413      	add	r3, r2
 8014d12:	4a09      	ldr	r2, [pc, #36]	@ (8014d38 <vPortFree+0xc0>)
 8014d14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014d16:	6938      	ldr	r0, [r7, #16]
 8014d18:	f000 f874 	bl	8014e04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014d1c:	4b07      	ldr	r3, [pc, #28]	@ (8014d3c <vPortFree+0xc4>)
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	3301      	adds	r3, #1
 8014d22:	4a06      	ldr	r2, [pc, #24]	@ (8014d3c <vPortFree+0xc4>)
 8014d24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014d26:	f7fe fee3 	bl	8013af0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014d2a:	bf00      	nop
 8014d2c:	3718      	adds	r7, #24
 8014d2e:	46bd      	mov	sp, r7
 8014d30:	bd80      	pop	{r7, pc}
 8014d32:	bf00      	nop
 8014d34:	20003b90 	.word	0x20003b90
 8014d38:	20003b80 	.word	0x20003b80
 8014d3c:	20003b8c 	.word	0x20003b8c

08014d40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014d40:	b480      	push	{r7}
 8014d42:	b085      	sub	sp, #20
 8014d44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014d46:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8014d4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014d4c:	4b27      	ldr	r3, [pc, #156]	@ (8014dec <prvHeapInit+0xac>)
 8014d4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	f003 0307 	and.w	r3, r3, #7
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d00c      	beq.n	8014d74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014d5a:	68fb      	ldr	r3, [r7, #12]
 8014d5c:	3307      	adds	r3, #7
 8014d5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	f023 0307 	bic.w	r3, r3, #7
 8014d66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014d68:	68ba      	ldr	r2, [r7, #8]
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	1ad3      	subs	r3, r2, r3
 8014d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8014dec <prvHeapInit+0xac>)
 8014d70:	4413      	add	r3, r2
 8014d72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014d74:	68fb      	ldr	r3, [r7, #12]
 8014d76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014d78:	4a1d      	ldr	r2, [pc, #116]	@ (8014df0 <prvHeapInit+0xb0>)
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8014df0 <prvHeapInit+0xb0>)
 8014d80:	2200      	movs	r2, #0
 8014d82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	68ba      	ldr	r2, [r7, #8]
 8014d88:	4413      	add	r3, r2
 8014d8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014d8c:	2208      	movs	r2, #8
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	1a9b      	subs	r3, r3, r2
 8014d92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	f023 0307 	bic.w	r3, r3, #7
 8014d9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	4a15      	ldr	r2, [pc, #84]	@ (8014df4 <prvHeapInit+0xb4>)
 8014da0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014da2:	4b14      	ldr	r3, [pc, #80]	@ (8014df4 <prvHeapInit+0xb4>)
 8014da4:	681b      	ldr	r3, [r3, #0]
 8014da6:	2200      	movs	r2, #0
 8014da8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014daa:	4b12      	ldr	r3, [pc, #72]	@ (8014df4 <prvHeapInit+0xb4>)
 8014dac:	681b      	ldr	r3, [r3, #0]
 8014dae:	2200      	movs	r2, #0
 8014db0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014db6:	683b      	ldr	r3, [r7, #0]
 8014db8:	68fa      	ldr	r2, [r7, #12]
 8014dba:	1ad2      	subs	r2, r2, r3
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8014df4 <prvHeapInit+0xb4>)
 8014dc2:	681a      	ldr	r2, [r3, #0]
 8014dc4:	683b      	ldr	r3, [r7, #0]
 8014dc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014dc8:	683b      	ldr	r3, [r7, #0]
 8014dca:	685b      	ldr	r3, [r3, #4]
 8014dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8014df8 <prvHeapInit+0xb8>)
 8014dce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014dd0:	683b      	ldr	r3, [r7, #0]
 8014dd2:	685b      	ldr	r3, [r3, #4]
 8014dd4:	4a09      	ldr	r2, [pc, #36]	@ (8014dfc <prvHeapInit+0xbc>)
 8014dd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014dd8:	4b09      	ldr	r3, [pc, #36]	@ (8014e00 <prvHeapInit+0xc0>)
 8014dda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014dde:	601a      	str	r2, [r3, #0]
}
 8014de0:	bf00      	nop
 8014de2:	3714      	adds	r7, #20
 8014de4:	46bd      	mov	sp, r7
 8014de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dea:	4770      	bx	lr
 8014dec:	20000b74 	.word	0x20000b74
 8014df0:	20003b74 	.word	0x20003b74
 8014df4:	20003b7c 	.word	0x20003b7c
 8014df8:	20003b84 	.word	0x20003b84
 8014dfc:	20003b80 	.word	0x20003b80
 8014e00:	20003b90 	.word	0x20003b90

08014e04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014e04:	b480      	push	{r7}
 8014e06:	b085      	sub	sp, #20
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014e0c:	4b28      	ldr	r3, [pc, #160]	@ (8014eb0 <prvInsertBlockIntoFreeList+0xac>)
 8014e0e:	60fb      	str	r3, [r7, #12]
 8014e10:	e002      	b.n	8014e18 <prvInsertBlockIntoFreeList+0x14>
 8014e12:	68fb      	ldr	r3, [r7, #12]
 8014e14:	681b      	ldr	r3, [r3, #0]
 8014e16:	60fb      	str	r3, [r7, #12]
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	687a      	ldr	r2, [r7, #4]
 8014e1e:	429a      	cmp	r2, r3
 8014e20:	d8f7      	bhi.n	8014e12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	685b      	ldr	r3, [r3, #4]
 8014e2a:	68ba      	ldr	r2, [r7, #8]
 8014e2c:	4413      	add	r3, r2
 8014e2e:	687a      	ldr	r2, [r7, #4]
 8014e30:	429a      	cmp	r2, r3
 8014e32:	d108      	bne.n	8014e46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014e34:	68fb      	ldr	r3, [r7, #12]
 8014e36:	685a      	ldr	r2, [r3, #4]
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	685b      	ldr	r3, [r3, #4]
 8014e3c:	441a      	add	r2, r3
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014e42:	68fb      	ldr	r3, [r7, #12]
 8014e44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	685b      	ldr	r3, [r3, #4]
 8014e4e:	68ba      	ldr	r2, [r7, #8]
 8014e50:	441a      	add	r2, r3
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	429a      	cmp	r2, r3
 8014e58:	d118      	bne.n	8014e8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	681a      	ldr	r2, [r3, #0]
 8014e5e:	4b15      	ldr	r3, [pc, #84]	@ (8014eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	429a      	cmp	r2, r3
 8014e64:	d00d      	beq.n	8014e82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	685a      	ldr	r2, [r3, #4]
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	681b      	ldr	r3, [r3, #0]
 8014e6e:	685b      	ldr	r3, [r3, #4]
 8014e70:	441a      	add	r2, r3
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	681a      	ldr	r2, [r3, #0]
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	601a      	str	r2, [r3, #0]
 8014e80:	e008      	b.n	8014e94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014e82:	4b0c      	ldr	r3, [pc, #48]	@ (8014eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8014e84:	681a      	ldr	r2, [r3, #0]
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	601a      	str	r2, [r3, #0]
 8014e8a:	e003      	b.n	8014e94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	681a      	ldr	r2, [r3, #0]
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014e94:	68fa      	ldr	r2, [r7, #12]
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	429a      	cmp	r2, r3
 8014e9a:	d002      	beq.n	8014ea2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	687a      	ldr	r2, [r7, #4]
 8014ea0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014ea2:	bf00      	nop
 8014ea4:	3714      	adds	r7, #20
 8014ea6:	46bd      	mov	sp, r7
 8014ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eac:	4770      	bx	lr
 8014eae:	bf00      	nop
 8014eb0:	20003b74 	.word	0x20003b74
 8014eb4:	20003b7c 	.word	0x20003b7c

08014eb8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8014eb8:	b580      	push	{r7, lr}
 8014eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &DFU_Desc, DEVICE_FS) != USBD_OK) {
 8014ebc:	2200      	movs	r2, #0
 8014ebe:	4912      	ldr	r1, [pc, #72]	@ (8014f08 <MX_USB_Device_Init+0x50>)
 8014ec0:	4812      	ldr	r0, [pc, #72]	@ (8014f0c <MX_USB_Device_Init+0x54>)
 8014ec2:	f7fc fc25 	bl	8011710 <USBD_Init>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d001      	beq.n	8014ed0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8014ecc:	f7ed fcb0 	bl	8002830 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_DFU) != USBD_OK) {
 8014ed0:	490f      	ldr	r1, [pc, #60]	@ (8014f10 <MX_USB_Device_Init+0x58>)
 8014ed2:	480e      	ldr	r0, [pc, #56]	@ (8014f0c <MX_USB_Device_Init+0x54>)
 8014ed4:	f7fc fc4c 	bl	8011770 <USBD_RegisterClass>
 8014ed8:	4603      	mov	r3, r0
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d001      	beq.n	8014ee2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8014ede:	f7ed fca7 	bl	8002830 <Error_Handler>
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceFS, &USBD_DFU_Flash_fops) != USBD_OK) {
 8014ee2:	490c      	ldr	r1, [pc, #48]	@ (8014f14 <MX_USB_Device_Init+0x5c>)
 8014ee4:	4809      	ldr	r0, [pc, #36]	@ (8014f0c <MX_USB_Device_Init+0x54>)
 8014ee6:	f7fc f891 	bl	801100c <USBD_DFU_RegisterMedia>
 8014eea:	4603      	mov	r3, r0
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d001      	beq.n	8014ef4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8014ef0:	f7ed fc9e 	bl	8002830 <Error_Handler>
  }
  /* Verify if the Battery Charging Detection mode (BCD) is used : */
  /* If yes, the USB device is started in the HAL_PCDEx_BCD_Callback */
  /* upon reception of PCD_BCD_DISCOVERY_COMPLETED message. */
  if (USBD_LL_BatterryCharging(&hUsbDeviceFS) != USBD_OK) {
 8014ef4:	4805      	ldr	r0, [pc, #20]	@ (8014f0c <MX_USB_Device_Init+0x54>)
 8014ef6:	f000 fc01 	bl	80156fc <USBD_LL_BatterryCharging>
 8014efa:	4603      	mov	r3, r0
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d001      	beq.n	8014f04 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8014f00:	f7ed fc96 	bl	8002830 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8014f04:	bf00      	nop
 8014f06:	bd80      	pop	{r7, pc}
 8014f08:	2000007c 	.word	0x2000007c
 8014f0c:	20003b94 	.word	0x20003b94
 8014f10:	20000014 	.word	0x20000014
 8014f14:	200000d0 	.word	0x200000d0

08014f18 <USBD_DFU_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014f18:	b480      	push	{r7}
 8014f1a:	b083      	sub	sp, #12
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	4603      	mov	r3, r0
 8014f20:	6039      	str	r1, [r7, #0]
 8014f22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_DFU_DeviceDesc);
 8014f24:	683b      	ldr	r3, [r7, #0]
 8014f26:	2212      	movs	r2, #18
 8014f28:	801a      	strh	r2, [r3, #0]
  return USBD_DFU_DeviceDesc;
 8014f2a:	4b03      	ldr	r3, [pc, #12]	@ (8014f38 <USBD_DFU_DeviceDescriptor+0x20>)
}
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	370c      	adds	r7, #12
 8014f30:	46bd      	mov	sp, r7
 8014f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f36:	4770      	bx	lr
 8014f38:	2000009c 	.word	0x2000009c

08014f3c <USBD_DFU_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014f3c:	b480      	push	{r7}
 8014f3e:	b083      	sub	sp, #12
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	4603      	mov	r3, r0
 8014f44:	6039      	str	r1, [r7, #0]
 8014f46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	2204      	movs	r2, #4
 8014f4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014f4e:	4b03      	ldr	r3, [pc, #12]	@ (8014f5c <USBD_DFU_LangIDStrDescriptor+0x20>)
}
 8014f50:	4618      	mov	r0, r3
 8014f52:	370c      	adds	r7, #12
 8014f54:	46bd      	mov	sp, r7
 8014f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f5a:	4770      	bx	lr
 8014f5c:	200000b0 	.word	0x200000b0

08014f60 <USBD_DFU_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014f60:	b580      	push	{r7, lr}
 8014f62:	b082      	sub	sp, #8
 8014f64:	af00      	add	r7, sp, #0
 8014f66:	4603      	mov	r3, r0
 8014f68:	6039      	str	r1, [r7, #0]
 8014f6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014f6c:	79fb      	ldrb	r3, [r7, #7]
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d105      	bne.n	8014f7e <USBD_DFU_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8014f72:	683a      	ldr	r2, [r7, #0]
 8014f74:	4907      	ldr	r1, [pc, #28]	@ (8014f94 <USBD_DFU_ProductStrDescriptor+0x34>)
 8014f76:	4808      	ldr	r0, [pc, #32]	@ (8014f98 <USBD_DFU_ProductStrDescriptor+0x38>)
 8014f78:	f7fd fc37 	bl	80127ea <USBD_GetString>
 8014f7c:	e004      	b.n	8014f88 <USBD_DFU_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8014f7e:	683a      	ldr	r2, [r7, #0]
 8014f80:	4904      	ldr	r1, [pc, #16]	@ (8014f94 <USBD_DFU_ProductStrDescriptor+0x34>)
 8014f82:	4805      	ldr	r0, [pc, #20]	@ (8014f98 <USBD_DFU_ProductStrDescriptor+0x38>)
 8014f84:	f7fd fc31 	bl	80127ea <USBD_GetString>
  }
  return USBD_StrDesc;
 8014f88:	4b02      	ldr	r3, [pc, #8]	@ (8014f94 <USBD_DFU_ProductStrDescriptor+0x34>)
}
 8014f8a:	4618      	mov	r0, r3
 8014f8c:	3708      	adds	r7, #8
 8014f8e:	46bd      	mov	sp, r7
 8014f90:	bd80      	pop	{r7, pc}
 8014f92:	bf00      	nop
 8014f94:	20003e64 	.word	0x20003e64
 8014f98:	0801a8f4 	.word	0x0801a8f4

08014f9c <USBD_DFU_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b082      	sub	sp, #8
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	4603      	mov	r3, r0
 8014fa4:	6039      	str	r1, [r7, #0]
 8014fa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014fa8:	683a      	ldr	r2, [r7, #0]
 8014faa:	4904      	ldr	r1, [pc, #16]	@ (8014fbc <USBD_DFU_ManufacturerStrDescriptor+0x20>)
 8014fac:	4804      	ldr	r0, [pc, #16]	@ (8014fc0 <USBD_DFU_ManufacturerStrDescriptor+0x24>)
 8014fae:	f7fd fc1c 	bl	80127ea <USBD_GetString>
  return USBD_StrDesc;
 8014fb2:	4b02      	ldr	r3, [pc, #8]	@ (8014fbc <USBD_DFU_ManufacturerStrDescriptor+0x20>)
}
 8014fb4:	4618      	mov	r0, r3
 8014fb6:	3708      	adds	r7, #8
 8014fb8:	46bd      	mov	sp, r7
 8014fba:	bd80      	pop	{r7, pc}
 8014fbc:	20003e64 	.word	0x20003e64
 8014fc0:	0801a914 	.word	0x0801a914

08014fc4 <USBD_DFU_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014fc4:	b580      	push	{r7, lr}
 8014fc6:	b082      	sub	sp, #8
 8014fc8:	af00      	add	r7, sp, #0
 8014fca:	4603      	mov	r3, r0
 8014fcc:	6039      	str	r1, [r7, #0]
 8014fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014fd0:	683b      	ldr	r3, [r7, #0]
 8014fd2:	221a      	movs	r2, #26
 8014fd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014fd6:	f000 f843 	bl	8015060 <Get_SerialNum>

  /* USER CODE BEGIN USBD_DFU_SerialStrDescriptor */

  /* USER CODE END USBD_DFU_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8014fda:	4b02      	ldr	r3, [pc, #8]	@ (8014fe4 <USBD_DFU_SerialStrDescriptor+0x20>)
}
 8014fdc:	4618      	mov	r0, r3
 8014fde:	3708      	adds	r7, #8
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	bd80      	pop	{r7, pc}
 8014fe4:	200000b4 	.word	0x200000b4

08014fe8 <USBD_DFU_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014fe8:	b580      	push	{r7, lr}
 8014fea:	b082      	sub	sp, #8
 8014fec:	af00      	add	r7, sp, #0
 8014fee:	4603      	mov	r3, r0
 8014ff0:	6039      	str	r1, [r7, #0]
 8014ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014ff4:	79fb      	ldrb	r3, [r7, #7]
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	d105      	bne.n	8015006 <USBD_DFU_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8014ffa:	683a      	ldr	r2, [r7, #0]
 8014ffc:	4907      	ldr	r1, [pc, #28]	@ (801501c <USBD_DFU_ConfigStrDescriptor+0x34>)
 8014ffe:	4808      	ldr	r0, [pc, #32]	@ (8015020 <USBD_DFU_ConfigStrDescriptor+0x38>)
 8015000:	f7fd fbf3 	bl	80127ea <USBD_GetString>
 8015004:	e004      	b.n	8015010 <USBD_DFU_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8015006:	683a      	ldr	r2, [r7, #0]
 8015008:	4904      	ldr	r1, [pc, #16]	@ (801501c <USBD_DFU_ConfigStrDescriptor+0x34>)
 801500a:	4805      	ldr	r0, [pc, #20]	@ (8015020 <USBD_DFU_ConfigStrDescriptor+0x38>)
 801500c:	f7fd fbed 	bl	80127ea <USBD_GetString>
  }
  return USBD_StrDesc;
 8015010:	4b02      	ldr	r3, [pc, #8]	@ (801501c <USBD_DFU_ConfigStrDescriptor+0x34>)
}
 8015012:	4618      	mov	r0, r3
 8015014:	3708      	adds	r7, #8
 8015016:	46bd      	mov	sp, r7
 8015018:	bd80      	pop	{r7, pc}
 801501a:	bf00      	nop
 801501c:	20003e64 	.word	0x20003e64
 8015020:	0801a928 	.word	0x0801a928

08015024 <USBD_DFU_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DFU_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015024:	b580      	push	{r7, lr}
 8015026:	b082      	sub	sp, #8
 8015028:	af00      	add	r7, sp, #0
 801502a:	4603      	mov	r3, r0
 801502c:	6039      	str	r1, [r7, #0]
 801502e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015030:	79fb      	ldrb	r3, [r7, #7]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d105      	bne.n	8015042 <USBD_DFU_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8015036:	683a      	ldr	r2, [r7, #0]
 8015038:	4907      	ldr	r1, [pc, #28]	@ (8015058 <USBD_DFU_InterfaceStrDescriptor+0x34>)
 801503a:	4808      	ldr	r0, [pc, #32]	@ (801505c <USBD_DFU_InterfaceStrDescriptor+0x38>)
 801503c:	f7fd fbd5 	bl	80127ea <USBD_GetString>
 8015040:	e004      	b.n	801504c <USBD_DFU_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8015042:	683a      	ldr	r2, [r7, #0]
 8015044:	4904      	ldr	r1, [pc, #16]	@ (8015058 <USBD_DFU_InterfaceStrDescriptor+0x34>)
 8015046:	4805      	ldr	r0, [pc, #20]	@ (801505c <USBD_DFU_InterfaceStrDescriptor+0x38>)
 8015048:	f7fd fbcf 	bl	80127ea <USBD_GetString>
  }
  return USBD_StrDesc;
 801504c:	4b02      	ldr	r3, [pc, #8]	@ (8015058 <USBD_DFU_InterfaceStrDescriptor+0x34>)
}
 801504e:	4618      	mov	r0, r3
 8015050:	3708      	adds	r7, #8
 8015052:	46bd      	mov	sp, r7
 8015054:	bd80      	pop	{r7, pc}
 8015056:	bf00      	nop
 8015058:	20003e64 	.word	0x20003e64
 801505c:	0801a934 	.word	0x0801a934

08015060 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015060:	b580      	push	{r7, lr}
 8015062:	b084      	sub	sp, #16
 8015064:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015066:	4b0f      	ldr	r3, [pc, #60]	@ (80150a4 <Get_SerialNum+0x44>)
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801506c:	4b0e      	ldr	r3, [pc, #56]	@ (80150a8 <Get_SerialNum+0x48>)
 801506e:	681b      	ldr	r3, [r3, #0]
 8015070:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8015072:	4b0e      	ldr	r3, [pc, #56]	@ (80150ac <Get_SerialNum+0x4c>)
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015078:	68fa      	ldr	r2, [r7, #12]
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	4413      	add	r3, r2
 801507e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d009      	beq.n	801509a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015086:	2208      	movs	r2, #8
 8015088:	4909      	ldr	r1, [pc, #36]	@ (80150b0 <Get_SerialNum+0x50>)
 801508a:	68f8      	ldr	r0, [r7, #12]
 801508c:	f000 f814 	bl	80150b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8015090:	2204      	movs	r2, #4
 8015092:	4908      	ldr	r1, [pc, #32]	@ (80150b4 <Get_SerialNum+0x54>)
 8015094:	68b8      	ldr	r0, [r7, #8]
 8015096:	f000 f80f 	bl	80150b8 <IntToUnicode>
  }
}
 801509a:	bf00      	nop
 801509c:	3710      	adds	r7, #16
 801509e:	46bd      	mov	sp, r7
 80150a0:	bd80      	pop	{r7, pc}
 80150a2:	bf00      	nop
 80150a4:	1fff7590 	.word	0x1fff7590
 80150a8:	1fff7594 	.word	0x1fff7594
 80150ac:	1fff7598 	.word	0x1fff7598
 80150b0:	200000b6 	.word	0x200000b6
 80150b4:	200000c6 	.word	0x200000c6

080150b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80150b8:	b480      	push	{r7}
 80150ba:	b087      	sub	sp, #28
 80150bc:	af00      	add	r7, sp, #0
 80150be:	60f8      	str	r0, [r7, #12]
 80150c0:	60b9      	str	r1, [r7, #8]
 80150c2:	4613      	mov	r3, r2
 80150c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80150c6:	2300      	movs	r3, #0
 80150c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80150ca:	2300      	movs	r3, #0
 80150cc:	75fb      	strb	r3, [r7, #23]
 80150ce:	e027      	b.n	8015120 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	0f1b      	lsrs	r3, r3, #28
 80150d4:	2b09      	cmp	r3, #9
 80150d6:	d80b      	bhi.n	80150f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80150d8:	68fb      	ldr	r3, [r7, #12]
 80150da:	0f1b      	lsrs	r3, r3, #28
 80150dc:	b2da      	uxtb	r2, r3
 80150de:	7dfb      	ldrb	r3, [r7, #23]
 80150e0:	005b      	lsls	r3, r3, #1
 80150e2:	4619      	mov	r1, r3
 80150e4:	68bb      	ldr	r3, [r7, #8]
 80150e6:	440b      	add	r3, r1
 80150e8:	3230      	adds	r2, #48	@ 0x30
 80150ea:	b2d2      	uxtb	r2, r2
 80150ec:	701a      	strb	r2, [r3, #0]
 80150ee:	e00a      	b.n	8015106 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80150f0:	68fb      	ldr	r3, [r7, #12]
 80150f2:	0f1b      	lsrs	r3, r3, #28
 80150f4:	b2da      	uxtb	r2, r3
 80150f6:	7dfb      	ldrb	r3, [r7, #23]
 80150f8:	005b      	lsls	r3, r3, #1
 80150fa:	4619      	mov	r1, r3
 80150fc:	68bb      	ldr	r3, [r7, #8]
 80150fe:	440b      	add	r3, r1
 8015100:	3237      	adds	r2, #55	@ 0x37
 8015102:	b2d2      	uxtb	r2, r2
 8015104:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	011b      	lsls	r3, r3, #4
 801510a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801510c:	7dfb      	ldrb	r3, [r7, #23]
 801510e:	005b      	lsls	r3, r3, #1
 8015110:	3301      	adds	r3, #1
 8015112:	68ba      	ldr	r2, [r7, #8]
 8015114:	4413      	add	r3, r2
 8015116:	2200      	movs	r2, #0
 8015118:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801511a:	7dfb      	ldrb	r3, [r7, #23]
 801511c:	3301      	adds	r3, #1
 801511e:	75fb      	strb	r3, [r7, #23]
 8015120:	7dfa      	ldrb	r2, [r7, #23]
 8015122:	79fb      	ldrb	r3, [r7, #7]
 8015124:	429a      	cmp	r2, r3
 8015126:	d3d3      	bcc.n	80150d0 <IntToUnicode+0x18>
  }
}
 8015128:	bf00      	nop
 801512a:	bf00      	nop
 801512c:	371c      	adds	r7, #28
 801512e:	46bd      	mov	sp, r7
 8015130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015134:	4770      	bx	lr

08015136 <FLASH_If_Init>:
/**
  * @brief  Memory initialization routine.
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t FLASH_If_Init(void)
{
 8015136:	b480      	push	{r7}
 8015138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 0 */
  return (USBD_OK);
 801513a:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 801513c:	4618      	mov	r0, r3
 801513e:	46bd      	mov	sp, r7
 8015140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015144:	4770      	bx	lr

08015146 <FLASH_If_DeInit>:
/**
  * @brief  De-Initializes Memory
  * @retval USBD_OK if operation is successful, MAL_FAIL else
  */
uint16_t FLASH_If_DeInit(void)
{
 8015146:	b480      	push	{r7}
 8015148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  return (USBD_OK);
 801514a:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 801514c:	4618      	mov	r0, r3
 801514e:	46bd      	mov	sp, r7
 8015150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015154:	4770      	bx	lr

08015156 <FLASH_If_Erase>:
  * @brief  Erase sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t FLASH_If_Erase(uint32_t Add)
{
 8015156:	b480      	push	{r7}
 8015158:	b083      	sub	sp, #12
 801515a:	af00      	add	r7, sp, #0
 801515c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 2 */

  return (USBD_OK);
 801515e:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8015160:	4618      	mov	r0, r3
 8015162:	370c      	adds	r7, #12
 8015164:	46bd      	mov	sp, r7
 8015166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801516a:	4770      	bx	lr

0801516c <FLASH_If_Write>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t FLASH_If_Write(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 801516c:	b480      	push	{r7}
 801516e:	b085      	sub	sp, #20
 8015170:	af00      	add	r7, sp, #0
 8015172:	60f8      	str	r0, [r7, #12]
 8015174:	60b9      	str	r1, [r7, #8]
 8015176:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 3 */
  return (USBD_OK);
 8015178:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801517a:	4618      	mov	r0, r3
 801517c:	3714      	adds	r7, #20
 801517e:	46bd      	mov	sp, r7
 8015180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015184:	4770      	bx	lr

08015186 <FLASH_If_Read>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *FLASH_If_Read(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 8015186:	b480      	push	{r7}
 8015188:	b085      	sub	sp, #20
 801518a:	af00      	add	r7, sp, #0
 801518c:	60f8      	str	r0, [r7, #12]
 801518e:	60b9      	str	r1, [r7, #8]
 8015190:	607a      	str	r2, [r7, #4]
  /* Return a valid address to avoid HardFault */
  /* USER CODE BEGIN 4 */
  return (uint8_t*)(FLASH_BASE);
 8015192:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
  /* USER CODE END 4 */
}
 8015196:	4618      	mov	r0, r3
 8015198:	3714      	adds	r7, #20
 801519a:	46bd      	mov	sp, r7
 801519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151a0:	4770      	bx	lr

080151a2 <FLASH_If_GetStatus>:
  * @param  Cmd: Number of data to be read (in bytes)
  * @param  buffer: used for returning the time necessary for a program or an erase operation
  * @retval USBD_OK if operation is successful
  */
uint16_t FLASH_If_GetStatus(uint32_t Add, uint8_t Cmd, uint8_t *buffer)
{
 80151a2:	b480      	push	{r7}
 80151a4:	b085      	sub	sp, #20
 80151a6:	af00      	add	r7, sp, #0
 80151a8:	60f8      	str	r0, [r7, #12]
 80151aa:	460b      	mov	r3, r1
 80151ac:	607a      	str	r2, [r7, #4]
 80151ae:	72fb      	strb	r3, [r7, #11]
  /* USER CODE BEGIN 5 */
  switch (Cmd)
 80151b0:	7afb      	ldrb	r3, [r7, #11]
 80151b2:	2b01      	cmp	r3, #1
    break;

    case DFU_MEDIA_ERASE:
    default:

    break;
 80151b4:	bf00      	nop
  }
  return (USBD_OK);
 80151b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80151b8:	4618      	mov	r0, r3
 80151ba:	3714      	adds	r7, #20
 80151bc:	46bd      	mov	sp, r7
 80151be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151c2:	4770      	bx	lr

080151c4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	b098      	sub	sp, #96	@ 0x60
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80151cc:	f107 0310 	add.w	r3, r7, #16
 80151d0:	2250      	movs	r2, #80	@ 0x50
 80151d2:	2100      	movs	r1, #0
 80151d4:	4618      	mov	r0, r3
 80151d6:	f001 ff96 	bl	8017106 <memset>
  if(pcdHandle->Instance==USB)
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	4a15      	ldr	r2, [pc, #84]	@ (8015234 <HAL_PCD_MspInit+0x70>)
 80151e0:	4293      	cmp	r3, r2
 80151e2:	d122      	bne.n	801522a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80151e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80151e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80151ea:	2300      	movs	r3, #0
 80151ec:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80151ee:	f107 0310 	add.w	r3, r7, #16
 80151f2:	4618      	mov	r0, r3
 80151f4:	f7f4 fd8e 	bl	8009d14 <HAL_RCCEx_PeriphCLKConfig>
 80151f8:	4603      	mov	r3, r0
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d001      	beq.n	8015202 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80151fe:	f7ed fb17 	bl	8002830 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8015202:	4b0d      	ldr	r3, [pc, #52]	@ (8015238 <HAL_PCD_MspInit+0x74>)
 8015204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015206:	4a0c      	ldr	r2, [pc, #48]	@ (8015238 <HAL_PCD_MspInit+0x74>)
 8015208:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801520c:	6593      	str	r3, [r2, #88]	@ 0x58
 801520e:	4b0a      	ldr	r3, [pc, #40]	@ (8015238 <HAL_PCD_MspInit+0x74>)
 8015210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015212:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015216:	60fb      	str	r3, [r7, #12]
 8015218:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 801521a:	2200      	movs	r2, #0
 801521c:	2105      	movs	r1, #5
 801521e:	2014      	movs	r0, #20
 8015220:	f7f0 ff36 	bl	8006090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8015224:	2014      	movs	r0, #20
 8015226:	f7f0 ff4d 	bl	80060c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801522a:	bf00      	nop
 801522c:	3760      	adds	r7, #96	@ 0x60
 801522e:	46bd      	mov	sp, r7
 8015230:	bd80      	pop	{r7, pc}
 8015232:	bf00      	nop
 8015234:	40005c00 	.word	0x40005c00
 8015238:	40021000 	.word	0x40021000

0801523c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801523c:	b580      	push	{r7, lr}
 801523e:	b082      	sub	sp, #8
 8015240:	af00      	add	r7, sp, #0
 8015242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8015250:	4619      	mov	r1, r3
 8015252:	4610      	mov	r0, r2
 8015254:	f7fc fb19 	bl	801188a <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8015258:	bf00      	nop
 801525a:	3708      	adds	r7, #8
 801525c:	46bd      	mov	sp, r7
 801525e:	bd80      	pop	{r7, pc}

08015260 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015260:	b580      	push	{r7, lr}
 8015262:	b082      	sub	sp, #8
 8015264:	af00      	add	r7, sp, #0
 8015266:	6078      	str	r0, [r7, #4]
 8015268:	460b      	mov	r3, r1
 801526a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8015272:	78fa      	ldrb	r2, [r7, #3]
 8015274:	6879      	ldr	r1, [r7, #4]
 8015276:	4613      	mov	r3, r2
 8015278:	009b      	lsls	r3, r3, #2
 801527a:	4413      	add	r3, r2
 801527c:	00db      	lsls	r3, r3, #3
 801527e:	440b      	add	r3, r1
 8015280:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015284:	681a      	ldr	r2, [r3, #0]
 8015286:	78fb      	ldrb	r3, [r7, #3]
 8015288:	4619      	mov	r1, r3
 801528a:	f7fc fb53 	bl	8011934 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801528e:	bf00      	nop
 8015290:	3708      	adds	r7, #8
 8015292:	46bd      	mov	sp, r7
 8015294:	bd80      	pop	{r7, pc}

08015296 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015296:	b580      	push	{r7, lr}
 8015298:	b082      	sub	sp, #8
 801529a:	af00      	add	r7, sp, #0
 801529c:	6078      	str	r0, [r7, #4]
 801529e:	460b      	mov	r3, r1
 80152a0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80152a8:	78fa      	ldrb	r2, [r7, #3]
 80152aa:	6879      	ldr	r1, [r7, #4]
 80152ac:	4613      	mov	r3, r2
 80152ae:	009b      	lsls	r3, r3, #2
 80152b0:	4413      	add	r3, r2
 80152b2:	00db      	lsls	r3, r3, #3
 80152b4:	440b      	add	r3, r1
 80152b6:	3324      	adds	r3, #36	@ 0x24
 80152b8:	681a      	ldr	r2, [r3, #0]
 80152ba:	78fb      	ldrb	r3, [r7, #3]
 80152bc:	4619      	mov	r1, r3
 80152be:	f7fc fb9c 	bl	80119fa <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80152c2:	bf00      	nop
 80152c4:	3708      	adds	r7, #8
 80152c6:	46bd      	mov	sp, r7
 80152c8:	bd80      	pop	{r7, pc}

080152ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80152ca:	b580      	push	{r7, lr}
 80152cc:	b082      	sub	sp, #8
 80152ce:	af00      	add	r7, sp, #0
 80152d0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80152d8:	4618      	mov	r0, r3
 80152da:	f7fc fcb0 	bl	8011c3e <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80152de:	bf00      	nop
 80152e0:	3708      	adds	r7, #8
 80152e2:	46bd      	mov	sp, r7
 80152e4:	bd80      	pop	{r7, pc}

080152e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80152e6:	b580      	push	{r7, lr}
 80152e8:	b084      	sub	sp, #16
 80152ea:	af00      	add	r7, sp, #0
 80152ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80152ee:	2301      	movs	r3, #1
 80152f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	795b      	ldrb	r3, [r3, #5]
 80152f6:	2b02      	cmp	r3, #2
 80152f8:	d001      	beq.n	80152fe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80152fa:	f7ed fa99 	bl	8002830 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015304:	7bfa      	ldrb	r2, [r7, #15]
 8015306:	4611      	mov	r1, r2
 8015308:	4618      	mov	r0, r3
 801530a:	f7fc fc5a 	bl	8011bc2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015314:	4618      	mov	r0, r3
 8015316:	f7fc fc06 	bl	8011b26 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801531a:	bf00      	nop
 801531c:	3710      	adds	r7, #16
 801531e:	46bd      	mov	sp, r7
 8015320:	bd80      	pop	{r7, pc}
	...

08015324 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015324:	b580      	push	{r7, lr}
 8015326:	b082      	sub	sp, #8
 8015328:	af00      	add	r7, sp, #0
 801532a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015332:	4618      	mov	r0, r3
 8015334:	f7fc fc55 	bl	8011be2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	7a5b      	ldrb	r3, [r3, #9]
 801533c:	2b00      	cmp	r3, #0
 801533e:	d005      	beq.n	801534c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015340:	4b04      	ldr	r3, [pc, #16]	@ (8015354 <HAL_PCD_SuspendCallback+0x30>)
 8015342:	691b      	ldr	r3, [r3, #16]
 8015344:	4a03      	ldr	r2, [pc, #12]	@ (8015354 <HAL_PCD_SuspendCallback+0x30>)
 8015346:	f043 0306 	orr.w	r3, r3, #6
 801534a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 801534c:	bf00      	nop
 801534e:	3708      	adds	r7, #8
 8015350:	46bd      	mov	sp, r7
 8015352:	bd80      	pop	{r7, pc}
 8015354:	e000ed00 	.word	0xe000ed00

08015358 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	7a5b      	ldrb	r3, [r3, #9]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d007      	beq.n	8015378 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015368:	4b08      	ldr	r3, [pc, #32]	@ (801538c <HAL_PCD_ResumeCallback+0x34>)
 801536a:	691b      	ldr	r3, [r3, #16]
 801536c:	4a07      	ldr	r2, [pc, #28]	@ (801538c <HAL_PCD_ResumeCallback+0x34>)
 801536e:	f023 0306 	bic.w	r3, r3, #6
 8015372:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8015374:	f000 fa32 	bl	80157dc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801537e:	4618      	mov	r0, r3
 8015380:	f7fc fc45 	bl	8011c0e <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8015384:	bf00      	nop
 8015386:	3708      	adds	r7, #8
 8015388:	46bd      	mov	sp, r7
 801538a:	bd80      	pop	{r7, pc}
 801538c:	e000ed00 	.word	0xe000ed00

08015390 <HAL_PCDEx_BCD_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_BCDCallback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg)
#else
void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015390:	b580      	push	{r7, lr}
 8015392:	b082      	sub	sp, #8
 8015394:	af00      	add	r7, sp, #0
 8015396:	6078      	str	r0, [r7, #4]
 8015398:	460b      	mov	r3, r1
 801539a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCDEx_BCD_Callback_PreTreatment */

  /* USER CODE END HAL_PCDEx_BCD_Callback_PreTreatment */
  switch(msg)
 801539c:	78fb      	ldrb	r3, [r7, #3]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d026      	beq.n	80153f0 <HAL_PCDEx_BCD_Callback+0x60>
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	db34      	blt.n	8015410 <HAL_PCDEx_BCD_Callback+0x80>
 80153a6:	2bff      	cmp	r3, #255	@ 0xff
 80153a8:	dc32      	bgt.n	8015410 <HAL_PCDEx_BCD_Callback+0x80>
 80153aa:	2bfb      	cmp	r3, #251	@ 0xfb
 80153ac:	db30      	blt.n	8015410 <HAL_PCDEx_BCD_Callback+0x80>
 80153ae:	3bfb      	subs	r3, #251	@ 0xfb
 80153b0:	2b04      	cmp	r3, #4
 80153b2:	d82d      	bhi.n	8015410 <HAL_PCDEx_BCD_Callback+0x80>
 80153b4:	a201      	add	r2, pc, #4	@ (adr r2, 80153bc <HAL_PCDEx_BCD_Callback+0x2c>)
 80153b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153ba:	bf00      	nop
 80153bc:	080153e9 	.word	0x080153e9
 80153c0:	080153e1 	.word	0x080153e1
 80153c4:	080153d9 	.word	0x080153d9
 80153c8:	080153d1 	.word	0x080153d1
 80153cc:	0801540b 	.word	0x0801540b
  {
    case PCD_BCD_CONTACT_DETECTION:
      USBD_BCD_PortState = USB_BCD_CONTACT_DETECTION;
 80153d0:	4b12      	ldr	r3, [pc, #72]	@ (801541c <HAL_PCDEx_BCD_Callback+0x8c>)
 80153d2:	22fe      	movs	r2, #254	@ 0xfe
 80153d4:	701a      	strb	r2, [r3, #0]
    break;
 80153d6:	e01c      	b.n	8015412 <HAL_PCDEx_BCD_Callback+0x82>

    case PCD_BCD_STD_DOWNSTREAM_PORT:
      USBD_BCD_PortState = USB_BCD_STD_DOWNSTREAM_PORT;
 80153d8:	4b10      	ldr	r3, [pc, #64]	@ (801541c <HAL_PCDEx_BCD_Callback+0x8c>)
 80153da:	22fd      	movs	r2, #253	@ 0xfd
 80153dc:	701a      	strb	r2, [r3, #0]
    break;
 80153de:	e018      	b.n	8015412 <HAL_PCDEx_BCD_Callback+0x82>

    case PCD_BCD_CHARGING_DOWNSTREAM_PORT:
      USBD_BCD_PortState = USB_BCD_CHARGING_DOWNSTREAM_PORT;
 80153e0:	4b0e      	ldr	r3, [pc, #56]	@ (801541c <HAL_PCDEx_BCD_Callback+0x8c>)
 80153e2:	22fc      	movs	r2, #252	@ 0xfc
 80153e4:	701a      	strb	r2, [r3, #0]
    break;
 80153e6:	e014      	b.n	8015412 <HAL_PCDEx_BCD_Callback+0x82>

    case PCD_BCD_DEDICATED_CHARGING_PORT:
      USBD_BCD_PortState = USB_BCD_DEDICATED_CHARGING_PORT;
 80153e8:	4b0c      	ldr	r3, [pc, #48]	@ (801541c <HAL_PCDEx_BCD_Callback+0x8c>)
 80153ea:	22fb      	movs	r2, #251	@ 0xfb
 80153ec:	701a      	strb	r2, [r3, #0]
    break;
 80153ee:	e010      	b.n	8015412 <HAL_PCDEx_BCD_Callback+0x82>

    case PCD_BCD_DISCOVERY_COMPLETED:
      HAL_Delay(20);
 80153f0:	2014      	movs	r0, #20
 80153f2:	f7ef fc5f 	bl	8004cb4 <HAL_Delay>
      /* Start USB */
      USBD_Start(hpcd->pData);
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80153fc:	4618      	mov	r0, r3
 80153fe:	f7fc f9de 	bl	80117be <USBD_Start>
      USBD_BCD_PortState = USB_BCD_DISCOVERY_COMPLETED;
 8015402:	4b06      	ldr	r3, [pc, #24]	@ (801541c <HAL_PCDEx_BCD_Callback+0x8c>)
 8015404:	22fa      	movs	r2, #250	@ 0xfa
 8015406:	701a      	strb	r2, [r3, #0]
    break;
 8015408:	e003      	b.n	8015412 <HAL_PCDEx_BCD_Callback+0x82>

    case PCD_BCD_ERROR:
      Error_Handler();
 801540a:	f7ed fa11 	bl	8002830 <Error_Handler>
    break;
 801540e:	e000      	b.n	8015412 <HAL_PCDEx_BCD_Callback+0x82>

    default:
    break;
 8015410:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_PCDEx_BCD_Callback_PostTreatment */

  /* USER CODE END HAL_PCDEx_BCD_Callback_PostTreatment */
}
 8015412:	bf00      	nop
 8015414:	3708      	adds	r7, #8
 8015416:	46bd      	mov	sp, r7
 8015418:	bd80      	pop	{r7, pc}
 801541a:	bf00      	nop
 801541c:	20004064 	.word	0x20004064

08015420 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015420:	b580      	push	{r7, lr}
 8015422:	b082      	sub	sp, #8
 8015424:	af00      	add	r7, sp, #0
 8015426:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8015428:	4a1e      	ldr	r2, [pc, #120]	@ (80154a4 <USBD_LL_Init+0x84>)
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	4a1c      	ldr	r2, [pc, #112]	@ (80154a4 <USBD_LL_Init+0x84>)
 8015434:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8015438:	4b1a      	ldr	r3, [pc, #104]	@ (80154a4 <USBD_LL_Init+0x84>)
 801543a:	4a1b      	ldr	r2, [pc, #108]	@ (80154a8 <USBD_LL_Init+0x88>)
 801543c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801543e:	4b19      	ldr	r3, [pc, #100]	@ (80154a4 <USBD_LL_Init+0x84>)
 8015440:	2208      	movs	r2, #8
 8015442:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8015444:	4b17      	ldr	r3, [pc, #92]	@ (80154a4 <USBD_LL_Init+0x84>)
 8015446:	2202      	movs	r2, #2
 8015448:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801544a:	4b16      	ldr	r3, [pc, #88]	@ (80154a4 <USBD_LL_Init+0x84>)
 801544c:	2202      	movs	r2, #2
 801544e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8015450:	4b14      	ldr	r3, [pc, #80]	@ (80154a4 <USBD_LL_Init+0x84>)
 8015452:	2200      	movs	r2, #0
 8015454:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8015456:	4b13      	ldr	r3, [pc, #76]	@ (80154a4 <USBD_LL_Init+0x84>)
 8015458:	2200      	movs	r2, #0
 801545a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801545c:	4b11      	ldr	r3, [pc, #68]	@ (80154a4 <USBD_LL_Init+0x84>)
 801545e:	2200      	movs	r2, #0
 8015460:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = ENABLE;
 8015462:	4b10      	ldr	r3, [pc, #64]	@ (80154a4 <USBD_LL_Init+0x84>)
 8015464:	2201      	movs	r2, #1
 8015466:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8015468:	480e      	ldr	r0, [pc, #56]	@ (80154a4 <USBD_LL_Init+0x84>)
 801546a:	f7f1 ffcc 	bl	8007406 <HAL_PCD_Init>
 801546e:	4603      	mov	r3, r0
 8015470:	2b00      	cmp	r3, #0
 8015472:	d001      	beq.n	8015478 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8015474:	f7ed f9dc 	bl	8002830 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801547e:	2318      	movs	r3, #24
 8015480:	2200      	movs	r2, #0
 8015482:	2100      	movs	r1, #0
 8015484:	f7f3 fc15 	bl	8008cb2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801548e:	2358      	movs	r3, #88	@ 0x58
 8015490:	2200      	movs	r2, #0
 8015492:	2180      	movs	r1, #128	@ 0x80
 8015494:	f7f3 fc0d 	bl	8008cb2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  return USBD_OK;
 8015498:	2300      	movs	r3, #0
}
 801549a:	4618      	mov	r0, r3
 801549c:	3708      	adds	r7, #8
 801549e:	46bd      	mov	sp, r7
 80154a0:	bd80      	pop	{r7, pc}
 80154a2:	bf00      	nop
 80154a4:	20004068 	.word	0x20004068
 80154a8:	40005c00 	.word	0x40005c00

080154ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80154ac:	b580      	push	{r7, lr}
 80154ae:	b084      	sub	sp, #16
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80154b4:	2300      	movs	r3, #0
 80154b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80154b8:	2300      	movs	r3, #0
 80154ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80154c2:	4618      	mov	r0, r3
 80154c4:	f7f2 f86d 	bl	80075a2 <HAL_PCD_Start>
 80154c8:	4603      	mov	r3, r0
 80154ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80154cc:	7bfb      	ldrb	r3, [r7, #15]
 80154ce:	4618      	mov	r0, r3
 80154d0:	f000 f98a 	bl	80157e8 <USBD_Get_USB_Status>
 80154d4:	4603      	mov	r3, r0
 80154d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80154d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80154da:	4618      	mov	r0, r3
 80154dc:	3710      	adds	r7, #16
 80154de:	46bd      	mov	sp, r7
 80154e0:	bd80      	pop	{r7, pc}

080154e2 <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 80154e2:	b580      	push	{r7, lr}
 80154e4:	b084      	sub	sp, #16
 80154e6:	af00      	add	r7, sp, #0
 80154e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80154ea:	2300      	movs	r3, #0
 80154ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80154ee:	2300      	movs	r3, #0
 80154f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80154f8:	4618      	mov	r0, r3
 80154fa:	f7f2 f874 	bl	80075e6 <HAL_PCD_Stop>
 80154fe:	4603      	mov	r3, r0
 8015500:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015502:	7bfb      	ldrb	r3, [r7, #15]
 8015504:	4618      	mov	r0, r3
 8015506:	f000 f96f 	bl	80157e8 <USBD_Get_USB_Status>
 801550a:	4603      	mov	r3, r0
 801550c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801550e:	7bbb      	ldrb	r3, [r7, #14]
}
 8015510:	4618      	mov	r0, r3
 8015512:	3710      	adds	r7, #16
 8015514:	46bd      	mov	sp, r7
 8015516:	bd80      	pop	{r7, pc}

08015518 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015518:	b580      	push	{r7, lr}
 801551a:	b084      	sub	sp, #16
 801551c:	af00      	add	r7, sp, #0
 801551e:	6078      	str	r0, [r7, #4]
 8015520:	4608      	mov	r0, r1
 8015522:	4611      	mov	r1, r2
 8015524:	461a      	mov	r2, r3
 8015526:	4603      	mov	r3, r0
 8015528:	70fb      	strb	r3, [r7, #3]
 801552a:	460b      	mov	r3, r1
 801552c:	70bb      	strb	r3, [r7, #2]
 801552e:	4613      	mov	r3, r2
 8015530:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015532:	2300      	movs	r3, #0
 8015534:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015536:	2300      	movs	r3, #0
 8015538:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8015540:	78bb      	ldrb	r3, [r7, #2]
 8015542:	883a      	ldrh	r2, [r7, #0]
 8015544:	78f9      	ldrb	r1, [r7, #3]
 8015546:	f7f2 f9bb 	bl	80078c0 <HAL_PCD_EP_Open>
 801554a:	4603      	mov	r3, r0
 801554c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801554e:	7bfb      	ldrb	r3, [r7, #15]
 8015550:	4618      	mov	r0, r3
 8015552:	f000 f949 	bl	80157e8 <USBD_Get_USB_Status>
 8015556:	4603      	mov	r3, r0
 8015558:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801555a:	7bbb      	ldrb	r3, [r7, #14]
}
 801555c:	4618      	mov	r0, r3
 801555e:	3710      	adds	r7, #16
 8015560:	46bd      	mov	sp, r7
 8015562:	bd80      	pop	{r7, pc}

08015564 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015564:	b580      	push	{r7, lr}
 8015566:	b084      	sub	sp, #16
 8015568:	af00      	add	r7, sp, #0
 801556a:	6078      	str	r0, [r7, #4]
 801556c:	460b      	mov	r3, r1
 801556e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015570:	2300      	movs	r3, #0
 8015572:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015574:	2300      	movs	r3, #0
 8015576:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801557e:	78fa      	ldrb	r2, [r7, #3]
 8015580:	4611      	mov	r1, r2
 8015582:	4618      	mov	r0, r3
 8015584:	f7f2 fa63 	bl	8007a4e <HAL_PCD_EP_SetStall>
 8015588:	4603      	mov	r3, r0
 801558a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801558c:	7bfb      	ldrb	r3, [r7, #15]
 801558e:	4618      	mov	r0, r3
 8015590:	f000 f92a 	bl	80157e8 <USBD_Get_USB_Status>
 8015594:	4603      	mov	r3, r0
 8015596:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015598:	7bbb      	ldrb	r3, [r7, #14]
}
 801559a:	4618      	mov	r0, r3
 801559c:	3710      	adds	r7, #16
 801559e:	46bd      	mov	sp, r7
 80155a0:	bd80      	pop	{r7, pc}

080155a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80155a2:	b580      	push	{r7, lr}
 80155a4:	b084      	sub	sp, #16
 80155a6:	af00      	add	r7, sp, #0
 80155a8:	6078      	str	r0, [r7, #4]
 80155aa:	460b      	mov	r3, r1
 80155ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80155ae:	2300      	movs	r3, #0
 80155b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80155b2:	2300      	movs	r3, #0
 80155b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80155bc:	78fa      	ldrb	r2, [r7, #3]
 80155be:	4611      	mov	r1, r2
 80155c0:	4618      	mov	r0, r3
 80155c2:	f7f2 fa96 	bl	8007af2 <HAL_PCD_EP_ClrStall>
 80155c6:	4603      	mov	r3, r0
 80155c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80155ca:	7bfb      	ldrb	r3, [r7, #15]
 80155cc:	4618      	mov	r0, r3
 80155ce:	f000 f90b 	bl	80157e8 <USBD_Get_USB_Status>
 80155d2:	4603      	mov	r3, r0
 80155d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80155d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80155d8:	4618      	mov	r0, r3
 80155da:	3710      	adds	r7, #16
 80155dc:	46bd      	mov	sp, r7
 80155de:	bd80      	pop	{r7, pc}

080155e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80155e0:	b480      	push	{r7}
 80155e2:	b085      	sub	sp, #20
 80155e4:	af00      	add	r7, sp, #0
 80155e6:	6078      	str	r0, [r7, #4]
 80155e8:	460b      	mov	r3, r1
 80155ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80155f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80155f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	da0b      	bge.n	8015614 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80155fc:	78fb      	ldrb	r3, [r7, #3]
 80155fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015602:	68f9      	ldr	r1, [r7, #12]
 8015604:	4613      	mov	r3, r2
 8015606:	009b      	lsls	r3, r3, #2
 8015608:	4413      	add	r3, r2
 801560a:	00db      	lsls	r3, r3, #3
 801560c:	440b      	add	r3, r1
 801560e:	3312      	adds	r3, #18
 8015610:	781b      	ldrb	r3, [r3, #0]
 8015612:	e00b      	b.n	801562c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015614:	78fb      	ldrb	r3, [r7, #3]
 8015616:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801561a:	68f9      	ldr	r1, [r7, #12]
 801561c:	4613      	mov	r3, r2
 801561e:	009b      	lsls	r3, r3, #2
 8015620:	4413      	add	r3, r2
 8015622:	00db      	lsls	r3, r3, #3
 8015624:	440b      	add	r3, r1
 8015626:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801562a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801562c:	4618      	mov	r0, r3
 801562e:	3714      	adds	r7, #20
 8015630:	46bd      	mov	sp, r7
 8015632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015636:	4770      	bx	lr

08015638 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015638:	b580      	push	{r7, lr}
 801563a:	b084      	sub	sp, #16
 801563c:	af00      	add	r7, sp, #0
 801563e:	6078      	str	r0, [r7, #4]
 8015640:	460b      	mov	r3, r1
 8015642:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015644:	2300      	movs	r3, #0
 8015646:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015648:	2300      	movs	r3, #0
 801564a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8015652:	78fa      	ldrb	r2, [r7, #3]
 8015654:	4611      	mov	r1, r2
 8015656:	4618      	mov	r0, r3
 8015658:	f7f2 f90e 	bl	8007878 <HAL_PCD_SetAddress>
 801565c:	4603      	mov	r3, r0
 801565e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015660:	7bfb      	ldrb	r3, [r7, #15]
 8015662:	4618      	mov	r0, r3
 8015664:	f000 f8c0 	bl	80157e8 <USBD_Get_USB_Status>
 8015668:	4603      	mov	r3, r0
 801566a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801566c:	7bbb      	ldrb	r3, [r7, #14]
}
 801566e:	4618      	mov	r0, r3
 8015670:	3710      	adds	r7, #16
 8015672:	46bd      	mov	sp, r7
 8015674:	bd80      	pop	{r7, pc}

08015676 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015676:	b580      	push	{r7, lr}
 8015678:	b086      	sub	sp, #24
 801567a:	af00      	add	r7, sp, #0
 801567c:	60f8      	str	r0, [r7, #12]
 801567e:	607a      	str	r2, [r7, #4]
 8015680:	603b      	str	r3, [r7, #0]
 8015682:	460b      	mov	r3, r1
 8015684:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015686:	2300      	movs	r3, #0
 8015688:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801568a:	2300      	movs	r3, #0
 801568c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8015694:	7af9      	ldrb	r1, [r7, #11]
 8015696:	683b      	ldr	r3, [r7, #0]
 8015698:	687a      	ldr	r2, [r7, #4]
 801569a:	f7f2 f9a1 	bl	80079e0 <HAL_PCD_EP_Transmit>
 801569e:	4603      	mov	r3, r0
 80156a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80156a2:	7dfb      	ldrb	r3, [r7, #23]
 80156a4:	4618      	mov	r0, r3
 80156a6:	f000 f89f 	bl	80157e8 <USBD_Get_USB_Status>
 80156aa:	4603      	mov	r3, r0
 80156ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80156ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80156b0:	4618      	mov	r0, r3
 80156b2:	3718      	adds	r7, #24
 80156b4:	46bd      	mov	sp, r7
 80156b6:	bd80      	pop	{r7, pc}

080156b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80156b8:	b580      	push	{r7, lr}
 80156ba:	b086      	sub	sp, #24
 80156bc:	af00      	add	r7, sp, #0
 80156be:	60f8      	str	r0, [r7, #12]
 80156c0:	607a      	str	r2, [r7, #4]
 80156c2:	603b      	str	r3, [r7, #0]
 80156c4:	460b      	mov	r3, r1
 80156c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80156c8:	2300      	movs	r3, #0
 80156ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80156cc:	2300      	movs	r3, #0
 80156ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80156d6:	7af9      	ldrb	r1, [r7, #11]
 80156d8:	683b      	ldr	r3, [r7, #0]
 80156da:	687a      	ldr	r2, [r7, #4]
 80156dc:	f7f2 f94f 	bl	800797e <HAL_PCD_EP_Receive>
 80156e0:	4603      	mov	r3, r0
 80156e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80156e4:	7dfb      	ldrb	r3, [r7, #23]
 80156e6:	4618      	mov	r0, r3
 80156e8:	f000 f87e 	bl	80157e8 <USBD_Get_USB_Status>
 80156ec:	4603      	mov	r3, r0
 80156ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80156f0:	7dbb      	ldrb	r3, [r7, #22]
}
 80156f2:	4618      	mov	r0, r3
 80156f4:	3718      	adds	r7, #24
 80156f6:	46bd      	mov	sp, r7
 80156f8:	bd80      	pop	{r7, pc}
	...

080156fc <USBD_LL_BatterryCharging>:
  * @brief
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_BatterryCharging(USBD_HandleTypeDef *pdev)
{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b082      	sub	sp, #8
 8015700:	af00      	add	r7, sp, #0
 8015702:	6078      	str	r0, [r7, #4]
  if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1) == GPIO_PIN_SET)
 8015704:	2102      	movs	r1, #2
 8015706:	480d      	ldr	r0, [pc, #52]	@ (801573c <USBD_LL_BatterryCharging+0x40>)
 8015708:	f7f1 f992 	bl	8006a30 <HAL_GPIO_ReadPin>
 801570c:	4603      	mov	r3, r0
 801570e:	2b01      	cmp	r3, #1
 8015710:	d10f      	bne.n	8015732 <USBD_LL_BatterryCharging+0x36>
  {
    /*wait for bus stabilization*/
    HAL_Delay(450);
 8015712:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8015716:	f7ef facd 	bl	8004cb4 <HAL_Delay>
    /*Start BCD Detect*/
    HAL_PCDEx_ActivateBCD (pdev->pData);
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8015720:	4618      	mov	r0, r3
 8015722:	f7f3 fb09 	bl	8008d38 <HAL_PCDEx_ActivateBCD>
    HAL_PCDEx_BCD_VBUSDetect(pdev->pData);
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801572c:	4618      	mov	r0, r3
 801572e:	f7f3 fb59 	bl	8008de4 <HAL_PCDEx_BCD_VBUSDetect>
  }
  return USBD_OK;
 8015732:	2300      	movs	r3, #0
}
 8015734:	4618      	mov	r0, r3
 8015736:	3708      	adds	r7, #8
 8015738:	46bd      	mov	sp, r7
 801573a:	bd80      	pop	{r7, pc}
 801573c:	48001400 	.word	0x48001400

08015740 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015740:	b580      	push	{r7, lr}
 8015742:	b082      	sub	sp, #8
 8015744:	af00      	add	r7, sp, #0
 8015746:	6078      	str	r0, [r7, #4]
 8015748:	460b      	mov	r3, r1
 801574a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801574c:	78fb      	ldrb	r3, [r7, #3]
 801574e:	2b00      	cmp	r3, #0
 8015750:	d002      	beq.n	8015758 <HAL_PCDEx_LPM_Callback+0x18>
 8015752:	2b01      	cmp	r3, #1
 8015754:	d013      	beq.n	801577e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8015756:	e023      	b.n	80157a0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	7a5b      	ldrb	r3, [r3, #9]
 801575c:	2b00      	cmp	r3, #0
 801575e:	d007      	beq.n	8015770 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8015760:	f000 f83c 	bl	80157dc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015764:	4b10      	ldr	r3, [pc, #64]	@ (80157a8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015766:	691b      	ldr	r3, [r3, #16]
 8015768:	4a0f      	ldr	r2, [pc, #60]	@ (80157a8 <HAL_PCDEx_LPM_Callback+0x68>)
 801576a:	f023 0306 	bic.w	r3, r3, #6
 801576e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015776:	4618      	mov	r0, r3
 8015778:	f7fc fa49 	bl	8011c0e <USBD_LL_Resume>
    break;
 801577c:	e010      	b.n	80157a0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8015784:	4618      	mov	r0, r3
 8015786:	f7fc fa2c 	bl	8011be2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	7a5b      	ldrb	r3, [r3, #9]
 801578e:	2b00      	cmp	r3, #0
 8015790:	d005      	beq.n	801579e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015792:	4b05      	ldr	r3, [pc, #20]	@ (80157a8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015794:	691b      	ldr	r3, [r3, #16]
 8015796:	4a04      	ldr	r2, [pc, #16]	@ (80157a8 <HAL_PCDEx_LPM_Callback+0x68>)
 8015798:	f043 0306 	orr.w	r3, r3, #6
 801579c:	6113      	str	r3, [r2, #16]
    break;
 801579e:	bf00      	nop
}
 80157a0:	bf00      	nop
 80157a2:	3708      	adds	r7, #8
 80157a4:	46bd      	mov	sp, r7
 80157a6:	bd80      	pop	{r7, pc}
 80157a8:	e000ed00 	.word	0xe000ed00

080157ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80157ac:	b480      	push	{r7}
 80157ae:	b083      	sub	sp, #12
 80157b0:	af00      	add	r7, sp, #0
 80157b2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80157b4:	4b03      	ldr	r3, [pc, #12]	@ (80157c4 <USBD_static_malloc+0x18>)
}
 80157b6:	4618      	mov	r0, r3
 80157b8:	370c      	adds	r7, #12
 80157ba:	46bd      	mov	sp, r7
 80157bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157c0:	4770      	bx	lr
 80157c2:	bf00      	nop
 80157c4:	20004344 	.word	0x20004344

080157c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80157c8:	b480      	push	{r7}
 80157ca:	b083      	sub	sp, #12
 80157cc:	af00      	add	r7, sp, #0
 80157ce:	6078      	str	r0, [r7, #4]

}
 80157d0:	bf00      	nop
 80157d2:	370c      	adds	r7, #12
 80157d4:	46bd      	mov	sp, r7
 80157d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157da:	4770      	bx	lr

080157dc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80157dc:	b580      	push	{r7, lr}
 80157de:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80157e0:	f7eb fdac 	bl	800133c <SystemClock_Config>
}
 80157e4:	bf00      	nop
 80157e6:	bd80      	pop	{r7, pc}

080157e8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80157e8:	b480      	push	{r7}
 80157ea:	b085      	sub	sp, #20
 80157ec:	af00      	add	r7, sp, #0
 80157ee:	4603      	mov	r3, r0
 80157f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80157f2:	2300      	movs	r3, #0
 80157f4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80157f6:	79fb      	ldrb	r3, [r7, #7]
 80157f8:	2b03      	cmp	r3, #3
 80157fa:	d817      	bhi.n	801582c <USBD_Get_USB_Status+0x44>
 80157fc:	a201      	add	r2, pc, #4	@ (adr r2, 8015804 <USBD_Get_USB_Status+0x1c>)
 80157fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015802:	bf00      	nop
 8015804:	08015815 	.word	0x08015815
 8015808:	0801581b 	.word	0x0801581b
 801580c:	08015821 	.word	0x08015821
 8015810:	08015827 	.word	0x08015827
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015814:	2300      	movs	r3, #0
 8015816:	73fb      	strb	r3, [r7, #15]
    break;
 8015818:	e00b      	b.n	8015832 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801581a:	2303      	movs	r3, #3
 801581c:	73fb      	strb	r3, [r7, #15]
    break;
 801581e:	e008      	b.n	8015832 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015820:	2301      	movs	r3, #1
 8015822:	73fb      	strb	r3, [r7, #15]
    break;
 8015824:	e005      	b.n	8015832 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015826:	2303      	movs	r3, #3
 8015828:	73fb      	strb	r3, [r7, #15]
    break;
 801582a:	e002      	b.n	8015832 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801582c:	2303      	movs	r3, #3
 801582e:	73fb      	strb	r3, [r7, #15]
    break;
 8015830:	bf00      	nop
  }
  return usb_status;
 8015832:	7bfb      	ldrb	r3, [r7, #15]
}
 8015834:	4618      	mov	r0, r3
 8015836:	3714      	adds	r7, #20
 8015838:	46bd      	mov	sp, r7
 801583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801583e:	4770      	bx	lr

08015840 <atof>:
 8015840:	2100      	movs	r1, #0
 8015842:	f000 bef9 	b.w	8016638 <strtod>
	...

08015848 <malloc>:
 8015848:	4b02      	ldr	r3, [pc, #8]	@ (8015854 <malloc+0xc>)
 801584a:	4601      	mov	r1, r0
 801584c:	6818      	ldr	r0, [r3, #0]
 801584e:	f000 b825 	b.w	801589c <_malloc_r>
 8015852:	bf00      	nop
 8015854:	20000264 	.word	0x20000264

08015858 <sbrk_aligned>:
 8015858:	b570      	push	{r4, r5, r6, lr}
 801585a:	4e0f      	ldr	r6, [pc, #60]	@ (8015898 <sbrk_aligned+0x40>)
 801585c:	460c      	mov	r4, r1
 801585e:	6831      	ldr	r1, [r6, #0]
 8015860:	4605      	mov	r5, r0
 8015862:	b911      	cbnz	r1, 801586a <sbrk_aligned+0x12>
 8015864:	f001 fcb4 	bl	80171d0 <_sbrk_r>
 8015868:	6030      	str	r0, [r6, #0]
 801586a:	4621      	mov	r1, r4
 801586c:	4628      	mov	r0, r5
 801586e:	f001 fcaf 	bl	80171d0 <_sbrk_r>
 8015872:	1c43      	adds	r3, r0, #1
 8015874:	d103      	bne.n	801587e <sbrk_aligned+0x26>
 8015876:	f04f 34ff 	mov.w	r4, #4294967295
 801587a:	4620      	mov	r0, r4
 801587c:	bd70      	pop	{r4, r5, r6, pc}
 801587e:	1cc4      	adds	r4, r0, #3
 8015880:	f024 0403 	bic.w	r4, r4, #3
 8015884:	42a0      	cmp	r0, r4
 8015886:	d0f8      	beq.n	801587a <sbrk_aligned+0x22>
 8015888:	1a21      	subs	r1, r4, r0
 801588a:	4628      	mov	r0, r5
 801588c:	f001 fca0 	bl	80171d0 <_sbrk_r>
 8015890:	3001      	adds	r0, #1
 8015892:	d1f2      	bne.n	801587a <sbrk_aligned+0x22>
 8015894:	e7ef      	b.n	8015876 <sbrk_aligned+0x1e>
 8015896:	bf00      	nop
 8015898:	20004764 	.word	0x20004764

0801589c <_malloc_r>:
 801589c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158a0:	1ccd      	adds	r5, r1, #3
 80158a2:	f025 0503 	bic.w	r5, r5, #3
 80158a6:	3508      	adds	r5, #8
 80158a8:	2d0c      	cmp	r5, #12
 80158aa:	bf38      	it	cc
 80158ac:	250c      	movcc	r5, #12
 80158ae:	2d00      	cmp	r5, #0
 80158b0:	4606      	mov	r6, r0
 80158b2:	db01      	blt.n	80158b8 <_malloc_r+0x1c>
 80158b4:	42a9      	cmp	r1, r5
 80158b6:	d904      	bls.n	80158c2 <_malloc_r+0x26>
 80158b8:	230c      	movs	r3, #12
 80158ba:	6033      	str	r3, [r6, #0]
 80158bc:	2000      	movs	r0, #0
 80158be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015998 <_malloc_r+0xfc>
 80158c6:	f000 f869 	bl	801599c <__malloc_lock>
 80158ca:	f8d8 3000 	ldr.w	r3, [r8]
 80158ce:	461c      	mov	r4, r3
 80158d0:	bb44      	cbnz	r4, 8015924 <_malloc_r+0x88>
 80158d2:	4629      	mov	r1, r5
 80158d4:	4630      	mov	r0, r6
 80158d6:	f7ff ffbf 	bl	8015858 <sbrk_aligned>
 80158da:	1c43      	adds	r3, r0, #1
 80158dc:	4604      	mov	r4, r0
 80158de:	d158      	bne.n	8015992 <_malloc_r+0xf6>
 80158e0:	f8d8 4000 	ldr.w	r4, [r8]
 80158e4:	4627      	mov	r7, r4
 80158e6:	2f00      	cmp	r7, #0
 80158e8:	d143      	bne.n	8015972 <_malloc_r+0xd6>
 80158ea:	2c00      	cmp	r4, #0
 80158ec:	d04b      	beq.n	8015986 <_malloc_r+0xea>
 80158ee:	6823      	ldr	r3, [r4, #0]
 80158f0:	4639      	mov	r1, r7
 80158f2:	4630      	mov	r0, r6
 80158f4:	eb04 0903 	add.w	r9, r4, r3
 80158f8:	f001 fc6a 	bl	80171d0 <_sbrk_r>
 80158fc:	4581      	cmp	r9, r0
 80158fe:	d142      	bne.n	8015986 <_malloc_r+0xea>
 8015900:	6821      	ldr	r1, [r4, #0]
 8015902:	1a6d      	subs	r5, r5, r1
 8015904:	4629      	mov	r1, r5
 8015906:	4630      	mov	r0, r6
 8015908:	f7ff ffa6 	bl	8015858 <sbrk_aligned>
 801590c:	3001      	adds	r0, #1
 801590e:	d03a      	beq.n	8015986 <_malloc_r+0xea>
 8015910:	6823      	ldr	r3, [r4, #0]
 8015912:	442b      	add	r3, r5
 8015914:	6023      	str	r3, [r4, #0]
 8015916:	f8d8 3000 	ldr.w	r3, [r8]
 801591a:	685a      	ldr	r2, [r3, #4]
 801591c:	bb62      	cbnz	r2, 8015978 <_malloc_r+0xdc>
 801591e:	f8c8 7000 	str.w	r7, [r8]
 8015922:	e00f      	b.n	8015944 <_malloc_r+0xa8>
 8015924:	6822      	ldr	r2, [r4, #0]
 8015926:	1b52      	subs	r2, r2, r5
 8015928:	d420      	bmi.n	801596c <_malloc_r+0xd0>
 801592a:	2a0b      	cmp	r2, #11
 801592c:	d917      	bls.n	801595e <_malloc_r+0xc2>
 801592e:	1961      	adds	r1, r4, r5
 8015930:	42a3      	cmp	r3, r4
 8015932:	6025      	str	r5, [r4, #0]
 8015934:	bf18      	it	ne
 8015936:	6059      	strne	r1, [r3, #4]
 8015938:	6863      	ldr	r3, [r4, #4]
 801593a:	bf08      	it	eq
 801593c:	f8c8 1000 	streq.w	r1, [r8]
 8015940:	5162      	str	r2, [r4, r5]
 8015942:	604b      	str	r3, [r1, #4]
 8015944:	4630      	mov	r0, r6
 8015946:	f000 f82f 	bl	80159a8 <__malloc_unlock>
 801594a:	f104 000b 	add.w	r0, r4, #11
 801594e:	1d23      	adds	r3, r4, #4
 8015950:	f020 0007 	bic.w	r0, r0, #7
 8015954:	1ac2      	subs	r2, r0, r3
 8015956:	bf1c      	itt	ne
 8015958:	1a1b      	subne	r3, r3, r0
 801595a:	50a3      	strne	r3, [r4, r2]
 801595c:	e7af      	b.n	80158be <_malloc_r+0x22>
 801595e:	6862      	ldr	r2, [r4, #4]
 8015960:	42a3      	cmp	r3, r4
 8015962:	bf0c      	ite	eq
 8015964:	f8c8 2000 	streq.w	r2, [r8]
 8015968:	605a      	strne	r2, [r3, #4]
 801596a:	e7eb      	b.n	8015944 <_malloc_r+0xa8>
 801596c:	4623      	mov	r3, r4
 801596e:	6864      	ldr	r4, [r4, #4]
 8015970:	e7ae      	b.n	80158d0 <_malloc_r+0x34>
 8015972:	463c      	mov	r4, r7
 8015974:	687f      	ldr	r7, [r7, #4]
 8015976:	e7b6      	b.n	80158e6 <_malloc_r+0x4a>
 8015978:	461a      	mov	r2, r3
 801597a:	685b      	ldr	r3, [r3, #4]
 801597c:	42a3      	cmp	r3, r4
 801597e:	d1fb      	bne.n	8015978 <_malloc_r+0xdc>
 8015980:	2300      	movs	r3, #0
 8015982:	6053      	str	r3, [r2, #4]
 8015984:	e7de      	b.n	8015944 <_malloc_r+0xa8>
 8015986:	230c      	movs	r3, #12
 8015988:	6033      	str	r3, [r6, #0]
 801598a:	4630      	mov	r0, r6
 801598c:	f000 f80c 	bl	80159a8 <__malloc_unlock>
 8015990:	e794      	b.n	80158bc <_malloc_r+0x20>
 8015992:	6005      	str	r5, [r0, #0]
 8015994:	e7d6      	b.n	8015944 <_malloc_r+0xa8>
 8015996:	bf00      	nop
 8015998:	20004768 	.word	0x20004768

0801599c <__malloc_lock>:
 801599c:	4801      	ldr	r0, [pc, #4]	@ (80159a4 <__malloc_lock+0x8>)
 801599e:	f7ed be01 	b.w	80035a4 <__retarget_lock_acquire_recursive>
 80159a2:	bf00      	nop
 80159a4:	200008d8 	.word	0x200008d8

080159a8 <__malloc_unlock>:
 80159a8:	4801      	ldr	r0, [pc, #4]	@ (80159b0 <__malloc_unlock+0x8>)
 80159aa:	f7ed be10 	b.w	80035ce <__retarget_lock_release_recursive>
 80159ae:	bf00      	nop
 80159b0:	200008d8 	.word	0x200008d8

080159b4 <rand>:
 80159b4:	4b16      	ldr	r3, [pc, #88]	@ (8015a10 <rand+0x5c>)
 80159b6:	b510      	push	{r4, lr}
 80159b8:	681c      	ldr	r4, [r3, #0]
 80159ba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80159bc:	b9b3      	cbnz	r3, 80159ec <rand+0x38>
 80159be:	2018      	movs	r0, #24
 80159c0:	f7ff ff42 	bl	8015848 <malloc>
 80159c4:	4602      	mov	r2, r0
 80159c6:	6320      	str	r0, [r4, #48]	@ 0x30
 80159c8:	b920      	cbnz	r0, 80159d4 <rand+0x20>
 80159ca:	4b12      	ldr	r3, [pc, #72]	@ (8015a14 <rand+0x60>)
 80159cc:	4812      	ldr	r0, [pc, #72]	@ (8015a18 <rand+0x64>)
 80159ce:	2152      	movs	r1, #82	@ 0x52
 80159d0:	f001 fc6a 	bl	80172a8 <__assert_func>
 80159d4:	4911      	ldr	r1, [pc, #68]	@ (8015a1c <rand+0x68>)
 80159d6:	4b12      	ldr	r3, [pc, #72]	@ (8015a20 <rand+0x6c>)
 80159d8:	e9c0 1300 	strd	r1, r3, [r0]
 80159dc:	4b11      	ldr	r3, [pc, #68]	@ (8015a24 <rand+0x70>)
 80159de:	6083      	str	r3, [r0, #8]
 80159e0:	230b      	movs	r3, #11
 80159e2:	8183      	strh	r3, [r0, #12]
 80159e4:	2100      	movs	r1, #0
 80159e6:	2001      	movs	r0, #1
 80159e8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80159ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80159ee:	480e      	ldr	r0, [pc, #56]	@ (8015a28 <rand+0x74>)
 80159f0:	690b      	ldr	r3, [r1, #16]
 80159f2:	694c      	ldr	r4, [r1, #20]
 80159f4:	4a0d      	ldr	r2, [pc, #52]	@ (8015a2c <rand+0x78>)
 80159f6:	4358      	muls	r0, r3
 80159f8:	fb02 0004 	mla	r0, r2, r4, r0
 80159fc:	fba3 3202 	umull	r3, r2, r3, r2
 8015a00:	3301      	adds	r3, #1
 8015a02:	eb40 0002 	adc.w	r0, r0, r2
 8015a06:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8015a0a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8015a0e:	bd10      	pop	{r4, pc}
 8015a10:	20000264 	.word	0x20000264
 8015a14:	0801aa44 	.word	0x0801aa44
 8015a18:	0801aa5b 	.word	0x0801aa5b
 8015a1c:	abcd330e 	.word	0xabcd330e
 8015a20:	e66d1234 	.word	0xe66d1234
 8015a24:	0005deec 	.word	0x0005deec
 8015a28:	5851f42d 	.word	0x5851f42d
 8015a2c:	4c957f2d 	.word	0x4c957f2d

08015a30 <sulp>:
 8015a30:	b570      	push	{r4, r5, r6, lr}
 8015a32:	4604      	mov	r4, r0
 8015a34:	460d      	mov	r5, r1
 8015a36:	ec45 4b10 	vmov	d0, r4, r5
 8015a3a:	4616      	mov	r6, r2
 8015a3c:	f003 f9ae 	bl	8018d9c <__ulp>
 8015a40:	ec51 0b10 	vmov	r0, r1, d0
 8015a44:	b17e      	cbz	r6, 8015a66 <sulp+0x36>
 8015a46:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015a4a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	dd09      	ble.n	8015a66 <sulp+0x36>
 8015a52:	051b      	lsls	r3, r3, #20
 8015a54:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8015a58:	2400      	movs	r4, #0
 8015a5a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8015a5e:	4622      	mov	r2, r4
 8015a60:	462b      	mov	r3, r5
 8015a62:	f7ea fe01 	bl	8000668 <__aeabi_dmul>
 8015a66:	ec41 0b10 	vmov	d0, r0, r1
 8015a6a:	bd70      	pop	{r4, r5, r6, pc}
 8015a6c:	0000      	movs	r0, r0
	...

08015a70 <_strtod_l>:
 8015a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a74:	b09f      	sub	sp, #124	@ 0x7c
 8015a76:	460c      	mov	r4, r1
 8015a78:	9217      	str	r2, [sp, #92]	@ 0x5c
 8015a7a:	2200      	movs	r2, #0
 8015a7c:	921a      	str	r2, [sp, #104]	@ 0x68
 8015a7e:	9005      	str	r0, [sp, #20]
 8015a80:	f04f 0a00 	mov.w	sl, #0
 8015a84:	f04f 0b00 	mov.w	fp, #0
 8015a88:	460a      	mov	r2, r1
 8015a8a:	9219      	str	r2, [sp, #100]	@ 0x64
 8015a8c:	7811      	ldrb	r1, [r2, #0]
 8015a8e:	292b      	cmp	r1, #43	@ 0x2b
 8015a90:	d04a      	beq.n	8015b28 <_strtod_l+0xb8>
 8015a92:	d838      	bhi.n	8015b06 <_strtod_l+0x96>
 8015a94:	290d      	cmp	r1, #13
 8015a96:	d832      	bhi.n	8015afe <_strtod_l+0x8e>
 8015a98:	2908      	cmp	r1, #8
 8015a9a:	d832      	bhi.n	8015b02 <_strtod_l+0x92>
 8015a9c:	2900      	cmp	r1, #0
 8015a9e:	d03b      	beq.n	8015b18 <_strtod_l+0xa8>
 8015aa0:	2200      	movs	r2, #0
 8015aa2:	920e      	str	r2, [sp, #56]	@ 0x38
 8015aa4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8015aa6:	782a      	ldrb	r2, [r5, #0]
 8015aa8:	2a30      	cmp	r2, #48	@ 0x30
 8015aaa:	f040 80b2 	bne.w	8015c12 <_strtod_l+0x1a2>
 8015aae:	786a      	ldrb	r2, [r5, #1]
 8015ab0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015ab4:	2a58      	cmp	r2, #88	@ 0x58
 8015ab6:	d16e      	bne.n	8015b96 <_strtod_l+0x126>
 8015ab8:	9302      	str	r3, [sp, #8]
 8015aba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015abc:	9301      	str	r3, [sp, #4]
 8015abe:	ab1a      	add	r3, sp, #104	@ 0x68
 8015ac0:	9300      	str	r3, [sp, #0]
 8015ac2:	4a8f      	ldr	r2, [pc, #572]	@ (8015d00 <_strtod_l+0x290>)
 8015ac4:	9805      	ldr	r0, [sp, #20]
 8015ac6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8015ac8:	a919      	add	r1, sp, #100	@ 0x64
 8015aca:	f002 fb17 	bl	80180fc <__gethex>
 8015ace:	f010 060f 	ands.w	r6, r0, #15
 8015ad2:	4604      	mov	r4, r0
 8015ad4:	d005      	beq.n	8015ae2 <_strtod_l+0x72>
 8015ad6:	2e06      	cmp	r6, #6
 8015ad8:	d128      	bne.n	8015b2c <_strtod_l+0xbc>
 8015ada:	3501      	adds	r5, #1
 8015adc:	2300      	movs	r3, #0
 8015ade:	9519      	str	r5, [sp, #100]	@ 0x64
 8015ae0:	930e      	str	r3, [sp, #56]	@ 0x38
 8015ae2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	f040 858e 	bne.w	8016606 <_strtod_l+0xb96>
 8015aea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015aec:	b1cb      	cbz	r3, 8015b22 <_strtod_l+0xb2>
 8015aee:	4652      	mov	r2, sl
 8015af0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8015af4:	ec43 2b10 	vmov	d0, r2, r3
 8015af8:	b01f      	add	sp, #124	@ 0x7c
 8015afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015afe:	2920      	cmp	r1, #32
 8015b00:	d1ce      	bne.n	8015aa0 <_strtod_l+0x30>
 8015b02:	3201      	adds	r2, #1
 8015b04:	e7c1      	b.n	8015a8a <_strtod_l+0x1a>
 8015b06:	292d      	cmp	r1, #45	@ 0x2d
 8015b08:	d1ca      	bne.n	8015aa0 <_strtod_l+0x30>
 8015b0a:	2101      	movs	r1, #1
 8015b0c:	910e      	str	r1, [sp, #56]	@ 0x38
 8015b0e:	1c51      	adds	r1, r2, #1
 8015b10:	9119      	str	r1, [sp, #100]	@ 0x64
 8015b12:	7852      	ldrb	r2, [r2, #1]
 8015b14:	2a00      	cmp	r2, #0
 8015b16:	d1c5      	bne.n	8015aa4 <_strtod_l+0x34>
 8015b18:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015b1a:	9419      	str	r4, [sp, #100]	@ 0x64
 8015b1c:	2b00      	cmp	r3, #0
 8015b1e:	f040 8570 	bne.w	8016602 <_strtod_l+0xb92>
 8015b22:	4652      	mov	r2, sl
 8015b24:	465b      	mov	r3, fp
 8015b26:	e7e5      	b.n	8015af4 <_strtod_l+0x84>
 8015b28:	2100      	movs	r1, #0
 8015b2a:	e7ef      	b.n	8015b0c <_strtod_l+0x9c>
 8015b2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8015b2e:	b13a      	cbz	r2, 8015b40 <_strtod_l+0xd0>
 8015b30:	2135      	movs	r1, #53	@ 0x35
 8015b32:	a81c      	add	r0, sp, #112	@ 0x70
 8015b34:	f003 fa2c 	bl	8018f90 <__copybits>
 8015b38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015b3a:	9805      	ldr	r0, [sp, #20]
 8015b3c:	f002 fe02 	bl	8018744 <_Bfree>
 8015b40:	3e01      	subs	r6, #1
 8015b42:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8015b44:	2e04      	cmp	r6, #4
 8015b46:	d806      	bhi.n	8015b56 <_strtod_l+0xe6>
 8015b48:	e8df f006 	tbb	[pc, r6]
 8015b4c:	201d0314 	.word	0x201d0314
 8015b50:	14          	.byte	0x14
 8015b51:	00          	.byte	0x00
 8015b52:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8015b56:	05e1      	lsls	r1, r4, #23
 8015b58:	bf48      	it	mi
 8015b5a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8015b5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015b62:	0d1b      	lsrs	r3, r3, #20
 8015b64:	051b      	lsls	r3, r3, #20
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d1bb      	bne.n	8015ae2 <_strtod_l+0x72>
 8015b6a:	f001 fb53 	bl	8017214 <__errno>
 8015b6e:	2322      	movs	r3, #34	@ 0x22
 8015b70:	6003      	str	r3, [r0, #0]
 8015b72:	e7b6      	b.n	8015ae2 <_strtod_l+0x72>
 8015b74:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8015b78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015b7c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8015b80:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015b84:	e7e7      	b.n	8015b56 <_strtod_l+0xe6>
 8015b86:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8015d08 <_strtod_l+0x298>
 8015b8a:	e7e4      	b.n	8015b56 <_strtod_l+0xe6>
 8015b8c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8015b90:	f04f 3aff 	mov.w	sl, #4294967295
 8015b94:	e7df      	b.n	8015b56 <_strtod_l+0xe6>
 8015b96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015b98:	1c5a      	adds	r2, r3, #1
 8015b9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8015b9c:	785b      	ldrb	r3, [r3, #1]
 8015b9e:	2b30      	cmp	r3, #48	@ 0x30
 8015ba0:	d0f9      	beq.n	8015b96 <_strtod_l+0x126>
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d09d      	beq.n	8015ae2 <_strtod_l+0x72>
 8015ba6:	2301      	movs	r3, #1
 8015ba8:	2700      	movs	r7, #0
 8015baa:	9308      	str	r3, [sp, #32]
 8015bac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015bae:	930c      	str	r3, [sp, #48]	@ 0x30
 8015bb0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8015bb2:	46b9      	mov	r9, r7
 8015bb4:	220a      	movs	r2, #10
 8015bb6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8015bb8:	7805      	ldrb	r5, [r0, #0]
 8015bba:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8015bbe:	b2d9      	uxtb	r1, r3
 8015bc0:	2909      	cmp	r1, #9
 8015bc2:	d928      	bls.n	8015c16 <_strtod_l+0x1a6>
 8015bc4:	494f      	ldr	r1, [pc, #316]	@ (8015d04 <_strtod_l+0x294>)
 8015bc6:	2201      	movs	r2, #1
 8015bc8:	f001 faa5 	bl	8017116 <strncmp>
 8015bcc:	2800      	cmp	r0, #0
 8015bce:	d032      	beq.n	8015c36 <_strtod_l+0x1c6>
 8015bd0:	2000      	movs	r0, #0
 8015bd2:	462a      	mov	r2, r5
 8015bd4:	900a      	str	r0, [sp, #40]	@ 0x28
 8015bd6:	464d      	mov	r5, r9
 8015bd8:	4603      	mov	r3, r0
 8015bda:	2a65      	cmp	r2, #101	@ 0x65
 8015bdc:	d001      	beq.n	8015be2 <_strtod_l+0x172>
 8015bde:	2a45      	cmp	r2, #69	@ 0x45
 8015be0:	d114      	bne.n	8015c0c <_strtod_l+0x19c>
 8015be2:	b91d      	cbnz	r5, 8015bec <_strtod_l+0x17c>
 8015be4:	9a08      	ldr	r2, [sp, #32]
 8015be6:	4302      	orrs	r2, r0
 8015be8:	d096      	beq.n	8015b18 <_strtod_l+0xa8>
 8015bea:	2500      	movs	r5, #0
 8015bec:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8015bee:	1c62      	adds	r2, r4, #1
 8015bf0:	9219      	str	r2, [sp, #100]	@ 0x64
 8015bf2:	7862      	ldrb	r2, [r4, #1]
 8015bf4:	2a2b      	cmp	r2, #43	@ 0x2b
 8015bf6:	d07a      	beq.n	8015cee <_strtod_l+0x27e>
 8015bf8:	2a2d      	cmp	r2, #45	@ 0x2d
 8015bfa:	d07e      	beq.n	8015cfa <_strtod_l+0x28a>
 8015bfc:	f04f 0c00 	mov.w	ip, #0
 8015c00:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8015c04:	2909      	cmp	r1, #9
 8015c06:	f240 8085 	bls.w	8015d14 <_strtod_l+0x2a4>
 8015c0a:	9419      	str	r4, [sp, #100]	@ 0x64
 8015c0c:	f04f 0800 	mov.w	r8, #0
 8015c10:	e0a5      	b.n	8015d5e <_strtod_l+0x2ee>
 8015c12:	2300      	movs	r3, #0
 8015c14:	e7c8      	b.n	8015ba8 <_strtod_l+0x138>
 8015c16:	f1b9 0f08 	cmp.w	r9, #8
 8015c1a:	bfd8      	it	le
 8015c1c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8015c1e:	f100 0001 	add.w	r0, r0, #1
 8015c22:	bfda      	itte	le
 8015c24:	fb02 3301 	mlale	r3, r2, r1, r3
 8015c28:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8015c2a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8015c2e:	f109 0901 	add.w	r9, r9, #1
 8015c32:	9019      	str	r0, [sp, #100]	@ 0x64
 8015c34:	e7bf      	b.n	8015bb6 <_strtod_l+0x146>
 8015c36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015c38:	1c5a      	adds	r2, r3, #1
 8015c3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8015c3c:	785a      	ldrb	r2, [r3, #1]
 8015c3e:	f1b9 0f00 	cmp.w	r9, #0
 8015c42:	d03b      	beq.n	8015cbc <_strtod_l+0x24c>
 8015c44:	900a      	str	r0, [sp, #40]	@ 0x28
 8015c46:	464d      	mov	r5, r9
 8015c48:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8015c4c:	2b09      	cmp	r3, #9
 8015c4e:	d912      	bls.n	8015c76 <_strtod_l+0x206>
 8015c50:	2301      	movs	r3, #1
 8015c52:	e7c2      	b.n	8015bda <_strtod_l+0x16a>
 8015c54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015c56:	1c5a      	adds	r2, r3, #1
 8015c58:	9219      	str	r2, [sp, #100]	@ 0x64
 8015c5a:	785a      	ldrb	r2, [r3, #1]
 8015c5c:	3001      	adds	r0, #1
 8015c5e:	2a30      	cmp	r2, #48	@ 0x30
 8015c60:	d0f8      	beq.n	8015c54 <_strtod_l+0x1e4>
 8015c62:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8015c66:	2b08      	cmp	r3, #8
 8015c68:	f200 84d2 	bhi.w	8016610 <_strtod_l+0xba0>
 8015c6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015c6e:	900a      	str	r0, [sp, #40]	@ 0x28
 8015c70:	2000      	movs	r0, #0
 8015c72:	930c      	str	r3, [sp, #48]	@ 0x30
 8015c74:	4605      	mov	r5, r0
 8015c76:	3a30      	subs	r2, #48	@ 0x30
 8015c78:	f100 0301 	add.w	r3, r0, #1
 8015c7c:	d018      	beq.n	8015cb0 <_strtod_l+0x240>
 8015c7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015c80:	4419      	add	r1, r3
 8015c82:	910a      	str	r1, [sp, #40]	@ 0x28
 8015c84:	462e      	mov	r6, r5
 8015c86:	f04f 0e0a 	mov.w	lr, #10
 8015c8a:	1c71      	adds	r1, r6, #1
 8015c8c:	eba1 0c05 	sub.w	ip, r1, r5
 8015c90:	4563      	cmp	r3, ip
 8015c92:	dc15      	bgt.n	8015cc0 <_strtod_l+0x250>
 8015c94:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8015c98:	182b      	adds	r3, r5, r0
 8015c9a:	2b08      	cmp	r3, #8
 8015c9c:	f105 0501 	add.w	r5, r5, #1
 8015ca0:	4405      	add	r5, r0
 8015ca2:	dc1a      	bgt.n	8015cda <_strtod_l+0x26a>
 8015ca4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015ca6:	230a      	movs	r3, #10
 8015ca8:	fb03 2301 	mla	r3, r3, r1, r2
 8015cac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015cae:	2300      	movs	r3, #0
 8015cb0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015cb2:	1c51      	adds	r1, r2, #1
 8015cb4:	9119      	str	r1, [sp, #100]	@ 0x64
 8015cb6:	7852      	ldrb	r2, [r2, #1]
 8015cb8:	4618      	mov	r0, r3
 8015cba:	e7c5      	b.n	8015c48 <_strtod_l+0x1d8>
 8015cbc:	4648      	mov	r0, r9
 8015cbe:	e7ce      	b.n	8015c5e <_strtod_l+0x1ee>
 8015cc0:	2e08      	cmp	r6, #8
 8015cc2:	dc05      	bgt.n	8015cd0 <_strtod_l+0x260>
 8015cc4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8015cc6:	fb0e f606 	mul.w	r6, lr, r6
 8015cca:	960b      	str	r6, [sp, #44]	@ 0x2c
 8015ccc:	460e      	mov	r6, r1
 8015cce:	e7dc      	b.n	8015c8a <_strtod_l+0x21a>
 8015cd0:	2910      	cmp	r1, #16
 8015cd2:	bfd8      	it	le
 8015cd4:	fb0e f707 	mulle.w	r7, lr, r7
 8015cd8:	e7f8      	b.n	8015ccc <_strtod_l+0x25c>
 8015cda:	2b0f      	cmp	r3, #15
 8015cdc:	bfdc      	itt	le
 8015cde:	230a      	movle	r3, #10
 8015ce0:	fb03 2707 	mlale	r7, r3, r7, r2
 8015ce4:	e7e3      	b.n	8015cae <_strtod_l+0x23e>
 8015ce6:	2300      	movs	r3, #0
 8015ce8:	930a      	str	r3, [sp, #40]	@ 0x28
 8015cea:	2301      	movs	r3, #1
 8015cec:	e77a      	b.n	8015be4 <_strtod_l+0x174>
 8015cee:	f04f 0c00 	mov.w	ip, #0
 8015cf2:	1ca2      	adds	r2, r4, #2
 8015cf4:	9219      	str	r2, [sp, #100]	@ 0x64
 8015cf6:	78a2      	ldrb	r2, [r4, #2]
 8015cf8:	e782      	b.n	8015c00 <_strtod_l+0x190>
 8015cfa:	f04f 0c01 	mov.w	ip, #1
 8015cfe:	e7f8      	b.n	8015cf2 <_strtod_l+0x282>
 8015d00:	0801ac84 	.word	0x0801ac84
 8015d04:	0801aab3 	.word	0x0801aab3
 8015d08:	7ff00000 	.word	0x7ff00000
 8015d0c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015d0e:	1c51      	adds	r1, r2, #1
 8015d10:	9119      	str	r1, [sp, #100]	@ 0x64
 8015d12:	7852      	ldrb	r2, [r2, #1]
 8015d14:	2a30      	cmp	r2, #48	@ 0x30
 8015d16:	d0f9      	beq.n	8015d0c <_strtod_l+0x29c>
 8015d18:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8015d1c:	2908      	cmp	r1, #8
 8015d1e:	f63f af75 	bhi.w	8015c0c <_strtod_l+0x19c>
 8015d22:	3a30      	subs	r2, #48	@ 0x30
 8015d24:	9209      	str	r2, [sp, #36]	@ 0x24
 8015d26:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015d28:	920f      	str	r2, [sp, #60]	@ 0x3c
 8015d2a:	f04f 080a 	mov.w	r8, #10
 8015d2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8015d30:	1c56      	adds	r6, r2, #1
 8015d32:	9619      	str	r6, [sp, #100]	@ 0x64
 8015d34:	7852      	ldrb	r2, [r2, #1]
 8015d36:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8015d3a:	f1be 0f09 	cmp.w	lr, #9
 8015d3e:	d939      	bls.n	8015db4 <_strtod_l+0x344>
 8015d40:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8015d42:	1a76      	subs	r6, r6, r1
 8015d44:	2e08      	cmp	r6, #8
 8015d46:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8015d4a:	dc03      	bgt.n	8015d54 <_strtod_l+0x2e4>
 8015d4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015d4e:	4588      	cmp	r8, r1
 8015d50:	bfa8      	it	ge
 8015d52:	4688      	movge	r8, r1
 8015d54:	f1bc 0f00 	cmp.w	ip, #0
 8015d58:	d001      	beq.n	8015d5e <_strtod_l+0x2ee>
 8015d5a:	f1c8 0800 	rsb	r8, r8, #0
 8015d5e:	2d00      	cmp	r5, #0
 8015d60:	d14e      	bne.n	8015e00 <_strtod_l+0x390>
 8015d62:	9908      	ldr	r1, [sp, #32]
 8015d64:	4308      	orrs	r0, r1
 8015d66:	f47f aebc 	bne.w	8015ae2 <_strtod_l+0x72>
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	f47f aed4 	bne.w	8015b18 <_strtod_l+0xa8>
 8015d70:	2a69      	cmp	r2, #105	@ 0x69
 8015d72:	d028      	beq.n	8015dc6 <_strtod_l+0x356>
 8015d74:	dc25      	bgt.n	8015dc2 <_strtod_l+0x352>
 8015d76:	2a49      	cmp	r2, #73	@ 0x49
 8015d78:	d025      	beq.n	8015dc6 <_strtod_l+0x356>
 8015d7a:	2a4e      	cmp	r2, #78	@ 0x4e
 8015d7c:	f47f aecc 	bne.w	8015b18 <_strtod_l+0xa8>
 8015d80:	499a      	ldr	r1, [pc, #616]	@ (8015fec <_strtod_l+0x57c>)
 8015d82:	a819      	add	r0, sp, #100	@ 0x64
 8015d84:	f002 fbdc 	bl	8018540 <__match>
 8015d88:	2800      	cmp	r0, #0
 8015d8a:	f43f aec5 	beq.w	8015b18 <_strtod_l+0xa8>
 8015d8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015d90:	781b      	ldrb	r3, [r3, #0]
 8015d92:	2b28      	cmp	r3, #40	@ 0x28
 8015d94:	d12e      	bne.n	8015df4 <_strtod_l+0x384>
 8015d96:	4996      	ldr	r1, [pc, #600]	@ (8015ff0 <_strtod_l+0x580>)
 8015d98:	aa1c      	add	r2, sp, #112	@ 0x70
 8015d9a:	a819      	add	r0, sp, #100	@ 0x64
 8015d9c:	f002 fbe4 	bl	8018568 <__hexnan>
 8015da0:	2805      	cmp	r0, #5
 8015da2:	d127      	bne.n	8015df4 <_strtod_l+0x384>
 8015da4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015da6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8015daa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8015dae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8015db2:	e696      	b.n	8015ae2 <_strtod_l+0x72>
 8015db4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015db6:	fb08 2101 	mla	r1, r8, r1, r2
 8015dba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8015dbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8015dc0:	e7b5      	b.n	8015d2e <_strtod_l+0x2be>
 8015dc2:	2a6e      	cmp	r2, #110	@ 0x6e
 8015dc4:	e7da      	b.n	8015d7c <_strtod_l+0x30c>
 8015dc6:	498b      	ldr	r1, [pc, #556]	@ (8015ff4 <_strtod_l+0x584>)
 8015dc8:	a819      	add	r0, sp, #100	@ 0x64
 8015dca:	f002 fbb9 	bl	8018540 <__match>
 8015dce:	2800      	cmp	r0, #0
 8015dd0:	f43f aea2 	beq.w	8015b18 <_strtod_l+0xa8>
 8015dd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015dd6:	4988      	ldr	r1, [pc, #544]	@ (8015ff8 <_strtod_l+0x588>)
 8015dd8:	3b01      	subs	r3, #1
 8015dda:	a819      	add	r0, sp, #100	@ 0x64
 8015ddc:	9319      	str	r3, [sp, #100]	@ 0x64
 8015dde:	f002 fbaf 	bl	8018540 <__match>
 8015de2:	b910      	cbnz	r0, 8015dea <_strtod_l+0x37a>
 8015de4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8015de6:	3301      	adds	r3, #1
 8015de8:	9319      	str	r3, [sp, #100]	@ 0x64
 8015dea:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8016008 <_strtod_l+0x598>
 8015dee:	f04f 0a00 	mov.w	sl, #0
 8015df2:	e676      	b.n	8015ae2 <_strtod_l+0x72>
 8015df4:	4881      	ldr	r0, [pc, #516]	@ (8015ffc <_strtod_l+0x58c>)
 8015df6:	f001 fa4f 	bl	8017298 <nan>
 8015dfa:	ec5b ab10 	vmov	sl, fp, d0
 8015dfe:	e670      	b.n	8015ae2 <_strtod_l+0x72>
 8015e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015e02:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8015e04:	eba8 0303 	sub.w	r3, r8, r3
 8015e08:	f1b9 0f00 	cmp.w	r9, #0
 8015e0c:	bf08      	it	eq
 8015e0e:	46a9      	moveq	r9, r5
 8015e10:	2d10      	cmp	r5, #16
 8015e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e14:	462c      	mov	r4, r5
 8015e16:	bfa8      	it	ge
 8015e18:	2410      	movge	r4, #16
 8015e1a:	f7ea fbab 	bl	8000574 <__aeabi_ui2d>
 8015e1e:	2d09      	cmp	r5, #9
 8015e20:	4682      	mov	sl, r0
 8015e22:	468b      	mov	fp, r1
 8015e24:	dc13      	bgt.n	8015e4e <_strtod_l+0x3de>
 8015e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	f43f ae5a 	beq.w	8015ae2 <_strtod_l+0x72>
 8015e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e30:	dd78      	ble.n	8015f24 <_strtod_l+0x4b4>
 8015e32:	2b16      	cmp	r3, #22
 8015e34:	dc5f      	bgt.n	8015ef6 <_strtod_l+0x486>
 8015e36:	4972      	ldr	r1, [pc, #456]	@ (8016000 <_strtod_l+0x590>)
 8015e38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015e3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015e40:	4652      	mov	r2, sl
 8015e42:	465b      	mov	r3, fp
 8015e44:	f7ea fc10 	bl	8000668 <__aeabi_dmul>
 8015e48:	4682      	mov	sl, r0
 8015e4a:	468b      	mov	fp, r1
 8015e4c:	e649      	b.n	8015ae2 <_strtod_l+0x72>
 8015e4e:	4b6c      	ldr	r3, [pc, #432]	@ (8016000 <_strtod_l+0x590>)
 8015e50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015e54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8015e58:	f7ea fc06 	bl	8000668 <__aeabi_dmul>
 8015e5c:	4682      	mov	sl, r0
 8015e5e:	4638      	mov	r0, r7
 8015e60:	468b      	mov	fp, r1
 8015e62:	f7ea fb87 	bl	8000574 <__aeabi_ui2d>
 8015e66:	4602      	mov	r2, r0
 8015e68:	460b      	mov	r3, r1
 8015e6a:	4650      	mov	r0, sl
 8015e6c:	4659      	mov	r1, fp
 8015e6e:	f7ea fa45 	bl	80002fc <__adddf3>
 8015e72:	2d0f      	cmp	r5, #15
 8015e74:	4682      	mov	sl, r0
 8015e76:	468b      	mov	fp, r1
 8015e78:	ddd5      	ble.n	8015e26 <_strtod_l+0x3b6>
 8015e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e7c:	1b2c      	subs	r4, r5, r4
 8015e7e:	441c      	add	r4, r3
 8015e80:	2c00      	cmp	r4, #0
 8015e82:	f340 8093 	ble.w	8015fac <_strtod_l+0x53c>
 8015e86:	f014 030f 	ands.w	r3, r4, #15
 8015e8a:	d00a      	beq.n	8015ea2 <_strtod_l+0x432>
 8015e8c:	495c      	ldr	r1, [pc, #368]	@ (8016000 <_strtod_l+0x590>)
 8015e8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015e92:	4652      	mov	r2, sl
 8015e94:	465b      	mov	r3, fp
 8015e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015e9a:	f7ea fbe5 	bl	8000668 <__aeabi_dmul>
 8015e9e:	4682      	mov	sl, r0
 8015ea0:	468b      	mov	fp, r1
 8015ea2:	f034 040f 	bics.w	r4, r4, #15
 8015ea6:	d073      	beq.n	8015f90 <_strtod_l+0x520>
 8015ea8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8015eac:	dd49      	ble.n	8015f42 <_strtod_l+0x4d2>
 8015eae:	2400      	movs	r4, #0
 8015eb0:	46a0      	mov	r8, r4
 8015eb2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015eb4:	46a1      	mov	r9, r4
 8015eb6:	9a05      	ldr	r2, [sp, #20]
 8015eb8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8016008 <_strtod_l+0x598>
 8015ebc:	2322      	movs	r3, #34	@ 0x22
 8015ebe:	6013      	str	r3, [r2, #0]
 8015ec0:	f04f 0a00 	mov.w	sl, #0
 8015ec4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	f43f ae0b 	beq.w	8015ae2 <_strtod_l+0x72>
 8015ecc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8015ece:	9805      	ldr	r0, [sp, #20]
 8015ed0:	f002 fc38 	bl	8018744 <_Bfree>
 8015ed4:	9805      	ldr	r0, [sp, #20]
 8015ed6:	4649      	mov	r1, r9
 8015ed8:	f002 fc34 	bl	8018744 <_Bfree>
 8015edc:	9805      	ldr	r0, [sp, #20]
 8015ede:	4641      	mov	r1, r8
 8015ee0:	f002 fc30 	bl	8018744 <_Bfree>
 8015ee4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015ee6:	9805      	ldr	r0, [sp, #20]
 8015ee8:	f002 fc2c 	bl	8018744 <_Bfree>
 8015eec:	9805      	ldr	r0, [sp, #20]
 8015eee:	4621      	mov	r1, r4
 8015ef0:	f002 fc28 	bl	8018744 <_Bfree>
 8015ef4:	e5f5      	b.n	8015ae2 <_strtod_l+0x72>
 8015ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ef8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8015efc:	4293      	cmp	r3, r2
 8015efe:	dbbc      	blt.n	8015e7a <_strtod_l+0x40a>
 8015f00:	4c3f      	ldr	r4, [pc, #252]	@ (8016000 <_strtod_l+0x590>)
 8015f02:	f1c5 050f 	rsb	r5, r5, #15
 8015f06:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8015f0a:	4652      	mov	r2, sl
 8015f0c:	465b      	mov	r3, fp
 8015f0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f12:	f7ea fba9 	bl	8000668 <__aeabi_dmul>
 8015f16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f18:	1b5d      	subs	r5, r3, r5
 8015f1a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8015f1e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015f22:	e78f      	b.n	8015e44 <_strtod_l+0x3d4>
 8015f24:	3316      	adds	r3, #22
 8015f26:	dba8      	blt.n	8015e7a <_strtod_l+0x40a>
 8015f28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015f2a:	eba3 0808 	sub.w	r8, r3, r8
 8015f2e:	4b34      	ldr	r3, [pc, #208]	@ (8016000 <_strtod_l+0x590>)
 8015f30:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8015f34:	e9d8 2300 	ldrd	r2, r3, [r8]
 8015f38:	4650      	mov	r0, sl
 8015f3a:	4659      	mov	r1, fp
 8015f3c:	f7ea fcbe 	bl	80008bc <__aeabi_ddiv>
 8015f40:	e782      	b.n	8015e48 <_strtod_l+0x3d8>
 8015f42:	2300      	movs	r3, #0
 8015f44:	4f2f      	ldr	r7, [pc, #188]	@ (8016004 <_strtod_l+0x594>)
 8015f46:	1124      	asrs	r4, r4, #4
 8015f48:	4650      	mov	r0, sl
 8015f4a:	4659      	mov	r1, fp
 8015f4c:	461e      	mov	r6, r3
 8015f4e:	2c01      	cmp	r4, #1
 8015f50:	dc21      	bgt.n	8015f96 <_strtod_l+0x526>
 8015f52:	b10b      	cbz	r3, 8015f58 <_strtod_l+0x4e8>
 8015f54:	4682      	mov	sl, r0
 8015f56:	468b      	mov	fp, r1
 8015f58:	492a      	ldr	r1, [pc, #168]	@ (8016004 <_strtod_l+0x594>)
 8015f5a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8015f5e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8015f62:	4652      	mov	r2, sl
 8015f64:	465b      	mov	r3, fp
 8015f66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f6a:	f7ea fb7d 	bl	8000668 <__aeabi_dmul>
 8015f6e:	4b26      	ldr	r3, [pc, #152]	@ (8016008 <_strtod_l+0x598>)
 8015f70:	460a      	mov	r2, r1
 8015f72:	400b      	ands	r3, r1
 8015f74:	4925      	ldr	r1, [pc, #148]	@ (801600c <_strtod_l+0x59c>)
 8015f76:	428b      	cmp	r3, r1
 8015f78:	4682      	mov	sl, r0
 8015f7a:	d898      	bhi.n	8015eae <_strtod_l+0x43e>
 8015f7c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8015f80:	428b      	cmp	r3, r1
 8015f82:	bf86      	itte	hi
 8015f84:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8016010 <_strtod_l+0x5a0>
 8015f88:	f04f 3aff 	movhi.w	sl, #4294967295
 8015f8c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8015f90:	2300      	movs	r3, #0
 8015f92:	9308      	str	r3, [sp, #32]
 8015f94:	e076      	b.n	8016084 <_strtod_l+0x614>
 8015f96:	07e2      	lsls	r2, r4, #31
 8015f98:	d504      	bpl.n	8015fa4 <_strtod_l+0x534>
 8015f9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015f9e:	f7ea fb63 	bl	8000668 <__aeabi_dmul>
 8015fa2:	2301      	movs	r3, #1
 8015fa4:	3601      	adds	r6, #1
 8015fa6:	1064      	asrs	r4, r4, #1
 8015fa8:	3708      	adds	r7, #8
 8015faa:	e7d0      	b.n	8015f4e <_strtod_l+0x4de>
 8015fac:	d0f0      	beq.n	8015f90 <_strtod_l+0x520>
 8015fae:	4264      	negs	r4, r4
 8015fb0:	f014 020f 	ands.w	r2, r4, #15
 8015fb4:	d00a      	beq.n	8015fcc <_strtod_l+0x55c>
 8015fb6:	4b12      	ldr	r3, [pc, #72]	@ (8016000 <_strtod_l+0x590>)
 8015fb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015fbc:	4650      	mov	r0, sl
 8015fbe:	4659      	mov	r1, fp
 8015fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fc4:	f7ea fc7a 	bl	80008bc <__aeabi_ddiv>
 8015fc8:	4682      	mov	sl, r0
 8015fca:	468b      	mov	fp, r1
 8015fcc:	1124      	asrs	r4, r4, #4
 8015fce:	d0df      	beq.n	8015f90 <_strtod_l+0x520>
 8015fd0:	2c1f      	cmp	r4, #31
 8015fd2:	dd1f      	ble.n	8016014 <_strtod_l+0x5a4>
 8015fd4:	2400      	movs	r4, #0
 8015fd6:	46a0      	mov	r8, r4
 8015fd8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8015fda:	46a1      	mov	r9, r4
 8015fdc:	9a05      	ldr	r2, [sp, #20]
 8015fde:	2322      	movs	r3, #34	@ 0x22
 8015fe0:	f04f 0a00 	mov.w	sl, #0
 8015fe4:	f04f 0b00 	mov.w	fp, #0
 8015fe8:	6013      	str	r3, [r2, #0]
 8015fea:	e76b      	b.n	8015ec4 <_strtod_l+0x454>
 8015fec:	0801aac2 	.word	0x0801aac2
 8015ff0:	0801ac70 	.word	0x0801ac70
 8015ff4:	0801aaba 	.word	0x0801aaba
 8015ff8:	0801ab30 	.word	0x0801ab30
 8015ffc:	0801ab2c 	.word	0x0801ab2c
 8016000:	0801adf8 	.word	0x0801adf8
 8016004:	0801add0 	.word	0x0801add0
 8016008:	7ff00000 	.word	0x7ff00000
 801600c:	7ca00000 	.word	0x7ca00000
 8016010:	7fefffff 	.word	0x7fefffff
 8016014:	f014 0310 	ands.w	r3, r4, #16
 8016018:	bf18      	it	ne
 801601a:	236a      	movne	r3, #106	@ 0x6a
 801601c:	4ea9      	ldr	r6, [pc, #676]	@ (80162c4 <_strtod_l+0x854>)
 801601e:	9308      	str	r3, [sp, #32]
 8016020:	4650      	mov	r0, sl
 8016022:	4659      	mov	r1, fp
 8016024:	2300      	movs	r3, #0
 8016026:	07e7      	lsls	r7, r4, #31
 8016028:	d504      	bpl.n	8016034 <_strtod_l+0x5c4>
 801602a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801602e:	f7ea fb1b 	bl	8000668 <__aeabi_dmul>
 8016032:	2301      	movs	r3, #1
 8016034:	1064      	asrs	r4, r4, #1
 8016036:	f106 0608 	add.w	r6, r6, #8
 801603a:	d1f4      	bne.n	8016026 <_strtod_l+0x5b6>
 801603c:	b10b      	cbz	r3, 8016042 <_strtod_l+0x5d2>
 801603e:	4682      	mov	sl, r0
 8016040:	468b      	mov	fp, r1
 8016042:	9b08      	ldr	r3, [sp, #32]
 8016044:	b1b3      	cbz	r3, 8016074 <_strtod_l+0x604>
 8016046:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801604a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801604e:	2b00      	cmp	r3, #0
 8016050:	4659      	mov	r1, fp
 8016052:	dd0f      	ble.n	8016074 <_strtod_l+0x604>
 8016054:	2b1f      	cmp	r3, #31
 8016056:	dd56      	ble.n	8016106 <_strtod_l+0x696>
 8016058:	2b34      	cmp	r3, #52	@ 0x34
 801605a:	bfde      	ittt	le
 801605c:	f04f 33ff 	movle.w	r3, #4294967295
 8016060:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8016064:	4093      	lslle	r3, r2
 8016066:	f04f 0a00 	mov.w	sl, #0
 801606a:	bfcc      	ite	gt
 801606c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016070:	ea03 0b01 	andle.w	fp, r3, r1
 8016074:	2200      	movs	r2, #0
 8016076:	2300      	movs	r3, #0
 8016078:	4650      	mov	r0, sl
 801607a:	4659      	mov	r1, fp
 801607c:	f7ea fd5c 	bl	8000b38 <__aeabi_dcmpeq>
 8016080:	2800      	cmp	r0, #0
 8016082:	d1a7      	bne.n	8015fd4 <_strtod_l+0x564>
 8016084:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016086:	9300      	str	r3, [sp, #0]
 8016088:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801608a:	9805      	ldr	r0, [sp, #20]
 801608c:	462b      	mov	r3, r5
 801608e:	464a      	mov	r2, r9
 8016090:	f002 fbc0 	bl	8018814 <__s2b>
 8016094:	900b      	str	r0, [sp, #44]	@ 0x2c
 8016096:	2800      	cmp	r0, #0
 8016098:	f43f af09 	beq.w	8015eae <_strtod_l+0x43e>
 801609c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801609e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80160a0:	2a00      	cmp	r2, #0
 80160a2:	eba3 0308 	sub.w	r3, r3, r8
 80160a6:	bfa8      	it	ge
 80160a8:	2300      	movge	r3, #0
 80160aa:	9312      	str	r3, [sp, #72]	@ 0x48
 80160ac:	2400      	movs	r4, #0
 80160ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80160b2:	9316      	str	r3, [sp, #88]	@ 0x58
 80160b4:	46a0      	mov	r8, r4
 80160b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160b8:	9805      	ldr	r0, [sp, #20]
 80160ba:	6859      	ldr	r1, [r3, #4]
 80160bc:	f002 fb02 	bl	80186c4 <_Balloc>
 80160c0:	4681      	mov	r9, r0
 80160c2:	2800      	cmp	r0, #0
 80160c4:	f43f aef7 	beq.w	8015eb6 <_strtod_l+0x446>
 80160c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160ca:	691a      	ldr	r2, [r3, #16]
 80160cc:	3202      	adds	r2, #2
 80160ce:	f103 010c 	add.w	r1, r3, #12
 80160d2:	0092      	lsls	r2, r2, #2
 80160d4:	300c      	adds	r0, #12
 80160d6:	f001 f8cf 	bl	8017278 <memcpy>
 80160da:	ec4b ab10 	vmov	d0, sl, fp
 80160de:	9805      	ldr	r0, [sp, #20]
 80160e0:	aa1c      	add	r2, sp, #112	@ 0x70
 80160e2:	a91b      	add	r1, sp, #108	@ 0x6c
 80160e4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80160e8:	f002 fec8 	bl	8018e7c <__d2b>
 80160ec:	901a      	str	r0, [sp, #104]	@ 0x68
 80160ee:	2800      	cmp	r0, #0
 80160f0:	f43f aee1 	beq.w	8015eb6 <_strtod_l+0x446>
 80160f4:	9805      	ldr	r0, [sp, #20]
 80160f6:	2101      	movs	r1, #1
 80160f8:	f002 fc22 	bl	8018940 <__i2b>
 80160fc:	4680      	mov	r8, r0
 80160fe:	b948      	cbnz	r0, 8016114 <_strtod_l+0x6a4>
 8016100:	f04f 0800 	mov.w	r8, #0
 8016104:	e6d7      	b.n	8015eb6 <_strtod_l+0x446>
 8016106:	f04f 32ff 	mov.w	r2, #4294967295
 801610a:	fa02 f303 	lsl.w	r3, r2, r3
 801610e:	ea03 0a0a 	and.w	sl, r3, sl
 8016112:	e7af      	b.n	8016074 <_strtod_l+0x604>
 8016114:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8016116:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8016118:	2d00      	cmp	r5, #0
 801611a:	bfab      	itete	ge
 801611c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801611e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8016120:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8016122:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8016124:	bfac      	ite	ge
 8016126:	18ef      	addge	r7, r5, r3
 8016128:	1b5e      	sublt	r6, r3, r5
 801612a:	9b08      	ldr	r3, [sp, #32]
 801612c:	1aed      	subs	r5, r5, r3
 801612e:	4415      	add	r5, r2
 8016130:	4b65      	ldr	r3, [pc, #404]	@ (80162c8 <_strtod_l+0x858>)
 8016132:	3d01      	subs	r5, #1
 8016134:	429d      	cmp	r5, r3
 8016136:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801613a:	da50      	bge.n	80161de <_strtod_l+0x76e>
 801613c:	1b5b      	subs	r3, r3, r5
 801613e:	2b1f      	cmp	r3, #31
 8016140:	eba2 0203 	sub.w	r2, r2, r3
 8016144:	f04f 0101 	mov.w	r1, #1
 8016148:	dc3d      	bgt.n	80161c6 <_strtod_l+0x756>
 801614a:	fa01 f303 	lsl.w	r3, r1, r3
 801614e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016150:	2300      	movs	r3, #0
 8016152:	9310      	str	r3, [sp, #64]	@ 0x40
 8016154:	18bd      	adds	r5, r7, r2
 8016156:	9b08      	ldr	r3, [sp, #32]
 8016158:	42af      	cmp	r7, r5
 801615a:	4416      	add	r6, r2
 801615c:	441e      	add	r6, r3
 801615e:	463b      	mov	r3, r7
 8016160:	bfa8      	it	ge
 8016162:	462b      	movge	r3, r5
 8016164:	42b3      	cmp	r3, r6
 8016166:	bfa8      	it	ge
 8016168:	4633      	movge	r3, r6
 801616a:	2b00      	cmp	r3, #0
 801616c:	bfc2      	ittt	gt
 801616e:	1aed      	subgt	r5, r5, r3
 8016170:	1af6      	subgt	r6, r6, r3
 8016172:	1aff      	subgt	r7, r7, r3
 8016174:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8016176:	2b00      	cmp	r3, #0
 8016178:	dd16      	ble.n	80161a8 <_strtod_l+0x738>
 801617a:	4641      	mov	r1, r8
 801617c:	9805      	ldr	r0, [sp, #20]
 801617e:	461a      	mov	r2, r3
 8016180:	f002 fc96 	bl	8018ab0 <__pow5mult>
 8016184:	4680      	mov	r8, r0
 8016186:	2800      	cmp	r0, #0
 8016188:	d0ba      	beq.n	8016100 <_strtod_l+0x690>
 801618a:	4601      	mov	r1, r0
 801618c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801618e:	9805      	ldr	r0, [sp, #20]
 8016190:	f002 fbec 	bl	801896c <__multiply>
 8016194:	900a      	str	r0, [sp, #40]	@ 0x28
 8016196:	2800      	cmp	r0, #0
 8016198:	f43f ae8d 	beq.w	8015eb6 <_strtod_l+0x446>
 801619c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801619e:	9805      	ldr	r0, [sp, #20]
 80161a0:	f002 fad0 	bl	8018744 <_Bfree>
 80161a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80161a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80161a8:	2d00      	cmp	r5, #0
 80161aa:	dc1d      	bgt.n	80161e8 <_strtod_l+0x778>
 80161ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	dd23      	ble.n	80161fa <_strtod_l+0x78a>
 80161b2:	4649      	mov	r1, r9
 80161b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80161b6:	9805      	ldr	r0, [sp, #20]
 80161b8:	f002 fc7a 	bl	8018ab0 <__pow5mult>
 80161bc:	4681      	mov	r9, r0
 80161be:	b9e0      	cbnz	r0, 80161fa <_strtod_l+0x78a>
 80161c0:	f04f 0900 	mov.w	r9, #0
 80161c4:	e677      	b.n	8015eb6 <_strtod_l+0x446>
 80161c6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80161ca:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80161ce:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80161d2:	35e2      	adds	r5, #226	@ 0xe2
 80161d4:	fa01 f305 	lsl.w	r3, r1, r5
 80161d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80161da:	9113      	str	r1, [sp, #76]	@ 0x4c
 80161dc:	e7ba      	b.n	8016154 <_strtod_l+0x6e4>
 80161de:	2300      	movs	r3, #0
 80161e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80161e2:	2301      	movs	r3, #1
 80161e4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80161e6:	e7b5      	b.n	8016154 <_strtod_l+0x6e4>
 80161e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80161ea:	9805      	ldr	r0, [sp, #20]
 80161ec:	462a      	mov	r2, r5
 80161ee:	f002 fcb9 	bl	8018b64 <__lshift>
 80161f2:	901a      	str	r0, [sp, #104]	@ 0x68
 80161f4:	2800      	cmp	r0, #0
 80161f6:	d1d9      	bne.n	80161ac <_strtod_l+0x73c>
 80161f8:	e65d      	b.n	8015eb6 <_strtod_l+0x446>
 80161fa:	2e00      	cmp	r6, #0
 80161fc:	dd07      	ble.n	801620e <_strtod_l+0x79e>
 80161fe:	4649      	mov	r1, r9
 8016200:	9805      	ldr	r0, [sp, #20]
 8016202:	4632      	mov	r2, r6
 8016204:	f002 fcae 	bl	8018b64 <__lshift>
 8016208:	4681      	mov	r9, r0
 801620a:	2800      	cmp	r0, #0
 801620c:	d0d8      	beq.n	80161c0 <_strtod_l+0x750>
 801620e:	2f00      	cmp	r7, #0
 8016210:	dd08      	ble.n	8016224 <_strtod_l+0x7b4>
 8016212:	4641      	mov	r1, r8
 8016214:	9805      	ldr	r0, [sp, #20]
 8016216:	463a      	mov	r2, r7
 8016218:	f002 fca4 	bl	8018b64 <__lshift>
 801621c:	4680      	mov	r8, r0
 801621e:	2800      	cmp	r0, #0
 8016220:	f43f ae49 	beq.w	8015eb6 <_strtod_l+0x446>
 8016224:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016226:	9805      	ldr	r0, [sp, #20]
 8016228:	464a      	mov	r2, r9
 801622a:	f002 fd23 	bl	8018c74 <__mdiff>
 801622e:	4604      	mov	r4, r0
 8016230:	2800      	cmp	r0, #0
 8016232:	f43f ae40 	beq.w	8015eb6 <_strtod_l+0x446>
 8016236:	68c3      	ldr	r3, [r0, #12]
 8016238:	930f      	str	r3, [sp, #60]	@ 0x3c
 801623a:	2300      	movs	r3, #0
 801623c:	60c3      	str	r3, [r0, #12]
 801623e:	4641      	mov	r1, r8
 8016240:	f002 fcfc 	bl	8018c3c <__mcmp>
 8016244:	2800      	cmp	r0, #0
 8016246:	da45      	bge.n	80162d4 <_strtod_l+0x864>
 8016248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801624a:	ea53 030a 	orrs.w	r3, r3, sl
 801624e:	d16b      	bne.n	8016328 <_strtod_l+0x8b8>
 8016250:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016254:	2b00      	cmp	r3, #0
 8016256:	d167      	bne.n	8016328 <_strtod_l+0x8b8>
 8016258:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801625c:	0d1b      	lsrs	r3, r3, #20
 801625e:	051b      	lsls	r3, r3, #20
 8016260:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016264:	d960      	bls.n	8016328 <_strtod_l+0x8b8>
 8016266:	6963      	ldr	r3, [r4, #20]
 8016268:	b913      	cbnz	r3, 8016270 <_strtod_l+0x800>
 801626a:	6923      	ldr	r3, [r4, #16]
 801626c:	2b01      	cmp	r3, #1
 801626e:	dd5b      	ble.n	8016328 <_strtod_l+0x8b8>
 8016270:	4621      	mov	r1, r4
 8016272:	2201      	movs	r2, #1
 8016274:	9805      	ldr	r0, [sp, #20]
 8016276:	f002 fc75 	bl	8018b64 <__lshift>
 801627a:	4641      	mov	r1, r8
 801627c:	4604      	mov	r4, r0
 801627e:	f002 fcdd 	bl	8018c3c <__mcmp>
 8016282:	2800      	cmp	r0, #0
 8016284:	dd50      	ble.n	8016328 <_strtod_l+0x8b8>
 8016286:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801628a:	9a08      	ldr	r2, [sp, #32]
 801628c:	0d1b      	lsrs	r3, r3, #20
 801628e:	051b      	lsls	r3, r3, #20
 8016290:	2a00      	cmp	r2, #0
 8016292:	d06a      	beq.n	801636a <_strtod_l+0x8fa>
 8016294:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016298:	d867      	bhi.n	801636a <_strtod_l+0x8fa>
 801629a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801629e:	f67f ae9d 	bls.w	8015fdc <_strtod_l+0x56c>
 80162a2:	4b0a      	ldr	r3, [pc, #40]	@ (80162cc <_strtod_l+0x85c>)
 80162a4:	4650      	mov	r0, sl
 80162a6:	4659      	mov	r1, fp
 80162a8:	2200      	movs	r2, #0
 80162aa:	f7ea f9dd 	bl	8000668 <__aeabi_dmul>
 80162ae:	4b08      	ldr	r3, [pc, #32]	@ (80162d0 <_strtod_l+0x860>)
 80162b0:	400b      	ands	r3, r1
 80162b2:	4682      	mov	sl, r0
 80162b4:	468b      	mov	fp, r1
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	f47f ae08 	bne.w	8015ecc <_strtod_l+0x45c>
 80162bc:	9a05      	ldr	r2, [sp, #20]
 80162be:	2322      	movs	r3, #34	@ 0x22
 80162c0:	6013      	str	r3, [r2, #0]
 80162c2:	e603      	b.n	8015ecc <_strtod_l+0x45c>
 80162c4:	0801ac98 	.word	0x0801ac98
 80162c8:	fffffc02 	.word	0xfffffc02
 80162cc:	39500000 	.word	0x39500000
 80162d0:	7ff00000 	.word	0x7ff00000
 80162d4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80162d8:	d165      	bne.n	80163a6 <_strtod_l+0x936>
 80162da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80162dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80162e0:	b35a      	cbz	r2, 801633a <_strtod_l+0x8ca>
 80162e2:	4a9f      	ldr	r2, [pc, #636]	@ (8016560 <_strtod_l+0xaf0>)
 80162e4:	4293      	cmp	r3, r2
 80162e6:	d12b      	bne.n	8016340 <_strtod_l+0x8d0>
 80162e8:	9b08      	ldr	r3, [sp, #32]
 80162ea:	4651      	mov	r1, sl
 80162ec:	b303      	cbz	r3, 8016330 <_strtod_l+0x8c0>
 80162ee:	4b9d      	ldr	r3, [pc, #628]	@ (8016564 <_strtod_l+0xaf4>)
 80162f0:	465a      	mov	r2, fp
 80162f2:	4013      	ands	r3, r2
 80162f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80162f8:	f04f 32ff 	mov.w	r2, #4294967295
 80162fc:	d81b      	bhi.n	8016336 <_strtod_l+0x8c6>
 80162fe:	0d1b      	lsrs	r3, r3, #20
 8016300:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016304:	fa02 f303 	lsl.w	r3, r2, r3
 8016308:	4299      	cmp	r1, r3
 801630a:	d119      	bne.n	8016340 <_strtod_l+0x8d0>
 801630c:	4b96      	ldr	r3, [pc, #600]	@ (8016568 <_strtod_l+0xaf8>)
 801630e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016310:	429a      	cmp	r2, r3
 8016312:	d102      	bne.n	801631a <_strtod_l+0x8aa>
 8016314:	3101      	adds	r1, #1
 8016316:	f43f adce 	beq.w	8015eb6 <_strtod_l+0x446>
 801631a:	4b92      	ldr	r3, [pc, #584]	@ (8016564 <_strtod_l+0xaf4>)
 801631c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801631e:	401a      	ands	r2, r3
 8016320:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8016324:	f04f 0a00 	mov.w	sl, #0
 8016328:	9b08      	ldr	r3, [sp, #32]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d1b9      	bne.n	80162a2 <_strtod_l+0x832>
 801632e:	e5cd      	b.n	8015ecc <_strtod_l+0x45c>
 8016330:	f04f 33ff 	mov.w	r3, #4294967295
 8016334:	e7e8      	b.n	8016308 <_strtod_l+0x898>
 8016336:	4613      	mov	r3, r2
 8016338:	e7e6      	b.n	8016308 <_strtod_l+0x898>
 801633a:	ea53 030a 	orrs.w	r3, r3, sl
 801633e:	d0a2      	beq.n	8016286 <_strtod_l+0x816>
 8016340:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016342:	b1db      	cbz	r3, 801637c <_strtod_l+0x90c>
 8016344:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016346:	4213      	tst	r3, r2
 8016348:	d0ee      	beq.n	8016328 <_strtod_l+0x8b8>
 801634a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801634c:	9a08      	ldr	r2, [sp, #32]
 801634e:	4650      	mov	r0, sl
 8016350:	4659      	mov	r1, fp
 8016352:	b1bb      	cbz	r3, 8016384 <_strtod_l+0x914>
 8016354:	f7ff fb6c 	bl	8015a30 <sulp>
 8016358:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801635c:	ec53 2b10 	vmov	r2, r3, d0
 8016360:	f7e9 ffcc 	bl	80002fc <__adddf3>
 8016364:	4682      	mov	sl, r0
 8016366:	468b      	mov	fp, r1
 8016368:	e7de      	b.n	8016328 <_strtod_l+0x8b8>
 801636a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801636e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016372:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016376:	f04f 3aff 	mov.w	sl, #4294967295
 801637a:	e7d5      	b.n	8016328 <_strtod_l+0x8b8>
 801637c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801637e:	ea13 0f0a 	tst.w	r3, sl
 8016382:	e7e1      	b.n	8016348 <_strtod_l+0x8d8>
 8016384:	f7ff fb54 	bl	8015a30 <sulp>
 8016388:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801638c:	ec53 2b10 	vmov	r2, r3, d0
 8016390:	f7e9 ffb2 	bl	80002f8 <__aeabi_dsub>
 8016394:	2200      	movs	r2, #0
 8016396:	2300      	movs	r3, #0
 8016398:	4682      	mov	sl, r0
 801639a:	468b      	mov	fp, r1
 801639c:	f7ea fbcc 	bl	8000b38 <__aeabi_dcmpeq>
 80163a0:	2800      	cmp	r0, #0
 80163a2:	d0c1      	beq.n	8016328 <_strtod_l+0x8b8>
 80163a4:	e61a      	b.n	8015fdc <_strtod_l+0x56c>
 80163a6:	4641      	mov	r1, r8
 80163a8:	4620      	mov	r0, r4
 80163aa:	f002 fdbf 	bl	8018f2c <__ratio>
 80163ae:	ec57 6b10 	vmov	r6, r7, d0
 80163b2:	2200      	movs	r2, #0
 80163b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80163b8:	4630      	mov	r0, r6
 80163ba:	4639      	mov	r1, r7
 80163bc:	f7ea fbd0 	bl	8000b60 <__aeabi_dcmple>
 80163c0:	2800      	cmp	r0, #0
 80163c2:	d06f      	beq.n	80164a4 <_strtod_l+0xa34>
 80163c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d17a      	bne.n	80164c0 <_strtod_l+0xa50>
 80163ca:	f1ba 0f00 	cmp.w	sl, #0
 80163ce:	d158      	bne.n	8016482 <_strtod_l+0xa12>
 80163d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80163d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d15a      	bne.n	8016490 <_strtod_l+0xa20>
 80163da:	4b64      	ldr	r3, [pc, #400]	@ (801656c <_strtod_l+0xafc>)
 80163dc:	2200      	movs	r2, #0
 80163de:	4630      	mov	r0, r6
 80163e0:	4639      	mov	r1, r7
 80163e2:	f7ea fbb3 	bl	8000b4c <__aeabi_dcmplt>
 80163e6:	2800      	cmp	r0, #0
 80163e8:	d159      	bne.n	801649e <_strtod_l+0xa2e>
 80163ea:	4630      	mov	r0, r6
 80163ec:	4639      	mov	r1, r7
 80163ee:	4b60      	ldr	r3, [pc, #384]	@ (8016570 <_strtod_l+0xb00>)
 80163f0:	2200      	movs	r2, #0
 80163f2:	f7ea f939 	bl	8000668 <__aeabi_dmul>
 80163f6:	4606      	mov	r6, r0
 80163f8:	460f      	mov	r7, r1
 80163fa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80163fe:	9606      	str	r6, [sp, #24]
 8016400:	9307      	str	r3, [sp, #28]
 8016402:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016406:	4d57      	ldr	r5, [pc, #348]	@ (8016564 <_strtod_l+0xaf4>)
 8016408:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801640c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801640e:	401d      	ands	r5, r3
 8016410:	4b58      	ldr	r3, [pc, #352]	@ (8016574 <_strtod_l+0xb04>)
 8016412:	429d      	cmp	r5, r3
 8016414:	f040 80b2 	bne.w	801657c <_strtod_l+0xb0c>
 8016418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801641a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801641e:	ec4b ab10 	vmov	d0, sl, fp
 8016422:	f002 fcbb 	bl	8018d9c <__ulp>
 8016426:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801642a:	ec51 0b10 	vmov	r0, r1, d0
 801642e:	f7ea f91b 	bl	8000668 <__aeabi_dmul>
 8016432:	4652      	mov	r2, sl
 8016434:	465b      	mov	r3, fp
 8016436:	f7e9 ff61 	bl	80002fc <__adddf3>
 801643a:	460b      	mov	r3, r1
 801643c:	4949      	ldr	r1, [pc, #292]	@ (8016564 <_strtod_l+0xaf4>)
 801643e:	4a4e      	ldr	r2, [pc, #312]	@ (8016578 <_strtod_l+0xb08>)
 8016440:	4019      	ands	r1, r3
 8016442:	4291      	cmp	r1, r2
 8016444:	4682      	mov	sl, r0
 8016446:	d942      	bls.n	80164ce <_strtod_l+0xa5e>
 8016448:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801644a:	4b47      	ldr	r3, [pc, #284]	@ (8016568 <_strtod_l+0xaf8>)
 801644c:	429a      	cmp	r2, r3
 801644e:	d103      	bne.n	8016458 <_strtod_l+0x9e8>
 8016450:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016452:	3301      	adds	r3, #1
 8016454:	f43f ad2f 	beq.w	8015eb6 <_strtod_l+0x446>
 8016458:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016568 <_strtod_l+0xaf8>
 801645c:	f04f 3aff 	mov.w	sl, #4294967295
 8016460:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016462:	9805      	ldr	r0, [sp, #20]
 8016464:	f002 f96e 	bl	8018744 <_Bfree>
 8016468:	9805      	ldr	r0, [sp, #20]
 801646a:	4649      	mov	r1, r9
 801646c:	f002 f96a 	bl	8018744 <_Bfree>
 8016470:	9805      	ldr	r0, [sp, #20]
 8016472:	4641      	mov	r1, r8
 8016474:	f002 f966 	bl	8018744 <_Bfree>
 8016478:	9805      	ldr	r0, [sp, #20]
 801647a:	4621      	mov	r1, r4
 801647c:	f002 f962 	bl	8018744 <_Bfree>
 8016480:	e619      	b.n	80160b6 <_strtod_l+0x646>
 8016482:	f1ba 0f01 	cmp.w	sl, #1
 8016486:	d103      	bne.n	8016490 <_strtod_l+0xa20>
 8016488:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801648a:	2b00      	cmp	r3, #0
 801648c:	f43f ada6 	beq.w	8015fdc <_strtod_l+0x56c>
 8016490:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016540 <_strtod_l+0xad0>
 8016494:	4f35      	ldr	r7, [pc, #212]	@ (801656c <_strtod_l+0xafc>)
 8016496:	ed8d 7b06 	vstr	d7, [sp, #24]
 801649a:	2600      	movs	r6, #0
 801649c:	e7b1      	b.n	8016402 <_strtod_l+0x992>
 801649e:	4f34      	ldr	r7, [pc, #208]	@ (8016570 <_strtod_l+0xb00>)
 80164a0:	2600      	movs	r6, #0
 80164a2:	e7aa      	b.n	80163fa <_strtod_l+0x98a>
 80164a4:	4b32      	ldr	r3, [pc, #200]	@ (8016570 <_strtod_l+0xb00>)
 80164a6:	4630      	mov	r0, r6
 80164a8:	4639      	mov	r1, r7
 80164aa:	2200      	movs	r2, #0
 80164ac:	f7ea f8dc 	bl	8000668 <__aeabi_dmul>
 80164b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80164b2:	4606      	mov	r6, r0
 80164b4:	460f      	mov	r7, r1
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d09f      	beq.n	80163fa <_strtod_l+0x98a>
 80164ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80164be:	e7a0      	b.n	8016402 <_strtod_l+0x992>
 80164c0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016548 <_strtod_l+0xad8>
 80164c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80164c8:	ec57 6b17 	vmov	r6, r7, d7
 80164cc:	e799      	b.n	8016402 <_strtod_l+0x992>
 80164ce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80164d2:	9b08      	ldr	r3, [sp, #32]
 80164d4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d1c1      	bne.n	8016460 <_strtod_l+0x9f0>
 80164dc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80164e0:	0d1b      	lsrs	r3, r3, #20
 80164e2:	051b      	lsls	r3, r3, #20
 80164e4:	429d      	cmp	r5, r3
 80164e6:	d1bb      	bne.n	8016460 <_strtod_l+0x9f0>
 80164e8:	4630      	mov	r0, r6
 80164ea:	4639      	mov	r1, r7
 80164ec:	f7ea fc1c 	bl	8000d28 <__aeabi_d2lz>
 80164f0:	f7ea f88c 	bl	800060c <__aeabi_l2d>
 80164f4:	4602      	mov	r2, r0
 80164f6:	460b      	mov	r3, r1
 80164f8:	4630      	mov	r0, r6
 80164fa:	4639      	mov	r1, r7
 80164fc:	f7e9 fefc 	bl	80002f8 <__aeabi_dsub>
 8016500:	460b      	mov	r3, r1
 8016502:	4602      	mov	r2, r0
 8016504:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016508:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801650c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801650e:	ea46 060a 	orr.w	r6, r6, sl
 8016512:	431e      	orrs	r6, r3
 8016514:	d06f      	beq.n	80165f6 <_strtod_l+0xb86>
 8016516:	a30e      	add	r3, pc, #56	@ (adr r3, 8016550 <_strtod_l+0xae0>)
 8016518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801651c:	f7ea fb16 	bl	8000b4c <__aeabi_dcmplt>
 8016520:	2800      	cmp	r0, #0
 8016522:	f47f acd3 	bne.w	8015ecc <_strtod_l+0x45c>
 8016526:	a30c      	add	r3, pc, #48	@ (adr r3, 8016558 <_strtod_l+0xae8>)
 8016528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801652c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016530:	f7ea fb2a 	bl	8000b88 <__aeabi_dcmpgt>
 8016534:	2800      	cmp	r0, #0
 8016536:	d093      	beq.n	8016460 <_strtod_l+0x9f0>
 8016538:	e4c8      	b.n	8015ecc <_strtod_l+0x45c>
 801653a:	bf00      	nop
 801653c:	f3af 8000 	nop.w
 8016540:	00000000 	.word	0x00000000
 8016544:	bff00000 	.word	0xbff00000
 8016548:	00000000 	.word	0x00000000
 801654c:	3ff00000 	.word	0x3ff00000
 8016550:	94a03595 	.word	0x94a03595
 8016554:	3fdfffff 	.word	0x3fdfffff
 8016558:	35afe535 	.word	0x35afe535
 801655c:	3fe00000 	.word	0x3fe00000
 8016560:	000fffff 	.word	0x000fffff
 8016564:	7ff00000 	.word	0x7ff00000
 8016568:	7fefffff 	.word	0x7fefffff
 801656c:	3ff00000 	.word	0x3ff00000
 8016570:	3fe00000 	.word	0x3fe00000
 8016574:	7fe00000 	.word	0x7fe00000
 8016578:	7c9fffff 	.word	0x7c9fffff
 801657c:	9b08      	ldr	r3, [sp, #32]
 801657e:	b323      	cbz	r3, 80165ca <_strtod_l+0xb5a>
 8016580:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8016584:	d821      	bhi.n	80165ca <_strtod_l+0xb5a>
 8016586:	a328      	add	r3, pc, #160	@ (adr r3, 8016628 <_strtod_l+0xbb8>)
 8016588:	e9d3 2300 	ldrd	r2, r3, [r3]
 801658c:	4630      	mov	r0, r6
 801658e:	4639      	mov	r1, r7
 8016590:	f7ea fae6 	bl	8000b60 <__aeabi_dcmple>
 8016594:	b1a0      	cbz	r0, 80165c0 <_strtod_l+0xb50>
 8016596:	4639      	mov	r1, r7
 8016598:	4630      	mov	r0, r6
 801659a:	f7ea fb3d 	bl	8000c18 <__aeabi_d2uiz>
 801659e:	2801      	cmp	r0, #1
 80165a0:	bf38      	it	cc
 80165a2:	2001      	movcc	r0, #1
 80165a4:	f7e9 ffe6 	bl	8000574 <__aeabi_ui2d>
 80165a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80165aa:	4606      	mov	r6, r0
 80165ac:	460f      	mov	r7, r1
 80165ae:	b9fb      	cbnz	r3, 80165f0 <_strtod_l+0xb80>
 80165b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80165b4:	9014      	str	r0, [sp, #80]	@ 0x50
 80165b6:	9315      	str	r3, [sp, #84]	@ 0x54
 80165b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80165bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80165c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80165c2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80165c6:	1b5b      	subs	r3, r3, r5
 80165c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80165ca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80165ce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80165d2:	f002 fbe3 	bl	8018d9c <__ulp>
 80165d6:	4650      	mov	r0, sl
 80165d8:	ec53 2b10 	vmov	r2, r3, d0
 80165dc:	4659      	mov	r1, fp
 80165de:	f7ea f843 	bl	8000668 <__aeabi_dmul>
 80165e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80165e6:	f7e9 fe89 	bl	80002fc <__adddf3>
 80165ea:	4682      	mov	sl, r0
 80165ec:	468b      	mov	fp, r1
 80165ee:	e770      	b.n	80164d2 <_strtod_l+0xa62>
 80165f0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80165f4:	e7e0      	b.n	80165b8 <_strtod_l+0xb48>
 80165f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8016630 <_strtod_l+0xbc0>)
 80165f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165fc:	f7ea faa6 	bl	8000b4c <__aeabi_dcmplt>
 8016600:	e798      	b.n	8016534 <_strtod_l+0xac4>
 8016602:	2300      	movs	r3, #0
 8016604:	930e      	str	r3, [sp, #56]	@ 0x38
 8016606:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016608:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801660a:	6013      	str	r3, [r2, #0]
 801660c:	f7ff ba6d 	b.w	8015aea <_strtod_l+0x7a>
 8016610:	2a65      	cmp	r2, #101	@ 0x65
 8016612:	f43f ab68 	beq.w	8015ce6 <_strtod_l+0x276>
 8016616:	2a45      	cmp	r2, #69	@ 0x45
 8016618:	f43f ab65 	beq.w	8015ce6 <_strtod_l+0x276>
 801661c:	2301      	movs	r3, #1
 801661e:	f7ff bba0 	b.w	8015d62 <_strtod_l+0x2f2>
 8016622:	bf00      	nop
 8016624:	f3af 8000 	nop.w
 8016628:	ffc00000 	.word	0xffc00000
 801662c:	41dfffff 	.word	0x41dfffff
 8016630:	94a03595 	.word	0x94a03595
 8016634:	3fcfffff 	.word	0x3fcfffff

08016638 <strtod>:
 8016638:	460a      	mov	r2, r1
 801663a:	4601      	mov	r1, r0
 801663c:	4802      	ldr	r0, [pc, #8]	@ (8016648 <strtod+0x10>)
 801663e:	4b03      	ldr	r3, [pc, #12]	@ (801664c <strtod+0x14>)
 8016640:	6800      	ldr	r0, [r0, #0]
 8016642:	f7ff ba15 	b.w	8015a70 <_strtod_l>
 8016646:	bf00      	nop
 8016648:	20000264 	.word	0x20000264
 801664c:	200000f8 	.word	0x200000f8

08016650 <__cvt>:
 8016650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016654:	ec57 6b10 	vmov	r6, r7, d0
 8016658:	2f00      	cmp	r7, #0
 801665a:	460c      	mov	r4, r1
 801665c:	4619      	mov	r1, r3
 801665e:	463b      	mov	r3, r7
 8016660:	bfbb      	ittet	lt
 8016662:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8016666:	461f      	movlt	r7, r3
 8016668:	2300      	movge	r3, #0
 801666a:	232d      	movlt	r3, #45	@ 0x2d
 801666c:	700b      	strb	r3, [r1, #0]
 801666e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016670:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8016674:	4691      	mov	r9, r2
 8016676:	f023 0820 	bic.w	r8, r3, #32
 801667a:	bfbc      	itt	lt
 801667c:	4632      	movlt	r2, r6
 801667e:	4616      	movlt	r6, r2
 8016680:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016684:	d005      	beq.n	8016692 <__cvt+0x42>
 8016686:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801668a:	d100      	bne.n	801668e <__cvt+0x3e>
 801668c:	3401      	adds	r4, #1
 801668e:	2102      	movs	r1, #2
 8016690:	e000      	b.n	8016694 <__cvt+0x44>
 8016692:	2103      	movs	r1, #3
 8016694:	ab03      	add	r3, sp, #12
 8016696:	9301      	str	r3, [sp, #4]
 8016698:	ab02      	add	r3, sp, #8
 801669a:	9300      	str	r3, [sp, #0]
 801669c:	ec47 6b10 	vmov	d0, r6, r7
 80166a0:	4653      	mov	r3, sl
 80166a2:	4622      	mov	r2, r4
 80166a4:	f000 fea8 	bl	80173f8 <_dtoa_r>
 80166a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80166ac:	4605      	mov	r5, r0
 80166ae:	d119      	bne.n	80166e4 <__cvt+0x94>
 80166b0:	f019 0f01 	tst.w	r9, #1
 80166b4:	d00e      	beq.n	80166d4 <__cvt+0x84>
 80166b6:	eb00 0904 	add.w	r9, r0, r4
 80166ba:	2200      	movs	r2, #0
 80166bc:	2300      	movs	r3, #0
 80166be:	4630      	mov	r0, r6
 80166c0:	4639      	mov	r1, r7
 80166c2:	f7ea fa39 	bl	8000b38 <__aeabi_dcmpeq>
 80166c6:	b108      	cbz	r0, 80166cc <__cvt+0x7c>
 80166c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80166cc:	2230      	movs	r2, #48	@ 0x30
 80166ce:	9b03      	ldr	r3, [sp, #12]
 80166d0:	454b      	cmp	r3, r9
 80166d2:	d31e      	bcc.n	8016712 <__cvt+0xc2>
 80166d4:	9b03      	ldr	r3, [sp, #12]
 80166d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80166d8:	1b5b      	subs	r3, r3, r5
 80166da:	4628      	mov	r0, r5
 80166dc:	6013      	str	r3, [r2, #0]
 80166de:	b004      	add	sp, #16
 80166e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80166e8:	eb00 0904 	add.w	r9, r0, r4
 80166ec:	d1e5      	bne.n	80166ba <__cvt+0x6a>
 80166ee:	7803      	ldrb	r3, [r0, #0]
 80166f0:	2b30      	cmp	r3, #48	@ 0x30
 80166f2:	d10a      	bne.n	801670a <__cvt+0xba>
 80166f4:	2200      	movs	r2, #0
 80166f6:	2300      	movs	r3, #0
 80166f8:	4630      	mov	r0, r6
 80166fa:	4639      	mov	r1, r7
 80166fc:	f7ea fa1c 	bl	8000b38 <__aeabi_dcmpeq>
 8016700:	b918      	cbnz	r0, 801670a <__cvt+0xba>
 8016702:	f1c4 0401 	rsb	r4, r4, #1
 8016706:	f8ca 4000 	str.w	r4, [sl]
 801670a:	f8da 3000 	ldr.w	r3, [sl]
 801670e:	4499      	add	r9, r3
 8016710:	e7d3      	b.n	80166ba <__cvt+0x6a>
 8016712:	1c59      	adds	r1, r3, #1
 8016714:	9103      	str	r1, [sp, #12]
 8016716:	701a      	strb	r2, [r3, #0]
 8016718:	e7d9      	b.n	80166ce <__cvt+0x7e>

0801671a <__exponent>:
 801671a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801671c:	2900      	cmp	r1, #0
 801671e:	bfba      	itte	lt
 8016720:	4249      	neglt	r1, r1
 8016722:	232d      	movlt	r3, #45	@ 0x2d
 8016724:	232b      	movge	r3, #43	@ 0x2b
 8016726:	2909      	cmp	r1, #9
 8016728:	7002      	strb	r2, [r0, #0]
 801672a:	7043      	strb	r3, [r0, #1]
 801672c:	dd29      	ble.n	8016782 <__exponent+0x68>
 801672e:	f10d 0307 	add.w	r3, sp, #7
 8016732:	461d      	mov	r5, r3
 8016734:	270a      	movs	r7, #10
 8016736:	461a      	mov	r2, r3
 8016738:	fbb1 f6f7 	udiv	r6, r1, r7
 801673c:	fb07 1416 	mls	r4, r7, r6, r1
 8016740:	3430      	adds	r4, #48	@ 0x30
 8016742:	f802 4c01 	strb.w	r4, [r2, #-1]
 8016746:	460c      	mov	r4, r1
 8016748:	2c63      	cmp	r4, #99	@ 0x63
 801674a:	f103 33ff 	add.w	r3, r3, #4294967295
 801674e:	4631      	mov	r1, r6
 8016750:	dcf1      	bgt.n	8016736 <__exponent+0x1c>
 8016752:	3130      	adds	r1, #48	@ 0x30
 8016754:	1e94      	subs	r4, r2, #2
 8016756:	f803 1c01 	strb.w	r1, [r3, #-1]
 801675a:	1c41      	adds	r1, r0, #1
 801675c:	4623      	mov	r3, r4
 801675e:	42ab      	cmp	r3, r5
 8016760:	d30a      	bcc.n	8016778 <__exponent+0x5e>
 8016762:	f10d 0309 	add.w	r3, sp, #9
 8016766:	1a9b      	subs	r3, r3, r2
 8016768:	42ac      	cmp	r4, r5
 801676a:	bf88      	it	hi
 801676c:	2300      	movhi	r3, #0
 801676e:	3302      	adds	r3, #2
 8016770:	4403      	add	r3, r0
 8016772:	1a18      	subs	r0, r3, r0
 8016774:	b003      	add	sp, #12
 8016776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016778:	f813 6b01 	ldrb.w	r6, [r3], #1
 801677c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016780:	e7ed      	b.n	801675e <__exponent+0x44>
 8016782:	2330      	movs	r3, #48	@ 0x30
 8016784:	3130      	adds	r1, #48	@ 0x30
 8016786:	7083      	strb	r3, [r0, #2]
 8016788:	70c1      	strb	r1, [r0, #3]
 801678a:	1d03      	adds	r3, r0, #4
 801678c:	e7f1      	b.n	8016772 <__exponent+0x58>
	...

08016790 <_printf_float>:
 8016790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016794:	b08d      	sub	sp, #52	@ 0x34
 8016796:	460c      	mov	r4, r1
 8016798:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801679c:	4616      	mov	r6, r2
 801679e:	461f      	mov	r7, r3
 80167a0:	4605      	mov	r5, r0
 80167a2:	f000 fcdd 	bl	8017160 <_localeconv_r>
 80167a6:	6803      	ldr	r3, [r0, #0]
 80167a8:	9304      	str	r3, [sp, #16]
 80167aa:	4618      	mov	r0, r3
 80167ac:	f7e9 fd98 	bl	80002e0 <strlen>
 80167b0:	2300      	movs	r3, #0
 80167b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80167b4:	f8d8 3000 	ldr.w	r3, [r8]
 80167b8:	9005      	str	r0, [sp, #20]
 80167ba:	3307      	adds	r3, #7
 80167bc:	f023 0307 	bic.w	r3, r3, #7
 80167c0:	f103 0208 	add.w	r2, r3, #8
 80167c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80167c8:	f8d4 b000 	ldr.w	fp, [r4]
 80167cc:	f8c8 2000 	str.w	r2, [r8]
 80167d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80167d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80167d8:	9307      	str	r3, [sp, #28]
 80167da:	f8cd 8018 	str.w	r8, [sp, #24]
 80167de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80167e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80167e6:	4b9c      	ldr	r3, [pc, #624]	@ (8016a58 <_printf_float+0x2c8>)
 80167e8:	f04f 32ff 	mov.w	r2, #4294967295
 80167ec:	f7ea f9d6 	bl	8000b9c <__aeabi_dcmpun>
 80167f0:	bb70      	cbnz	r0, 8016850 <_printf_float+0xc0>
 80167f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80167f6:	4b98      	ldr	r3, [pc, #608]	@ (8016a58 <_printf_float+0x2c8>)
 80167f8:	f04f 32ff 	mov.w	r2, #4294967295
 80167fc:	f7ea f9b0 	bl	8000b60 <__aeabi_dcmple>
 8016800:	bb30      	cbnz	r0, 8016850 <_printf_float+0xc0>
 8016802:	2200      	movs	r2, #0
 8016804:	2300      	movs	r3, #0
 8016806:	4640      	mov	r0, r8
 8016808:	4649      	mov	r1, r9
 801680a:	f7ea f99f 	bl	8000b4c <__aeabi_dcmplt>
 801680e:	b110      	cbz	r0, 8016816 <_printf_float+0x86>
 8016810:	232d      	movs	r3, #45	@ 0x2d
 8016812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016816:	4a91      	ldr	r2, [pc, #580]	@ (8016a5c <_printf_float+0x2cc>)
 8016818:	4b91      	ldr	r3, [pc, #580]	@ (8016a60 <_printf_float+0x2d0>)
 801681a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801681e:	bf8c      	ite	hi
 8016820:	4690      	movhi	r8, r2
 8016822:	4698      	movls	r8, r3
 8016824:	2303      	movs	r3, #3
 8016826:	6123      	str	r3, [r4, #16]
 8016828:	f02b 0304 	bic.w	r3, fp, #4
 801682c:	6023      	str	r3, [r4, #0]
 801682e:	f04f 0900 	mov.w	r9, #0
 8016832:	9700      	str	r7, [sp, #0]
 8016834:	4633      	mov	r3, r6
 8016836:	aa0b      	add	r2, sp, #44	@ 0x2c
 8016838:	4621      	mov	r1, r4
 801683a:	4628      	mov	r0, r5
 801683c:	f000 f9d2 	bl	8016be4 <_printf_common>
 8016840:	3001      	adds	r0, #1
 8016842:	f040 808d 	bne.w	8016960 <_printf_float+0x1d0>
 8016846:	f04f 30ff 	mov.w	r0, #4294967295
 801684a:	b00d      	add	sp, #52	@ 0x34
 801684c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016850:	4642      	mov	r2, r8
 8016852:	464b      	mov	r3, r9
 8016854:	4640      	mov	r0, r8
 8016856:	4649      	mov	r1, r9
 8016858:	f7ea f9a0 	bl	8000b9c <__aeabi_dcmpun>
 801685c:	b140      	cbz	r0, 8016870 <_printf_float+0xe0>
 801685e:	464b      	mov	r3, r9
 8016860:	2b00      	cmp	r3, #0
 8016862:	bfbc      	itt	lt
 8016864:	232d      	movlt	r3, #45	@ 0x2d
 8016866:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801686a:	4a7e      	ldr	r2, [pc, #504]	@ (8016a64 <_printf_float+0x2d4>)
 801686c:	4b7e      	ldr	r3, [pc, #504]	@ (8016a68 <_printf_float+0x2d8>)
 801686e:	e7d4      	b.n	801681a <_printf_float+0x8a>
 8016870:	6863      	ldr	r3, [r4, #4]
 8016872:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8016876:	9206      	str	r2, [sp, #24]
 8016878:	1c5a      	adds	r2, r3, #1
 801687a:	d13b      	bne.n	80168f4 <_printf_float+0x164>
 801687c:	2306      	movs	r3, #6
 801687e:	6063      	str	r3, [r4, #4]
 8016880:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8016884:	2300      	movs	r3, #0
 8016886:	6022      	str	r2, [r4, #0]
 8016888:	9303      	str	r3, [sp, #12]
 801688a:	ab0a      	add	r3, sp, #40	@ 0x28
 801688c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8016890:	ab09      	add	r3, sp, #36	@ 0x24
 8016892:	9300      	str	r3, [sp, #0]
 8016894:	6861      	ldr	r1, [r4, #4]
 8016896:	ec49 8b10 	vmov	d0, r8, r9
 801689a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801689e:	4628      	mov	r0, r5
 80168a0:	f7ff fed6 	bl	8016650 <__cvt>
 80168a4:	9b06      	ldr	r3, [sp, #24]
 80168a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80168a8:	2b47      	cmp	r3, #71	@ 0x47
 80168aa:	4680      	mov	r8, r0
 80168ac:	d129      	bne.n	8016902 <_printf_float+0x172>
 80168ae:	1cc8      	adds	r0, r1, #3
 80168b0:	db02      	blt.n	80168b8 <_printf_float+0x128>
 80168b2:	6863      	ldr	r3, [r4, #4]
 80168b4:	4299      	cmp	r1, r3
 80168b6:	dd41      	ble.n	801693c <_printf_float+0x1ac>
 80168b8:	f1aa 0a02 	sub.w	sl, sl, #2
 80168bc:	fa5f fa8a 	uxtb.w	sl, sl
 80168c0:	3901      	subs	r1, #1
 80168c2:	4652      	mov	r2, sl
 80168c4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80168c8:	9109      	str	r1, [sp, #36]	@ 0x24
 80168ca:	f7ff ff26 	bl	801671a <__exponent>
 80168ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80168d0:	1813      	adds	r3, r2, r0
 80168d2:	2a01      	cmp	r2, #1
 80168d4:	4681      	mov	r9, r0
 80168d6:	6123      	str	r3, [r4, #16]
 80168d8:	dc02      	bgt.n	80168e0 <_printf_float+0x150>
 80168da:	6822      	ldr	r2, [r4, #0]
 80168dc:	07d2      	lsls	r2, r2, #31
 80168de:	d501      	bpl.n	80168e4 <_printf_float+0x154>
 80168e0:	3301      	adds	r3, #1
 80168e2:	6123      	str	r3, [r4, #16]
 80168e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	d0a2      	beq.n	8016832 <_printf_float+0xa2>
 80168ec:	232d      	movs	r3, #45	@ 0x2d
 80168ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80168f2:	e79e      	b.n	8016832 <_printf_float+0xa2>
 80168f4:	9a06      	ldr	r2, [sp, #24]
 80168f6:	2a47      	cmp	r2, #71	@ 0x47
 80168f8:	d1c2      	bne.n	8016880 <_printf_float+0xf0>
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d1c0      	bne.n	8016880 <_printf_float+0xf0>
 80168fe:	2301      	movs	r3, #1
 8016900:	e7bd      	b.n	801687e <_printf_float+0xee>
 8016902:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016906:	d9db      	bls.n	80168c0 <_printf_float+0x130>
 8016908:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801690c:	d118      	bne.n	8016940 <_printf_float+0x1b0>
 801690e:	2900      	cmp	r1, #0
 8016910:	6863      	ldr	r3, [r4, #4]
 8016912:	dd0b      	ble.n	801692c <_printf_float+0x19c>
 8016914:	6121      	str	r1, [r4, #16]
 8016916:	b913      	cbnz	r3, 801691e <_printf_float+0x18e>
 8016918:	6822      	ldr	r2, [r4, #0]
 801691a:	07d0      	lsls	r0, r2, #31
 801691c:	d502      	bpl.n	8016924 <_printf_float+0x194>
 801691e:	3301      	adds	r3, #1
 8016920:	440b      	add	r3, r1
 8016922:	6123      	str	r3, [r4, #16]
 8016924:	65a1      	str	r1, [r4, #88]	@ 0x58
 8016926:	f04f 0900 	mov.w	r9, #0
 801692a:	e7db      	b.n	80168e4 <_printf_float+0x154>
 801692c:	b913      	cbnz	r3, 8016934 <_printf_float+0x1a4>
 801692e:	6822      	ldr	r2, [r4, #0]
 8016930:	07d2      	lsls	r2, r2, #31
 8016932:	d501      	bpl.n	8016938 <_printf_float+0x1a8>
 8016934:	3302      	adds	r3, #2
 8016936:	e7f4      	b.n	8016922 <_printf_float+0x192>
 8016938:	2301      	movs	r3, #1
 801693a:	e7f2      	b.n	8016922 <_printf_float+0x192>
 801693c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8016940:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016942:	4299      	cmp	r1, r3
 8016944:	db05      	blt.n	8016952 <_printf_float+0x1c2>
 8016946:	6823      	ldr	r3, [r4, #0]
 8016948:	6121      	str	r1, [r4, #16]
 801694a:	07d8      	lsls	r0, r3, #31
 801694c:	d5ea      	bpl.n	8016924 <_printf_float+0x194>
 801694e:	1c4b      	adds	r3, r1, #1
 8016950:	e7e7      	b.n	8016922 <_printf_float+0x192>
 8016952:	2900      	cmp	r1, #0
 8016954:	bfd4      	ite	le
 8016956:	f1c1 0202 	rsble	r2, r1, #2
 801695a:	2201      	movgt	r2, #1
 801695c:	4413      	add	r3, r2
 801695e:	e7e0      	b.n	8016922 <_printf_float+0x192>
 8016960:	6823      	ldr	r3, [r4, #0]
 8016962:	055a      	lsls	r2, r3, #21
 8016964:	d407      	bmi.n	8016976 <_printf_float+0x1e6>
 8016966:	6923      	ldr	r3, [r4, #16]
 8016968:	4642      	mov	r2, r8
 801696a:	4631      	mov	r1, r6
 801696c:	4628      	mov	r0, r5
 801696e:	47b8      	blx	r7
 8016970:	3001      	adds	r0, #1
 8016972:	d12b      	bne.n	80169cc <_printf_float+0x23c>
 8016974:	e767      	b.n	8016846 <_printf_float+0xb6>
 8016976:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801697a:	f240 80dd 	bls.w	8016b38 <_printf_float+0x3a8>
 801697e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016982:	2200      	movs	r2, #0
 8016984:	2300      	movs	r3, #0
 8016986:	f7ea f8d7 	bl	8000b38 <__aeabi_dcmpeq>
 801698a:	2800      	cmp	r0, #0
 801698c:	d033      	beq.n	80169f6 <_printf_float+0x266>
 801698e:	4a37      	ldr	r2, [pc, #220]	@ (8016a6c <_printf_float+0x2dc>)
 8016990:	2301      	movs	r3, #1
 8016992:	4631      	mov	r1, r6
 8016994:	4628      	mov	r0, r5
 8016996:	47b8      	blx	r7
 8016998:	3001      	adds	r0, #1
 801699a:	f43f af54 	beq.w	8016846 <_printf_float+0xb6>
 801699e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80169a2:	4543      	cmp	r3, r8
 80169a4:	db02      	blt.n	80169ac <_printf_float+0x21c>
 80169a6:	6823      	ldr	r3, [r4, #0]
 80169a8:	07d8      	lsls	r0, r3, #31
 80169aa:	d50f      	bpl.n	80169cc <_printf_float+0x23c>
 80169ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80169b0:	4631      	mov	r1, r6
 80169b2:	4628      	mov	r0, r5
 80169b4:	47b8      	blx	r7
 80169b6:	3001      	adds	r0, #1
 80169b8:	f43f af45 	beq.w	8016846 <_printf_float+0xb6>
 80169bc:	f04f 0900 	mov.w	r9, #0
 80169c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80169c4:	f104 0a1a 	add.w	sl, r4, #26
 80169c8:	45c8      	cmp	r8, r9
 80169ca:	dc09      	bgt.n	80169e0 <_printf_float+0x250>
 80169cc:	6823      	ldr	r3, [r4, #0]
 80169ce:	079b      	lsls	r3, r3, #30
 80169d0:	f100 8103 	bmi.w	8016bda <_printf_float+0x44a>
 80169d4:	68e0      	ldr	r0, [r4, #12]
 80169d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80169d8:	4298      	cmp	r0, r3
 80169da:	bfb8      	it	lt
 80169dc:	4618      	movlt	r0, r3
 80169de:	e734      	b.n	801684a <_printf_float+0xba>
 80169e0:	2301      	movs	r3, #1
 80169e2:	4652      	mov	r2, sl
 80169e4:	4631      	mov	r1, r6
 80169e6:	4628      	mov	r0, r5
 80169e8:	47b8      	blx	r7
 80169ea:	3001      	adds	r0, #1
 80169ec:	f43f af2b 	beq.w	8016846 <_printf_float+0xb6>
 80169f0:	f109 0901 	add.w	r9, r9, #1
 80169f4:	e7e8      	b.n	80169c8 <_printf_float+0x238>
 80169f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	dc39      	bgt.n	8016a70 <_printf_float+0x2e0>
 80169fc:	4a1b      	ldr	r2, [pc, #108]	@ (8016a6c <_printf_float+0x2dc>)
 80169fe:	2301      	movs	r3, #1
 8016a00:	4631      	mov	r1, r6
 8016a02:	4628      	mov	r0, r5
 8016a04:	47b8      	blx	r7
 8016a06:	3001      	adds	r0, #1
 8016a08:	f43f af1d 	beq.w	8016846 <_printf_float+0xb6>
 8016a0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016a10:	ea59 0303 	orrs.w	r3, r9, r3
 8016a14:	d102      	bne.n	8016a1c <_printf_float+0x28c>
 8016a16:	6823      	ldr	r3, [r4, #0]
 8016a18:	07d9      	lsls	r1, r3, #31
 8016a1a:	d5d7      	bpl.n	80169cc <_printf_float+0x23c>
 8016a1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016a20:	4631      	mov	r1, r6
 8016a22:	4628      	mov	r0, r5
 8016a24:	47b8      	blx	r7
 8016a26:	3001      	adds	r0, #1
 8016a28:	f43f af0d 	beq.w	8016846 <_printf_float+0xb6>
 8016a2c:	f04f 0a00 	mov.w	sl, #0
 8016a30:	f104 0b1a 	add.w	fp, r4, #26
 8016a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a36:	425b      	negs	r3, r3
 8016a38:	4553      	cmp	r3, sl
 8016a3a:	dc01      	bgt.n	8016a40 <_printf_float+0x2b0>
 8016a3c:	464b      	mov	r3, r9
 8016a3e:	e793      	b.n	8016968 <_printf_float+0x1d8>
 8016a40:	2301      	movs	r3, #1
 8016a42:	465a      	mov	r2, fp
 8016a44:	4631      	mov	r1, r6
 8016a46:	4628      	mov	r0, r5
 8016a48:	47b8      	blx	r7
 8016a4a:	3001      	adds	r0, #1
 8016a4c:	f43f aefb 	beq.w	8016846 <_printf_float+0xb6>
 8016a50:	f10a 0a01 	add.w	sl, sl, #1
 8016a54:	e7ee      	b.n	8016a34 <_printf_float+0x2a4>
 8016a56:	bf00      	nop
 8016a58:	7fefffff 	.word	0x7fefffff
 8016a5c:	0801aab9 	.word	0x0801aab9
 8016a60:	0801aab5 	.word	0x0801aab5
 8016a64:	0801aac1 	.word	0x0801aac1
 8016a68:	0801aabd 	.word	0x0801aabd
 8016a6c:	0801aac5 	.word	0x0801aac5
 8016a70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016a72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016a76:	4553      	cmp	r3, sl
 8016a78:	bfa8      	it	ge
 8016a7a:	4653      	movge	r3, sl
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	4699      	mov	r9, r3
 8016a80:	dc36      	bgt.n	8016af0 <_printf_float+0x360>
 8016a82:	f04f 0b00 	mov.w	fp, #0
 8016a86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016a8a:	f104 021a 	add.w	r2, r4, #26
 8016a8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016a90:	9306      	str	r3, [sp, #24]
 8016a92:	eba3 0309 	sub.w	r3, r3, r9
 8016a96:	455b      	cmp	r3, fp
 8016a98:	dc31      	bgt.n	8016afe <_printf_float+0x36e>
 8016a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a9c:	459a      	cmp	sl, r3
 8016a9e:	dc3a      	bgt.n	8016b16 <_printf_float+0x386>
 8016aa0:	6823      	ldr	r3, [r4, #0]
 8016aa2:	07da      	lsls	r2, r3, #31
 8016aa4:	d437      	bmi.n	8016b16 <_printf_float+0x386>
 8016aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016aa8:	ebaa 0903 	sub.w	r9, sl, r3
 8016aac:	9b06      	ldr	r3, [sp, #24]
 8016aae:	ebaa 0303 	sub.w	r3, sl, r3
 8016ab2:	4599      	cmp	r9, r3
 8016ab4:	bfa8      	it	ge
 8016ab6:	4699      	movge	r9, r3
 8016ab8:	f1b9 0f00 	cmp.w	r9, #0
 8016abc:	dc33      	bgt.n	8016b26 <_printf_float+0x396>
 8016abe:	f04f 0800 	mov.w	r8, #0
 8016ac2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016ac6:	f104 0b1a 	add.w	fp, r4, #26
 8016aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016acc:	ebaa 0303 	sub.w	r3, sl, r3
 8016ad0:	eba3 0309 	sub.w	r3, r3, r9
 8016ad4:	4543      	cmp	r3, r8
 8016ad6:	f77f af79 	ble.w	80169cc <_printf_float+0x23c>
 8016ada:	2301      	movs	r3, #1
 8016adc:	465a      	mov	r2, fp
 8016ade:	4631      	mov	r1, r6
 8016ae0:	4628      	mov	r0, r5
 8016ae2:	47b8      	blx	r7
 8016ae4:	3001      	adds	r0, #1
 8016ae6:	f43f aeae 	beq.w	8016846 <_printf_float+0xb6>
 8016aea:	f108 0801 	add.w	r8, r8, #1
 8016aee:	e7ec      	b.n	8016aca <_printf_float+0x33a>
 8016af0:	4642      	mov	r2, r8
 8016af2:	4631      	mov	r1, r6
 8016af4:	4628      	mov	r0, r5
 8016af6:	47b8      	blx	r7
 8016af8:	3001      	adds	r0, #1
 8016afa:	d1c2      	bne.n	8016a82 <_printf_float+0x2f2>
 8016afc:	e6a3      	b.n	8016846 <_printf_float+0xb6>
 8016afe:	2301      	movs	r3, #1
 8016b00:	4631      	mov	r1, r6
 8016b02:	4628      	mov	r0, r5
 8016b04:	9206      	str	r2, [sp, #24]
 8016b06:	47b8      	blx	r7
 8016b08:	3001      	adds	r0, #1
 8016b0a:	f43f ae9c 	beq.w	8016846 <_printf_float+0xb6>
 8016b0e:	9a06      	ldr	r2, [sp, #24]
 8016b10:	f10b 0b01 	add.w	fp, fp, #1
 8016b14:	e7bb      	b.n	8016a8e <_printf_float+0x2fe>
 8016b16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016b1a:	4631      	mov	r1, r6
 8016b1c:	4628      	mov	r0, r5
 8016b1e:	47b8      	blx	r7
 8016b20:	3001      	adds	r0, #1
 8016b22:	d1c0      	bne.n	8016aa6 <_printf_float+0x316>
 8016b24:	e68f      	b.n	8016846 <_printf_float+0xb6>
 8016b26:	9a06      	ldr	r2, [sp, #24]
 8016b28:	464b      	mov	r3, r9
 8016b2a:	4442      	add	r2, r8
 8016b2c:	4631      	mov	r1, r6
 8016b2e:	4628      	mov	r0, r5
 8016b30:	47b8      	blx	r7
 8016b32:	3001      	adds	r0, #1
 8016b34:	d1c3      	bne.n	8016abe <_printf_float+0x32e>
 8016b36:	e686      	b.n	8016846 <_printf_float+0xb6>
 8016b38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8016b3c:	f1ba 0f01 	cmp.w	sl, #1
 8016b40:	dc01      	bgt.n	8016b46 <_printf_float+0x3b6>
 8016b42:	07db      	lsls	r3, r3, #31
 8016b44:	d536      	bpl.n	8016bb4 <_printf_float+0x424>
 8016b46:	2301      	movs	r3, #1
 8016b48:	4642      	mov	r2, r8
 8016b4a:	4631      	mov	r1, r6
 8016b4c:	4628      	mov	r0, r5
 8016b4e:	47b8      	blx	r7
 8016b50:	3001      	adds	r0, #1
 8016b52:	f43f ae78 	beq.w	8016846 <_printf_float+0xb6>
 8016b56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016b5a:	4631      	mov	r1, r6
 8016b5c:	4628      	mov	r0, r5
 8016b5e:	47b8      	blx	r7
 8016b60:	3001      	adds	r0, #1
 8016b62:	f43f ae70 	beq.w	8016846 <_printf_float+0xb6>
 8016b66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	2300      	movs	r3, #0
 8016b6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016b72:	f7e9 ffe1 	bl	8000b38 <__aeabi_dcmpeq>
 8016b76:	b9c0      	cbnz	r0, 8016baa <_printf_float+0x41a>
 8016b78:	4653      	mov	r3, sl
 8016b7a:	f108 0201 	add.w	r2, r8, #1
 8016b7e:	4631      	mov	r1, r6
 8016b80:	4628      	mov	r0, r5
 8016b82:	47b8      	blx	r7
 8016b84:	3001      	adds	r0, #1
 8016b86:	d10c      	bne.n	8016ba2 <_printf_float+0x412>
 8016b88:	e65d      	b.n	8016846 <_printf_float+0xb6>
 8016b8a:	2301      	movs	r3, #1
 8016b8c:	465a      	mov	r2, fp
 8016b8e:	4631      	mov	r1, r6
 8016b90:	4628      	mov	r0, r5
 8016b92:	47b8      	blx	r7
 8016b94:	3001      	adds	r0, #1
 8016b96:	f43f ae56 	beq.w	8016846 <_printf_float+0xb6>
 8016b9a:	f108 0801 	add.w	r8, r8, #1
 8016b9e:	45d0      	cmp	r8, sl
 8016ba0:	dbf3      	blt.n	8016b8a <_printf_float+0x3fa>
 8016ba2:	464b      	mov	r3, r9
 8016ba4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016ba8:	e6df      	b.n	801696a <_printf_float+0x1da>
 8016baa:	f04f 0800 	mov.w	r8, #0
 8016bae:	f104 0b1a 	add.w	fp, r4, #26
 8016bb2:	e7f4      	b.n	8016b9e <_printf_float+0x40e>
 8016bb4:	2301      	movs	r3, #1
 8016bb6:	4642      	mov	r2, r8
 8016bb8:	e7e1      	b.n	8016b7e <_printf_float+0x3ee>
 8016bba:	2301      	movs	r3, #1
 8016bbc:	464a      	mov	r2, r9
 8016bbe:	4631      	mov	r1, r6
 8016bc0:	4628      	mov	r0, r5
 8016bc2:	47b8      	blx	r7
 8016bc4:	3001      	adds	r0, #1
 8016bc6:	f43f ae3e 	beq.w	8016846 <_printf_float+0xb6>
 8016bca:	f108 0801 	add.w	r8, r8, #1
 8016bce:	68e3      	ldr	r3, [r4, #12]
 8016bd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016bd2:	1a5b      	subs	r3, r3, r1
 8016bd4:	4543      	cmp	r3, r8
 8016bd6:	dcf0      	bgt.n	8016bba <_printf_float+0x42a>
 8016bd8:	e6fc      	b.n	80169d4 <_printf_float+0x244>
 8016bda:	f04f 0800 	mov.w	r8, #0
 8016bde:	f104 0919 	add.w	r9, r4, #25
 8016be2:	e7f4      	b.n	8016bce <_printf_float+0x43e>

08016be4 <_printf_common>:
 8016be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016be8:	4616      	mov	r6, r2
 8016bea:	4698      	mov	r8, r3
 8016bec:	688a      	ldr	r2, [r1, #8]
 8016bee:	690b      	ldr	r3, [r1, #16]
 8016bf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016bf4:	4293      	cmp	r3, r2
 8016bf6:	bfb8      	it	lt
 8016bf8:	4613      	movlt	r3, r2
 8016bfa:	6033      	str	r3, [r6, #0]
 8016bfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016c00:	4607      	mov	r7, r0
 8016c02:	460c      	mov	r4, r1
 8016c04:	b10a      	cbz	r2, 8016c0a <_printf_common+0x26>
 8016c06:	3301      	adds	r3, #1
 8016c08:	6033      	str	r3, [r6, #0]
 8016c0a:	6823      	ldr	r3, [r4, #0]
 8016c0c:	0699      	lsls	r1, r3, #26
 8016c0e:	bf42      	ittt	mi
 8016c10:	6833      	ldrmi	r3, [r6, #0]
 8016c12:	3302      	addmi	r3, #2
 8016c14:	6033      	strmi	r3, [r6, #0]
 8016c16:	6825      	ldr	r5, [r4, #0]
 8016c18:	f015 0506 	ands.w	r5, r5, #6
 8016c1c:	d106      	bne.n	8016c2c <_printf_common+0x48>
 8016c1e:	f104 0a19 	add.w	sl, r4, #25
 8016c22:	68e3      	ldr	r3, [r4, #12]
 8016c24:	6832      	ldr	r2, [r6, #0]
 8016c26:	1a9b      	subs	r3, r3, r2
 8016c28:	42ab      	cmp	r3, r5
 8016c2a:	dc26      	bgt.n	8016c7a <_printf_common+0x96>
 8016c2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016c30:	6822      	ldr	r2, [r4, #0]
 8016c32:	3b00      	subs	r3, #0
 8016c34:	bf18      	it	ne
 8016c36:	2301      	movne	r3, #1
 8016c38:	0692      	lsls	r2, r2, #26
 8016c3a:	d42b      	bmi.n	8016c94 <_printf_common+0xb0>
 8016c3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016c40:	4641      	mov	r1, r8
 8016c42:	4638      	mov	r0, r7
 8016c44:	47c8      	blx	r9
 8016c46:	3001      	adds	r0, #1
 8016c48:	d01e      	beq.n	8016c88 <_printf_common+0xa4>
 8016c4a:	6823      	ldr	r3, [r4, #0]
 8016c4c:	6922      	ldr	r2, [r4, #16]
 8016c4e:	f003 0306 	and.w	r3, r3, #6
 8016c52:	2b04      	cmp	r3, #4
 8016c54:	bf02      	ittt	eq
 8016c56:	68e5      	ldreq	r5, [r4, #12]
 8016c58:	6833      	ldreq	r3, [r6, #0]
 8016c5a:	1aed      	subeq	r5, r5, r3
 8016c5c:	68a3      	ldr	r3, [r4, #8]
 8016c5e:	bf0c      	ite	eq
 8016c60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016c64:	2500      	movne	r5, #0
 8016c66:	4293      	cmp	r3, r2
 8016c68:	bfc4      	itt	gt
 8016c6a:	1a9b      	subgt	r3, r3, r2
 8016c6c:	18ed      	addgt	r5, r5, r3
 8016c6e:	2600      	movs	r6, #0
 8016c70:	341a      	adds	r4, #26
 8016c72:	42b5      	cmp	r5, r6
 8016c74:	d11a      	bne.n	8016cac <_printf_common+0xc8>
 8016c76:	2000      	movs	r0, #0
 8016c78:	e008      	b.n	8016c8c <_printf_common+0xa8>
 8016c7a:	2301      	movs	r3, #1
 8016c7c:	4652      	mov	r2, sl
 8016c7e:	4641      	mov	r1, r8
 8016c80:	4638      	mov	r0, r7
 8016c82:	47c8      	blx	r9
 8016c84:	3001      	adds	r0, #1
 8016c86:	d103      	bne.n	8016c90 <_printf_common+0xac>
 8016c88:	f04f 30ff 	mov.w	r0, #4294967295
 8016c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c90:	3501      	adds	r5, #1
 8016c92:	e7c6      	b.n	8016c22 <_printf_common+0x3e>
 8016c94:	18e1      	adds	r1, r4, r3
 8016c96:	1c5a      	adds	r2, r3, #1
 8016c98:	2030      	movs	r0, #48	@ 0x30
 8016c9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016c9e:	4422      	add	r2, r4
 8016ca0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016ca4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016ca8:	3302      	adds	r3, #2
 8016caa:	e7c7      	b.n	8016c3c <_printf_common+0x58>
 8016cac:	2301      	movs	r3, #1
 8016cae:	4622      	mov	r2, r4
 8016cb0:	4641      	mov	r1, r8
 8016cb2:	4638      	mov	r0, r7
 8016cb4:	47c8      	blx	r9
 8016cb6:	3001      	adds	r0, #1
 8016cb8:	d0e6      	beq.n	8016c88 <_printf_common+0xa4>
 8016cba:	3601      	adds	r6, #1
 8016cbc:	e7d9      	b.n	8016c72 <_printf_common+0x8e>
	...

08016cc0 <_printf_i>:
 8016cc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016cc4:	7e0f      	ldrb	r7, [r1, #24]
 8016cc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016cc8:	2f78      	cmp	r7, #120	@ 0x78
 8016cca:	4691      	mov	r9, r2
 8016ccc:	4680      	mov	r8, r0
 8016cce:	460c      	mov	r4, r1
 8016cd0:	469a      	mov	sl, r3
 8016cd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016cd6:	d807      	bhi.n	8016ce8 <_printf_i+0x28>
 8016cd8:	2f62      	cmp	r7, #98	@ 0x62
 8016cda:	d80a      	bhi.n	8016cf2 <_printf_i+0x32>
 8016cdc:	2f00      	cmp	r7, #0
 8016cde:	f000 80d1 	beq.w	8016e84 <_printf_i+0x1c4>
 8016ce2:	2f58      	cmp	r7, #88	@ 0x58
 8016ce4:	f000 80b8 	beq.w	8016e58 <_printf_i+0x198>
 8016ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016cec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016cf0:	e03a      	b.n	8016d68 <_printf_i+0xa8>
 8016cf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016cf6:	2b15      	cmp	r3, #21
 8016cf8:	d8f6      	bhi.n	8016ce8 <_printf_i+0x28>
 8016cfa:	a101      	add	r1, pc, #4	@ (adr r1, 8016d00 <_printf_i+0x40>)
 8016cfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016d00:	08016d59 	.word	0x08016d59
 8016d04:	08016d6d 	.word	0x08016d6d
 8016d08:	08016ce9 	.word	0x08016ce9
 8016d0c:	08016ce9 	.word	0x08016ce9
 8016d10:	08016ce9 	.word	0x08016ce9
 8016d14:	08016ce9 	.word	0x08016ce9
 8016d18:	08016d6d 	.word	0x08016d6d
 8016d1c:	08016ce9 	.word	0x08016ce9
 8016d20:	08016ce9 	.word	0x08016ce9
 8016d24:	08016ce9 	.word	0x08016ce9
 8016d28:	08016ce9 	.word	0x08016ce9
 8016d2c:	08016e6b 	.word	0x08016e6b
 8016d30:	08016d97 	.word	0x08016d97
 8016d34:	08016e25 	.word	0x08016e25
 8016d38:	08016ce9 	.word	0x08016ce9
 8016d3c:	08016ce9 	.word	0x08016ce9
 8016d40:	08016e8d 	.word	0x08016e8d
 8016d44:	08016ce9 	.word	0x08016ce9
 8016d48:	08016d97 	.word	0x08016d97
 8016d4c:	08016ce9 	.word	0x08016ce9
 8016d50:	08016ce9 	.word	0x08016ce9
 8016d54:	08016e2d 	.word	0x08016e2d
 8016d58:	6833      	ldr	r3, [r6, #0]
 8016d5a:	1d1a      	adds	r2, r3, #4
 8016d5c:	681b      	ldr	r3, [r3, #0]
 8016d5e:	6032      	str	r2, [r6, #0]
 8016d60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016d64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016d68:	2301      	movs	r3, #1
 8016d6a:	e09c      	b.n	8016ea6 <_printf_i+0x1e6>
 8016d6c:	6833      	ldr	r3, [r6, #0]
 8016d6e:	6820      	ldr	r0, [r4, #0]
 8016d70:	1d19      	adds	r1, r3, #4
 8016d72:	6031      	str	r1, [r6, #0]
 8016d74:	0606      	lsls	r6, r0, #24
 8016d76:	d501      	bpl.n	8016d7c <_printf_i+0xbc>
 8016d78:	681d      	ldr	r5, [r3, #0]
 8016d7a:	e003      	b.n	8016d84 <_printf_i+0xc4>
 8016d7c:	0645      	lsls	r5, r0, #25
 8016d7e:	d5fb      	bpl.n	8016d78 <_printf_i+0xb8>
 8016d80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016d84:	2d00      	cmp	r5, #0
 8016d86:	da03      	bge.n	8016d90 <_printf_i+0xd0>
 8016d88:	232d      	movs	r3, #45	@ 0x2d
 8016d8a:	426d      	negs	r5, r5
 8016d8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016d90:	4858      	ldr	r0, [pc, #352]	@ (8016ef4 <_printf_i+0x234>)
 8016d92:	230a      	movs	r3, #10
 8016d94:	e011      	b.n	8016dba <_printf_i+0xfa>
 8016d96:	6821      	ldr	r1, [r4, #0]
 8016d98:	6833      	ldr	r3, [r6, #0]
 8016d9a:	0608      	lsls	r0, r1, #24
 8016d9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8016da0:	d402      	bmi.n	8016da8 <_printf_i+0xe8>
 8016da2:	0649      	lsls	r1, r1, #25
 8016da4:	bf48      	it	mi
 8016da6:	b2ad      	uxthmi	r5, r5
 8016da8:	2f6f      	cmp	r7, #111	@ 0x6f
 8016daa:	4852      	ldr	r0, [pc, #328]	@ (8016ef4 <_printf_i+0x234>)
 8016dac:	6033      	str	r3, [r6, #0]
 8016dae:	bf14      	ite	ne
 8016db0:	230a      	movne	r3, #10
 8016db2:	2308      	moveq	r3, #8
 8016db4:	2100      	movs	r1, #0
 8016db6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016dba:	6866      	ldr	r6, [r4, #4]
 8016dbc:	60a6      	str	r6, [r4, #8]
 8016dbe:	2e00      	cmp	r6, #0
 8016dc0:	db05      	blt.n	8016dce <_printf_i+0x10e>
 8016dc2:	6821      	ldr	r1, [r4, #0]
 8016dc4:	432e      	orrs	r6, r5
 8016dc6:	f021 0104 	bic.w	r1, r1, #4
 8016dca:	6021      	str	r1, [r4, #0]
 8016dcc:	d04b      	beq.n	8016e66 <_printf_i+0x1a6>
 8016dce:	4616      	mov	r6, r2
 8016dd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8016dd4:	fb03 5711 	mls	r7, r3, r1, r5
 8016dd8:	5dc7      	ldrb	r7, [r0, r7]
 8016dda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016dde:	462f      	mov	r7, r5
 8016de0:	42bb      	cmp	r3, r7
 8016de2:	460d      	mov	r5, r1
 8016de4:	d9f4      	bls.n	8016dd0 <_printf_i+0x110>
 8016de6:	2b08      	cmp	r3, #8
 8016de8:	d10b      	bne.n	8016e02 <_printf_i+0x142>
 8016dea:	6823      	ldr	r3, [r4, #0]
 8016dec:	07df      	lsls	r7, r3, #31
 8016dee:	d508      	bpl.n	8016e02 <_printf_i+0x142>
 8016df0:	6923      	ldr	r3, [r4, #16]
 8016df2:	6861      	ldr	r1, [r4, #4]
 8016df4:	4299      	cmp	r1, r3
 8016df6:	bfde      	ittt	le
 8016df8:	2330      	movle	r3, #48	@ 0x30
 8016dfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016dfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016e02:	1b92      	subs	r2, r2, r6
 8016e04:	6122      	str	r2, [r4, #16]
 8016e06:	f8cd a000 	str.w	sl, [sp]
 8016e0a:	464b      	mov	r3, r9
 8016e0c:	aa03      	add	r2, sp, #12
 8016e0e:	4621      	mov	r1, r4
 8016e10:	4640      	mov	r0, r8
 8016e12:	f7ff fee7 	bl	8016be4 <_printf_common>
 8016e16:	3001      	adds	r0, #1
 8016e18:	d14a      	bne.n	8016eb0 <_printf_i+0x1f0>
 8016e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8016e1e:	b004      	add	sp, #16
 8016e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e24:	6823      	ldr	r3, [r4, #0]
 8016e26:	f043 0320 	orr.w	r3, r3, #32
 8016e2a:	6023      	str	r3, [r4, #0]
 8016e2c:	4832      	ldr	r0, [pc, #200]	@ (8016ef8 <_printf_i+0x238>)
 8016e2e:	2778      	movs	r7, #120	@ 0x78
 8016e30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016e34:	6823      	ldr	r3, [r4, #0]
 8016e36:	6831      	ldr	r1, [r6, #0]
 8016e38:	061f      	lsls	r7, r3, #24
 8016e3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8016e3e:	d402      	bmi.n	8016e46 <_printf_i+0x186>
 8016e40:	065f      	lsls	r7, r3, #25
 8016e42:	bf48      	it	mi
 8016e44:	b2ad      	uxthmi	r5, r5
 8016e46:	6031      	str	r1, [r6, #0]
 8016e48:	07d9      	lsls	r1, r3, #31
 8016e4a:	bf44      	itt	mi
 8016e4c:	f043 0320 	orrmi.w	r3, r3, #32
 8016e50:	6023      	strmi	r3, [r4, #0]
 8016e52:	b11d      	cbz	r5, 8016e5c <_printf_i+0x19c>
 8016e54:	2310      	movs	r3, #16
 8016e56:	e7ad      	b.n	8016db4 <_printf_i+0xf4>
 8016e58:	4826      	ldr	r0, [pc, #152]	@ (8016ef4 <_printf_i+0x234>)
 8016e5a:	e7e9      	b.n	8016e30 <_printf_i+0x170>
 8016e5c:	6823      	ldr	r3, [r4, #0]
 8016e5e:	f023 0320 	bic.w	r3, r3, #32
 8016e62:	6023      	str	r3, [r4, #0]
 8016e64:	e7f6      	b.n	8016e54 <_printf_i+0x194>
 8016e66:	4616      	mov	r6, r2
 8016e68:	e7bd      	b.n	8016de6 <_printf_i+0x126>
 8016e6a:	6833      	ldr	r3, [r6, #0]
 8016e6c:	6825      	ldr	r5, [r4, #0]
 8016e6e:	6961      	ldr	r1, [r4, #20]
 8016e70:	1d18      	adds	r0, r3, #4
 8016e72:	6030      	str	r0, [r6, #0]
 8016e74:	062e      	lsls	r6, r5, #24
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	d501      	bpl.n	8016e7e <_printf_i+0x1be>
 8016e7a:	6019      	str	r1, [r3, #0]
 8016e7c:	e002      	b.n	8016e84 <_printf_i+0x1c4>
 8016e7e:	0668      	lsls	r0, r5, #25
 8016e80:	d5fb      	bpl.n	8016e7a <_printf_i+0x1ba>
 8016e82:	8019      	strh	r1, [r3, #0]
 8016e84:	2300      	movs	r3, #0
 8016e86:	6123      	str	r3, [r4, #16]
 8016e88:	4616      	mov	r6, r2
 8016e8a:	e7bc      	b.n	8016e06 <_printf_i+0x146>
 8016e8c:	6833      	ldr	r3, [r6, #0]
 8016e8e:	1d1a      	adds	r2, r3, #4
 8016e90:	6032      	str	r2, [r6, #0]
 8016e92:	681e      	ldr	r6, [r3, #0]
 8016e94:	6862      	ldr	r2, [r4, #4]
 8016e96:	2100      	movs	r1, #0
 8016e98:	4630      	mov	r0, r6
 8016e9a:	f7e9 f9d1 	bl	8000240 <memchr>
 8016e9e:	b108      	cbz	r0, 8016ea4 <_printf_i+0x1e4>
 8016ea0:	1b80      	subs	r0, r0, r6
 8016ea2:	6060      	str	r0, [r4, #4]
 8016ea4:	6863      	ldr	r3, [r4, #4]
 8016ea6:	6123      	str	r3, [r4, #16]
 8016ea8:	2300      	movs	r3, #0
 8016eaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016eae:	e7aa      	b.n	8016e06 <_printf_i+0x146>
 8016eb0:	6923      	ldr	r3, [r4, #16]
 8016eb2:	4632      	mov	r2, r6
 8016eb4:	4649      	mov	r1, r9
 8016eb6:	4640      	mov	r0, r8
 8016eb8:	47d0      	blx	sl
 8016eba:	3001      	adds	r0, #1
 8016ebc:	d0ad      	beq.n	8016e1a <_printf_i+0x15a>
 8016ebe:	6823      	ldr	r3, [r4, #0]
 8016ec0:	079b      	lsls	r3, r3, #30
 8016ec2:	d413      	bmi.n	8016eec <_printf_i+0x22c>
 8016ec4:	68e0      	ldr	r0, [r4, #12]
 8016ec6:	9b03      	ldr	r3, [sp, #12]
 8016ec8:	4298      	cmp	r0, r3
 8016eca:	bfb8      	it	lt
 8016ecc:	4618      	movlt	r0, r3
 8016ece:	e7a6      	b.n	8016e1e <_printf_i+0x15e>
 8016ed0:	2301      	movs	r3, #1
 8016ed2:	4632      	mov	r2, r6
 8016ed4:	4649      	mov	r1, r9
 8016ed6:	4640      	mov	r0, r8
 8016ed8:	47d0      	blx	sl
 8016eda:	3001      	adds	r0, #1
 8016edc:	d09d      	beq.n	8016e1a <_printf_i+0x15a>
 8016ede:	3501      	adds	r5, #1
 8016ee0:	68e3      	ldr	r3, [r4, #12]
 8016ee2:	9903      	ldr	r1, [sp, #12]
 8016ee4:	1a5b      	subs	r3, r3, r1
 8016ee6:	42ab      	cmp	r3, r5
 8016ee8:	dcf2      	bgt.n	8016ed0 <_printf_i+0x210>
 8016eea:	e7eb      	b.n	8016ec4 <_printf_i+0x204>
 8016eec:	2500      	movs	r5, #0
 8016eee:	f104 0619 	add.w	r6, r4, #25
 8016ef2:	e7f5      	b.n	8016ee0 <_printf_i+0x220>
 8016ef4:	0801aac7 	.word	0x0801aac7
 8016ef8:	0801aad8 	.word	0x0801aad8

08016efc <std>:
 8016efc:	2300      	movs	r3, #0
 8016efe:	b510      	push	{r4, lr}
 8016f00:	4604      	mov	r4, r0
 8016f02:	e9c0 3300 	strd	r3, r3, [r0]
 8016f06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016f0a:	6083      	str	r3, [r0, #8]
 8016f0c:	8181      	strh	r1, [r0, #12]
 8016f0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8016f10:	81c2      	strh	r2, [r0, #14]
 8016f12:	6183      	str	r3, [r0, #24]
 8016f14:	4619      	mov	r1, r3
 8016f16:	2208      	movs	r2, #8
 8016f18:	305c      	adds	r0, #92	@ 0x5c
 8016f1a:	f000 f8f4 	bl	8017106 <memset>
 8016f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8016f54 <std+0x58>)
 8016f20:	6263      	str	r3, [r4, #36]	@ 0x24
 8016f22:	4b0d      	ldr	r3, [pc, #52]	@ (8016f58 <std+0x5c>)
 8016f24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016f26:	4b0d      	ldr	r3, [pc, #52]	@ (8016f5c <std+0x60>)
 8016f28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8016f60 <std+0x64>)
 8016f2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8016f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8016f64 <std+0x68>)
 8016f30:	6224      	str	r4, [r4, #32]
 8016f32:	429c      	cmp	r4, r3
 8016f34:	d006      	beq.n	8016f44 <std+0x48>
 8016f36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016f3a:	4294      	cmp	r4, r2
 8016f3c:	d002      	beq.n	8016f44 <std+0x48>
 8016f3e:	33d0      	adds	r3, #208	@ 0xd0
 8016f40:	429c      	cmp	r4, r3
 8016f42:	d105      	bne.n	8016f50 <std+0x54>
 8016f44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016f4c:	f7ec bb03 	b.w	8003556 <__retarget_lock_init_recursive>
 8016f50:	bd10      	pop	{r4, pc}
 8016f52:	bf00      	nop
 8016f54:	08017081 	.word	0x08017081
 8016f58:	080170a3 	.word	0x080170a3
 8016f5c:	080170db 	.word	0x080170db
 8016f60:	080170ff 	.word	0x080170ff
 8016f64:	2000476c 	.word	0x2000476c

08016f68 <stdio_exit_handler>:
 8016f68:	4a02      	ldr	r2, [pc, #8]	@ (8016f74 <stdio_exit_handler+0xc>)
 8016f6a:	4903      	ldr	r1, [pc, #12]	@ (8016f78 <stdio_exit_handler+0x10>)
 8016f6c:	4803      	ldr	r0, [pc, #12]	@ (8016f7c <stdio_exit_handler+0x14>)
 8016f6e:	f000 b869 	b.w	8017044 <_fwalk_sglue>
 8016f72:	bf00      	nop
 8016f74:	200000ec 	.word	0x200000ec
 8016f78:	0801913d 	.word	0x0801913d
 8016f7c:	20000268 	.word	0x20000268

08016f80 <cleanup_stdio>:
 8016f80:	6841      	ldr	r1, [r0, #4]
 8016f82:	4b0c      	ldr	r3, [pc, #48]	@ (8016fb4 <cleanup_stdio+0x34>)
 8016f84:	4299      	cmp	r1, r3
 8016f86:	b510      	push	{r4, lr}
 8016f88:	4604      	mov	r4, r0
 8016f8a:	d001      	beq.n	8016f90 <cleanup_stdio+0x10>
 8016f8c:	f002 f8d6 	bl	801913c <_fflush_r>
 8016f90:	68a1      	ldr	r1, [r4, #8]
 8016f92:	4b09      	ldr	r3, [pc, #36]	@ (8016fb8 <cleanup_stdio+0x38>)
 8016f94:	4299      	cmp	r1, r3
 8016f96:	d002      	beq.n	8016f9e <cleanup_stdio+0x1e>
 8016f98:	4620      	mov	r0, r4
 8016f9a:	f002 f8cf 	bl	801913c <_fflush_r>
 8016f9e:	68e1      	ldr	r1, [r4, #12]
 8016fa0:	4b06      	ldr	r3, [pc, #24]	@ (8016fbc <cleanup_stdio+0x3c>)
 8016fa2:	4299      	cmp	r1, r3
 8016fa4:	d004      	beq.n	8016fb0 <cleanup_stdio+0x30>
 8016fa6:	4620      	mov	r0, r4
 8016fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016fac:	f002 b8c6 	b.w	801913c <_fflush_r>
 8016fb0:	bd10      	pop	{r4, pc}
 8016fb2:	bf00      	nop
 8016fb4:	2000476c 	.word	0x2000476c
 8016fb8:	200047d4 	.word	0x200047d4
 8016fbc:	2000483c 	.word	0x2000483c

08016fc0 <global_stdio_init.part.0>:
 8016fc0:	b510      	push	{r4, lr}
 8016fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8016ff0 <global_stdio_init.part.0+0x30>)
 8016fc4:	4c0b      	ldr	r4, [pc, #44]	@ (8016ff4 <global_stdio_init.part.0+0x34>)
 8016fc6:	4a0c      	ldr	r2, [pc, #48]	@ (8016ff8 <global_stdio_init.part.0+0x38>)
 8016fc8:	601a      	str	r2, [r3, #0]
 8016fca:	4620      	mov	r0, r4
 8016fcc:	2200      	movs	r2, #0
 8016fce:	2104      	movs	r1, #4
 8016fd0:	f7ff ff94 	bl	8016efc <std>
 8016fd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016fd8:	2201      	movs	r2, #1
 8016fda:	2109      	movs	r1, #9
 8016fdc:	f7ff ff8e 	bl	8016efc <std>
 8016fe0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016fe4:	2202      	movs	r2, #2
 8016fe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016fea:	2112      	movs	r1, #18
 8016fec:	f7ff bf86 	b.w	8016efc <std>
 8016ff0:	200048a4 	.word	0x200048a4
 8016ff4:	2000476c 	.word	0x2000476c
 8016ff8:	08016f69 	.word	0x08016f69

08016ffc <__sfp_lock_acquire>:
 8016ffc:	4801      	ldr	r0, [pc, #4]	@ (8017004 <__sfp_lock_acquire+0x8>)
 8016ffe:	f7ec bad1 	b.w	80035a4 <__retarget_lock_acquire_recursive>
 8017002:	bf00      	nop
 8017004:	200008cc 	.word	0x200008cc

08017008 <__sfp_lock_release>:
 8017008:	4801      	ldr	r0, [pc, #4]	@ (8017010 <__sfp_lock_release+0x8>)
 801700a:	f7ec bae0 	b.w	80035ce <__retarget_lock_release_recursive>
 801700e:	bf00      	nop
 8017010:	200008cc 	.word	0x200008cc

08017014 <__sinit>:
 8017014:	b510      	push	{r4, lr}
 8017016:	4604      	mov	r4, r0
 8017018:	f7ff fff0 	bl	8016ffc <__sfp_lock_acquire>
 801701c:	6a23      	ldr	r3, [r4, #32]
 801701e:	b11b      	cbz	r3, 8017028 <__sinit+0x14>
 8017020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017024:	f7ff bff0 	b.w	8017008 <__sfp_lock_release>
 8017028:	4b04      	ldr	r3, [pc, #16]	@ (801703c <__sinit+0x28>)
 801702a:	6223      	str	r3, [r4, #32]
 801702c:	4b04      	ldr	r3, [pc, #16]	@ (8017040 <__sinit+0x2c>)
 801702e:	681b      	ldr	r3, [r3, #0]
 8017030:	2b00      	cmp	r3, #0
 8017032:	d1f5      	bne.n	8017020 <__sinit+0xc>
 8017034:	f7ff ffc4 	bl	8016fc0 <global_stdio_init.part.0>
 8017038:	e7f2      	b.n	8017020 <__sinit+0xc>
 801703a:	bf00      	nop
 801703c:	08016f81 	.word	0x08016f81
 8017040:	200048a4 	.word	0x200048a4

08017044 <_fwalk_sglue>:
 8017044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017048:	4607      	mov	r7, r0
 801704a:	4688      	mov	r8, r1
 801704c:	4614      	mov	r4, r2
 801704e:	2600      	movs	r6, #0
 8017050:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017054:	f1b9 0901 	subs.w	r9, r9, #1
 8017058:	d505      	bpl.n	8017066 <_fwalk_sglue+0x22>
 801705a:	6824      	ldr	r4, [r4, #0]
 801705c:	2c00      	cmp	r4, #0
 801705e:	d1f7      	bne.n	8017050 <_fwalk_sglue+0xc>
 8017060:	4630      	mov	r0, r6
 8017062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017066:	89ab      	ldrh	r3, [r5, #12]
 8017068:	2b01      	cmp	r3, #1
 801706a:	d907      	bls.n	801707c <_fwalk_sglue+0x38>
 801706c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017070:	3301      	adds	r3, #1
 8017072:	d003      	beq.n	801707c <_fwalk_sglue+0x38>
 8017074:	4629      	mov	r1, r5
 8017076:	4638      	mov	r0, r7
 8017078:	47c0      	blx	r8
 801707a:	4306      	orrs	r6, r0
 801707c:	3568      	adds	r5, #104	@ 0x68
 801707e:	e7e9      	b.n	8017054 <_fwalk_sglue+0x10>

08017080 <__sread>:
 8017080:	b510      	push	{r4, lr}
 8017082:	460c      	mov	r4, r1
 8017084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017088:	f000 f890 	bl	80171ac <_read_r>
 801708c:	2800      	cmp	r0, #0
 801708e:	bfab      	itete	ge
 8017090:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017092:	89a3      	ldrhlt	r3, [r4, #12]
 8017094:	181b      	addge	r3, r3, r0
 8017096:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801709a:	bfac      	ite	ge
 801709c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801709e:	81a3      	strhlt	r3, [r4, #12]
 80170a0:	bd10      	pop	{r4, pc}

080170a2 <__swrite>:
 80170a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170a6:	461f      	mov	r7, r3
 80170a8:	898b      	ldrh	r3, [r1, #12]
 80170aa:	05db      	lsls	r3, r3, #23
 80170ac:	4605      	mov	r5, r0
 80170ae:	460c      	mov	r4, r1
 80170b0:	4616      	mov	r6, r2
 80170b2:	d505      	bpl.n	80170c0 <__swrite+0x1e>
 80170b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80170b8:	2302      	movs	r3, #2
 80170ba:	2200      	movs	r2, #0
 80170bc:	f000 f864 	bl	8017188 <_lseek_r>
 80170c0:	89a3      	ldrh	r3, [r4, #12]
 80170c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80170c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80170ca:	81a3      	strh	r3, [r4, #12]
 80170cc:	4632      	mov	r2, r6
 80170ce:	463b      	mov	r3, r7
 80170d0:	4628      	mov	r0, r5
 80170d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170d6:	f000 b88b 	b.w	80171f0 <_write_r>

080170da <__sseek>:
 80170da:	b510      	push	{r4, lr}
 80170dc:	460c      	mov	r4, r1
 80170de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80170e2:	f000 f851 	bl	8017188 <_lseek_r>
 80170e6:	1c43      	adds	r3, r0, #1
 80170e8:	89a3      	ldrh	r3, [r4, #12]
 80170ea:	bf15      	itete	ne
 80170ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80170ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80170f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80170f6:	81a3      	strheq	r3, [r4, #12]
 80170f8:	bf18      	it	ne
 80170fa:	81a3      	strhne	r3, [r4, #12]
 80170fc:	bd10      	pop	{r4, pc}

080170fe <__sclose>:
 80170fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017102:	f000 b831 	b.w	8017168 <_close_r>

08017106 <memset>:
 8017106:	4402      	add	r2, r0
 8017108:	4603      	mov	r3, r0
 801710a:	4293      	cmp	r3, r2
 801710c:	d100      	bne.n	8017110 <memset+0xa>
 801710e:	4770      	bx	lr
 8017110:	f803 1b01 	strb.w	r1, [r3], #1
 8017114:	e7f9      	b.n	801710a <memset+0x4>

08017116 <strncmp>:
 8017116:	b510      	push	{r4, lr}
 8017118:	b16a      	cbz	r2, 8017136 <strncmp+0x20>
 801711a:	3901      	subs	r1, #1
 801711c:	1884      	adds	r4, r0, r2
 801711e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017122:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017126:	429a      	cmp	r2, r3
 8017128:	d103      	bne.n	8017132 <strncmp+0x1c>
 801712a:	42a0      	cmp	r0, r4
 801712c:	d001      	beq.n	8017132 <strncmp+0x1c>
 801712e:	2a00      	cmp	r2, #0
 8017130:	d1f5      	bne.n	801711e <strncmp+0x8>
 8017132:	1ad0      	subs	r0, r2, r3
 8017134:	bd10      	pop	{r4, pc}
 8017136:	4610      	mov	r0, r2
 8017138:	e7fc      	b.n	8017134 <strncmp+0x1e>

0801713a <strncpy>:
 801713a:	b510      	push	{r4, lr}
 801713c:	3901      	subs	r1, #1
 801713e:	4603      	mov	r3, r0
 8017140:	b132      	cbz	r2, 8017150 <strncpy+0x16>
 8017142:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017146:	f803 4b01 	strb.w	r4, [r3], #1
 801714a:	3a01      	subs	r2, #1
 801714c:	2c00      	cmp	r4, #0
 801714e:	d1f7      	bne.n	8017140 <strncpy+0x6>
 8017150:	441a      	add	r2, r3
 8017152:	2100      	movs	r1, #0
 8017154:	4293      	cmp	r3, r2
 8017156:	d100      	bne.n	801715a <strncpy+0x20>
 8017158:	bd10      	pop	{r4, pc}
 801715a:	f803 1b01 	strb.w	r1, [r3], #1
 801715e:	e7f9      	b.n	8017154 <strncpy+0x1a>

08017160 <_localeconv_r>:
 8017160:	4800      	ldr	r0, [pc, #0]	@ (8017164 <_localeconv_r+0x4>)
 8017162:	4770      	bx	lr
 8017164:	200001e8 	.word	0x200001e8

08017168 <_close_r>:
 8017168:	b538      	push	{r3, r4, r5, lr}
 801716a:	4d06      	ldr	r5, [pc, #24]	@ (8017184 <_close_r+0x1c>)
 801716c:	2300      	movs	r3, #0
 801716e:	4604      	mov	r4, r0
 8017170:	4608      	mov	r0, r1
 8017172:	602b      	str	r3, [r5, #0]
 8017174:	f7ec f8ca 	bl	800330c <_close>
 8017178:	1c43      	adds	r3, r0, #1
 801717a:	d102      	bne.n	8017182 <_close_r+0x1a>
 801717c:	682b      	ldr	r3, [r5, #0]
 801717e:	b103      	cbz	r3, 8017182 <_close_r+0x1a>
 8017180:	6023      	str	r3, [r4, #0]
 8017182:	bd38      	pop	{r3, r4, r5, pc}
 8017184:	200048a8 	.word	0x200048a8

08017188 <_lseek_r>:
 8017188:	b538      	push	{r3, r4, r5, lr}
 801718a:	4d07      	ldr	r5, [pc, #28]	@ (80171a8 <_lseek_r+0x20>)
 801718c:	4604      	mov	r4, r0
 801718e:	4608      	mov	r0, r1
 8017190:	4611      	mov	r1, r2
 8017192:	2200      	movs	r2, #0
 8017194:	602a      	str	r2, [r5, #0]
 8017196:	461a      	mov	r2, r3
 8017198:	f7ec f8df 	bl	800335a <_lseek>
 801719c:	1c43      	adds	r3, r0, #1
 801719e:	d102      	bne.n	80171a6 <_lseek_r+0x1e>
 80171a0:	682b      	ldr	r3, [r5, #0]
 80171a2:	b103      	cbz	r3, 80171a6 <_lseek_r+0x1e>
 80171a4:	6023      	str	r3, [r4, #0]
 80171a6:	bd38      	pop	{r3, r4, r5, pc}
 80171a8:	200048a8 	.word	0x200048a8

080171ac <_read_r>:
 80171ac:	b538      	push	{r3, r4, r5, lr}
 80171ae:	4d07      	ldr	r5, [pc, #28]	@ (80171cc <_read_r+0x20>)
 80171b0:	4604      	mov	r4, r0
 80171b2:	4608      	mov	r0, r1
 80171b4:	4611      	mov	r1, r2
 80171b6:	2200      	movs	r2, #0
 80171b8:	602a      	str	r2, [r5, #0]
 80171ba:	461a      	mov	r2, r3
 80171bc:	f7ec f889 	bl	80032d2 <_read>
 80171c0:	1c43      	adds	r3, r0, #1
 80171c2:	d102      	bne.n	80171ca <_read_r+0x1e>
 80171c4:	682b      	ldr	r3, [r5, #0]
 80171c6:	b103      	cbz	r3, 80171ca <_read_r+0x1e>
 80171c8:	6023      	str	r3, [r4, #0]
 80171ca:	bd38      	pop	{r3, r4, r5, pc}
 80171cc:	200048a8 	.word	0x200048a8

080171d0 <_sbrk_r>:
 80171d0:	b538      	push	{r3, r4, r5, lr}
 80171d2:	4d06      	ldr	r5, [pc, #24]	@ (80171ec <_sbrk_r+0x1c>)
 80171d4:	2300      	movs	r3, #0
 80171d6:	4604      	mov	r4, r0
 80171d8:	4608      	mov	r0, r1
 80171da:	602b      	str	r3, [r5, #0]
 80171dc:	f7ec f8ca 	bl	8003374 <_sbrk>
 80171e0:	1c43      	adds	r3, r0, #1
 80171e2:	d102      	bne.n	80171ea <_sbrk_r+0x1a>
 80171e4:	682b      	ldr	r3, [r5, #0]
 80171e6:	b103      	cbz	r3, 80171ea <_sbrk_r+0x1a>
 80171e8:	6023      	str	r3, [r4, #0]
 80171ea:	bd38      	pop	{r3, r4, r5, pc}
 80171ec:	200048a8 	.word	0x200048a8

080171f0 <_write_r>:
 80171f0:	b538      	push	{r3, r4, r5, lr}
 80171f2:	4d07      	ldr	r5, [pc, #28]	@ (8017210 <_write_r+0x20>)
 80171f4:	4604      	mov	r4, r0
 80171f6:	4608      	mov	r0, r1
 80171f8:	4611      	mov	r1, r2
 80171fa:	2200      	movs	r2, #0
 80171fc:	602a      	str	r2, [r5, #0]
 80171fe:	461a      	mov	r2, r3
 8017200:	f7e9 ffae 	bl	8001160 <_write>
 8017204:	1c43      	adds	r3, r0, #1
 8017206:	d102      	bne.n	801720e <_write_r+0x1e>
 8017208:	682b      	ldr	r3, [r5, #0]
 801720a:	b103      	cbz	r3, 801720e <_write_r+0x1e>
 801720c:	6023      	str	r3, [r4, #0]
 801720e:	bd38      	pop	{r3, r4, r5, pc}
 8017210:	200048a8 	.word	0x200048a8

08017214 <__errno>:
 8017214:	4b01      	ldr	r3, [pc, #4]	@ (801721c <__errno+0x8>)
 8017216:	6818      	ldr	r0, [r3, #0]
 8017218:	4770      	bx	lr
 801721a:	bf00      	nop
 801721c:	20000264 	.word	0x20000264

08017220 <__libc_init_array>:
 8017220:	b570      	push	{r4, r5, r6, lr}
 8017222:	4d0d      	ldr	r5, [pc, #52]	@ (8017258 <__libc_init_array+0x38>)
 8017224:	4c0d      	ldr	r4, [pc, #52]	@ (801725c <__libc_init_array+0x3c>)
 8017226:	1b64      	subs	r4, r4, r5
 8017228:	10a4      	asrs	r4, r4, #2
 801722a:	2600      	movs	r6, #0
 801722c:	42a6      	cmp	r6, r4
 801722e:	d109      	bne.n	8017244 <__libc_init_array+0x24>
 8017230:	4d0b      	ldr	r5, [pc, #44]	@ (8017260 <__libc_init_array+0x40>)
 8017232:	4c0c      	ldr	r4, [pc, #48]	@ (8017264 <__libc_init_array+0x44>)
 8017234:	f003 fa22 	bl	801a67c <_init>
 8017238:	1b64      	subs	r4, r4, r5
 801723a:	10a4      	asrs	r4, r4, #2
 801723c:	2600      	movs	r6, #0
 801723e:	42a6      	cmp	r6, r4
 8017240:	d105      	bne.n	801724e <__libc_init_array+0x2e>
 8017242:	bd70      	pop	{r4, r5, r6, pc}
 8017244:	f855 3b04 	ldr.w	r3, [r5], #4
 8017248:	4798      	blx	r3
 801724a:	3601      	adds	r6, #1
 801724c:	e7ee      	b.n	801722c <__libc_init_array+0xc>
 801724e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017252:	4798      	blx	r3
 8017254:	3601      	adds	r6, #1
 8017256:	e7f2      	b.n	801723e <__libc_init_array+0x1e>
 8017258:	0801af08 	.word	0x0801af08
 801725c:	0801af08 	.word	0x0801af08
 8017260:	0801af08 	.word	0x0801af08
 8017264:	0801af0c 	.word	0x0801af0c

08017268 <strcpy>:
 8017268:	4603      	mov	r3, r0
 801726a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801726e:	f803 2b01 	strb.w	r2, [r3], #1
 8017272:	2a00      	cmp	r2, #0
 8017274:	d1f9      	bne.n	801726a <strcpy+0x2>
 8017276:	4770      	bx	lr

08017278 <memcpy>:
 8017278:	440a      	add	r2, r1
 801727a:	4291      	cmp	r1, r2
 801727c:	f100 33ff 	add.w	r3, r0, #4294967295
 8017280:	d100      	bne.n	8017284 <memcpy+0xc>
 8017282:	4770      	bx	lr
 8017284:	b510      	push	{r4, lr}
 8017286:	f811 4b01 	ldrb.w	r4, [r1], #1
 801728a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801728e:	4291      	cmp	r1, r2
 8017290:	d1f9      	bne.n	8017286 <memcpy+0xe>
 8017292:	bd10      	pop	{r4, pc}
 8017294:	0000      	movs	r0, r0
	...

08017298 <nan>:
 8017298:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80172a0 <nan+0x8>
 801729c:	4770      	bx	lr
 801729e:	bf00      	nop
 80172a0:	00000000 	.word	0x00000000
 80172a4:	7ff80000 	.word	0x7ff80000

080172a8 <__assert_func>:
 80172a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80172aa:	4614      	mov	r4, r2
 80172ac:	461a      	mov	r2, r3
 80172ae:	4b09      	ldr	r3, [pc, #36]	@ (80172d4 <__assert_func+0x2c>)
 80172b0:	681b      	ldr	r3, [r3, #0]
 80172b2:	4605      	mov	r5, r0
 80172b4:	68d8      	ldr	r0, [r3, #12]
 80172b6:	b14c      	cbz	r4, 80172cc <__assert_func+0x24>
 80172b8:	4b07      	ldr	r3, [pc, #28]	@ (80172d8 <__assert_func+0x30>)
 80172ba:	9100      	str	r1, [sp, #0]
 80172bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80172c0:	4906      	ldr	r1, [pc, #24]	@ (80172dc <__assert_func+0x34>)
 80172c2:	462b      	mov	r3, r5
 80172c4:	f001 ff62 	bl	801918c <fiprintf>
 80172c8:	f001 ff72 	bl	80191b0 <abort>
 80172cc:	4b04      	ldr	r3, [pc, #16]	@ (80172e0 <__assert_func+0x38>)
 80172ce:	461c      	mov	r4, r3
 80172d0:	e7f3      	b.n	80172ba <__assert_func+0x12>
 80172d2:	bf00      	nop
 80172d4:	20000264 	.word	0x20000264
 80172d8:	0801aaf1 	.word	0x0801aaf1
 80172dc:	0801aafe 	.word	0x0801aafe
 80172e0:	0801ab2c 	.word	0x0801ab2c

080172e4 <quorem>:
 80172e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172e8:	6903      	ldr	r3, [r0, #16]
 80172ea:	690c      	ldr	r4, [r1, #16]
 80172ec:	42a3      	cmp	r3, r4
 80172ee:	4607      	mov	r7, r0
 80172f0:	db7e      	blt.n	80173f0 <quorem+0x10c>
 80172f2:	3c01      	subs	r4, #1
 80172f4:	f101 0814 	add.w	r8, r1, #20
 80172f8:	00a3      	lsls	r3, r4, #2
 80172fa:	f100 0514 	add.w	r5, r0, #20
 80172fe:	9300      	str	r3, [sp, #0]
 8017300:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017304:	9301      	str	r3, [sp, #4]
 8017306:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801730a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801730e:	3301      	adds	r3, #1
 8017310:	429a      	cmp	r2, r3
 8017312:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017316:	fbb2 f6f3 	udiv	r6, r2, r3
 801731a:	d32e      	bcc.n	801737a <quorem+0x96>
 801731c:	f04f 0a00 	mov.w	sl, #0
 8017320:	46c4      	mov	ip, r8
 8017322:	46ae      	mov	lr, r5
 8017324:	46d3      	mov	fp, sl
 8017326:	f85c 3b04 	ldr.w	r3, [ip], #4
 801732a:	b298      	uxth	r0, r3
 801732c:	fb06 a000 	mla	r0, r6, r0, sl
 8017330:	0c02      	lsrs	r2, r0, #16
 8017332:	0c1b      	lsrs	r3, r3, #16
 8017334:	fb06 2303 	mla	r3, r6, r3, r2
 8017338:	f8de 2000 	ldr.w	r2, [lr]
 801733c:	b280      	uxth	r0, r0
 801733e:	b292      	uxth	r2, r2
 8017340:	1a12      	subs	r2, r2, r0
 8017342:	445a      	add	r2, fp
 8017344:	f8de 0000 	ldr.w	r0, [lr]
 8017348:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801734c:	b29b      	uxth	r3, r3
 801734e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8017352:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8017356:	b292      	uxth	r2, r2
 8017358:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801735c:	45e1      	cmp	r9, ip
 801735e:	f84e 2b04 	str.w	r2, [lr], #4
 8017362:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8017366:	d2de      	bcs.n	8017326 <quorem+0x42>
 8017368:	9b00      	ldr	r3, [sp, #0]
 801736a:	58eb      	ldr	r3, [r5, r3]
 801736c:	b92b      	cbnz	r3, 801737a <quorem+0x96>
 801736e:	9b01      	ldr	r3, [sp, #4]
 8017370:	3b04      	subs	r3, #4
 8017372:	429d      	cmp	r5, r3
 8017374:	461a      	mov	r2, r3
 8017376:	d32f      	bcc.n	80173d8 <quorem+0xf4>
 8017378:	613c      	str	r4, [r7, #16]
 801737a:	4638      	mov	r0, r7
 801737c:	f001 fc5e 	bl	8018c3c <__mcmp>
 8017380:	2800      	cmp	r0, #0
 8017382:	db25      	blt.n	80173d0 <quorem+0xec>
 8017384:	4629      	mov	r1, r5
 8017386:	2000      	movs	r0, #0
 8017388:	f858 2b04 	ldr.w	r2, [r8], #4
 801738c:	f8d1 c000 	ldr.w	ip, [r1]
 8017390:	fa1f fe82 	uxth.w	lr, r2
 8017394:	fa1f f38c 	uxth.w	r3, ip
 8017398:	eba3 030e 	sub.w	r3, r3, lr
 801739c:	4403      	add	r3, r0
 801739e:	0c12      	lsrs	r2, r2, #16
 80173a0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80173a4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80173a8:	b29b      	uxth	r3, r3
 80173aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80173ae:	45c1      	cmp	r9, r8
 80173b0:	f841 3b04 	str.w	r3, [r1], #4
 80173b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80173b8:	d2e6      	bcs.n	8017388 <quorem+0xa4>
 80173ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80173be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80173c2:	b922      	cbnz	r2, 80173ce <quorem+0xea>
 80173c4:	3b04      	subs	r3, #4
 80173c6:	429d      	cmp	r5, r3
 80173c8:	461a      	mov	r2, r3
 80173ca:	d30b      	bcc.n	80173e4 <quorem+0x100>
 80173cc:	613c      	str	r4, [r7, #16]
 80173ce:	3601      	adds	r6, #1
 80173d0:	4630      	mov	r0, r6
 80173d2:	b003      	add	sp, #12
 80173d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173d8:	6812      	ldr	r2, [r2, #0]
 80173da:	3b04      	subs	r3, #4
 80173dc:	2a00      	cmp	r2, #0
 80173de:	d1cb      	bne.n	8017378 <quorem+0x94>
 80173e0:	3c01      	subs	r4, #1
 80173e2:	e7c6      	b.n	8017372 <quorem+0x8e>
 80173e4:	6812      	ldr	r2, [r2, #0]
 80173e6:	3b04      	subs	r3, #4
 80173e8:	2a00      	cmp	r2, #0
 80173ea:	d1ef      	bne.n	80173cc <quorem+0xe8>
 80173ec:	3c01      	subs	r4, #1
 80173ee:	e7ea      	b.n	80173c6 <quorem+0xe2>
 80173f0:	2000      	movs	r0, #0
 80173f2:	e7ee      	b.n	80173d2 <quorem+0xee>
 80173f4:	0000      	movs	r0, r0
	...

080173f8 <_dtoa_r>:
 80173f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173fc:	69c7      	ldr	r7, [r0, #28]
 80173fe:	b097      	sub	sp, #92	@ 0x5c
 8017400:	ed8d 0b04 	vstr	d0, [sp, #16]
 8017404:	ec55 4b10 	vmov	r4, r5, d0
 8017408:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801740a:	9107      	str	r1, [sp, #28]
 801740c:	4681      	mov	r9, r0
 801740e:	920c      	str	r2, [sp, #48]	@ 0x30
 8017410:	9311      	str	r3, [sp, #68]	@ 0x44
 8017412:	b97f      	cbnz	r7, 8017434 <_dtoa_r+0x3c>
 8017414:	2010      	movs	r0, #16
 8017416:	f7fe fa17 	bl	8015848 <malloc>
 801741a:	4602      	mov	r2, r0
 801741c:	f8c9 001c 	str.w	r0, [r9, #28]
 8017420:	b920      	cbnz	r0, 801742c <_dtoa_r+0x34>
 8017422:	4ba9      	ldr	r3, [pc, #676]	@ (80176c8 <_dtoa_r+0x2d0>)
 8017424:	21ef      	movs	r1, #239	@ 0xef
 8017426:	48a9      	ldr	r0, [pc, #676]	@ (80176cc <_dtoa_r+0x2d4>)
 8017428:	f7ff ff3e 	bl	80172a8 <__assert_func>
 801742c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017430:	6007      	str	r7, [r0, #0]
 8017432:	60c7      	str	r7, [r0, #12]
 8017434:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017438:	6819      	ldr	r1, [r3, #0]
 801743a:	b159      	cbz	r1, 8017454 <_dtoa_r+0x5c>
 801743c:	685a      	ldr	r2, [r3, #4]
 801743e:	604a      	str	r2, [r1, #4]
 8017440:	2301      	movs	r3, #1
 8017442:	4093      	lsls	r3, r2
 8017444:	608b      	str	r3, [r1, #8]
 8017446:	4648      	mov	r0, r9
 8017448:	f001 f97c 	bl	8018744 <_Bfree>
 801744c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8017450:	2200      	movs	r2, #0
 8017452:	601a      	str	r2, [r3, #0]
 8017454:	1e2b      	subs	r3, r5, #0
 8017456:	bfb9      	ittee	lt
 8017458:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801745c:	9305      	strlt	r3, [sp, #20]
 801745e:	2300      	movge	r3, #0
 8017460:	6033      	strge	r3, [r6, #0]
 8017462:	9f05      	ldr	r7, [sp, #20]
 8017464:	4b9a      	ldr	r3, [pc, #616]	@ (80176d0 <_dtoa_r+0x2d8>)
 8017466:	bfbc      	itt	lt
 8017468:	2201      	movlt	r2, #1
 801746a:	6032      	strlt	r2, [r6, #0]
 801746c:	43bb      	bics	r3, r7
 801746e:	d112      	bne.n	8017496 <_dtoa_r+0x9e>
 8017470:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017472:	f242 730f 	movw	r3, #9999	@ 0x270f
 8017476:	6013      	str	r3, [r2, #0]
 8017478:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801747c:	4323      	orrs	r3, r4
 801747e:	f000 855a 	beq.w	8017f36 <_dtoa_r+0xb3e>
 8017482:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017484:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80176e4 <_dtoa_r+0x2ec>
 8017488:	2b00      	cmp	r3, #0
 801748a:	f000 855c 	beq.w	8017f46 <_dtoa_r+0xb4e>
 801748e:	f10a 0303 	add.w	r3, sl, #3
 8017492:	f000 bd56 	b.w	8017f42 <_dtoa_r+0xb4a>
 8017496:	ed9d 7b04 	vldr	d7, [sp, #16]
 801749a:	2200      	movs	r2, #0
 801749c:	ec51 0b17 	vmov	r0, r1, d7
 80174a0:	2300      	movs	r3, #0
 80174a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80174a6:	f7e9 fb47 	bl	8000b38 <__aeabi_dcmpeq>
 80174aa:	4680      	mov	r8, r0
 80174ac:	b158      	cbz	r0, 80174c6 <_dtoa_r+0xce>
 80174ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80174b0:	2301      	movs	r3, #1
 80174b2:	6013      	str	r3, [r2, #0]
 80174b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80174b6:	b113      	cbz	r3, 80174be <_dtoa_r+0xc6>
 80174b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80174ba:	4b86      	ldr	r3, [pc, #536]	@ (80176d4 <_dtoa_r+0x2dc>)
 80174bc:	6013      	str	r3, [r2, #0]
 80174be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80176e8 <_dtoa_r+0x2f0>
 80174c2:	f000 bd40 	b.w	8017f46 <_dtoa_r+0xb4e>
 80174c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80174ca:	aa14      	add	r2, sp, #80	@ 0x50
 80174cc:	a915      	add	r1, sp, #84	@ 0x54
 80174ce:	4648      	mov	r0, r9
 80174d0:	f001 fcd4 	bl	8018e7c <__d2b>
 80174d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80174d8:	9002      	str	r0, [sp, #8]
 80174da:	2e00      	cmp	r6, #0
 80174dc:	d078      	beq.n	80175d0 <_dtoa_r+0x1d8>
 80174de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80174e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80174e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80174e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80174ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80174f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80174f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80174f8:	4619      	mov	r1, r3
 80174fa:	2200      	movs	r2, #0
 80174fc:	4b76      	ldr	r3, [pc, #472]	@ (80176d8 <_dtoa_r+0x2e0>)
 80174fe:	f7e8 fefb 	bl	80002f8 <__aeabi_dsub>
 8017502:	a36b      	add	r3, pc, #428	@ (adr r3, 80176b0 <_dtoa_r+0x2b8>)
 8017504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017508:	f7e9 f8ae 	bl	8000668 <__aeabi_dmul>
 801750c:	a36a      	add	r3, pc, #424	@ (adr r3, 80176b8 <_dtoa_r+0x2c0>)
 801750e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017512:	f7e8 fef3 	bl	80002fc <__adddf3>
 8017516:	4604      	mov	r4, r0
 8017518:	4630      	mov	r0, r6
 801751a:	460d      	mov	r5, r1
 801751c:	f7e9 f83a 	bl	8000594 <__aeabi_i2d>
 8017520:	a367      	add	r3, pc, #412	@ (adr r3, 80176c0 <_dtoa_r+0x2c8>)
 8017522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017526:	f7e9 f89f 	bl	8000668 <__aeabi_dmul>
 801752a:	4602      	mov	r2, r0
 801752c:	460b      	mov	r3, r1
 801752e:	4620      	mov	r0, r4
 8017530:	4629      	mov	r1, r5
 8017532:	f7e8 fee3 	bl	80002fc <__adddf3>
 8017536:	4604      	mov	r4, r0
 8017538:	460d      	mov	r5, r1
 801753a:	f7e9 fb45 	bl	8000bc8 <__aeabi_d2iz>
 801753e:	2200      	movs	r2, #0
 8017540:	4607      	mov	r7, r0
 8017542:	2300      	movs	r3, #0
 8017544:	4620      	mov	r0, r4
 8017546:	4629      	mov	r1, r5
 8017548:	f7e9 fb00 	bl	8000b4c <__aeabi_dcmplt>
 801754c:	b140      	cbz	r0, 8017560 <_dtoa_r+0x168>
 801754e:	4638      	mov	r0, r7
 8017550:	f7e9 f820 	bl	8000594 <__aeabi_i2d>
 8017554:	4622      	mov	r2, r4
 8017556:	462b      	mov	r3, r5
 8017558:	f7e9 faee 	bl	8000b38 <__aeabi_dcmpeq>
 801755c:	b900      	cbnz	r0, 8017560 <_dtoa_r+0x168>
 801755e:	3f01      	subs	r7, #1
 8017560:	2f16      	cmp	r7, #22
 8017562:	d852      	bhi.n	801760a <_dtoa_r+0x212>
 8017564:	4b5d      	ldr	r3, [pc, #372]	@ (80176dc <_dtoa_r+0x2e4>)
 8017566:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801756a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801756e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017572:	f7e9 faeb 	bl	8000b4c <__aeabi_dcmplt>
 8017576:	2800      	cmp	r0, #0
 8017578:	d049      	beq.n	801760e <_dtoa_r+0x216>
 801757a:	3f01      	subs	r7, #1
 801757c:	2300      	movs	r3, #0
 801757e:	9310      	str	r3, [sp, #64]	@ 0x40
 8017580:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017582:	1b9b      	subs	r3, r3, r6
 8017584:	1e5a      	subs	r2, r3, #1
 8017586:	bf45      	ittet	mi
 8017588:	f1c3 0301 	rsbmi	r3, r3, #1
 801758c:	9300      	strmi	r3, [sp, #0]
 801758e:	2300      	movpl	r3, #0
 8017590:	2300      	movmi	r3, #0
 8017592:	9206      	str	r2, [sp, #24]
 8017594:	bf54      	ite	pl
 8017596:	9300      	strpl	r3, [sp, #0]
 8017598:	9306      	strmi	r3, [sp, #24]
 801759a:	2f00      	cmp	r7, #0
 801759c:	db39      	blt.n	8017612 <_dtoa_r+0x21a>
 801759e:	9b06      	ldr	r3, [sp, #24]
 80175a0:	970d      	str	r7, [sp, #52]	@ 0x34
 80175a2:	443b      	add	r3, r7
 80175a4:	9306      	str	r3, [sp, #24]
 80175a6:	2300      	movs	r3, #0
 80175a8:	9308      	str	r3, [sp, #32]
 80175aa:	9b07      	ldr	r3, [sp, #28]
 80175ac:	2b09      	cmp	r3, #9
 80175ae:	d863      	bhi.n	8017678 <_dtoa_r+0x280>
 80175b0:	2b05      	cmp	r3, #5
 80175b2:	bfc4      	itt	gt
 80175b4:	3b04      	subgt	r3, #4
 80175b6:	9307      	strgt	r3, [sp, #28]
 80175b8:	9b07      	ldr	r3, [sp, #28]
 80175ba:	f1a3 0302 	sub.w	r3, r3, #2
 80175be:	bfcc      	ite	gt
 80175c0:	2400      	movgt	r4, #0
 80175c2:	2401      	movle	r4, #1
 80175c4:	2b03      	cmp	r3, #3
 80175c6:	d863      	bhi.n	8017690 <_dtoa_r+0x298>
 80175c8:	e8df f003 	tbb	[pc, r3]
 80175cc:	2b375452 	.word	0x2b375452
 80175d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80175d4:	441e      	add	r6, r3
 80175d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80175da:	2b20      	cmp	r3, #32
 80175dc:	bfc1      	itttt	gt
 80175de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80175e2:	409f      	lslgt	r7, r3
 80175e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80175e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80175ec:	bfd6      	itet	le
 80175ee:	f1c3 0320 	rsble	r3, r3, #32
 80175f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80175f6:	fa04 f003 	lslle.w	r0, r4, r3
 80175fa:	f7e8 ffbb 	bl	8000574 <__aeabi_ui2d>
 80175fe:	2201      	movs	r2, #1
 8017600:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8017604:	3e01      	subs	r6, #1
 8017606:	9212      	str	r2, [sp, #72]	@ 0x48
 8017608:	e776      	b.n	80174f8 <_dtoa_r+0x100>
 801760a:	2301      	movs	r3, #1
 801760c:	e7b7      	b.n	801757e <_dtoa_r+0x186>
 801760e:	9010      	str	r0, [sp, #64]	@ 0x40
 8017610:	e7b6      	b.n	8017580 <_dtoa_r+0x188>
 8017612:	9b00      	ldr	r3, [sp, #0]
 8017614:	1bdb      	subs	r3, r3, r7
 8017616:	9300      	str	r3, [sp, #0]
 8017618:	427b      	negs	r3, r7
 801761a:	9308      	str	r3, [sp, #32]
 801761c:	2300      	movs	r3, #0
 801761e:	930d      	str	r3, [sp, #52]	@ 0x34
 8017620:	e7c3      	b.n	80175aa <_dtoa_r+0x1b2>
 8017622:	2301      	movs	r3, #1
 8017624:	9309      	str	r3, [sp, #36]	@ 0x24
 8017626:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017628:	eb07 0b03 	add.w	fp, r7, r3
 801762c:	f10b 0301 	add.w	r3, fp, #1
 8017630:	2b01      	cmp	r3, #1
 8017632:	9303      	str	r3, [sp, #12]
 8017634:	bfb8      	it	lt
 8017636:	2301      	movlt	r3, #1
 8017638:	e006      	b.n	8017648 <_dtoa_r+0x250>
 801763a:	2301      	movs	r3, #1
 801763c:	9309      	str	r3, [sp, #36]	@ 0x24
 801763e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017640:	2b00      	cmp	r3, #0
 8017642:	dd28      	ble.n	8017696 <_dtoa_r+0x29e>
 8017644:	469b      	mov	fp, r3
 8017646:	9303      	str	r3, [sp, #12]
 8017648:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801764c:	2100      	movs	r1, #0
 801764e:	2204      	movs	r2, #4
 8017650:	f102 0514 	add.w	r5, r2, #20
 8017654:	429d      	cmp	r5, r3
 8017656:	d926      	bls.n	80176a6 <_dtoa_r+0x2ae>
 8017658:	6041      	str	r1, [r0, #4]
 801765a:	4648      	mov	r0, r9
 801765c:	f001 f832 	bl	80186c4 <_Balloc>
 8017660:	4682      	mov	sl, r0
 8017662:	2800      	cmp	r0, #0
 8017664:	d142      	bne.n	80176ec <_dtoa_r+0x2f4>
 8017666:	4b1e      	ldr	r3, [pc, #120]	@ (80176e0 <_dtoa_r+0x2e8>)
 8017668:	4602      	mov	r2, r0
 801766a:	f240 11af 	movw	r1, #431	@ 0x1af
 801766e:	e6da      	b.n	8017426 <_dtoa_r+0x2e>
 8017670:	2300      	movs	r3, #0
 8017672:	e7e3      	b.n	801763c <_dtoa_r+0x244>
 8017674:	2300      	movs	r3, #0
 8017676:	e7d5      	b.n	8017624 <_dtoa_r+0x22c>
 8017678:	2401      	movs	r4, #1
 801767a:	2300      	movs	r3, #0
 801767c:	9307      	str	r3, [sp, #28]
 801767e:	9409      	str	r4, [sp, #36]	@ 0x24
 8017680:	f04f 3bff 	mov.w	fp, #4294967295
 8017684:	2200      	movs	r2, #0
 8017686:	f8cd b00c 	str.w	fp, [sp, #12]
 801768a:	2312      	movs	r3, #18
 801768c:	920c      	str	r2, [sp, #48]	@ 0x30
 801768e:	e7db      	b.n	8017648 <_dtoa_r+0x250>
 8017690:	2301      	movs	r3, #1
 8017692:	9309      	str	r3, [sp, #36]	@ 0x24
 8017694:	e7f4      	b.n	8017680 <_dtoa_r+0x288>
 8017696:	f04f 0b01 	mov.w	fp, #1
 801769a:	f8cd b00c 	str.w	fp, [sp, #12]
 801769e:	465b      	mov	r3, fp
 80176a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80176a4:	e7d0      	b.n	8017648 <_dtoa_r+0x250>
 80176a6:	3101      	adds	r1, #1
 80176a8:	0052      	lsls	r2, r2, #1
 80176aa:	e7d1      	b.n	8017650 <_dtoa_r+0x258>
 80176ac:	f3af 8000 	nop.w
 80176b0:	636f4361 	.word	0x636f4361
 80176b4:	3fd287a7 	.word	0x3fd287a7
 80176b8:	8b60c8b3 	.word	0x8b60c8b3
 80176bc:	3fc68a28 	.word	0x3fc68a28
 80176c0:	509f79fb 	.word	0x509f79fb
 80176c4:	3fd34413 	.word	0x3fd34413
 80176c8:	0801aa44 	.word	0x0801aa44
 80176cc:	0801ab3a 	.word	0x0801ab3a
 80176d0:	7ff00000 	.word	0x7ff00000
 80176d4:	0801aac6 	.word	0x0801aac6
 80176d8:	3ff80000 	.word	0x3ff80000
 80176dc:	0801adf8 	.word	0x0801adf8
 80176e0:	0801ab92 	.word	0x0801ab92
 80176e4:	0801ab36 	.word	0x0801ab36
 80176e8:	0801aac5 	.word	0x0801aac5
 80176ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80176f0:	6018      	str	r0, [r3, #0]
 80176f2:	9b03      	ldr	r3, [sp, #12]
 80176f4:	2b0e      	cmp	r3, #14
 80176f6:	f200 80a1 	bhi.w	801783c <_dtoa_r+0x444>
 80176fa:	2c00      	cmp	r4, #0
 80176fc:	f000 809e 	beq.w	801783c <_dtoa_r+0x444>
 8017700:	2f00      	cmp	r7, #0
 8017702:	dd33      	ble.n	801776c <_dtoa_r+0x374>
 8017704:	4b9c      	ldr	r3, [pc, #624]	@ (8017978 <_dtoa_r+0x580>)
 8017706:	f007 020f 	and.w	r2, r7, #15
 801770a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801770e:	ed93 7b00 	vldr	d7, [r3]
 8017712:	05f8      	lsls	r0, r7, #23
 8017714:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8017718:	ea4f 1427 	mov.w	r4, r7, asr #4
 801771c:	d516      	bpl.n	801774c <_dtoa_r+0x354>
 801771e:	4b97      	ldr	r3, [pc, #604]	@ (801797c <_dtoa_r+0x584>)
 8017720:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017724:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017728:	f7e9 f8c8 	bl	80008bc <__aeabi_ddiv>
 801772c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017730:	f004 040f 	and.w	r4, r4, #15
 8017734:	2603      	movs	r6, #3
 8017736:	4d91      	ldr	r5, [pc, #580]	@ (801797c <_dtoa_r+0x584>)
 8017738:	b954      	cbnz	r4, 8017750 <_dtoa_r+0x358>
 801773a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801773e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017742:	f7e9 f8bb 	bl	80008bc <__aeabi_ddiv>
 8017746:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801774a:	e028      	b.n	801779e <_dtoa_r+0x3a6>
 801774c:	2602      	movs	r6, #2
 801774e:	e7f2      	b.n	8017736 <_dtoa_r+0x33e>
 8017750:	07e1      	lsls	r1, r4, #31
 8017752:	d508      	bpl.n	8017766 <_dtoa_r+0x36e>
 8017754:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017758:	e9d5 2300 	ldrd	r2, r3, [r5]
 801775c:	f7e8 ff84 	bl	8000668 <__aeabi_dmul>
 8017760:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017764:	3601      	adds	r6, #1
 8017766:	1064      	asrs	r4, r4, #1
 8017768:	3508      	adds	r5, #8
 801776a:	e7e5      	b.n	8017738 <_dtoa_r+0x340>
 801776c:	f000 80af 	beq.w	80178ce <_dtoa_r+0x4d6>
 8017770:	427c      	negs	r4, r7
 8017772:	4b81      	ldr	r3, [pc, #516]	@ (8017978 <_dtoa_r+0x580>)
 8017774:	4d81      	ldr	r5, [pc, #516]	@ (801797c <_dtoa_r+0x584>)
 8017776:	f004 020f 	and.w	r2, r4, #15
 801777a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801777e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017782:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8017786:	f7e8 ff6f 	bl	8000668 <__aeabi_dmul>
 801778a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801778e:	1124      	asrs	r4, r4, #4
 8017790:	2300      	movs	r3, #0
 8017792:	2602      	movs	r6, #2
 8017794:	2c00      	cmp	r4, #0
 8017796:	f040 808f 	bne.w	80178b8 <_dtoa_r+0x4c0>
 801779a:	2b00      	cmp	r3, #0
 801779c:	d1d3      	bne.n	8017746 <_dtoa_r+0x34e>
 801779e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80177a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	f000 8094 	beq.w	80178d2 <_dtoa_r+0x4da>
 80177aa:	4b75      	ldr	r3, [pc, #468]	@ (8017980 <_dtoa_r+0x588>)
 80177ac:	2200      	movs	r2, #0
 80177ae:	4620      	mov	r0, r4
 80177b0:	4629      	mov	r1, r5
 80177b2:	f7e9 f9cb 	bl	8000b4c <__aeabi_dcmplt>
 80177b6:	2800      	cmp	r0, #0
 80177b8:	f000 808b 	beq.w	80178d2 <_dtoa_r+0x4da>
 80177bc:	9b03      	ldr	r3, [sp, #12]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	f000 8087 	beq.w	80178d2 <_dtoa_r+0x4da>
 80177c4:	f1bb 0f00 	cmp.w	fp, #0
 80177c8:	dd34      	ble.n	8017834 <_dtoa_r+0x43c>
 80177ca:	4620      	mov	r0, r4
 80177cc:	4b6d      	ldr	r3, [pc, #436]	@ (8017984 <_dtoa_r+0x58c>)
 80177ce:	2200      	movs	r2, #0
 80177d0:	4629      	mov	r1, r5
 80177d2:	f7e8 ff49 	bl	8000668 <__aeabi_dmul>
 80177d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80177da:	f107 38ff 	add.w	r8, r7, #4294967295
 80177de:	3601      	adds	r6, #1
 80177e0:	465c      	mov	r4, fp
 80177e2:	4630      	mov	r0, r6
 80177e4:	f7e8 fed6 	bl	8000594 <__aeabi_i2d>
 80177e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80177ec:	f7e8 ff3c 	bl	8000668 <__aeabi_dmul>
 80177f0:	4b65      	ldr	r3, [pc, #404]	@ (8017988 <_dtoa_r+0x590>)
 80177f2:	2200      	movs	r2, #0
 80177f4:	f7e8 fd82 	bl	80002fc <__adddf3>
 80177f8:	4605      	mov	r5, r0
 80177fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80177fe:	2c00      	cmp	r4, #0
 8017800:	d16a      	bne.n	80178d8 <_dtoa_r+0x4e0>
 8017802:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017806:	4b61      	ldr	r3, [pc, #388]	@ (801798c <_dtoa_r+0x594>)
 8017808:	2200      	movs	r2, #0
 801780a:	f7e8 fd75 	bl	80002f8 <__aeabi_dsub>
 801780e:	4602      	mov	r2, r0
 8017810:	460b      	mov	r3, r1
 8017812:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017816:	462a      	mov	r2, r5
 8017818:	4633      	mov	r3, r6
 801781a:	f7e9 f9b5 	bl	8000b88 <__aeabi_dcmpgt>
 801781e:	2800      	cmp	r0, #0
 8017820:	f040 8298 	bne.w	8017d54 <_dtoa_r+0x95c>
 8017824:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017828:	462a      	mov	r2, r5
 801782a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801782e:	f7e9 f98d 	bl	8000b4c <__aeabi_dcmplt>
 8017832:	bb38      	cbnz	r0, 8017884 <_dtoa_r+0x48c>
 8017834:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8017838:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801783c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801783e:	2b00      	cmp	r3, #0
 8017840:	f2c0 8157 	blt.w	8017af2 <_dtoa_r+0x6fa>
 8017844:	2f0e      	cmp	r7, #14
 8017846:	f300 8154 	bgt.w	8017af2 <_dtoa_r+0x6fa>
 801784a:	4b4b      	ldr	r3, [pc, #300]	@ (8017978 <_dtoa_r+0x580>)
 801784c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017850:	ed93 7b00 	vldr	d7, [r3]
 8017854:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017856:	2b00      	cmp	r3, #0
 8017858:	ed8d 7b00 	vstr	d7, [sp]
 801785c:	f280 80e5 	bge.w	8017a2a <_dtoa_r+0x632>
 8017860:	9b03      	ldr	r3, [sp, #12]
 8017862:	2b00      	cmp	r3, #0
 8017864:	f300 80e1 	bgt.w	8017a2a <_dtoa_r+0x632>
 8017868:	d10c      	bne.n	8017884 <_dtoa_r+0x48c>
 801786a:	4b48      	ldr	r3, [pc, #288]	@ (801798c <_dtoa_r+0x594>)
 801786c:	2200      	movs	r2, #0
 801786e:	ec51 0b17 	vmov	r0, r1, d7
 8017872:	f7e8 fef9 	bl	8000668 <__aeabi_dmul>
 8017876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801787a:	f7e9 f97b 	bl	8000b74 <__aeabi_dcmpge>
 801787e:	2800      	cmp	r0, #0
 8017880:	f000 8266 	beq.w	8017d50 <_dtoa_r+0x958>
 8017884:	2400      	movs	r4, #0
 8017886:	4625      	mov	r5, r4
 8017888:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801788a:	4656      	mov	r6, sl
 801788c:	ea6f 0803 	mvn.w	r8, r3
 8017890:	2700      	movs	r7, #0
 8017892:	4621      	mov	r1, r4
 8017894:	4648      	mov	r0, r9
 8017896:	f000 ff55 	bl	8018744 <_Bfree>
 801789a:	2d00      	cmp	r5, #0
 801789c:	f000 80bd 	beq.w	8017a1a <_dtoa_r+0x622>
 80178a0:	b12f      	cbz	r7, 80178ae <_dtoa_r+0x4b6>
 80178a2:	42af      	cmp	r7, r5
 80178a4:	d003      	beq.n	80178ae <_dtoa_r+0x4b6>
 80178a6:	4639      	mov	r1, r7
 80178a8:	4648      	mov	r0, r9
 80178aa:	f000 ff4b 	bl	8018744 <_Bfree>
 80178ae:	4629      	mov	r1, r5
 80178b0:	4648      	mov	r0, r9
 80178b2:	f000 ff47 	bl	8018744 <_Bfree>
 80178b6:	e0b0      	b.n	8017a1a <_dtoa_r+0x622>
 80178b8:	07e2      	lsls	r2, r4, #31
 80178ba:	d505      	bpl.n	80178c8 <_dtoa_r+0x4d0>
 80178bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80178c0:	f7e8 fed2 	bl	8000668 <__aeabi_dmul>
 80178c4:	3601      	adds	r6, #1
 80178c6:	2301      	movs	r3, #1
 80178c8:	1064      	asrs	r4, r4, #1
 80178ca:	3508      	adds	r5, #8
 80178cc:	e762      	b.n	8017794 <_dtoa_r+0x39c>
 80178ce:	2602      	movs	r6, #2
 80178d0:	e765      	b.n	801779e <_dtoa_r+0x3a6>
 80178d2:	9c03      	ldr	r4, [sp, #12]
 80178d4:	46b8      	mov	r8, r7
 80178d6:	e784      	b.n	80177e2 <_dtoa_r+0x3ea>
 80178d8:	4b27      	ldr	r3, [pc, #156]	@ (8017978 <_dtoa_r+0x580>)
 80178da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80178dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80178e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80178e4:	4454      	add	r4, sl
 80178e6:	2900      	cmp	r1, #0
 80178e8:	d054      	beq.n	8017994 <_dtoa_r+0x59c>
 80178ea:	4929      	ldr	r1, [pc, #164]	@ (8017990 <_dtoa_r+0x598>)
 80178ec:	2000      	movs	r0, #0
 80178ee:	f7e8 ffe5 	bl	80008bc <__aeabi_ddiv>
 80178f2:	4633      	mov	r3, r6
 80178f4:	462a      	mov	r2, r5
 80178f6:	f7e8 fcff 	bl	80002f8 <__aeabi_dsub>
 80178fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80178fe:	4656      	mov	r6, sl
 8017900:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017904:	f7e9 f960 	bl	8000bc8 <__aeabi_d2iz>
 8017908:	4605      	mov	r5, r0
 801790a:	f7e8 fe43 	bl	8000594 <__aeabi_i2d>
 801790e:	4602      	mov	r2, r0
 8017910:	460b      	mov	r3, r1
 8017912:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017916:	f7e8 fcef 	bl	80002f8 <__aeabi_dsub>
 801791a:	3530      	adds	r5, #48	@ 0x30
 801791c:	4602      	mov	r2, r0
 801791e:	460b      	mov	r3, r1
 8017920:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017924:	f806 5b01 	strb.w	r5, [r6], #1
 8017928:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801792c:	f7e9 f90e 	bl	8000b4c <__aeabi_dcmplt>
 8017930:	2800      	cmp	r0, #0
 8017932:	d172      	bne.n	8017a1a <_dtoa_r+0x622>
 8017934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017938:	4911      	ldr	r1, [pc, #68]	@ (8017980 <_dtoa_r+0x588>)
 801793a:	2000      	movs	r0, #0
 801793c:	f7e8 fcdc 	bl	80002f8 <__aeabi_dsub>
 8017940:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017944:	f7e9 f902 	bl	8000b4c <__aeabi_dcmplt>
 8017948:	2800      	cmp	r0, #0
 801794a:	f040 80b4 	bne.w	8017ab6 <_dtoa_r+0x6be>
 801794e:	42a6      	cmp	r6, r4
 8017950:	f43f af70 	beq.w	8017834 <_dtoa_r+0x43c>
 8017954:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8017958:	4b0a      	ldr	r3, [pc, #40]	@ (8017984 <_dtoa_r+0x58c>)
 801795a:	2200      	movs	r2, #0
 801795c:	f7e8 fe84 	bl	8000668 <__aeabi_dmul>
 8017960:	4b08      	ldr	r3, [pc, #32]	@ (8017984 <_dtoa_r+0x58c>)
 8017962:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8017966:	2200      	movs	r2, #0
 8017968:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801796c:	f7e8 fe7c 	bl	8000668 <__aeabi_dmul>
 8017970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017974:	e7c4      	b.n	8017900 <_dtoa_r+0x508>
 8017976:	bf00      	nop
 8017978:	0801adf8 	.word	0x0801adf8
 801797c:	0801add0 	.word	0x0801add0
 8017980:	3ff00000 	.word	0x3ff00000
 8017984:	40240000 	.word	0x40240000
 8017988:	401c0000 	.word	0x401c0000
 801798c:	40140000 	.word	0x40140000
 8017990:	3fe00000 	.word	0x3fe00000
 8017994:	4631      	mov	r1, r6
 8017996:	4628      	mov	r0, r5
 8017998:	f7e8 fe66 	bl	8000668 <__aeabi_dmul>
 801799c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80179a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80179a2:	4656      	mov	r6, sl
 80179a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80179a8:	f7e9 f90e 	bl	8000bc8 <__aeabi_d2iz>
 80179ac:	4605      	mov	r5, r0
 80179ae:	f7e8 fdf1 	bl	8000594 <__aeabi_i2d>
 80179b2:	4602      	mov	r2, r0
 80179b4:	460b      	mov	r3, r1
 80179b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80179ba:	f7e8 fc9d 	bl	80002f8 <__aeabi_dsub>
 80179be:	3530      	adds	r5, #48	@ 0x30
 80179c0:	f806 5b01 	strb.w	r5, [r6], #1
 80179c4:	4602      	mov	r2, r0
 80179c6:	460b      	mov	r3, r1
 80179c8:	42a6      	cmp	r6, r4
 80179ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80179ce:	f04f 0200 	mov.w	r2, #0
 80179d2:	d124      	bne.n	8017a1e <_dtoa_r+0x626>
 80179d4:	4baf      	ldr	r3, [pc, #700]	@ (8017c94 <_dtoa_r+0x89c>)
 80179d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80179da:	f7e8 fc8f 	bl	80002fc <__adddf3>
 80179de:	4602      	mov	r2, r0
 80179e0:	460b      	mov	r3, r1
 80179e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80179e6:	f7e9 f8cf 	bl	8000b88 <__aeabi_dcmpgt>
 80179ea:	2800      	cmp	r0, #0
 80179ec:	d163      	bne.n	8017ab6 <_dtoa_r+0x6be>
 80179ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80179f2:	49a8      	ldr	r1, [pc, #672]	@ (8017c94 <_dtoa_r+0x89c>)
 80179f4:	2000      	movs	r0, #0
 80179f6:	f7e8 fc7f 	bl	80002f8 <__aeabi_dsub>
 80179fa:	4602      	mov	r2, r0
 80179fc:	460b      	mov	r3, r1
 80179fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017a02:	f7e9 f8a3 	bl	8000b4c <__aeabi_dcmplt>
 8017a06:	2800      	cmp	r0, #0
 8017a08:	f43f af14 	beq.w	8017834 <_dtoa_r+0x43c>
 8017a0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8017a0e:	1e73      	subs	r3, r6, #1
 8017a10:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017a12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017a16:	2b30      	cmp	r3, #48	@ 0x30
 8017a18:	d0f8      	beq.n	8017a0c <_dtoa_r+0x614>
 8017a1a:	4647      	mov	r7, r8
 8017a1c:	e03b      	b.n	8017a96 <_dtoa_r+0x69e>
 8017a1e:	4b9e      	ldr	r3, [pc, #632]	@ (8017c98 <_dtoa_r+0x8a0>)
 8017a20:	f7e8 fe22 	bl	8000668 <__aeabi_dmul>
 8017a24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8017a28:	e7bc      	b.n	80179a4 <_dtoa_r+0x5ac>
 8017a2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8017a2e:	4656      	mov	r6, sl
 8017a30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017a34:	4620      	mov	r0, r4
 8017a36:	4629      	mov	r1, r5
 8017a38:	f7e8 ff40 	bl	80008bc <__aeabi_ddiv>
 8017a3c:	f7e9 f8c4 	bl	8000bc8 <__aeabi_d2iz>
 8017a40:	4680      	mov	r8, r0
 8017a42:	f7e8 fda7 	bl	8000594 <__aeabi_i2d>
 8017a46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017a4a:	f7e8 fe0d 	bl	8000668 <__aeabi_dmul>
 8017a4e:	4602      	mov	r2, r0
 8017a50:	460b      	mov	r3, r1
 8017a52:	4620      	mov	r0, r4
 8017a54:	4629      	mov	r1, r5
 8017a56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8017a5a:	f7e8 fc4d 	bl	80002f8 <__aeabi_dsub>
 8017a5e:	f806 4b01 	strb.w	r4, [r6], #1
 8017a62:	9d03      	ldr	r5, [sp, #12]
 8017a64:	eba6 040a 	sub.w	r4, r6, sl
 8017a68:	42a5      	cmp	r5, r4
 8017a6a:	4602      	mov	r2, r0
 8017a6c:	460b      	mov	r3, r1
 8017a6e:	d133      	bne.n	8017ad8 <_dtoa_r+0x6e0>
 8017a70:	f7e8 fc44 	bl	80002fc <__adddf3>
 8017a74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017a78:	4604      	mov	r4, r0
 8017a7a:	460d      	mov	r5, r1
 8017a7c:	f7e9 f884 	bl	8000b88 <__aeabi_dcmpgt>
 8017a80:	b9c0      	cbnz	r0, 8017ab4 <_dtoa_r+0x6bc>
 8017a82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017a86:	4620      	mov	r0, r4
 8017a88:	4629      	mov	r1, r5
 8017a8a:	f7e9 f855 	bl	8000b38 <__aeabi_dcmpeq>
 8017a8e:	b110      	cbz	r0, 8017a96 <_dtoa_r+0x69e>
 8017a90:	f018 0f01 	tst.w	r8, #1
 8017a94:	d10e      	bne.n	8017ab4 <_dtoa_r+0x6bc>
 8017a96:	9902      	ldr	r1, [sp, #8]
 8017a98:	4648      	mov	r0, r9
 8017a9a:	f000 fe53 	bl	8018744 <_Bfree>
 8017a9e:	2300      	movs	r3, #0
 8017aa0:	7033      	strb	r3, [r6, #0]
 8017aa2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017aa4:	3701      	adds	r7, #1
 8017aa6:	601f      	str	r7, [r3, #0]
 8017aa8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017aaa:	2b00      	cmp	r3, #0
 8017aac:	f000 824b 	beq.w	8017f46 <_dtoa_r+0xb4e>
 8017ab0:	601e      	str	r6, [r3, #0]
 8017ab2:	e248      	b.n	8017f46 <_dtoa_r+0xb4e>
 8017ab4:	46b8      	mov	r8, r7
 8017ab6:	4633      	mov	r3, r6
 8017ab8:	461e      	mov	r6, r3
 8017aba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017abe:	2a39      	cmp	r2, #57	@ 0x39
 8017ac0:	d106      	bne.n	8017ad0 <_dtoa_r+0x6d8>
 8017ac2:	459a      	cmp	sl, r3
 8017ac4:	d1f8      	bne.n	8017ab8 <_dtoa_r+0x6c0>
 8017ac6:	2230      	movs	r2, #48	@ 0x30
 8017ac8:	f108 0801 	add.w	r8, r8, #1
 8017acc:	f88a 2000 	strb.w	r2, [sl]
 8017ad0:	781a      	ldrb	r2, [r3, #0]
 8017ad2:	3201      	adds	r2, #1
 8017ad4:	701a      	strb	r2, [r3, #0]
 8017ad6:	e7a0      	b.n	8017a1a <_dtoa_r+0x622>
 8017ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8017c98 <_dtoa_r+0x8a0>)
 8017ada:	2200      	movs	r2, #0
 8017adc:	f7e8 fdc4 	bl	8000668 <__aeabi_dmul>
 8017ae0:	2200      	movs	r2, #0
 8017ae2:	2300      	movs	r3, #0
 8017ae4:	4604      	mov	r4, r0
 8017ae6:	460d      	mov	r5, r1
 8017ae8:	f7e9 f826 	bl	8000b38 <__aeabi_dcmpeq>
 8017aec:	2800      	cmp	r0, #0
 8017aee:	d09f      	beq.n	8017a30 <_dtoa_r+0x638>
 8017af0:	e7d1      	b.n	8017a96 <_dtoa_r+0x69e>
 8017af2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017af4:	2a00      	cmp	r2, #0
 8017af6:	f000 80ea 	beq.w	8017cce <_dtoa_r+0x8d6>
 8017afa:	9a07      	ldr	r2, [sp, #28]
 8017afc:	2a01      	cmp	r2, #1
 8017afe:	f300 80cd 	bgt.w	8017c9c <_dtoa_r+0x8a4>
 8017b02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8017b04:	2a00      	cmp	r2, #0
 8017b06:	f000 80c1 	beq.w	8017c8c <_dtoa_r+0x894>
 8017b0a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8017b0e:	9c08      	ldr	r4, [sp, #32]
 8017b10:	9e00      	ldr	r6, [sp, #0]
 8017b12:	9a00      	ldr	r2, [sp, #0]
 8017b14:	441a      	add	r2, r3
 8017b16:	9200      	str	r2, [sp, #0]
 8017b18:	9a06      	ldr	r2, [sp, #24]
 8017b1a:	2101      	movs	r1, #1
 8017b1c:	441a      	add	r2, r3
 8017b1e:	4648      	mov	r0, r9
 8017b20:	9206      	str	r2, [sp, #24]
 8017b22:	f000 ff0d 	bl	8018940 <__i2b>
 8017b26:	4605      	mov	r5, r0
 8017b28:	b166      	cbz	r6, 8017b44 <_dtoa_r+0x74c>
 8017b2a:	9b06      	ldr	r3, [sp, #24]
 8017b2c:	2b00      	cmp	r3, #0
 8017b2e:	dd09      	ble.n	8017b44 <_dtoa_r+0x74c>
 8017b30:	42b3      	cmp	r3, r6
 8017b32:	9a00      	ldr	r2, [sp, #0]
 8017b34:	bfa8      	it	ge
 8017b36:	4633      	movge	r3, r6
 8017b38:	1ad2      	subs	r2, r2, r3
 8017b3a:	9200      	str	r2, [sp, #0]
 8017b3c:	9a06      	ldr	r2, [sp, #24]
 8017b3e:	1af6      	subs	r6, r6, r3
 8017b40:	1ad3      	subs	r3, r2, r3
 8017b42:	9306      	str	r3, [sp, #24]
 8017b44:	9b08      	ldr	r3, [sp, #32]
 8017b46:	b30b      	cbz	r3, 8017b8c <_dtoa_r+0x794>
 8017b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	f000 80c6 	beq.w	8017cdc <_dtoa_r+0x8e4>
 8017b50:	2c00      	cmp	r4, #0
 8017b52:	f000 80c0 	beq.w	8017cd6 <_dtoa_r+0x8de>
 8017b56:	4629      	mov	r1, r5
 8017b58:	4622      	mov	r2, r4
 8017b5a:	4648      	mov	r0, r9
 8017b5c:	f000 ffa8 	bl	8018ab0 <__pow5mult>
 8017b60:	9a02      	ldr	r2, [sp, #8]
 8017b62:	4601      	mov	r1, r0
 8017b64:	4605      	mov	r5, r0
 8017b66:	4648      	mov	r0, r9
 8017b68:	f000 ff00 	bl	801896c <__multiply>
 8017b6c:	9902      	ldr	r1, [sp, #8]
 8017b6e:	4680      	mov	r8, r0
 8017b70:	4648      	mov	r0, r9
 8017b72:	f000 fde7 	bl	8018744 <_Bfree>
 8017b76:	9b08      	ldr	r3, [sp, #32]
 8017b78:	1b1b      	subs	r3, r3, r4
 8017b7a:	9308      	str	r3, [sp, #32]
 8017b7c:	f000 80b1 	beq.w	8017ce2 <_dtoa_r+0x8ea>
 8017b80:	9a08      	ldr	r2, [sp, #32]
 8017b82:	4641      	mov	r1, r8
 8017b84:	4648      	mov	r0, r9
 8017b86:	f000 ff93 	bl	8018ab0 <__pow5mult>
 8017b8a:	9002      	str	r0, [sp, #8]
 8017b8c:	2101      	movs	r1, #1
 8017b8e:	4648      	mov	r0, r9
 8017b90:	f000 fed6 	bl	8018940 <__i2b>
 8017b94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017b96:	4604      	mov	r4, r0
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	f000 81d8 	beq.w	8017f4e <_dtoa_r+0xb56>
 8017b9e:	461a      	mov	r2, r3
 8017ba0:	4601      	mov	r1, r0
 8017ba2:	4648      	mov	r0, r9
 8017ba4:	f000 ff84 	bl	8018ab0 <__pow5mult>
 8017ba8:	9b07      	ldr	r3, [sp, #28]
 8017baa:	2b01      	cmp	r3, #1
 8017bac:	4604      	mov	r4, r0
 8017bae:	f300 809f 	bgt.w	8017cf0 <_dtoa_r+0x8f8>
 8017bb2:	9b04      	ldr	r3, [sp, #16]
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	f040 8097 	bne.w	8017ce8 <_dtoa_r+0x8f0>
 8017bba:	9b05      	ldr	r3, [sp, #20]
 8017bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	f040 8093 	bne.w	8017cec <_dtoa_r+0x8f4>
 8017bc6:	9b05      	ldr	r3, [sp, #20]
 8017bc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017bcc:	0d1b      	lsrs	r3, r3, #20
 8017bce:	051b      	lsls	r3, r3, #20
 8017bd0:	b133      	cbz	r3, 8017be0 <_dtoa_r+0x7e8>
 8017bd2:	9b00      	ldr	r3, [sp, #0]
 8017bd4:	3301      	adds	r3, #1
 8017bd6:	9300      	str	r3, [sp, #0]
 8017bd8:	9b06      	ldr	r3, [sp, #24]
 8017bda:	3301      	adds	r3, #1
 8017bdc:	9306      	str	r3, [sp, #24]
 8017bde:	2301      	movs	r3, #1
 8017be0:	9308      	str	r3, [sp, #32]
 8017be2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	f000 81b8 	beq.w	8017f5a <_dtoa_r+0xb62>
 8017bea:	6923      	ldr	r3, [r4, #16]
 8017bec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017bf0:	6918      	ldr	r0, [r3, #16]
 8017bf2:	f000 fe59 	bl	80188a8 <__hi0bits>
 8017bf6:	f1c0 0020 	rsb	r0, r0, #32
 8017bfa:	9b06      	ldr	r3, [sp, #24]
 8017bfc:	4418      	add	r0, r3
 8017bfe:	f010 001f 	ands.w	r0, r0, #31
 8017c02:	f000 8082 	beq.w	8017d0a <_dtoa_r+0x912>
 8017c06:	f1c0 0320 	rsb	r3, r0, #32
 8017c0a:	2b04      	cmp	r3, #4
 8017c0c:	dd73      	ble.n	8017cf6 <_dtoa_r+0x8fe>
 8017c0e:	9b00      	ldr	r3, [sp, #0]
 8017c10:	f1c0 001c 	rsb	r0, r0, #28
 8017c14:	4403      	add	r3, r0
 8017c16:	9300      	str	r3, [sp, #0]
 8017c18:	9b06      	ldr	r3, [sp, #24]
 8017c1a:	4403      	add	r3, r0
 8017c1c:	4406      	add	r6, r0
 8017c1e:	9306      	str	r3, [sp, #24]
 8017c20:	9b00      	ldr	r3, [sp, #0]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	dd05      	ble.n	8017c32 <_dtoa_r+0x83a>
 8017c26:	9902      	ldr	r1, [sp, #8]
 8017c28:	461a      	mov	r2, r3
 8017c2a:	4648      	mov	r0, r9
 8017c2c:	f000 ff9a 	bl	8018b64 <__lshift>
 8017c30:	9002      	str	r0, [sp, #8]
 8017c32:	9b06      	ldr	r3, [sp, #24]
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	dd05      	ble.n	8017c44 <_dtoa_r+0x84c>
 8017c38:	4621      	mov	r1, r4
 8017c3a:	461a      	mov	r2, r3
 8017c3c:	4648      	mov	r0, r9
 8017c3e:	f000 ff91 	bl	8018b64 <__lshift>
 8017c42:	4604      	mov	r4, r0
 8017c44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	d061      	beq.n	8017d0e <_dtoa_r+0x916>
 8017c4a:	9802      	ldr	r0, [sp, #8]
 8017c4c:	4621      	mov	r1, r4
 8017c4e:	f000 fff5 	bl	8018c3c <__mcmp>
 8017c52:	2800      	cmp	r0, #0
 8017c54:	da5b      	bge.n	8017d0e <_dtoa_r+0x916>
 8017c56:	2300      	movs	r3, #0
 8017c58:	9902      	ldr	r1, [sp, #8]
 8017c5a:	220a      	movs	r2, #10
 8017c5c:	4648      	mov	r0, r9
 8017c5e:	f000 fd93 	bl	8018788 <__multadd>
 8017c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c64:	9002      	str	r0, [sp, #8]
 8017c66:	f107 38ff 	add.w	r8, r7, #4294967295
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	f000 8177 	beq.w	8017f5e <_dtoa_r+0xb66>
 8017c70:	4629      	mov	r1, r5
 8017c72:	2300      	movs	r3, #0
 8017c74:	220a      	movs	r2, #10
 8017c76:	4648      	mov	r0, r9
 8017c78:	f000 fd86 	bl	8018788 <__multadd>
 8017c7c:	f1bb 0f00 	cmp.w	fp, #0
 8017c80:	4605      	mov	r5, r0
 8017c82:	dc6f      	bgt.n	8017d64 <_dtoa_r+0x96c>
 8017c84:	9b07      	ldr	r3, [sp, #28]
 8017c86:	2b02      	cmp	r3, #2
 8017c88:	dc49      	bgt.n	8017d1e <_dtoa_r+0x926>
 8017c8a:	e06b      	b.n	8017d64 <_dtoa_r+0x96c>
 8017c8c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8017c8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8017c92:	e73c      	b.n	8017b0e <_dtoa_r+0x716>
 8017c94:	3fe00000 	.word	0x3fe00000
 8017c98:	40240000 	.word	0x40240000
 8017c9c:	9b03      	ldr	r3, [sp, #12]
 8017c9e:	1e5c      	subs	r4, r3, #1
 8017ca0:	9b08      	ldr	r3, [sp, #32]
 8017ca2:	42a3      	cmp	r3, r4
 8017ca4:	db09      	blt.n	8017cba <_dtoa_r+0x8c2>
 8017ca6:	1b1c      	subs	r4, r3, r4
 8017ca8:	9b03      	ldr	r3, [sp, #12]
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	f6bf af30 	bge.w	8017b10 <_dtoa_r+0x718>
 8017cb0:	9b00      	ldr	r3, [sp, #0]
 8017cb2:	9a03      	ldr	r2, [sp, #12]
 8017cb4:	1a9e      	subs	r6, r3, r2
 8017cb6:	2300      	movs	r3, #0
 8017cb8:	e72b      	b.n	8017b12 <_dtoa_r+0x71a>
 8017cba:	9b08      	ldr	r3, [sp, #32]
 8017cbc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017cbe:	9408      	str	r4, [sp, #32]
 8017cc0:	1ae3      	subs	r3, r4, r3
 8017cc2:	441a      	add	r2, r3
 8017cc4:	9e00      	ldr	r6, [sp, #0]
 8017cc6:	9b03      	ldr	r3, [sp, #12]
 8017cc8:	920d      	str	r2, [sp, #52]	@ 0x34
 8017cca:	2400      	movs	r4, #0
 8017ccc:	e721      	b.n	8017b12 <_dtoa_r+0x71a>
 8017cce:	9c08      	ldr	r4, [sp, #32]
 8017cd0:	9e00      	ldr	r6, [sp, #0]
 8017cd2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8017cd4:	e728      	b.n	8017b28 <_dtoa_r+0x730>
 8017cd6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8017cda:	e751      	b.n	8017b80 <_dtoa_r+0x788>
 8017cdc:	9a08      	ldr	r2, [sp, #32]
 8017cde:	9902      	ldr	r1, [sp, #8]
 8017ce0:	e750      	b.n	8017b84 <_dtoa_r+0x78c>
 8017ce2:	f8cd 8008 	str.w	r8, [sp, #8]
 8017ce6:	e751      	b.n	8017b8c <_dtoa_r+0x794>
 8017ce8:	2300      	movs	r3, #0
 8017cea:	e779      	b.n	8017be0 <_dtoa_r+0x7e8>
 8017cec:	9b04      	ldr	r3, [sp, #16]
 8017cee:	e777      	b.n	8017be0 <_dtoa_r+0x7e8>
 8017cf0:	2300      	movs	r3, #0
 8017cf2:	9308      	str	r3, [sp, #32]
 8017cf4:	e779      	b.n	8017bea <_dtoa_r+0x7f2>
 8017cf6:	d093      	beq.n	8017c20 <_dtoa_r+0x828>
 8017cf8:	9a00      	ldr	r2, [sp, #0]
 8017cfa:	331c      	adds	r3, #28
 8017cfc:	441a      	add	r2, r3
 8017cfe:	9200      	str	r2, [sp, #0]
 8017d00:	9a06      	ldr	r2, [sp, #24]
 8017d02:	441a      	add	r2, r3
 8017d04:	441e      	add	r6, r3
 8017d06:	9206      	str	r2, [sp, #24]
 8017d08:	e78a      	b.n	8017c20 <_dtoa_r+0x828>
 8017d0a:	4603      	mov	r3, r0
 8017d0c:	e7f4      	b.n	8017cf8 <_dtoa_r+0x900>
 8017d0e:	9b03      	ldr	r3, [sp, #12]
 8017d10:	2b00      	cmp	r3, #0
 8017d12:	46b8      	mov	r8, r7
 8017d14:	dc20      	bgt.n	8017d58 <_dtoa_r+0x960>
 8017d16:	469b      	mov	fp, r3
 8017d18:	9b07      	ldr	r3, [sp, #28]
 8017d1a:	2b02      	cmp	r3, #2
 8017d1c:	dd1e      	ble.n	8017d5c <_dtoa_r+0x964>
 8017d1e:	f1bb 0f00 	cmp.w	fp, #0
 8017d22:	f47f adb1 	bne.w	8017888 <_dtoa_r+0x490>
 8017d26:	4621      	mov	r1, r4
 8017d28:	465b      	mov	r3, fp
 8017d2a:	2205      	movs	r2, #5
 8017d2c:	4648      	mov	r0, r9
 8017d2e:	f000 fd2b 	bl	8018788 <__multadd>
 8017d32:	4601      	mov	r1, r0
 8017d34:	4604      	mov	r4, r0
 8017d36:	9802      	ldr	r0, [sp, #8]
 8017d38:	f000 ff80 	bl	8018c3c <__mcmp>
 8017d3c:	2800      	cmp	r0, #0
 8017d3e:	f77f ada3 	ble.w	8017888 <_dtoa_r+0x490>
 8017d42:	4656      	mov	r6, sl
 8017d44:	2331      	movs	r3, #49	@ 0x31
 8017d46:	f806 3b01 	strb.w	r3, [r6], #1
 8017d4a:	f108 0801 	add.w	r8, r8, #1
 8017d4e:	e59f      	b.n	8017890 <_dtoa_r+0x498>
 8017d50:	9c03      	ldr	r4, [sp, #12]
 8017d52:	46b8      	mov	r8, r7
 8017d54:	4625      	mov	r5, r4
 8017d56:	e7f4      	b.n	8017d42 <_dtoa_r+0x94a>
 8017d58:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8017d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d5e:	2b00      	cmp	r3, #0
 8017d60:	f000 8101 	beq.w	8017f66 <_dtoa_r+0xb6e>
 8017d64:	2e00      	cmp	r6, #0
 8017d66:	dd05      	ble.n	8017d74 <_dtoa_r+0x97c>
 8017d68:	4629      	mov	r1, r5
 8017d6a:	4632      	mov	r2, r6
 8017d6c:	4648      	mov	r0, r9
 8017d6e:	f000 fef9 	bl	8018b64 <__lshift>
 8017d72:	4605      	mov	r5, r0
 8017d74:	9b08      	ldr	r3, [sp, #32]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d05c      	beq.n	8017e34 <_dtoa_r+0xa3c>
 8017d7a:	6869      	ldr	r1, [r5, #4]
 8017d7c:	4648      	mov	r0, r9
 8017d7e:	f000 fca1 	bl	80186c4 <_Balloc>
 8017d82:	4606      	mov	r6, r0
 8017d84:	b928      	cbnz	r0, 8017d92 <_dtoa_r+0x99a>
 8017d86:	4b82      	ldr	r3, [pc, #520]	@ (8017f90 <_dtoa_r+0xb98>)
 8017d88:	4602      	mov	r2, r0
 8017d8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8017d8e:	f7ff bb4a 	b.w	8017426 <_dtoa_r+0x2e>
 8017d92:	692a      	ldr	r2, [r5, #16]
 8017d94:	3202      	adds	r2, #2
 8017d96:	0092      	lsls	r2, r2, #2
 8017d98:	f105 010c 	add.w	r1, r5, #12
 8017d9c:	300c      	adds	r0, #12
 8017d9e:	f7ff fa6b 	bl	8017278 <memcpy>
 8017da2:	2201      	movs	r2, #1
 8017da4:	4631      	mov	r1, r6
 8017da6:	4648      	mov	r0, r9
 8017da8:	f000 fedc 	bl	8018b64 <__lshift>
 8017dac:	f10a 0301 	add.w	r3, sl, #1
 8017db0:	9300      	str	r3, [sp, #0]
 8017db2:	eb0a 030b 	add.w	r3, sl, fp
 8017db6:	9308      	str	r3, [sp, #32]
 8017db8:	9b04      	ldr	r3, [sp, #16]
 8017dba:	f003 0301 	and.w	r3, r3, #1
 8017dbe:	462f      	mov	r7, r5
 8017dc0:	9306      	str	r3, [sp, #24]
 8017dc2:	4605      	mov	r5, r0
 8017dc4:	9b00      	ldr	r3, [sp, #0]
 8017dc6:	9802      	ldr	r0, [sp, #8]
 8017dc8:	4621      	mov	r1, r4
 8017dca:	f103 3bff 	add.w	fp, r3, #4294967295
 8017dce:	f7ff fa89 	bl	80172e4 <quorem>
 8017dd2:	4603      	mov	r3, r0
 8017dd4:	3330      	adds	r3, #48	@ 0x30
 8017dd6:	9003      	str	r0, [sp, #12]
 8017dd8:	4639      	mov	r1, r7
 8017dda:	9802      	ldr	r0, [sp, #8]
 8017ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8017dde:	f000 ff2d 	bl	8018c3c <__mcmp>
 8017de2:	462a      	mov	r2, r5
 8017de4:	9004      	str	r0, [sp, #16]
 8017de6:	4621      	mov	r1, r4
 8017de8:	4648      	mov	r0, r9
 8017dea:	f000 ff43 	bl	8018c74 <__mdiff>
 8017dee:	68c2      	ldr	r2, [r0, #12]
 8017df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017df2:	4606      	mov	r6, r0
 8017df4:	bb02      	cbnz	r2, 8017e38 <_dtoa_r+0xa40>
 8017df6:	4601      	mov	r1, r0
 8017df8:	9802      	ldr	r0, [sp, #8]
 8017dfa:	f000 ff1f 	bl	8018c3c <__mcmp>
 8017dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e00:	4602      	mov	r2, r0
 8017e02:	4631      	mov	r1, r6
 8017e04:	4648      	mov	r0, r9
 8017e06:	920c      	str	r2, [sp, #48]	@ 0x30
 8017e08:	9309      	str	r3, [sp, #36]	@ 0x24
 8017e0a:	f000 fc9b 	bl	8018744 <_Bfree>
 8017e0e:	9b07      	ldr	r3, [sp, #28]
 8017e10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8017e12:	9e00      	ldr	r6, [sp, #0]
 8017e14:	ea42 0103 	orr.w	r1, r2, r3
 8017e18:	9b06      	ldr	r3, [sp, #24]
 8017e1a:	4319      	orrs	r1, r3
 8017e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e1e:	d10d      	bne.n	8017e3c <_dtoa_r+0xa44>
 8017e20:	2b39      	cmp	r3, #57	@ 0x39
 8017e22:	d027      	beq.n	8017e74 <_dtoa_r+0xa7c>
 8017e24:	9a04      	ldr	r2, [sp, #16]
 8017e26:	2a00      	cmp	r2, #0
 8017e28:	dd01      	ble.n	8017e2e <_dtoa_r+0xa36>
 8017e2a:	9b03      	ldr	r3, [sp, #12]
 8017e2c:	3331      	adds	r3, #49	@ 0x31
 8017e2e:	f88b 3000 	strb.w	r3, [fp]
 8017e32:	e52e      	b.n	8017892 <_dtoa_r+0x49a>
 8017e34:	4628      	mov	r0, r5
 8017e36:	e7b9      	b.n	8017dac <_dtoa_r+0x9b4>
 8017e38:	2201      	movs	r2, #1
 8017e3a:	e7e2      	b.n	8017e02 <_dtoa_r+0xa0a>
 8017e3c:	9904      	ldr	r1, [sp, #16]
 8017e3e:	2900      	cmp	r1, #0
 8017e40:	db04      	blt.n	8017e4c <_dtoa_r+0xa54>
 8017e42:	9807      	ldr	r0, [sp, #28]
 8017e44:	4301      	orrs	r1, r0
 8017e46:	9806      	ldr	r0, [sp, #24]
 8017e48:	4301      	orrs	r1, r0
 8017e4a:	d120      	bne.n	8017e8e <_dtoa_r+0xa96>
 8017e4c:	2a00      	cmp	r2, #0
 8017e4e:	ddee      	ble.n	8017e2e <_dtoa_r+0xa36>
 8017e50:	9902      	ldr	r1, [sp, #8]
 8017e52:	9300      	str	r3, [sp, #0]
 8017e54:	2201      	movs	r2, #1
 8017e56:	4648      	mov	r0, r9
 8017e58:	f000 fe84 	bl	8018b64 <__lshift>
 8017e5c:	4621      	mov	r1, r4
 8017e5e:	9002      	str	r0, [sp, #8]
 8017e60:	f000 feec 	bl	8018c3c <__mcmp>
 8017e64:	2800      	cmp	r0, #0
 8017e66:	9b00      	ldr	r3, [sp, #0]
 8017e68:	dc02      	bgt.n	8017e70 <_dtoa_r+0xa78>
 8017e6a:	d1e0      	bne.n	8017e2e <_dtoa_r+0xa36>
 8017e6c:	07da      	lsls	r2, r3, #31
 8017e6e:	d5de      	bpl.n	8017e2e <_dtoa_r+0xa36>
 8017e70:	2b39      	cmp	r3, #57	@ 0x39
 8017e72:	d1da      	bne.n	8017e2a <_dtoa_r+0xa32>
 8017e74:	2339      	movs	r3, #57	@ 0x39
 8017e76:	f88b 3000 	strb.w	r3, [fp]
 8017e7a:	4633      	mov	r3, r6
 8017e7c:	461e      	mov	r6, r3
 8017e7e:	3b01      	subs	r3, #1
 8017e80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8017e84:	2a39      	cmp	r2, #57	@ 0x39
 8017e86:	d04e      	beq.n	8017f26 <_dtoa_r+0xb2e>
 8017e88:	3201      	adds	r2, #1
 8017e8a:	701a      	strb	r2, [r3, #0]
 8017e8c:	e501      	b.n	8017892 <_dtoa_r+0x49a>
 8017e8e:	2a00      	cmp	r2, #0
 8017e90:	dd03      	ble.n	8017e9a <_dtoa_r+0xaa2>
 8017e92:	2b39      	cmp	r3, #57	@ 0x39
 8017e94:	d0ee      	beq.n	8017e74 <_dtoa_r+0xa7c>
 8017e96:	3301      	adds	r3, #1
 8017e98:	e7c9      	b.n	8017e2e <_dtoa_r+0xa36>
 8017e9a:	9a00      	ldr	r2, [sp, #0]
 8017e9c:	9908      	ldr	r1, [sp, #32]
 8017e9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017ea2:	428a      	cmp	r2, r1
 8017ea4:	d028      	beq.n	8017ef8 <_dtoa_r+0xb00>
 8017ea6:	9902      	ldr	r1, [sp, #8]
 8017ea8:	2300      	movs	r3, #0
 8017eaa:	220a      	movs	r2, #10
 8017eac:	4648      	mov	r0, r9
 8017eae:	f000 fc6b 	bl	8018788 <__multadd>
 8017eb2:	42af      	cmp	r7, r5
 8017eb4:	9002      	str	r0, [sp, #8]
 8017eb6:	f04f 0300 	mov.w	r3, #0
 8017eba:	f04f 020a 	mov.w	r2, #10
 8017ebe:	4639      	mov	r1, r7
 8017ec0:	4648      	mov	r0, r9
 8017ec2:	d107      	bne.n	8017ed4 <_dtoa_r+0xadc>
 8017ec4:	f000 fc60 	bl	8018788 <__multadd>
 8017ec8:	4607      	mov	r7, r0
 8017eca:	4605      	mov	r5, r0
 8017ecc:	9b00      	ldr	r3, [sp, #0]
 8017ece:	3301      	adds	r3, #1
 8017ed0:	9300      	str	r3, [sp, #0]
 8017ed2:	e777      	b.n	8017dc4 <_dtoa_r+0x9cc>
 8017ed4:	f000 fc58 	bl	8018788 <__multadd>
 8017ed8:	4629      	mov	r1, r5
 8017eda:	4607      	mov	r7, r0
 8017edc:	2300      	movs	r3, #0
 8017ede:	220a      	movs	r2, #10
 8017ee0:	4648      	mov	r0, r9
 8017ee2:	f000 fc51 	bl	8018788 <__multadd>
 8017ee6:	4605      	mov	r5, r0
 8017ee8:	e7f0      	b.n	8017ecc <_dtoa_r+0xad4>
 8017eea:	f1bb 0f00 	cmp.w	fp, #0
 8017eee:	bfcc      	ite	gt
 8017ef0:	465e      	movgt	r6, fp
 8017ef2:	2601      	movle	r6, #1
 8017ef4:	4456      	add	r6, sl
 8017ef6:	2700      	movs	r7, #0
 8017ef8:	9902      	ldr	r1, [sp, #8]
 8017efa:	9300      	str	r3, [sp, #0]
 8017efc:	2201      	movs	r2, #1
 8017efe:	4648      	mov	r0, r9
 8017f00:	f000 fe30 	bl	8018b64 <__lshift>
 8017f04:	4621      	mov	r1, r4
 8017f06:	9002      	str	r0, [sp, #8]
 8017f08:	f000 fe98 	bl	8018c3c <__mcmp>
 8017f0c:	2800      	cmp	r0, #0
 8017f0e:	dcb4      	bgt.n	8017e7a <_dtoa_r+0xa82>
 8017f10:	d102      	bne.n	8017f18 <_dtoa_r+0xb20>
 8017f12:	9b00      	ldr	r3, [sp, #0]
 8017f14:	07db      	lsls	r3, r3, #31
 8017f16:	d4b0      	bmi.n	8017e7a <_dtoa_r+0xa82>
 8017f18:	4633      	mov	r3, r6
 8017f1a:	461e      	mov	r6, r3
 8017f1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017f20:	2a30      	cmp	r2, #48	@ 0x30
 8017f22:	d0fa      	beq.n	8017f1a <_dtoa_r+0xb22>
 8017f24:	e4b5      	b.n	8017892 <_dtoa_r+0x49a>
 8017f26:	459a      	cmp	sl, r3
 8017f28:	d1a8      	bne.n	8017e7c <_dtoa_r+0xa84>
 8017f2a:	2331      	movs	r3, #49	@ 0x31
 8017f2c:	f108 0801 	add.w	r8, r8, #1
 8017f30:	f88a 3000 	strb.w	r3, [sl]
 8017f34:	e4ad      	b.n	8017892 <_dtoa_r+0x49a>
 8017f36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8017f38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8017f94 <_dtoa_r+0xb9c>
 8017f3c:	b11b      	cbz	r3, 8017f46 <_dtoa_r+0xb4e>
 8017f3e:	f10a 0308 	add.w	r3, sl, #8
 8017f42:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8017f44:	6013      	str	r3, [r2, #0]
 8017f46:	4650      	mov	r0, sl
 8017f48:	b017      	add	sp, #92	@ 0x5c
 8017f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f4e:	9b07      	ldr	r3, [sp, #28]
 8017f50:	2b01      	cmp	r3, #1
 8017f52:	f77f ae2e 	ble.w	8017bb2 <_dtoa_r+0x7ba>
 8017f56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017f58:	9308      	str	r3, [sp, #32]
 8017f5a:	2001      	movs	r0, #1
 8017f5c:	e64d      	b.n	8017bfa <_dtoa_r+0x802>
 8017f5e:	f1bb 0f00 	cmp.w	fp, #0
 8017f62:	f77f aed9 	ble.w	8017d18 <_dtoa_r+0x920>
 8017f66:	4656      	mov	r6, sl
 8017f68:	9802      	ldr	r0, [sp, #8]
 8017f6a:	4621      	mov	r1, r4
 8017f6c:	f7ff f9ba 	bl	80172e4 <quorem>
 8017f70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8017f74:	f806 3b01 	strb.w	r3, [r6], #1
 8017f78:	eba6 020a 	sub.w	r2, r6, sl
 8017f7c:	4593      	cmp	fp, r2
 8017f7e:	ddb4      	ble.n	8017eea <_dtoa_r+0xaf2>
 8017f80:	9902      	ldr	r1, [sp, #8]
 8017f82:	2300      	movs	r3, #0
 8017f84:	220a      	movs	r2, #10
 8017f86:	4648      	mov	r0, r9
 8017f88:	f000 fbfe 	bl	8018788 <__multadd>
 8017f8c:	9002      	str	r0, [sp, #8]
 8017f8e:	e7eb      	b.n	8017f68 <_dtoa_r+0xb70>
 8017f90:	0801ab92 	.word	0x0801ab92
 8017f94:	0801ab2d 	.word	0x0801ab2d

08017f98 <_free_r>:
 8017f98:	b538      	push	{r3, r4, r5, lr}
 8017f9a:	4605      	mov	r5, r0
 8017f9c:	2900      	cmp	r1, #0
 8017f9e:	d041      	beq.n	8018024 <_free_r+0x8c>
 8017fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017fa4:	1f0c      	subs	r4, r1, #4
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	bfb8      	it	lt
 8017faa:	18e4      	addlt	r4, r4, r3
 8017fac:	f7fd fcf6 	bl	801599c <__malloc_lock>
 8017fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8018028 <_free_r+0x90>)
 8017fb2:	6813      	ldr	r3, [r2, #0]
 8017fb4:	b933      	cbnz	r3, 8017fc4 <_free_r+0x2c>
 8017fb6:	6063      	str	r3, [r4, #4]
 8017fb8:	6014      	str	r4, [r2, #0]
 8017fba:	4628      	mov	r0, r5
 8017fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017fc0:	f7fd bcf2 	b.w	80159a8 <__malloc_unlock>
 8017fc4:	42a3      	cmp	r3, r4
 8017fc6:	d908      	bls.n	8017fda <_free_r+0x42>
 8017fc8:	6820      	ldr	r0, [r4, #0]
 8017fca:	1821      	adds	r1, r4, r0
 8017fcc:	428b      	cmp	r3, r1
 8017fce:	bf01      	itttt	eq
 8017fd0:	6819      	ldreq	r1, [r3, #0]
 8017fd2:	685b      	ldreq	r3, [r3, #4]
 8017fd4:	1809      	addeq	r1, r1, r0
 8017fd6:	6021      	streq	r1, [r4, #0]
 8017fd8:	e7ed      	b.n	8017fb6 <_free_r+0x1e>
 8017fda:	461a      	mov	r2, r3
 8017fdc:	685b      	ldr	r3, [r3, #4]
 8017fde:	b10b      	cbz	r3, 8017fe4 <_free_r+0x4c>
 8017fe0:	42a3      	cmp	r3, r4
 8017fe2:	d9fa      	bls.n	8017fda <_free_r+0x42>
 8017fe4:	6811      	ldr	r1, [r2, #0]
 8017fe6:	1850      	adds	r0, r2, r1
 8017fe8:	42a0      	cmp	r0, r4
 8017fea:	d10b      	bne.n	8018004 <_free_r+0x6c>
 8017fec:	6820      	ldr	r0, [r4, #0]
 8017fee:	4401      	add	r1, r0
 8017ff0:	1850      	adds	r0, r2, r1
 8017ff2:	4283      	cmp	r3, r0
 8017ff4:	6011      	str	r1, [r2, #0]
 8017ff6:	d1e0      	bne.n	8017fba <_free_r+0x22>
 8017ff8:	6818      	ldr	r0, [r3, #0]
 8017ffa:	685b      	ldr	r3, [r3, #4]
 8017ffc:	6053      	str	r3, [r2, #4]
 8017ffe:	4408      	add	r0, r1
 8018000:	6010      	str	r0, [r2, #0]
 8018002:	e7da      	b.n	8017fba <_free_r+0x22>
 8018004:	d902      	bls.n	801800c <_free_r+0x74>
 8018006:	230c      	movs	r3, #12
 8018008:	602b      	str	r3, [r5, #0]
 801800a:	e7d6      	b.n	8017fba <_free_r+0x22>
 801800c:	6820      	ldr	r0, [r4, #0]
 801800e:	1821      	adds	r1, r4, r0
 8018010:	428b      	cmp	r3, r1
 8018012:	bf04      	itt	eq
 8018014:	6819      	ldreq	r1, [r3, #0]
 8018016:	685b      	ldreq	r3, [r3, #4]
 8018018:	6063      	str	r3, [r4, #4]
 801801a:	bf04      	itt	eq
 801801c:	1809      	addeq	r1, r1, r0
 801801e:	6021      	streq	r1, [r4, #0]
 8018020:	6054      	str	r4, [r2, #4]
 8018022:	e7ca      	b.n	8017fba <_free_r+0x22>
 8018024:	bd38      	pop	{r3, r4, r5, pc}
 8018026:	bf00      	nop
 8018028:	20004768 	.word	0x20004768

0801802c <rshift>:
 801802c:	6903      	ldr	r3, [r0, #16]
 801802e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8018032:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018036:	ea4f 1261 	mov.w	r2, r1, asr #5
 801803a:	f100 0414 	add.w	r4, r0, #20
 801803e:	dd45      	ble.n	80180cc <rshift+0xa0>
 8018040:	f011 011f 	ands.w	r1, r1, #31
 8018044:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018048:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801804c:	d10c      	bne.n	8018068 <rshift+0x3c>
 801804e:	f100 0710 	add.w	r7, r0, #16
 8018052:	4629      	mov	r1, r5
 8018054:	42b1      	cmp	r1, r6
 8018056:	d334      	bcc.n	80180c2 <rshift+0x96>
 8018058:	1a9b      	subs	r3, r3, r2
 801805a:	009b      	lsls	r3, r3, #2
 801805c:	1eea      	subs	r2, r5, #3
 801805e:	4296      	cmp	r6, r2
 8018060:	bf38      	it	cc
 8018062:	2300      	movcc	r3, #0
 8018064:	4423      	add	r3, r4
 8018066:	e015      	b.n	8018094 <rshift+0x68>
 8018068:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801806c:	f1c1 0820 	rsb	r8, r1, #32
 8018070:	40cf      	lsrs	r7, r1
 8018072:	f105 0e04 	add.w	lr, r5, #4
 8018076:	46a1      	mov	r9, r4
 8018078:	4576      	cmp	r6, lr
 801807a:	46f4      	mov	ip, lr
 801807c:	d815      	bhi.n	80180aa <rshift+0x7e>
 801807e:	1a9a      	subs	r2, r3, r2
 8018080:	0092      	lsls	r2, r2, #2
 8018082:	3a04      	subs	r2, #4
 8018084:	3501      	adds	r5, #1
 8018086:	42ae      	cmp	r6, r5
 8018088:	bf38      	it	cc
 801808a:	2200      	movcc	r2, #0
 801808c:	18a3      	adds	r3, r4, r2
 801808e:	50a7      	str	r7, [r4, r2]
 8018090:	b107      	cbz	r7, 8018094 <rshift+0x68>
 8018092:	3304      	adds	r3, #4
 8018094:	1b1a      	subs	r2, r3, r4
 8018096:	42a3      	cmp	r3, r4
 8018098:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801809c:	bf08      	it	eq
 801809e:	2300      	moveq	r3, #0
 80180a0:	6102      	str	r2, [r0, #16]
 80180a2:	bf08      	it	eq
 80180a4:	6143      	streq	r3, [r0, #20]
 80180a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80180aa:	f8dc c000 	ldr.w	ip, [ip]
 80180ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80180b2:	ea4c 0707 	orr.w	r7, ip, r7
 80180b6:	f849 7b04 	str.w	r7, [r9], #4
 80180ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80180be:	40cf      	lsrs	r7, r1
 80180c0:	e7da      	b.n	8018078 <rshift+0x4c>
 80180c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80180c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80180ca:	e7c3      	b.n	8018054 <rshift+0x28>
 80180cc:	4623      	mov	r3, r4
 80180ce:	e7e1      	b.n	8018094 <rshift+0x68>

080180d0 <__hexdig_fun>:
 80180d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80180d4:	2b09      	cmp	r3, #9
 80180d6:	d802      	bhi.n	80180de <__hexdig_fun+0xe>
 80180d8:	3820      	subs	r0, #32
 80180da:	b2c0      	uxtb	r0, r0
 80180dc:	4770      	bx	lr
 80180de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80180e2:	2b05      	cmp	r3, #5
 80180e4:	d801      	bhi.n	80180ea <__hexdig_fun+0x1a>
 80180e6:	3847      	subs	r0, #71	@ 0x47
 80180e8:	e7f7      	b.n	80180da <__hexdig_fun+0xa>
 80180ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80180ee:	2b05      	cmp	r3, #5
 80180f0:	d801      	bhi.n	80180f6 <__hexdig_fun+0x26>
 80180f2:	3827      	subs	r0, #39	@ 0x27
 80180f4:	e7f1      	b.n	80180da <__hexdig_fun+0xa>
 80180f6:	2000      	movs	r0, #0
 80180f8:	4770      	bx	lr
	...

080180fc <__gethex>:
 80180fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018100:	b085      	sub	sp, #20
 8018102:	468a      	mov	sl, r1
 8018104:	9302      	str	r3, [sp, #8]
 8018106:	680b      	ldr	r3, [r1, #0]
 8018108:	9001      	str	r0, [sp, #4]
 801810a:	4690      	mov	r8, r2
 801810c:	1c9c      	adds	r4, r3, #2
 801810e:	46a1      	mov	r9, r4
 8018110:	f814 0b01 	ldrb.w	r0, [r4], #1
 8018114:	2830      	cmp	r0, #48	@ 0x30
 8018116:	d0fa      	beq.n	801810e <__gethex+0x12>
 8018118:	eba9 0303 	sub.w	r3, r9, r3
 801811c:	f1a3 0b02 	sub.w	fp, r3, #2
 8018120:	f7ff ffd6 	bl	80180d0 <__hexdig_fun>
 8018124:	4605      	mov	r5, r0
 8018126:	2800      	cmp	r0, #0
 8018128:	d168      	bne.n	80181fc <__gethex+0x100>
 801812a:	49a0      	ldr	r1, [pc, #640]	@ (80183ac <__gethex+0x2b0>)
 801812c:	2201      	movs	r2, #1
 801812e:	4648      	mov	r0, r9
 8018130:	f7fe fff1 	bl	8017116 <strncmp>
 8018134:	4607      	mov	r7, r0
 8018136:	2800      	cmp	r0, #0
 8018138:	d167      	bne.n	801820a <__gethex+0x10e>
 801813a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801813e:	4626      	mov	r6, r4
 8018140:	f7ff ffc6 	bl	80180d0 <__hexdig_fun>
 8018144:	2800      	cmp	r0, #0
 8018146:	d062      	beq.n	801820e <__gethex+0x112>
 8018148:	4623      	mov	r3, r4
 801814a:	7818      	ldrb	r0, [r3, #0]
 801814c:	2830      	cmp	r0, #48	@ 0x30
 801814e:	4699      	mov	r9, r3
 8018150:	f103 0301 	add.w	r3, r3, #1
 8018154:	d0f9      	beq.n	801814a <__gethex+0x4e>
 8018156:	f7ff ffbb 	bl	80180d0 <__hexdig_fun>
 801815a:	fab0 f580 	clz	r5, r0
 801815e:	096d      	lsrs	r5, r5, #5
 8018160:	f04f 0b01 	mov.w	fp, #1
 8018164:	464a      	mov	r2, r9
 8018166:	4616      	mov	r6, r2
 8018168:	3201      	adds	r2, #1
 801816a:	7830      	ldrb	r0, [r6, #0]
 801816c:	f7ff ffb0 	bl	80180d0 <__hexdig_fun>
 8018170:	2800      	cmp	r0, #0
 8018172:	d1f8      	bne.n	8018166 <__gethex+0x6a>
 8018174:	498d      	ldr	r1, [pc, #564]	@ (80183ac <__gethex+0x2b0>)
 8018176:	2201      	movs	r2, #1
 8018178:	4630      	mov	r0, r6
 801817a:	f7fe ffcc 	bl	8017116 <strncmp>
 801817e:	2800      	cmp	r0, #0
 8018180:	d13f      	bne.n	8018202 <__gethex+0x106>
 8018182:	b944      	cbnz	r4, 8018196 <__gethex+0x9a>
 8018184:	1c74      	adds	r4, r6, #1
 8018186:	4622      	mov	r2, r4
 8018188:	4616      	mov	r6, r2
 801818a:	3201      	adds	r2, #1
 801818c:	7830      	ldrb	r0, [r6, #0]
 801818e:	f7ff ff9f 	bl	80180d0 <__hexdig_fun>
 8018192:	2800      	cmp	r0, #0
 8018194:	d1f8      	bne.n	8018188 <__gethex+0x8c>
 8018196:	1ba4      	subs	r4, r4, r6
 8018198:	00a7      	lsls	r7, r4, #2
 801819a:	7833      	ldrb	r3, [r6, #0]
 801819c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80181a0:	2b50      	cmp	r3, #80	@ 0x50
 80181a2:	d13e      	bne.n	8018222 <__gethex+0x126>
 80181a4:	7873      	ldrb	r3, [r6, #1]
 80181a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80181a8:	d033      	beq.n	8018212 <__gethex+0x116>
 80181aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80181ac:	d034      	beq.n	8018218 <__gethex+0x11c>
 80181ae:	1c71      	adds	r1, r6, #1
 80181b0:	2400      	movs	r4, #0
 80181b2:	7808      	ldrb	r0, [r1, #0]
 80181b4:	f7ff ff8c 	bl	80180d0 <__hexdig_fun>
 80181b8:	1e43      	subs	r3, r0, #1
 80181ba:	b2db      	uxtb	r3, r3
 80181bc:	2b18      	cmp	r3, #24
 80181be:	d830      	bhi.n	8018222 <__gethex+0x126>
 80181c0:	f1a0 0210 	sub.w	r2, r0, #16
 80181c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80181c8:	f7ff ff82 	bl	80180d0 <__hexdig_fun>
 80181cc:	f100 3cff 	add.w	ip, r0, #4294967295
 80181d0:	fa5f fc8c 	uxtb.w	ip, ip
 80181d4:	f1bc 0f18 	cmp.w	ip, #24
 80181d8:	f04f 030a 	mov.w	r3, #10
 80181dc:	d91e      	bls.n	801821c <__gethex+0x120>
 80181de:	b104      	cbz	r4, 80181e2 <__gethex+0xe6>
 80181e0:	4252      	negs	r2, r2
 80181e2:	4417      	add	r7, r2
 80181e4:	f8ca 1000 	str.w	r1, [sl]
 80181e8:	b1ed      	cbz	r5, 8018226 <__gethex+0x12a>
 80181ea:	f1bb 0f00 	cmp.w	fp, #0
 80181ee:	bf0c      	ite	eq
 80181f0:	2506      	moveq	r5, #6
 80181f2:	2500      	movne	r5, #0
 80181f4:	4628      	mov	r0, r5
 80181f6:	b005      	add	sp, #20
 80181f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181fc:	2500      	movs	r5, #0
 80181fe:	462c      	mov	r4, r5
 8018200:	e7b0      	b.n	8018164 <__gethex+0x68>
 8018202:	2c00      	cmp	r4, #0
 8018204:	d1c7      	bne.n	8018196 <__gethex+0x9a>
 8018206:	4627      	mov	r7, r4
 8018208:	e7c7      	b.n	801819a <__gethex+0x9e>
 801820a:	464e      	mov	r6, r9
 801820c:	462f      	mov	r7, r5
 801820e:	2501      	movs	r5, #1
 8018210:	e7c3      	b.n	801819a <__gethex+0x9e>
 8018212:	2400      	movs	r4, #0
 8018214:	1cb1      	adds	r1, r6, #2
 8018216:	e7cc      	b.n	80181b2 <__gethex+0xb6>
 8018218:	2401      	movs	r4, #1
 801821a:	e7fb      	b.n	8018214 <__gethex+0x118>
 801821c:	fb03 0002 	mla	r0, r3, r2, r0
 8018220:	e7ce      	b.n	80181c0 <__gethex+0xc4>
 8018222:	4631      	mov	r1, r6
 8018224:	e7de      	b.n	80181e4 <__gethex+0xe8>
 8018226:	eba6 0309 	sub.w	r3, r6, r9
 801822a:	3b01      	subs	r3, #1
 801822c:	4629      	mov	r1, r5
 801822e:	2b07      	cmp	r3, #7
 8018230:	dc0a      	bgt.n	8018248 <__gethex+0x14c>
 8018232:	9801      	ldr	r0, [sp, #4]
 8018234:	f000 fa46 	bl	80186c4 <_Balloc>
 8018238:	4604      	mov	r4, r0
 801823a:	b940      	cbnz	r0, 801824e <__gethex+0x152>
 801823c:	4b5c      	ldr	r3, [pc, #368]	@ (80183b0 <__gethex+0x2b4>)
 801823e:	4602      	mov	r2, r0
 8018240:	21e4      	movs	r1, #228	@ 0xe4
 8018242:	485c      	ldr	r0, [pc, #368]	@ (80183b4 <__gethex+0x2b8>)
 8018244:	f7ff f830 	bl	80172a8 <__assert_func>
 8018248:	3101      	adds	r1, #1
 801824a:	105b      	asrs	r3, r3, #1
 801824c:	e7ef      	b.n	801822e <__gethex+0x132>
 801824e:	f100 0a14 	add.w	sl, r0, #20
 8018252:	2300      	movs	r3, #0
 8018254:	4655      	mov	r5, sl
 8018256:	469b      	mov	fp, r3
 8018258:	45b1      	cmp	r9, r6
 801825a:	d337      	bcc.n	80182cc <__gethex+0x1d0>
 801825c:	f845 bb04 	str.w	fp, [r5], #4
 8018260:	eba5 050a 	sub.w	r5, r5, sl
 8018264:	10ad      	asrs	r5, r5, #2
 8018266:	6125      	str	r5, [r4, #16]
 8018268:	4658      	mov	r0, fp
 801826a:	f000 fb1d 	bl	80188a8 <__hi0bits>
 801826e:	016d      	lsls	r5, r5, #5
 8018270:	f8d8 6000 	ldr.w	r6, [r8]
 8018274:	1a2d      	subs	r5, r5, r0
 8018276:	42b5      	cmp	r5, r6
 8018278:	dd54      	ble.n	8018324 <__gethex+0x228>
 801827a:	1bad      	subs	r5, r5, r6
 801827c:	4629      	mov	r1, r5
 801827e:	4620      	mov	r0, r4
 8018280:	f000 fea9 	bl	8018fd6 <__any_on>
 8018284:	4681      	mov	r9, r0
 8018286:	b178      	cbz	r0, 80182a8 <__gethex+0x1ac>
 8018288:	1e6b      	subs	r3, r5, #1
 801828a:	1159      	asrs	r1, r3, #5
 801828c:	f003 021f 	and.w	r2, r3, #31
 8018290:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8018294:	f04f 0901 	mov.w	r9, #1
 8018298:	fa09 f202 	lsl.w	r2, r9, r2
 801829c:	420a      	tst	r2, r1
 801829e:	d003      	beq.n	80182a8 <__gethex+0x1ac>
 80182a0:	454b      	cmp	r3, r9
 80182a2:	dc36      	bgt.n	8018312 <__gethex+0x216>
 80182a4:	f04f 0902 	mov.w	r9, #2
 80182a8:	4629      	mov	r1, r5
 80182aa:	4620      	mov	r0, r4
 80182ac:	f7ff febe 	bl	801802c <rshift>
 80182b0:	442f      	add	r7, r5
 80182b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80182b6:	42bb      	cmp	r3, r7
 80182b8:	da42      	bge.n	8018340 <__gethex+0x244>
 80182ba:	9801      	ldr	r0, [sp, #4]
 80182bc:	4621      	mov	r1, r4
 80182be:	f000 fa41 	bl	8018744 <_Bfree>
 80182c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80182c4:	2300      	movs	r3, #0
 80182c6:	6013      	str	r3, [r2, #0]
 80182c8:	25a3      	movs	r5, #163	@ 0xa3
 80182ca:	e793      	b.n	80181f4 <__gethex+0xf8>
 80182cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80182d0:	2a2e      	cmp	r2, #46	@ 0x2e
 80182d2:	d012      	beq.n	80182fa <__gethex+0x1fe>
 80182d4:	2b20      	cmp	r3, #32
 80182d6:	d104      	bne.n	80182e2 <__gethex+0x1e6>
 80182d8:	f845 bb04 	str.w	fp, [r5], #4
 80182dc:	f04f 0b00 	mov.w	fp, #0
 80182e0:	465b      	mov	r3, fp
 80182e2:	7830      	ldrb	r0, [r6, #0]
 80182e4:	9303      	str	r3, [sp, #12]
 80182e6:	f7ff fef3 	bl	80180d0 <__hexdig_fun>
 80182ea:	9b03      	ldr	r3, [sp, #12]
 80182ec:	f000 000f 	and.w	r0, r0, #15
 80182f0:	4098      	lsls	r0, r3
 80182f2:	ea4b 0b00 	orr.w	fp, fp, r0
 80182f6:	3304      	adds	r3, #4
 80182f8:	e7ae      	b.n	8018258 <__gethex+0x15c>
 80182fa:	45b1      	cmp	r9, r6
 80182fc:	d8ea      	bhi.n	80182d4 <__gethex+0x1d8>
 80182fe:	492b      	ldr	r1, [pc, #172]	@ (80183ac <__gethex+0x2b0>)
 8018300:	9303      	str	r3, [sp, #12]
 8018302:	2201      	movs	r2, #1
 8018304:	4630      	mov	r0, r6
 8018306:	f7fe ff06 	bl	8017116 <strncmp>
 801830a:	9b03      	ldr	r3, [sp, #12]
 801830c:	2800      	cmp	r0, #0
 801830e:	d1e1      	bne.n	80182d4 <__gethex+0x1d8>
 8018310:	e7a2      	b.n	8018258 <__gethex+0x15c>
 8018312:	1ea9      	subs	r1, r5, #2
 8018314:	4620      	mov	r0, r4
 8018316:	f000 fe5e 	bl	8018fd6 <__any_on>
 801831a:	2800      	cmp	r0, #0
 801831c:	d0c2      	beq.n	80182a4 <__gethex+0x1a8>
 801831e:	f04f 0903 	mov.w	r9, #3
 8018322:	e7c1      	b.n	80182a8 <__gethex+0x1ac>
 8018324:	da09      	bge.n	801833a <__gethex+0x23e>
 8018326:	1b75      	subs	r5, r6, r5
 8018328:	4621      	mov	r1, r4
 801832a:	9801      	ldr	r0, [sp, #4]
 801832c:	462a      	mov	r2, r5
 801832e:	f000 fc19 	bl	8018b64 <__lshift>
 8018332:	1b7f      	subs	r7, r7, r5
 8018334:	4604      	mov	r4, r0
 8018336:	f100 0a14 	add.w	sl, r0, #20
 801833a:	f04f 0900 	mov.w	r9, #0
 801833e:	e7b8      	b.n	80182b2 <__gethex+0x1b6>
 8018340:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018344:	42bd      	cmp	r5, r7
 8018346:	dd6f      	ble.n	8018428 <__gethex+0x32c>
 8018348:	1bed      	subs	r5, r5, r7
 801834a:	42ae      	cmp	r6, r5
 801834c:	dc34      	bgt.n	80183b8 <__gethex+0x2bc>
 801834e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018352:	2b02      	cmp	r3, #2
 8018354:	d022      	beq.n	801839c <__gethex+0x2a0>
 8018356:	2b03      	cmp	r3, #3
 8018358:	d024      	beq.n	80183a4 <__gethex+0x2a8>
 801835a:	2b01      	cmp	r3, #1
 801835c:	d115      	bne.n	801838a <__gethex+0x28e>
 801835e:	42ae      	cmp	r6, r5
 8018360:	d113      	bne.n	801838a <__gethex+0x28e>
 8018362:	2e01      	cmp	r6, #1
 8018364:	d10b      	bne.n	801837e <__gethex+0x282>
 8018366:	9a02      	ldr	r2, [sp, #8]
 8018368:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801836c:	6013      	str	r3, [r2, #0]
 801836e:	2301      	movs	r3, #1
 8018370:	6123      	str	r3, [r4, #16]
 8018372:	f8ca 3000 	str.w	r3, [sl]
 8018376:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018378:	2562      	movs	r5, #98	@ 0x62
 801837a:	601c      	str	r4, [r3, #0]
 801837c:	e73a      	b.n	80181f4 <__gethex+0xf8>
 801837e:	1e71      	subs	r1, r6, #1
 8018380:	4620      	mov	r0, r4
 8018382:	f000 fe28 	bl	8018fd6 <__any_on>
 8018386:	2800      	cmp	r0, #0
 8018388:	d1ed      	bne.n	8018366 <__gethex+0x26a>
 801838a:	9801      	ldr	r0, [sp, #4]
 801838c:	4621      	mov	r1, r4
 801838e:	f000 f9d9 	bl	8018744 <_Bfree>
 8018392:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018394:	2300      	movs	r3, #0
 8018396:	6013      	str	r3, [r2, #0]
 8018398:	2550      	movs	r5, #80	@ 0x50
 801839a:	e72b      	b.n	80181f4 <__gethex+0xf8>
 801839c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801839e:	2b00      	cmp	r3, #0
 80183a0:	d1f3      	bne.n	801838a <__gethex+0x28e>
 80183a2:	e7e0      	b.n	8018366 <__gethex+0x26a>
 80183a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80183a6:	2b00      	cmp	r3, #0
 80183a8:	d1dd      	bne.n	8018366 <__gethex+0x26a>
 80183aa:	e7ee      	b.n	801838a <__gethex+0x28e>
 80183ac:	0801aab3 	.word	0x0801aab3
 80183b0:	0801ab92 	.word	0x0801ab92
 80183b4:	0801aba3 	.word	0x0801aba3
 80183b8:	1e6f      	subs	r7, r5, #1
 80183ba:	f1b9 0f00 	cmp.w	r9, #0
 80183be:	d130      	bne.n	8018422 <__gethex+0x326>
 80183c0:	b127      	cbz	r7, 80183cc <__gethex+0x2d0>
 80183c2:	4639      	mov	r1, r7
 80183c4:	4620      	mov	r0, r4
 80183c6:	f000 fe06 	bl	8018fd6 <__any_on>
 80183ca:	4681      	mov	r9, r0
 80183cc:	117a      	asrs	r2, r7, #5
 80183ce:	2301      	movs	r3, #1
 80183d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80183d4:	f007 071f 	and.w	r7, r7, #31
 80183d8:	40bb      	lsls	r3, r7
 80183da:	4213      	tst	r3, r2
 80183dc:	4629      	mov	r1, r5
 80183de:	4620      	mov	r0, r4
 80183e0:	bf18      	it	ne
 80183e2:	f049 0902 	orrne.w	r9, r9, #2
 80183e6:	f7ff fe21 	bl	801802c <rshift>
 80183ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80183ee:	1b76      	subs	r6, r6, r5
 80183f0:	2502      	movs	r5, #2
 80183f2:	f1b9 0f00 	cmp.w	r9, #0
 80183f6:	d047      	beq.n	8018488 <__gethex+0x38c>
 80183f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80183fc:	2b02      	cmp	r3, #2
 80183fe:	d015      	beq.n	801842c <__gethex+0x330>
 8018400:	2b03      	cmp	r3, #3
 8018402:	d017      	beq.n	8018434 <__gethex+0x338>
 8018404:	2b01      	cmp	r3, #1
 8018406:	d109      	bne.n	801841c <__gethex+0x320>
 8018408:	f019 0f02 	tst.w	r9, #2
 801840c:	d006      	beq.n	801841c <__gethex+0x320>
 801840e:	f8da 3000 	ldr.w	r3, [sl]
 8018412:	ea49 0903 	orr.w	r9, r9, r3
 8018416:	f019 0f01 	tst.w	r9, #1
 801841a:	d10e      	bne.n	801843a <__gethex+0x33e>
 801841c:	f045 0510 	orr.w	r5, r5, #16
 8018420:	e032      	b.n	8018488 <__gethex+0x38c>
 8018422:	f04f 0901 	mov.w	r9, #1
 8018426:	e7d1      	b.n	80183cc <__gethex+0x2d0>
 8018428:	2501      	movs	r5, #1
 801842a:	e7e2      	b.n	80183f2 <__gethex+0x2f6>
 801842c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801842e:	f1c3 0301 	rsb	r3, r3, #1
 8018432:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018434:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018436:	2b00      	cmp	r3, #0
 8018438:	d0f0      	beq.n	801841c <__gethex+0x320>
 801843a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801843e:	f104 0314 	add.w	r3, r4, #20
 8018442:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018446:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801844a:	f04f 0c00 	mov.w	ip, #0
 801844e:	4618      	mov	r0, r3
 8018450:	f853 2b04 	ldr.w	r2, [r3], #4
 8018454:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018458:	d01b      	beq.n	8018492 <__gethex+0x396>
 801845a:	3201      	adds	r2, #1
 801845c:	6002      	str	r2, [r0, #0]
 801845e:	2d02      	cmp	r5, #2
 8018460:	f104 0314 	add.w	r3, r4, #20
 8018464:	d13c      	bne.n	80184e0 <__gethex+0x3e4>
 8018466:	f8d8 2000 	ldr.w	r2, [r8]
 801846a:	3a01      	subs	r2, #1
 801846c:	42b2      	cmp	r2, r6
 801846e:	d109      	bne.n	8018484 <__gethex+0x388>
 8018470:	1171      	asrs	r1, r6, #5
 8018472:	2201      	movs	r2, #1
 8018474:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018478:	f006 061f 	and.w	r6, r6, #31
 801847c:	fa02 f606 	lsl.w	r6, r2, r6
 8018480:	421e      	tst	r6, r3
 8018482:	d13a      	bne.n	80184fa <__gethex+0x3fe>
 8018484:	f045 0520 	orr.w	r5, r5, #32
 8018488:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801848a:	601c      	str	r4, [r3, #0]
 801848c:	9b02      	ldr	r3, [sp, #8]
 801848e:	601f      	str	r7, [r3, #0]
 8018490:	e6b0      	b.n	80181f4 <__gethex+0xf8>
 8018492:	4299      	cmp	r1, r3
 8018494:	f843 cc04 	str.w	ip, [r3, #-4]
 8018498:	d8d9      	bhi.n	801844e <__gethex+0x352>
 801849a:	68a3      	ldr	r3, [r4, #8]
 801849c:	459b      	cmp	fp, r3
 801849e:	db17      	blt.n	80184d0 <__gethex+0x3d4>
 80184a0:	6861      	ldr	r1, [r4, #4]
 80184a2:	9801      	ldr	r0, [sp, #4]
 80184a4:	3101      	adds	r1, #1
 80184a6:	f000 f90d 	bl	80186c4 <_Balloc>
 80184aa:	4681      	mov	r9, r0
 80184ac:	b918      	cbnz	r0, 80184b6 <__gethex+0x3ba>
 80184ae:	4b1a      	ldr	r3, [pc, #104]	@ (8018518 <__gethex+0x41c>)
 80184b0:	4602      	mov	r2, r0
 80184b2:	2184      	movs	r1, #132	@ 0x84
 80184b4:	e6c5      	b.n	8018242 <__gethex+0x146>
 80184b6:	6922      	ldr	r2, [r4, #16]
 80184b8:	3202      	adds	r2, #2
 80184ba:	f104 010c 	add.w	r1, r4, #12
 80184be:	0092      	lsls	r2, r2, #2
 80184c0:	300c      	adds	r0, #12
 80184c2:	f7fe fed9 	bl	8017278 <memcpy>
 80184c6:	4621      	mov	r1, r4
 80184c8:	9801      	ldr	r0, [sp, #4]
 80184ca:	f000 f93b 	bl	8018744 <_Bfree>
 80184ce:	464c      	mov	r4, r9
 80184d0:	6923      	ldr	r3, [r4, #16]
 80184d2:	1c5a      	adds	r2, r3, #1
 80184d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80184d8:	6122      	str	r2, [r4, #16]
 80184da:	2201      	movs	r2, #1
 80184dc:	615a      	str	r2, [r3, #20]
 80184de:	e7be      	b.n	801845e <__gethex+0x362>
 80184e0:	6922      	ldr	r2, [r4, #16]
 80184e2:	455a      	cmp	r2, fp
 80184e4:	dd0b      	ble.n	80184fe <__gethex+0x402>
 80184e6:	2101      	movs	r1, #1
 80184e8:	4620      	mov	r0, r4
 80184ea:	f7ff fd9f 	bl	801802c <rshift>
 80184ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80184f2:	3701      	adds	r7, #1
 80184f4:	42bb      	cmp	r3, r7
 80184f6:	f6ff aee0 	blt.w	80182ba <__gethex+0x1be>
 80184fa:	2501      	movs	r5, #1
 80184fc:	e7c2      	b.n	8018484 <__gethex+0x388>
 80184fe:	f016 061f 	ands.w	r6, r6, #31
 8018502:	d0fa      	beq.n	80184fa <__gethex+0x3fe>
 8018504:	4453      	add	r3, sl
 8018506:	f1c6 0620 	rsb	r6, r6, #32
 801850a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801850e:	f000 f9cb 	bl	80188a8 <__hi0bits>
 8018512:	42b0      	cmp	r0, r6
 8018514:	dbe7      	blt.n	80184e6 <__gethex+0x3ea>
 8018516:	e7f0      	b.n	80184fa <__gethex+0x3fe>
 8018518:	0801ab92 	.word	0x0801ab92

0801851c <L_shift>:
 801851c:	f1c2 0208 	rsb	r2, r2, #8
 8018520:	0092      	lsls	r2, r2, #2
 8018522:	b570      	push	{r4, r5, r6, lr}
 8018524:	f1c2 0620 	rsb	r6, r2, #32
 8018528:	6843      	ldr	r3, [r0, #4]
 801852a:	6804      	ldr	r4, [r0, #0]
 801852c:	fa03 f506 	lsl.w	r5, r3, r6
 8018530:	432c      	orrs	r4, r5
 8018532:	40d3      	lsrs	r3, r2
 8018534:	6004      	str	r4, [r0, #0]
 8018536:	f840 3f04 	str.w	r3, [r0, #4]!
 801853a:	4288      	cmp	r0, r1
 801853c:	d3f4      	bcc.n	8018528 <L_shift+0xc>
 801853e:	bd70      	pop	{r4, r5, r6, pc}

08018540 <__match>:
 8018540:	b530      	push	{r4, r5, lr}
 8018542:	6803      	ldr	r3, [r0, #0]
 8018544:	3301      	adds	r3, #1
 8018546:	f811 4b01 	ldrb.w	r4, [r1], #1
 801854a:	b914      	cbnz	r4, 8018552 <__match+0x12>
 801854c:	6003      	str	r3, [r0, #0]
 801854e:	2001      	movs	r0, #1
 8018550:	bd30      	pop	{r4, r5, pc}
 8018552:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018556:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801855a:	2d19      	cmp	r5, #25
 801855c:	bf98      	it	ls
 801855e:	3220      	addls	r2, #32
 8018560:	42a2      	cmp	r2, r4
 8018562:	d0f0      	beq.n	8018546 <__match+0x6>
 8018564:	2000      	movs	r0, #0
 8018566:	e7f3      	b.n	8018550 <__match+0x10>

08018568 <__hexnan>:
 8018568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801856c:	680b      	ldr	r3, [r1, #0]
 801856e:	6801      	ldr	r1, [r0, #0]
 8018570:	115e      	asrs	r6, r3, #5
 8018572:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018576:	f013 031f 	ands.w	r3, r3, #31
 801857a:	b087      	sub	sp, #28
 801857c:	bf18      	it	ne
 801857e:	3604      	addne	r6, #4
 8018580:	2500      	movs	r5, #0
 8018582:	1f37      	subs	r7, r6, #4
 8018584:	4682      	mov	sl, r0
 8018586:	4690      	mov	r8, r2
 8018588:	9301      	str	r3, [sp, #4]
 801858a:	f846 5c04 	str.w	r5, [r6, #-4]
 801858e:	46b9      	mov	r9, r7
 8018590:	463c      	mov	r4, r7
 8018592:	9502      	str	r5, [sp, #8]
 8018594:	46ab      	mov	fp, r5
 8018596:	784a      	ldrb	r2, [r1, #1]
 8018598:	1c4b      	adds	r3, r1, #1
 801859a:	9303      	str	r3, [sp, #12]
 801859c:	b342      	cbz	r2, 80185f0 <__hexnan+0x88>
 801859e:	4610      	mov	r0, r2
 80185a0:	9105      	str	r1, [sp, #20]
 80185a2:	9204      	str	r2, [sp, #16]
 80185a4:	f7ff fd94 	bl	80180d0 <__hexdig_fun>
 80185a8:	2800      	cmp	r0, #0
 80185aa:	d151      	bne.n	8018650 <__hexnan+0xe8>
 80185ac:	9a04      	ldr	r2, [sp, #16]
 80185ae:	9905      	ldr	r1, [sp, #20]
 80185b0:	2a20      	cmp	r2, #32
 80185b2:	d818      	bhi.n	80185e6 <__hexnan+0x7e>
 80185b4:	9b02      	ldr	r3, [sp, #8]
 80185b6:	459b      	cmp	fp, r3
 80185b8:	dd13      	ble.n	80185e2 <__hexnan+0x7a>
 80185ba:	454c      	cmp	r4, r9
 80185bc:	d206      	bcs.n	80185cc <__hexnan+0x64>
 80185be:	2d07      	cmp	r5, #7
 80185c0:	dc04      	bgt.n	80185cc <__hexnan+0x64>
 80185c2:	462a      	mov	r2, r5
 80185c4:	4649      	mov	r1, r9
 80185c6:	4620      	mov	r0, r4
 80185c8:	f7ff ffa8 	bl	801851c <L_shift>
 80185cc:	4544      	cmp	r4, r8
 80185ce:	d952      	bls.n	8018676 <__hexnan+0x10e>
 80185d0:	2300      	movs	r3, #0
 80185d2:	f1a4 0904 	sub.w	r9, r4, #4
 80185d6:	f844 3c04 	str.w	r3, [r4, #-4]
 80185da:	f8cd b008 	str.w	fp, [sp, #8]
 80185de:	464c      	mov	r4, r9
 80185e0:	461d      	mov	r5, r3
 80185e2:	9903      	ldr	r1, [sp, #12]
 80185e4:	e7d7      	b.n	8018596 <__hexnan+0x2e>
 80185e6:	2a29      	cmp	r2, #41	@ 0x29
 80185e8:	d157      	bne.n	801869a <__hexnan+0x132>
 80185ea:	3102      	adds	r1, #2
 80185ec:	f8ca 1000 	str.w	r1, [sl]
 80185f0:	f1bb 0f00 	cmp.w	fp, #0
 80185f4:	d051      	beq.n	801869a <__hexnan+0x132>
 80185f6:	454c      	cmp	r4, r9
 80185f8:	d206      	bcs.n	8018608 <__hexnan+0xa0>
 80185fa:	2d07      	cmp	r5, #7
 80185fc:	dc04      	bgt.n	8018608 <__hexnan+0xa0>
 80185fe:	462a      	mov	r2, r5
 8018600:	4649      	mov	r1, r9
 8018602:	4620      	mov	r0, r4
 8018604:	f7ff ff8a 	bl	801851c <L_shift>
 8018608:	4544      	cmp	r4, r8
 801860a:	d936      	bls.n	801867a <__hexnan+0x112>
 801860c:	f1a8 0204 	sub.w	r2, r8, #4
 8018610:	4623      	mov	r3, r4
 8018612:	f853 1b04 	ldr.w	r1, [r3], #4
 8018616:	f842 1f04 	str.w	r1, [r2, #4]!
 801861a:	429f      	cmp	r7, r3
 801861c:	d2f9      	bcs.n	8018612 <__hexnan+0xaa>
 801861e:	1b3b      	subs	r3, r7, r4
 8018620:	f023 0303 	bic.w	r3, r3, #3
 8018624:	3304      	adds	r3, #4
 8018626:	3401      	adds	r4, #1
 8018628:	3e03      	subs	r6, #3
 801862a:	42b4      	cmp	r4, r6
 801862c:	bf88      	it	hi
 801862e:	2304      	movhi	r3, #4
 8018630:	4443      	add	r3, r8
 8018632:	2200      	movs	r2, #0
 8018634:	f843 2b04 	str.w	r2, [r3], #4
 8018638:	429f      	cmp	r7, r3
 801863a:	d2fb      	bcs.n	8018634 <__hexnan+0xcc>
 801863c:	683b      	ldr	r3, [r7, #0]
 801863e:	b91b      	cbnz	r3, 8018648 <__hexnan+0xe0>
 8018640:	4547      	cmp	r7, r8
 8018642:	d128      	bne.n	8018696 <__hexnan+0x12e>
 8018644:	2301      	movs	r3, #1
 8018646:	603b      	str	r3, [r7, #0]
 8018648:	2005      	movs	r0, #5
 801864a:	b007      	add	sp, #28
 801864c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018650:	3501      	adds	r5, #1
 8018652:	2d08      	cmp	r5, #8
 8018654:	f10b 0b01 	add.w	fp, fp, #1
 8018658:	dd06      	ble.n	8018668 <__hexnan+0x100>
 801865a:	4544      	cmp	r4, r8
 801865c:	d9c1      	bls.n	80185e2 <__hexnan+0x7a>
 801865e:	2300      	movs	r3, #0
 8018660:	f844 3c04 	str.w	r3, [r4, #-4]
 8018664:	2501      	movs	r5, #1
 8018666:	3c04      	subs	r4, #4
 8018668:	6822      	ldr	r2, [r4, #0]
 801866a:	f000 000f 	and.w	r0, r0, #15
 801866e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018672:	6020      	str	r0, [r4, #0]
 8018674:	e7b5      	b.n	80185e2 <__hexnan+0x7a>
 8018676:	2508      	movs	r5, #8
 8018678:	e7b3      	b.n	80185e2 <__hexnan+0x7a>
 801867a:	9b01      	ldr	r3, [sp, #4]
 801867c:	2b00      	cmp	r3, #0
 801867e:	d0dd      	beq.n	801863c <__hexnan+0xd4>
 8018680:	f1c3 0320 	rsb	r3, r3, #32
 8018684:	f04f 32ff 	mov.w	r2, #4294967295
 8018688:	40da      	lsrs	r2, r3
 801868a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801868e:	4013      	ands	r3, r2
 8018690:	f846 3c04 	str.w	r3, [r6, #-4]
 8018694:	e7d2      	b.n	801863c <__hexnan+0xd4>
 8018696:	3f04      	subs	r7, #4
 8018698:	e7d0      	b.n	801863c <__hexnan+0xd4>
 801869a:	2004      	movs	r0, #4
 801869c:	e7d5      	b.n	801864a <__hexnan+0xe2>

0801869e <__ascii_mbtowc>:
 801869e:	b082      	sub	sp, #8
 80186a0:	b901      	cbnz	r1, 80186a4 <__ascii_mbtowc+0x6>
 80186a2:	a901      	add	r1, sp, #4
 80186a4:	b142      	cbz	r2, 80186b8 <__ascii_mbtowc+0x1a>
 80186a6:	b14b      	cbz	r3, 80186bc <__ascii_mbtowc+0x1e>
 80186a8:	7813      	ldrb	r3, [r2, #0]
 80186aa:	600b      	str	r3, [r1, #0]
 80186ac:	7812      	ldrb	r2, [r2, #0]
 80186ae:	1e10      	subs	r0, r2, #0
 80186b0:	bf18      	it	ne
 80186b2:	2001      	movne	r0, #1
 80186b4:	b002      	add	sp, #8
 80186b6:	4770      	bx	lr
 80186b8:	4610      	mov	r0, r2
 80186ba:	e7fb      	b.n	80186b4 <__ascii_mbtowc+0x16>
 80186bc:	f06f 0001 	mvn.w	r0, #1
 80186c0:	e7f8      	b.n	80186b4 <__ascii_mbtowc+0x16>
	...

080186c4 <_Balloc>:
 80186c4:	b570      	push	{r4, r5, r6, lr}
 80186c6:	69c6      	ldr	r6, [r0, #28]
 80186c8:	4604      	mov	r4, r0
 80186ca:	460d      	mov	r5, r1
 80186cc:	b976      	cbnz	r6, 80186ec <_Balloc+0x28>
 80186ce:	2010      	movs	r0, #16
 80186d0:	f7fd f8ba 	bl	8015848 <malloc>
 80186d4:	4602      	mov	r2, r0
 80186d6:	61e0      	str	r0, [r4, #28]
 80186d8:	b920      	cbnz	r0, 80186e4 <_Balloc+0x20>
 80186da:	4b18      	ldr	r3, [pc, #96]	@ (801873c <_Balloc+0x78>)
 80186dc:	4818      	ldr	r0, [pc, #96]	@ (8018740 <_Balloc+0x7c>)
 80186de:	216b      	movs	r1, #107	@ 0x6b
 80186e0:	f7fe fde2 	bl	80172a8 <__assert_func>
 80186e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80186e8:	6006      	str	r6, [r0, #0]
 80186ea:	60c6      	str	r6, [r0, #12]
 80186ec:	69e6      	ldr	r6, [r4, #28]
 80186ee:	68f3      	ldr	r3, [r6, #12]
 80186f0:	b183      	cbz	r3, 8018714 <_Balloc+0x50>
 80186f2:	69e3      	ldr	r3, [r4, #28]
 80186f4:	68db      	ldr	r3, [r3, #12]
 80186f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80186fa:	b9b8      	cbnz	r0, 801872c <_Balloc+0x68>
 80186fc:	2101      	movs	r1, #1
 80186fe:	fa01 f605 	lsl.w	r6, r1, r5
 8018702:	1d72      	adds	r2, r6, #5
 8018704:	0092      	lsls	r2, r2, #2
 8018706:	4620      	mov	r0, r4
 8018708:	f000 fd59 	bl	80191be <_calloc_r>
 801870c:	b160      	cbz	r0, 8018728 <_Balloc+0x64>
 801870e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018712:	e00e      	b.n	8018732 <_Balloc+0x6e>
 8018714:	2221      	movs	r2, #33	@ 0x21
 8018716:	2104      	movs	r1, #4
 8018718:	4620      	mov	r0, r4
 801871a:	f000 fd50 	bl	80191be <_calloc_r>
 801871e:	69e3      	ldr	r3, [r4, #28]
 8018720:	60f0      	str	r0, [r6, #12]
 8018722:	68db      	ldr	r3, [r3, #12]
 8018724:	2b00      	cmp	r3, #0
 8018726:	d1e4      	bne.n	80186f2 <_Balloc+0x2e>
 8018728:	2000      	movs	r0, #0
 801872a:	bd70      	pop	{r4, r5, r6, pc}
 801872c:	6802      	ldr	r2, [r0, #0]
 801872e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018732:	2300      	movs	r3, #0
 8018734:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018738:	e7f7      	b.n	801872a <_Balloc+0x66>
 801873a:	bf00      	nop
 801873c:	0801aa44 	.word	0x0801aa44
 8018740:	0801ac03 	.word	0x0801ac03

08018744 <_Bfree>:
 8018744:	b570      	push	{r4, r5, r6, lr}
 8018746:	69c6      	ldr	r6, [r0, #28]
 8018748:	4605      	mov	r5, r0
 801874a:	460c      	mov	r4, r1
 801874c:	b976      	cbnz	r6, 801876c <_Bfree+0x28>
 801874e:	2010      	movs	r0, #16
 8018750:	f7fd f87a 	bl	8015848 <malloc>
 8018754:	4602      	mov	r2, r0
 8018756:	61e8      	str	r0, [r5, #28]
 8018758:	b920      	cbnz	r0, 8018764 <_Bfree+0x20>
 801875a:	4b09      	ldr	r3, [pc, #36]	@ (8018780 <_Bfree+0x3c>)
 801875c:	4809      	ldr	r0, [pc, #36]	@ (8018784 <_Bfree+0x40>)
 801875e:	218f      	movs	r1, #143	@ 0x8f
 8018760:	f7fe fda2 	bl	80172a8 <__assert_func>
 8018764:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018768:	6006      	str	r6, [r0, #0]
 801876a:	60c6      	str	r6, [r0, #12]
 801876c:	b13c      	cbz	r4, 801877e <_Bfree+0x3a>
 801876e:	69eb      	ldr	r3, [r5, #28]
 8018770:	6862      	ldr	r2, [r4, #4]
 8018772:	68db      	ldr	r3, [r3, #12]
 8018774:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018778:	6021      	str	r1, [r4, #0]
 801877a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801877e:	bd70      	pop	{r4, r5, r6, pc}
 8018780:	0801aa44 	.word	0x0801aa44
 8018784:	0801ac03 	.word	0x0801ac03

08018788 <__multadd>:
 8018788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801878c:	690d      	ldr	r5, [r1, #16]
 801878e:	4607      	mov	r7, r0
 8018790:	460c      	mov	r4, r1
 8018792:	461e      	mov	r6, r3
 8018794:	f101 0c14 	add.w	ip, r1, #20
 8018798:	2000      	movs	r0, #0
 801879a:	f8dc 3000 	ldr.w	r3, [ip]
 801879e:	b299      	uxth	r1, r3
 80187a0:	fb02 6101 	mla	r1, r2, r1, r6
 80187a4:	0c1e      	lsrs	r6, r3, #16
 80187a6:	0c0b      	lsrs	r3, r1, #16
 80187a8:	fb02 3306 	mla	r3, r2, r6, r3
 80187ac:	b289      	uxth	r1, r1
 80187ae:	3001      	adds	r0, #1
 80187b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80187b4:	4285      	cmp	r5, r0
 80187b6:	f84c 1b04 	str.w	r1, [ip], #4
 80187ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80187be:	dcec      	bgt.n	801879a <__multadd+0x12>
 80187c0:	b30e      	cbz	r6, 8018806 <__multadd+0x7e>
 80187c2:	68a3      	ldr	r3, [r4, #8]
 80187c4:	42ab      	cmp	r3, r5
 80187c6:	dc19      	bgt.n	80187fc <__multadd+0x74>
 80187c8:	6861      	ldr	r1, [r4, #4]
 80187ca:	4638      	mov	r0, r7
 80187cc:	3101      	adds	r1, #1
 80187ce:	f7ff ff79 	bl	80186c4 <_Balloc>
 80187d2:	4680      	mov	r8, r0
 80187d4:	b928      	cbnz	r0, 80187e2 <__multadd+0x5a>
 80187d6:	4602      	mov	r2, r0
 80187d8:	4b0c      	ldr	r3, [pc, #48]	@ (801880c <__multadd+0x84>)
 80187da:	480d      	ldr	r0, [pc, #52]	@ (8018810 <__multadd+0x88>)
 80187dc:	21ba      	movs	r1, #186	@ 0xba
 80187de:	f7fe fd63 	bl	80172a8 <__assert_func>
 80187e2:	6922      	ldr	r2, [r4, #16]
 80187e4:	3202      	adds	r2, #2
 80187e6:	f104 010c 	add.w	r1, r4, #12
 80187ea:	0092      	lsls	r2, r2, #2
 80187ec:	300c      	adds	r0, #12
 80187ee:	f7fe fd43 	bl	8017278 <memcpy>
 80187f2:	4621      	mov	r1, r4
 80187f4:	4638      	mov	r0, r7
 80187f6:	f7ff ffa5 	bl	8018744 <_Bfree>
 80187fa:	4644      	mov	r4, r8
 80187fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018800:	3501      	adds	r5, #1
 8018802:	615e      	str	r6, [r3, #20]
 8018804:	6125      	str	r5, [r4, #16]
 8018806:	4620      	mov	r0, r4
 8018808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801880c:	0801ab92 	.word	0x0801ab92
 8018810:	0801ac03 	.word	0x0801ac03

08018814 <__s2b>:
 8018814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018818:	460c      	mov	r4, r1
 801881a:	4615      	mov	r5, r2
 801881c:	461f      	mov	r7, r3
 801881e:	2209      	movs	r2, #9
 8018820:	3308      	adds	r3, #8
 8018822:	4606      	mov	r6, r0
 8018824:	fb93 f3f2 	sdiv	r3, r3, r2
 8018828:	2100      	movs	r1, #0
 801882a:	2201      	movs	r2, #1
 801882c:	429a      	cmp	r2, r3
 801882e:	db09      	blt.n	8018844 <__s2b+0x30>
 8018830:	4630      	mov	r0, r6
 8018832:	f7ff ff47 	bl	80186c4 <_Balloc>
 8018836:	b940      	cbnz	r0, 801884a <__s2b+0x36>
 8018838:	4602      	mov	r2, r0
 801883a:	4b19      	ldr	r3, [pc, #100]	@ (80188a0 <__s2b+0x8c>)
 801883c:	4819      	ldr	r0, [pc, #100]	@ (80188a4 <__s2b+0x90>)
 801883e:	21d3      	movs	r1, #211	@ 0xd3
 8018840:	f7fe fd32 	bl	80172a8 <__assert_func>
 8018844:	0052      	lsls	r2, r2, #1
 8018846:	3101      	adds	r1, #1
 8018848:	e7f0      	b.n	801882c <__s2b+0x18>
 801884a:	9b08      	ldr	r3, [sp, #32]
 801884c:	6143      	str	r3, [r0, #20]
 801884e:	2d09      	cmp	r5, #9
 8018850:	f04f 0301 	mov.w	r3, #1
 8018854:	6103      	str	r3, [r0, #16]
 8018856:	dd16      	ble.n	8018886 <__s2b+0x72>
 8018858:	f104 0909 	add.w	r9, r4, #9
 801885c:	46c8      	mov	r8, r9
 801885e:	442c      	add	r4, r5
 8018860:	f818 3b01 	ldrb.w	r3, [r8], #1
 8018864:	4601      	mov	r1, r0
 8018866:	3b30      	subs	r3, #48	@ 0x30
 8018868:	220a      	movs	r2, #10
 801886a:	4630      	mov	r0, r6
 801886c:	f7ff ff8c 	bl	8018788 <__multadd>
 8018870:	45a0      	cmp	r8, r4
 8018872:	d1f5      	bne.n	8018860 <__s2b+0x4c>
 8018874:	f1a5 0408 	sub.w	r4, r5, #8
 8018878:	444c      	add	r4, r9
 801887a:	1b2d      	subs	r5, r5, r4
 801887c:	1963      	adds	r3, r4, r5
 801887e:	42bb      	cmp	r3, r7
 8018880:	db04      	blt.n	801888c <__s2b+0x78>
 8018882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018886:	340a      	adds	r4, #10
 8018888:	2509      	movs	r5, #9
 801888a:	e7f6      	b.n	801887a <__s2b+0x66>
 801888c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018890:	4601      	mov	r1, r0
 8018892:	3b30      	subs	r3, #48	@ 0x30
 8018894:	220a      	movs	r2, #10
 8018896:	4630      	mov	r0, r6
 8018898:	f7ff ff76 	bl	8018788 <__multadd>
 801889c:	e7ee      	b.n	801887c <__s2b+0x68>
 801889e:	bf00      	nop
 80188a0:	0801ab92 	.word	0x0801ab92
 80188a4:	0801ac03 	.word	0x0801ac03

080188a8 <__hi0bits>:
 80188a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80188ac:	4603      	mov	r3, r0
 80188ae:	bf36      	itet	cc
 80188b0:	0403      	lslcc	r3, r0, #16
 80188b2:	2000      	movcs	r0, #0
 80188b4:	2010      	movcc	r0, #16
 80188b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80188ba:	bf3c      	itt	cc
 80188bc:	021b      	lslcc	r3, r3, #8
 80188be:	3008      	addcc	r0, #8
 80188c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80188c4:	bf3c      	itt	cc
 80188c6:	011b      	lslcc	r3, r3, #4
 80188c8:	3004      	addcc	r0, #4
 80188ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80188ce:	bf3c      	itt	cc
 80188d0:	009b      	lslcc	r3, r3, #2
 80188d2:	3002      	addcc	r0, #2
 80188d4:	2b00      	cmp	r3, #0
 80188d6:	db05      	blt.n	80188e4 <__hi0bits+0x3c>
 80188d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80188dc:	f100 0001 	add.w	r0, r0, #1
 80188e0:	bf08      	it	eq
 80188e2:	2020      	moveq	r0, #32
 80188e4:	4770      	bx	lr

080188e6 <__lo0bits>:
 80188e6:	6803      	ldr	r3, [r0, #0]
 80188e8:	4602      	mov	r2, r0
 80188ea:	f013 0007 	ands.w	r0, r3, #7
 80188ee:	d00b      	beq.n	8018908 <__lo0bits+0x22>
 80188f0:	07d9      	lsls	r1, r3, #31
 80188f2:	d421      	bmi.n	8018938 <__lo0bits+0x52>
 80188f4:	0798      	lsls	r0, r3, #30
 80188f6:	bf49      	itett	mi
 80188f8:	085b      	lsrmi	r3, r3, #1
 80188fa:	089b      	lsrpl	r3, r3, #2
 80188fc:	2001      	movmi	r0, #1
 80188fe:	6013      	strmi	r3, [r2, #0]
 8018900:	bf5c      	itt	pl
 8018902:	6013      	strpl	r3, [r2, #0]
 8018904:	2002      	movpl	r0, #2
 8018906:	4770      	bx	lr
 8018908:	b299      	uxth	r1, r3
 801890a:	b909      	cbnz	r1, 8018910 <__lo0bits+0x2a>
 801890c:	0c1b      	lsrs	r3, r3, #16
 801890e:	2010      	movs	r0, #16
 8018910:	b2d9      	uxtb	r1, r3
 8018912:	b909      	cbnz	r1, 8018918 <__lo0bits+0x32>
 8018914:	3008      	adds	r0, #8
 8018916:	0a1b      	lsrs	r3, r3, #8
 8018918:	0719      	lsls	r1, r3, #28
 801891a:	bf04      	itt	eq
 801891c:	091b      	lsreq	r3, r3, #4
 801891e:	3004      	addeq	r0, #4
 8018920:	0799      	lsls	r1, r3, #30
 8018922:	bf04      	itt	eq
 8018924:	089b      	lsreq	r3, r3, #2
 8018926:	3002      	addeq	r0, #2
 8018928:	07d9      	lsls	r1, r3, #31
 801892a:	d403      	bmi.n	8018934 <__lo0bits+0x4e>
 801892c:	085b      	lsrs	r3, r3, #1
 801892e:	f100 0001 	add.w	r0, r0, #1
 8018932:	d003      	beq.n	801893c <__lo0bits+0x56>
 8018934:	6013      	str	r3, [r2, #0]
 8018936:	4770      	bx	lr
 8018938:	2000      	movs	r0, #0
 801893a:	4770      	bx	lr
 801893c:	2020      	movs	r0, #32
 801893e:	4770      	bx	lr

08018940 <__i2b>:
 8018940:	b510      	push	{r4, lr}
 8018942:	460c      	mov	r4, r1
 8018944:	2101      	movs	r1, #1
 8018946:	f7ff febd 	bl	80186c4 <_Balloc>
 801894a:	4602      	mov	r2, r0
 801894c:	b928      	cbnz	r0, 801895a <__i2b+0x1a>
 801894e:	4b05      	ldr	r3, [pc, #20]	@ (8018964 <__i2b+0x24>)
 8018950:	4805      	ldr	r0, [pc, #20]	@ (8018968 <__i2b+0x28>)
 8018952:	f240 1145 	movw	r1, #325	@ 0x145
 8018956:	f7fe fca7 	bl	80172a8 <__assert_func>
 801895a:	2301      	movs	r3, #1
 801895c:	6144      	str	r4, [r0, #20]
 801895e:	6103      	str	r3, [r0, #16]
 8018960:	bd10      	pop	{r4, pc}
 8018962:	bf00      	nop
 8018964:	0801ab92 	.word	0x0801ab92
 8018968:	0801ac03 	.word	0x0801ac03

0801896c <__multiply>:
 801896c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018970:	4617      	mov	r7, r2
 8018972:	690a      	ldr	r2, [r1, #16]
 8018974:	693b      	ldr	r3, [r7, #16]
 8018976:	429a      	cmp	r2, r3
 8018978:	bfa8      	it	ge
 801897a:	463b      	movge	r3, r7
 801897c:	4689      	mov	r9, r1
 801897e:	bfa4      	itt	ge
 8018980:	460f      	movge	r7, r1
 8018982:	4699      	movge	r9, r3
 8018984:	693d      	ldr	r5, [r7, #16]
 8018986:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801898a:	68bb      	ldr	r3, [r7, #8]
 801898c:	6879      	ldr	r1, [r7, #4]
 801898e:	eb05 060a 	add.w	r6, r5, sl
 8018992:	42b3      	cmp	r3, r6
 8018994:	b085      	sub	sp, #20
 8018996:	bfb8      	it	lt
 8018998:	3101      	addlt	r1, #1
 801899a:	f7ff fe93 	bl	80186c4 <_Balloc>
 801899e:	b930      	cbnz	r0, 80189ae <__multiply+0x42>
 80189a0:	4602      	mov	r2, r0
 80189a2:	4b41      	ldr	r3, [pc, #260]	@ (8018aa8 <__multiply+0x13c>)
 80189a4:	4841      	ldr	r0, [pc, #260]	@ (8018aac <__multiply+0x140>)
 80189a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80189aa:	f7fe fc7d 	bl	80172a8 <__assert_func>
 80189ae:	f100 0414 	add.w	r4, r0, #20
 80189b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80189b6:	4623      	mov	r3, r4
 80189b8:	2200      	movs	r2, #0
 80189ba:	4573      	cmp	r3, lr
 80189bc:	d320      	bcc.n	8018a00 <__multiply+0x94>
 80189be:	f107 0814 	add.w	r8, r7, #20
 80189c2:	f109 0114 	add.w	r1, r9, #20
 80189c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80189ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80189ce:	9302      	str	r3, [sp, #8]
 80189d0:	1beb      	subs	r3, r5, r7
 80189d2:	3b15      	subs	r3, #21
 80189d4:	f023 0303 	bic.w	r3, r3, #3
 80189d8:	3304      	adds	r3, #4
 80189da:	3715      	adds	r7, #21
 80189dc:	42bd      	cmp	r5, r7
 80189de:	bf38      	it	cc
 80189e0:	2304      	movcc	r3, #4
 80189e2:	9301      	str	r3, [sp, #4]
 80189e4:	9b02      	ldr	r3, [sp, #8]
 80189e6:	9103      	str	r1, [sp, #12]
 80189e8:	428b      	cmp	r3, r1
 80189ea:	d80c      	bhi.n	8018a06 <__multiply+0x9a>
 80189ec:	2e00      	cmp	r6, #0
 80189ee:	dd03      	ble.n	80189f8 <__multiply+0x8c>
 80189f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80189f4:	2b00      	cmp	r3, #0
 80189f6:	d055      	beq.n	8018aa4 <__multiply+0x138>
 80189f8:	6106      	str	r6, [r0, #16]
 80189fa:	b005      	add	sp, #20
 80189fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a00:	f843 2b04 	str.w	r2, [r3], #4
 8018a04:	e7d9      	b.n	80189ba <__multiply+0x4e>
 8018a06:	f8b1 a000 	ldrh.w	sl, [r1]
 8018a0a:	f1ba 0f00 	cmp.w	sl, #0
 8018a0e:	d01f      	beq.n	8018a50 <__multiply+0xe4>
 8018a10:	46c4      	mov	ip, r8
 8018a12:	46a1      	mov	r9, r4
 8018a14:	2700      	movs	r7, #0
 8018a16:	f85c 2b04 	ldr.w	r2, [ip], #4
 8018a1a:	f8d9 3000 	ldr.w	r3, [r9]
 8018a1e:	fa1f fb82 	uxth.w	fp, r2
 8018a22:	b29b      	uxth	r3, r3
 8018a24:	fb0a 330b 	mla	r3, sl, fp, r3
 8018a28:	443b      	add	r3, r7
 8018a2a:	f8d9 7000 	ldr.w	r7, [r9]
 8018a2e:	0c12      	lsrs	r2, r2, #16
 8018a30:	0c3f      	lsrs	r7, r7, #16
 8018a32:	fb0a 7202 	mla	r2, sl, r2, r7
 8018a36:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8018a3a:	b29b      	uxth	r3, r3
 8018a3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018a40:	4565      	cmp	r5, ip
 8018a42:	f849 3b04 	str.w	r3, [r9], #4
 8018a46:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8018a4a:	d8e4      	bhi.n	8018a16 <__multiply+0xaa>
 8018a4c:	9b01      	ldr	r3, [sp, #4]
 8018a4e:	50e7      	str	r7, [r4, r3]
 8018a50:	9b03      	ldr	r3, [sp, #12]
 8018a52:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8018a56:	3104      	adds	r1, #4
 8018a58:	f1b9 0f00 	cmp.w	r9, #0
 8018a5c:	d020      	beq.n	8018aa0 <__multiply+0x134>
 8018a5e:	6823      	ldr	r3, [r4, #0]
 8018a60:	4647      	mov	r7, r8
 8018a62:	46a4      	mov	ip, r4
 8018a64:	f04f 0a00 	mov.w	sl, #0
 8018a68:	f8b7 b000 	ldrh.w	fp, [r7]
 8018a6c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8018a70:	fb09 220b 	mla	r2, r9, fp, r2
 8018a74:	4452      	add	r2, sl
 8018a76:	b29b      	uxth	r3, r3
 8018a78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018a7c:	f84c 3b04 	str.w	r3, [ip], #4
 8018a80:	f857 3b04 	ldr.w	r3, [r7], #4
 8018a84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018a88:	f8bc 3000 	ldrh.w	r3, [ip]
 8018a8c:	fb09 330a 	mla	r3, r9, sl, r3
 8018a90:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8018a94:	42bd      	cmp	r5, r7
 8018a96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018a9a:	d8e5      	bhi.n	8018a68 <__multiply+0xfc>
 8018a9c:	9a01      	ldr	r2, [sp, #4]
 8018a9e:	50a3      	str	r3, [r4, r2]
 8018aa0:	3404      	adds	r4, #4
 8018aa2:	e79f      	b.n	80189e4 <__multiply+0x78>
 8018aa4:	3e01      	subs	r6, #1
 8018aa6:	e7a1      	b.n	80189ec <__multiply+0x80>
 8018aa8:	0801ab92 	.word	0x0801ab92
 8018aac:	0801ac03 	.word	0x0801ac03

08018ab0 <__pow5mult>:
 8018ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ab4:	4615      	mov	r5, r2
 8018ab6:	f012 0203 	ands.w	r2, r2, #3
 8018aba:	4607      	mov	r7, r0
 8018abc:	460e      	mov	r6, r1
 8018abe:	d007      	beq.n	8018ad0 <__pow5mult+0x20>
 8018ac0:	4c25      	ldr	r4, [pc, #148]	@ (8018b58 <__pow5mult+0xa8>)
 8018ac2:	3a01      	subs	r2, #1
 8018ac4:	2300      	movs	r3, #0
 8018ac6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018aca:	f7ff fe5d 	bl	8018788 <__multadd>
 8018ace:	4606      	mov	r6, r0
 8018ad0:	10ad      	asrs	r5, r5, #2
 8018ad2:	d03d      	beq.n	8018b50 <__pow5mult+0xa0>
 8018ad4:	69fc      	ldr	r4, [r7, #28]
 8018ad6:	b97c      	cbnz	r4, 8018af8 <__pow5mult+0x48>
 8018ad8:	2010      	movs	r0, #16
 8018ada:	f7fc feb5 	bl	8015848 <malloc>
 8018ade:	4602      	mov	r2, r0
 8018ae0:	61f8      	str	r0, [r7, #28]
 8018ae2:	b928      	cbnz	r0, 8018af0 <__pow5mult+0x40>
 8018ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8018b5c <__pow5mult+0xac>)
 8018ae6:	481e      	ldr	r0, [pc, #120]	@ (8018b60 <__pow5mult+0xb0>)
 8018ae8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8018aec:	f7fe fbdc 	bl	80172a8 <__assert_func>
 8018af0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018af4:	6004      	str	r4, [r0, #0]
 8018af6:	60c4      	str	r4, [r0, #12]
 8018af8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8018afc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018b00:	b94c      	cbnz	r4, 8018b16 <__pow5mult+0x66>
 8018b02:	f240 2171 	movw	r1, #625	@ 0x271
 8018b06:	4638      	mov	r0, r7
 8018b08:	f7ff ff1a 	bl	8018940 <__i2b>
 8018b0c:	2300      	movs	r3, #0
 8018b0e:	f8c8 0008 	str.w	r0, [r8, #8]
 8018b12:	4604      	mov	r4, r0
 8018b14:	6003      	str	r3, [r0, #0]
 8018b16:	f04f 0900 	mov.w	r9, #0
 8018b1a:	07eb      	lsls	r3, r5, #31
 8018b1c:	d50a      	bpl.n	8018b34 <__pow5mult+0x84>
 8018b1e:	4631      	mov	r1, r6
 8018b20:	4622      	mov	r2, r4
 8018b22:	4638      	mov	r0, r7
 8018b24:	f7ff ff22 	bl	801896c <__multiply>
 8018b28:	4631      	mov	r1, r6
 8018b2a:	4680      	mov	r8, r0
 8018b2c:	4638      	mov	r0, r7
 8018b2e:	f7ff fe09 	bl	8018744 <_Bfree>
 8018b32:	4646      	mov	r6, r8
 8018b34:	106d      	asrs	r5, r5, #1
 8018b36:	d00b      	beq.n	8018b50 <__pow5mult+0xa0>
 8018b38:	6820      	ldr	r0, [r4, #0]
 8018b3a:	b938      	cbnz	r0, 8018b4c <__pow5mult+0x9c>
 8018b3c:	4622      	mov	r2, r4
 8018b3e:	4621      	mov	r1, r4
 8018b40:	4638      	mov	r0, r7
 8018b42:	f7ff ff13 	bl	801896c <__multiply>
 8018b46:	6020      	str	r0, [r4, #0]
 8018b48:	f8c0 9000 	str.w	r9, [r0]
 8018b4c:	4604      	mov	r4, r0
 8018b4e:	e7e4      	b.n	8018b1a <__pow5mult+0x6a>
 8018b50:	4630      	mov	r0, r6
 8018b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b56:	bf00      	nop
 8018b58:	0801adc4 	.word	0x0801adc4
 8018b5c:	0801aa44 	.word	0x0801aa44
 8018b60:	0801ac03 	.word	0x0801ac03

08018b64 <__lshift>:
 8018b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b68:	460c      	mov	r4, r1
 8018b6a:	6849      	ldr	r1, [r1, #4]
 8018b6c:	6923      	ldr	r3, [r4, #16]
 8018b6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8018b72:	68a3      	ldr	r3, [r4, #8]
 8018b74:	4607      	mov	r7, r0
 8018b76:	4691      	mov	r9, r2
 8018b78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018b7c:	f108 0601 	add.w	r6, r8, #1
 8018b80:	42b3      	cmp	r3, r6
 8018b82:	db0b      	blt.n	8018b9c <__lshift+0x38>
 8018b84:	4638      	mov	r0, r7
 8018b86:	f7ff fd9d 	bl	80186c4 <_Balloc>
 8018b8a:	4605      	mov	r5, r0
 8018b8c:	b948      	cbnz	r0, 8018ba2 <__lshift+0x3e>
 8018b8e:	4602      	mov	r2, r0
 8018b90:	4b28      	ldr	r3, [pc, #160]	@ (8018c34 <__lshift+0xd0>)
 8018b92:	4829      	ldr	r0, [pc, #164]	@ (8018c38 <__lshift+0xd4>)
 8018b94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8018b98:	f7fe fb86 	bl	80172a8 <__assert_func>
 8018b9c:	3101      	adds	r1, #1
 8018b9e:	005b      	lsls	r3, r3, #1
 8018ba0:	e7ee      	b.n	8018b80 <__lshift+0x1c>
 8018ba2:	2300      	movs	r3, #0
 8018ba4:	f100 0114 	add.w	r1, r0, #20
 8018ba8:	f100 0210 	add.w	r2, r0, #16
 8018bac:	4618      	mov	r0, r3
 8018bae:	4553      	cmp	r3, sl
 8018bb0:	db33      	blt.n	8018c1a <__lshift+0xb6>
 8018bb2:	6920      	ldr	r0, [r4, #16]
 8018bb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018bb8:	f104 0314 	add.w	r3, r4, #20
 8018bbc:	f019 091f 	ands.w	r9, r9, #31
 8018bc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018bc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018bc8:	d02b      	beq.n	8018c22 <__lshift+0xbe>
 8018bca:	f1c9 0e20 	rsb	lr, r9, #32
 8018bce:	468a      	mov	sl, r1
 8018bd0:	2200      	movs	r2, #0
 8018bd2:	6818      	ldr	r0, [r3, #0]
 8018bd4:	fa00 f009 	lsl.w	r0, r0, r9
 8018bd8:	4310      	orrs	r0, r2
 8018bda:	f84a 0b04 	str.w	r0, [sl], #4
 8018bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8018be2:	459c      	cmp	ip, r3
 8018be4:	fa22 f20e 	lsr.w	r2, r2, lr
 8018be8:	d8f3      	bhi.n	8018bd2 <__lshift+0x6e>
 8018bea:	ebac 0304 	sub.w	r3, ip, r4
 8018bee:	3b15      	subs	r3, #21
 8018bf0:	f023 0303 	bic.w	r3, r3, #3
 8018bf4:	3304      	adds	r3, #4
 8018bf6:	f104 0015 	add.w	r0, r4, #21
 8018bfa:	4560      	cmp	r0, ip
 8018bfc:	bf88      	it	hi
 8018bfe:	2304      	movhi	r3, #4
 8018c00:	50ca      	str	r2, [r1, r3]
 8018c02:	b10a      	cbz	r2, 8018c08 <__lshift+0xa4>
 8018c04:	f108 0602 	add.w	r6, r8, #2
 8018c08:	3e01      	subs	r6, #1
 8018c0a:	4638      	mov	r0, r7
 8018c0c:	612e      	str	r6, [r5, #16]
 8018c0e:	4621      	mov	r1, r4
 8018c10:	f7ff fd98 	bl	8018744 <_Bfree>
 8018c14:	4628      	mov	r0, r5
 8018c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8018c1e:	3301      	adds	r3, #1
 8018c20:	e7c5      	b.n	8018bae <__lshift+0x4a>
 8018c22:	3904      	subs	r1, #4
 8018c24:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c28:	f841 2f04 	str.w	r2, [r1, #4]!
 8018c2c:	459c      	cmp	ip, r3
 8018c2e:	d8f9      	bhi.n	8018c24 <__lshift+0xc0>
 8018c30:	e7ea      	b.n	8018c08 <__lshift+0xa4>
 8018c32:	bf00      	nop
 8018c34:	0801ab92 	.word	0x0801ab92
 8018c38:	0801ac03 	.word	0x0801ac03

08018c3c <__mcmp>:
 8018c3c:	690a      	ldr	r2, [r1, #16]
 8018c3e:	4603      	mov	r3, r0
 8018c40:	6900      	ldr	r0, [r0, #16]
 8018c42:	1a80      	subs	r0, r0, r2
 8018c44:	b530      	push	{r4, r5, lr}
 8018c46:	d10e      	bne.n	8018c66 <__mcmp+0x2a>
 8018c48:	3314      	adds	r3, #20
 8018c4a:	3114      	adds	r1, #20
 8018c4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8018c50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8018c54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018c58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018c5c:	4295      	cmp	r5, r2
 8018c5e:	d003      	beq.n	8018c68 <__mcmp+0x2c>
 8018c60:	d205      	bcs.n	8018c6e <__mcmp+0x32>
 8018c62:	f04f 30ff 	mov.w	r0, #4294967295
 8018c66:	bd30      	pop	{r4, r5, pc}
 8018c68:	42a3      	cmp	r3, r4
 8018c6a:	d3f3      	bcc.n	8018c54 <__mcmp+0x18>
 8018c6c:	e7fb      	b.n	8018c66 <__mcmp+0x2a>
 8018c6e:	2001      	movs	r0, #1
 8018c70:	e7f9      	b.n	8018c66 <__mcmp+0x2a>
	...

08018c74 <__mdiff>:
 8018c74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c78:	4689      	mov	r9, r1
 8018c7a:	4606      	mov	r6, r0
 8018c7c:	4611      	mov	r1, r2
 8018c7e:	4648      	mov	r0, r9
 8018c80:	4614      	mov	r4, r2
 8018c82:	f7ff ffdb 	bl	8018c3c <__mcmp>
 8018c86:	1e05      	subs	r5, r0, #0
 8018c88:	d112      	bne.n	8018cb0 <__mdiff+0x3c>
 8018c8a:	4629      	mov	r1, r5
 8018c8c:	4630      	mov	r0, r6
 8018c8e:	f7ff fd19 	bl	80186c4 <_Balloc>
 8018c92:	4602      	mov	r2, r0
 8018c94:	b928      	cbnz	r0, 8018ca2 <__mdiff+0x2e>
 8018c96:	4b3f      	ldr	r3, [pc, #252]	@ (8018d94 <__mdiff+0x120>)
 8018c98:	f240 2137 	movw	r1, #567	@ 0x237
 8018c9c:	483e      	ldr	r0, [pc, #248]	@ (8018d98 <__mdiff+0x124>)
 8018c9e:	f7fe fb03 	bl	80172a8 <__assert_func>
 8018ca2:	2301      	movs	r3, #1
 8018ca4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018ca8:	4610      	mov	r0, r2
 8018caa:	b003      	add	sp, #12
 8018cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cb0:	bfbc      	itt	lt
 8018cb2:	464b      	movlt	r3, r9
 8018cb4:	46a1      	movlt	r9, r4
 8018cb6:	4630      	mov	r0, r6
 8018cb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8018cbc:	bfba      	itte	lt
 8018cbe:	461c      	movlt	r4, r3
 8018cc0:	2501      	movlt	r5, #1
 8018cc2:	2500      	movge	r5, #0
 8018cc4:	f7ff fcfe 	bl	80186c4 <_Balloc>
 8018cc8:	4602      	mov	r2, r0
 8018cca:	b918      	cbnz	r0, 8018cd4 <__mdiff+0x60>
 8018ccc:	4b31      	ldr	r3, [pc, #196]	@ (8018d94 <__mdiff+0x120>)
 8018cce:	f240 2145 	movw	r1, #581	@ 0x245
 8018cd2:	e7e3      	b.n	8018c9c <__mdiff+0x28>
 8018cd4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8018cd8:	6926      	ldr	r6, [r4, #16]
 8018cda:	60c5      	str	r5, [r0, #12]
 8018cdc:	f109 0310 	add.w	r3, r9, #16
 8018ce0:	f109 0514 	add.w	r5, r9, #20
 8018ce4:	f104 0e14 	add.w	lr, r4, #20
 8018ce8:	f100 0b14 	add.w	fp, r0, #20
 8018cec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8018cf0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8018cf4:	9301      	str	r3, [sp, #4]
 8018cf6:	46d9      	mov	r9, fp
 8018cf8:	f04f 0c00 	mov.w	ip, #0
 8018cfc:	9b01      	ldr	r3, [sp, #4]
 8018cfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8018d02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8018d06:	9301      	str	r3, [sp, #4]
 8018d08:	fa1f f38a 	uxth.w	r3, sl
 8018d0c:	4619      	mov	r1, r3
 8018d0e:	b283      	uxth	r3, r0
 8018d10:	1acb      	subs	r3, r1, r3
 8018d12:	0c00      	lsrs	r0, r0, #16
 8018d14:	4463      	add	r3, ip
 8018d16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8018d1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8018d1e:	b29b      	uxth	r3, r3
 8018d20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8018d24:	4576      	cmp	r6, lr
 8018d26:	f849 3b04 	str.w	r3, [r9], #4
 8018d2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018d2e:	d8e5      	bhi.n	8018cfc <__mdiff+0x88>
 8018d30:	1b33      	subs	r3, r6, r4
 8018d32:	3b15      	subs	r3, #21
 8018d34:	f023 0303 	bic.w	r3, r3, #3
 8018d38:	3415      	adds	r4, #21
 8018d3a:	3304      	adds	r3, #4
 8018d3c:	42a6      	cmp	r6, r4
 8018d3e:	bf38      	it	cc
 8018d40:	2304      	movcc	r3, #4
 8018d42:	441d      	add	r5, r3
 8018d44:	445b      	add	r3, fp
 8018d46:	461e      	mov	r6, r3
 8018d48:	462c      	mov	r4, r5
 8018d4a:	4544      	cmp	r4, r8
 8018d4c:	d30e      	bcc.n	8018d6c <__mdiff+0xf8>
 8018d4e:	f108 0103 	add.w	r1, r8, #3
 8018d52:	1b49      	subs	r1, r1, r5
 8018d54:	f021 0103 	bic.w	r1, r1, #3
 8018d58:	3d03      	subs	r5, #3
 8018d5a:	45a8      	cmp	r8, r5
 8018d5c:	bf38      	it	cc
 8018d5e:	2100      	movcc	r1, #0
 8018d60:	440b      	add	r3, r1
 8018d62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018d66:	b191      	cbz	r1, 8018d8e <__mdiff+0x11a>
 8018d68:	6117      	str	r7, [r2, #16]
 8018d6a:	e79d      	b.n	8018ca8 <__mdiff+0x34>
 8018d6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8018d70:	46e6      	mov	lr, ip
 8018d72:	0c08      	lsrs	r0, r1, #16
 8018d74:	fa1c fc81 	uxtah	ip, ip, r1
 8018d78:	4471      	add	r1, lr
 8018d7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8018d7e:	b289      	uxth	r1, r1
 8018d80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8018d84:	f846 1b04 	str.w	r1, [r6], #4
 8018d88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018d8c:	e7dd      	b.n	8018d4a <__mdiff+0xd6>
 8018d8e:	3f01      	subs	r7, #1
 8018d90:	e7e7      	b.n	8018d62 <__mdiff+0xee>
 8018d92:	bf00      	nop
 8018d94:	0801ab92 	.word	0x0801ab92
 8018d98:	0801ac03 	.word	0x0801ac03

08018d9c <__ulp>:
 8018d9c:	b082      	sub	sp, #8
 8018d9e:	ed8d 0b00 	vstr	d0, [sp]
 8018da2:	9a01      	ldr	r2, [sp, #4]
 8018da4:	4b0f      	ldr	r3, [pc, #60]	@ (8018de4 <__ulp+0x48>)
 8018da6:	4013      	ands	r3, r2
 8018da8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	dc08      	bgt.n	8018dc2 <__ulp+0x26>
 8018db0:	425b      	negs	r3, r3
 8018db2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8018db6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8018dba:	da04      	bge.n	8018dc6 <__ulp+0x2a>
 8018dbc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8018dc0:	4113      	asrs	r3, r2
 8018dc2:	2200      	movs	r2, #0
 8018dc4:	e008      	b.n	8018dd8 <__ulp+0x3c>
 8018dc6:	f1a2 0314 	sub.w	r3, r2, #20
 8018dca:	2b1e      	cmp	r3, #30
 8018dcc:	bfda      	itte	le
 8018dce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8018dd2:	40da      	lsrle	r2, r3
 8018dd4:	2201      	movgt	r2, #1
 8018dd6:	2300      	movs	r3, #0
 8018dd8:	4619      	mov	r1, r3
 8018dda:	4610      	mov	r0, r2
 8018ddc:	ec41 0b10 	vmov	d0, r0, r1
 8018de0:	b002      	add	sp, #8
 8018de2:	4770      	bx	lr
 8018de4:	7ff00000 	.word	0x7ff00000

08018de8 <__b2d>:
 8018de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018dec:	6906      	ldr	r6, [r0, #16]
 8018dee:	f100 0814 	add.w	r8, r0, #20
 8018df2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8018df6:	1f37      	subs	r7, r6, #4
 8018df8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8018dfc:	4610      	mov	r0, r2
 8018dfe:	f7ff fd53 	bl	80188a8 <__hi0bits>
 8018e02:	f1c0 0320 	rsb	r3, r0, #32
 8018e06:	280a      	cmp	r0, #10
 8018e08:	600b      	str	r3, [r1, #0]
 8018e0a:	491b      	ldr	r1, [pc, #108]	@ (8018e78 <__b2d+0x90>)
 8018e0c:	dc15      	bgt.n	8018e3a <__b2d+0x52>
 8018e0e:	f1c0 0c0b 	rsb	ip, r0, #11
 8018e12:	fa22 f30c 	lsr.w	r3, r2, ip
 8018e16:	45b8      	cmp	r8, r7
 8018e18:	ea43 0501 	orr.w	r5, r3, r1
 8018e1c:	bf34      	ite	cc
 8018e1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018e22:	2300      	movcs	r3, #0
 8018e24:	3015      	adds	r0, #21
 8018e26:	fa02 f000 	lsl.w	r0, r2, r0
 8018e2a:	fa23 f30c 	lsr.w	r3, r3, ip
 8018e2e:	4303      	orrs	r3, r0
 8018e30:	461c      	mov	r4, r3
 8018e32:	ec45 4b10 	vmov	d0, r4, r5
 8018e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e3a:	45b8      	cmp	r8, r7
 8018e3c:	bf3a      	itte	cc
 8018e3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018e42:	f1a6 0708 	subcc.w	r7, r6, #8
 8018e46:	2300      	movcs	r3, #0
 8018e48:	380b      	subs	r0, #11
 8018e4a:	d012      	beq.n	8018e72 <__b2d+0x8a>
 8018e4c:	f1c0 0120 	rsb	r1, r0, #32
 8018e50:	fa23 f401 	lsr.w	r4, r3, r1
 8018e54:	4082      	lsls	r2, r0
 8018e56:	4322      	orrs	r2, r4
 8018e58:	4547      	cmp	r7, r8
 8018e5a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8018e5e:	bf8c      	ite	hi
 8018e60:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8018e64:	2200      	movls	r2, #0
 8018e66:	4083      	lsls	r3, r0
 8018e68:	40ca      	lsrs	r2, r1
 8018e6a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8018e6e:	4313      	orrs	r3, r2
 8018e70:	e7de      	b.n	8018e30 <__b2d+0x48>
 8018e72:	ea42 0501 	orr.w	r5, r2, r1
 8018e76:	e7db      	b.n	8018e30 <__b2d+0x48>
 8018e78:	3ff00000 	.word	0x3ff00000

08018e7c <__d2b>:
 8018e7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018e80:	460f      	mov	r7, r1
 8018e82:	2101      	movs	r1, #1
 8018e84:	ec59 8b10 	vmov	r8, r9, d0
 8018e88:	4616      	mov	r6, r2
 8018e8a:	f7ff fc1b 	bl	80186c4 <_Balloc>
 8018e8e:	4604      	mov	r4, r0
 8018e90:	b930      	cbnz	r0, 8018ea0 <__d2b+0x24>
 8018e92:	4602      	mov	r2, r0
 8018e94:	4b23      	ldr	r3, [pc, #140]	@ (8018f24 <__d2b+0xa8>)
 8018e96:	4824      	ldr	r0, [pc, #144]	@ (8018f28 <__d2b+0xac>)
 8018e98:	f240 310f 	movw	r1, #783	@ 0x30f
 8018e9c:	f7fe fa04 	bl	80172a8 <__assert_func>
 8018ea0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8018ea4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018ea8:	b10d      	cbz	r5, 8018eae <__d2b+0x32>
 8018eaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018eae:	9301      	str	r3, [sp, #4]
 8018eb0:	f1b8 0300 	subs.w	r3, r8, #0
 8018eb4:	d023      	beq.n	8018efe <__d2b+0x82>
 8018eb6:	4668      	mov	r0, sp
 8018eb8:	9300      	str	r3, [sp, #0]
 8018eba:	f7ff fd14 	bl	80188e6 <__lo0bits>
 8018ebe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018ec2:	b1d0      	cbz	r0, 8018efa <__d2b+0x7e>
 8018ec4:	f1c0 0320 	rsb	r3, r0, #32
 8018ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8018ecc:	430b      	orrs	r3, r1
 8018ece:	40c2      	lsrs	r2, r0
 8018ed0:	6163      	str	r3, [r4, #20]
 8018ed2:	9201      	str	r2, [sp, #4]
 8018ed4:	9b01      	ldr	r3, [sp, #4]
 8018ed6:	61a3      	str	r3, [r4, #24]
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	bf0c      	ite	eq
 8018edc:	2201      	moveq	r2, #1
 8018ede:	2202      	movne	r2, #2
 8018ee0:	6122      	str	r2, [r4, #16]
 8018ee2:	b1a5      	cbz	r5, 8018f0e <__d2b+0x92>
 8018ee4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8018ee8:	4405      	add	r5, r0
 8018eea:	603d      	str	r5, [r7, #0]
 8018eec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8018ef0:	6030      	str	r0, [r6, #0]
 8018ef2:	4620      	mov	r0, r4
 8018ef4:	b003      	add	sp, #12
 8018ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018efa:	6161      	str	r1, [r4, #20]
 8018efc:	e7ea      	b.n	8018ed4 <__d2b+0x58>
 8018efe:	a801      	add	r0, sp, #4
 8018f00:	f7ff fcf1 	bl	80188e6 <__lo0bits>
 8018f04:	9b01      	ldr	r3, [sp, #4]
 8018f06:	6163      	str	r3, [r4, #20]
 8018f08:	3020      	adds	r0, #32
 8018f0a:	2201      	movs	r2, #1
 8018f0c:	e7e8      	b.n	8018ee0 <__d2b+0x64>
 8018f0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018f12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8018f16:	6038      	str	r0, [r7, #0]
 8018f18:	6918      	ldr	r0, [r3, #16]
 8018f1a:	f7ff fcc5 	bl	80188a8 <__hi0bits>
 8018f1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018f22:	e7e5      	b.n	8018ef0 <__d2b+0x74>
 8018f24:	0801ab92 	.word	0x0801ab92
 8018f28:	0801ac03 	.word	0x0801ac03

08018f2c <__ratio>:
 8018f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f30:	b085      	sub	sp, #20
 8018f32:	e9cd 1000 	strd	r1, r0, [sp]
 8018f36:	a902      	add	r1, sp, #8
 8018f38:	f7ff ff56 	bl	8018de8 <__b2d>
 8018f3c:	9800      	ldr	r0, [sp, #0]
 8018f3e:	a903      	add	r1, sp, #12
 8018f40:	ec55 4b10 	vmov	r4, r5, d0
 8018f44:	f7ff ff50 	bl	8018de8 <__b2d>
 8018f48:	9b01      	ldr	r3, [sp, #4]
 8018f4a:	6919      	ldr	r1, [r3, #16]
 8018f4c:	9b00      	ldr	r3, [sp, #0]
 8018f4e:	691b      	ldr	r3, [r3, #16]
 8018f50:	1ac9      	subs	r1, r1, r3
 8018f52:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8018f56:	1a9b      	subs	r3, r3, r2
 8018f58:	ec5b ab10 	vmov	sl, fp, d0
 8018f5c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8018f60:	2b00      	cmp	r3, #0
 8018f62:	bfce      	itee	gt
 8018f64:	462a      	movgt	r2, r5
 8018f66:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018f6a:	465a      	movle	r2, fp
 8018f6c:	462f      	mov	r7, r5
 8018f6e:	46d9      	mov	r9, fp
 8018f70:	bfcc      	ite	gt
 8018f72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8018f76:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8018f7a:	464b      	mov	r3, r9
 8018f7c:	4652      	mov	r2, sl
 8018f7e:	4620      	mov	r0, r4
 8018f80:	4639      	mov	r1, r7
 8018f82:	f7e7 fc9b 	bl	80008bc <__aeabi_ddiv>
 8018f86:	ec41 0b10 	vmov	d0, r0, r1
 8018f8a:	b005      	add	sp, #20
 8018f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018f90 <__copybits>:
 8018f90:	3901      	subs	r1, #1
 8018f92:	b570      	push	{r4, r5, r6, lr}
 8018f94:	1149      	asrs	r1, r1, #5
 8018f96:	6914      	ldr	r4, [r2, #16]
 8018f98:	3101      	adds	r1, #1
 8018f9a:	f102 0314 	add.w	r3, r2, #20
 8018f9e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018fa2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018fa6:	1f05      	subs	r5, r0, #4
 8018fa8:	42a3      	cmp	r3, r4
 8018faa:	d30c      	bcc.n	8018fc6 <__copybits+0x36>
 8018fac:	1aa3      	subs	r3, r4, r2
 8018fae:	3b11      	subs	r3, #17
 8018fb0:	f023 0303 	bic.w	r3, r3, #3
 8018fb4:	3211      	adds	r2, #17
 8018fb6:	42a2      	cmp	r2, r4
 8018fb8:	bf88      	it	hi
 8018fba:	2300      	movhi	r3, #0
 8018fbc:	4418      	add	r0, r3
 8018fbe:	2300      	movs	r3, #0
 8018fc0:	4288      	cmp	r0, r1
 8018fc2:	d305      	bcc.n	8018fd0 <__copybits+0x40>
 8018fc4:	bd70      	pop	{r4, r5, r6, pc}
 8018fc6:	f853 6b04 	ldr.w	r6, [r3], #4
 8018fca:	f845 6f04 	str.w	r6, [r5, #4]!
 8018fce:	e7eb      	b.n	8018fa8 <__copybits+0x18>
 8018fd0:	f840 3b04 	str.w	r3, [r0], #4
 8018fd4:	e7f4      	b.n	8018fc0 <__copybits+0x30>

08018fd6 <__any_on>:
 8018fd6:	f100 0214 	add.w	r2, r0, #20
 8018fda:	6900      	ldr	r0, [r0, #16]
 8018fdc:	114b      	asrs	r3, r1, #5
 8018fde:	4298      	cmp	r0, r3
 8018fe0:	b510      	push	{r4, lr}
 8018fe2:	db11      	blt.n	8019008 <__any_on+0x32>
 8018fe4:	dd0a      	ble.n	8018ffc <__any_on+0x26>
 8018fe6:	f011 011f 	ands.w	r1, r1, #31
 8018fea:	d007      	beq.n	8018ffc <__any_on+0x26>
 8018fec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018ff0:	fa24 f001 	lsr.w	r0, r4, r1
 8018ff4:	fa00 f101 	lsl.w	r1, r0, r1
 8018ff8:	428c      	cmp	r4, r1
 8018ffa:	d10b      	bne.n	8019014 <__any_on+0x3e>
 8018ffc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019000:	4293      	cmp	r3, r2
 8019002:	d803      	bhi.n	801900c <__any_on+0x36>
 8019004:	2000      	movs	r0, #0
 8019006:	bd10      	pop	{r4, pc}
 8019008:	4603      	mov	r3, r0
 801900a:	e7f7      	b.n	8018ffc <__any_on+0x26>
 801900c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019010:	2900      	cmp	r1, #0
 8019012:	d0f5      	beq.n	8019000 <__any_on+0x2a>
 8019014:	2001      	movs	r0, #1
 8019016:	e7f6      	b.n	8019006 <__any_on+0x30>

08019018 <__ascii_wctomb>:
 8019018:	4603      	mov	r3, r0
 801901a:	4608      	mov	r0, r1
 801901c:	b141      	cbz	r1, 8019030 <__ascii_wctomb+0x18>
 801901e:	2aff      	cmp	r2, #255	@ 0xff
 8019020:	d904      	bls.n	801902c <__ascii_wctomb+0x14>
 8019022:	228a      	movs	r2, #138	@ 0x8a
 8019024:	601a      	str	r2, [r3, #0]
 8019026:	f04f 30ff 	mov.w	r0, #4294967295
 801902a:	4770      	bx	lr
 801902c:	700a      	strb	r2, [r1, #0]
 801902e:	2001      	movs	r0, #1
 8019030:	4770      	bx	lr
	...

08019034 <__sflush_r>:
 8019034:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801903c:	0716      	lsls	r6, r2, #28
 801903e:	4605      	mov	r5, r0
 8019040:	460c      	mov	r4, r1
 8019042:	d454      	bmi.n	80190ee <__sflush_r+0xba>
 8019044:	684b      	ldr	r3, [r1, #4]
 8019046:	2b00      	cmp	r3, #0
 8019048:	dc02      	bgt.n	8019050 <__sflush_r+0x1c>
 801904a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801904c:	2b00      	cmp	r3, #0
 801904e:	dd48      	ble.n	80190e2 <__sflush_r+0xae>
 8019050:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019052:	2e00      	cmp	r6, #0
 8019054:	d045      	beq.n	80190e2 <__sflush_r+0xae>
 8019056:	2300      	movs	r3, #0
 8019058:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801905c:	682f      	ldr	r7, [r5, #0]
 801905e:	6a21      	ldr	r1, [r4, #32]
 8019060:	602b      	str	r3, [r5, #0]
 8019062:	d030      	beq.n	80190c6 <__sflush_r+0x92>
 8019064:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019066:	89a3      	ldrh	r3, [r4, #12]
 8019068:	0759      	lsls	r1, r3, #29
 801906a:	d505      	bpl.n	8019078 <__sflush_r+0x44>
 801906c:	6863      	ldr	r3, [r4, #4]
 801906e:	1ad2      	subs	r2, r2, r3
 8019070:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019072:	b10b      	cbz	r3, 8019078 <__sflush_r+0x44>
 8019074:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019076:	1ad2      	subs	r2, r2, r3
 8019078:	2300      	movs	r3, #0
 801907a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801907c:	6a21      	ldr	r1, [r4, #32]
 801907e:	4628      	mov	r0, r5
 8019080:	47b0      	blx	r6
 8019082:	1c43      	adds	r3, r0, #1
 8019084:	89a3      	ldrh	r3, [r4, #12]
 8019086:	d106      	bne.n	8019096 <__sflush_r+0x62>
 8019088:	6829      	ldr	r1, [r5, #0]
 801908a:	291d      	cmp	r1, #29
 801908c:	d82b      	bhi.n	80190e6 <__sflush_r+0xb2>
 801908e:	4a2a      	ldr	r2, [pc, #168]	@ (8019138 <__sflush_r+0x104>)
 8019090:	40ca      	lsrs	r2, r1
 8019092:	07d6      	lsls	r6, r2, #31
 8019094:	d527      	bpl.n	80190e6 <__sflush_r+0xb2>
 8019096:	2200      	movs	r2, #0
 8019098:	6062      	str	r2, [r4, #4]
 801909a:	04d9      	lsls	r1, r3, #19
 801909c:	6922      	ldr	r2, [r4, #16]
 801909e:	6022      	str	r2, [r4, #0]
 80190a0:	d504      	bpl.n	80190ac <__sflush_r+0x78>
 80190a2:	1c42      	adds	r2, r0, #1
 80190a4:	d101      	bne.n	80190aa <__sflush_r+0x76>
 80190a6:	682b      	ldr	r3, [r5, #0]
 80190a8:	b903      	cbnz	r3, 80190ac <__sflush_r+0x78>
 80190aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80190ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80190ae:	602f      	str	r7, [r5, #0]
 80190b0:	b1b9      	cbz	r1, 80190e2 <__sflush_r+0xae>
 80190b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80190b6:	4299      	cmp	r1, r3
 80190b8:	d002      	beq.n	80190c0 <__sflush_r+0x8c>
 80190ba:	4628      	mov	r0, r5
 80190bc:	f7fe ff6c 	bl	8017f98 <_free_r>
 80190c0:	2300      	movs	r3, #0
 80190c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80190c4:	e00d      	b.n	80190e2 <__sflush_r+0xae>
 80190c6:	2301      	movs	r3, #1
 80190c8:	4628      	mov	r0, r5
 80190ca:	47b0      	blx	r6
 80190cc:	4602      	mov	r2, r0
 80190ce:	1c50      	adds	r0, r2, #1
 80190d0:	d1c9      	bne.n	8019066 <__sflush_r+0x32>
 80190d2:	682b      	ldr	r3, [r5, #0]
 80190d4:	2b00      	cmp	r3, #0
 80190d6:	d0c6      	beq.n	8019066 <__sflush_r+0x32>
 80190d8:	2b1d      	cmp	r3, #29
 80190da:	d001      	beq.n	80190e0 <__sflush_r+0xac>
 80190dc:	2b16      	cmp	r3, #22
 80190de:	d11e      	bne.n	801911e <__sflush_r+0xea>
 80190e0:	602f      	str	r7, [r5, #0]
 80190e2:	2000      	movs	r0, #0
 80190e4:	e022      	b.n	801912c <__sflush_r+0xf8>
 80190e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80190ea:	b21b      	sxth	r3, r3
 80190ec:	e01b      	b.n	8019126 <__sflush_r+0xf2>
 80190ee:	690f      	ldr	r7, [r1, #16]
 80190f0:	2f00      	cmp	r7, #0
 80190f2:	d0f6      	beq.n	80190e2 <__sflush_r+0xae>
 80190f4:	0793      	lsls	r3, r2, #30
 80190f6:	680e      	ldr	r6, [r1, #0]
 80190f8:	bf08      	it	eq
 80190fa:	694b      	ldreq	r3, [r1, #20]
 80190fc:	600f      	str	r7, [r1, #0]
 80190fe:	bf18      	it	ne
 8019100:	2300      	movne	r3, #0
 8019102:	eba6 0807 	sub.w	r8, r6, r7
 8019106:	608b      	str	r3, [r1, #8]
 8019108:	f1b8 0f00 	cmp.w	r8, #0
 801910c:	dde9      	ble.n	80190e2 <__sflush_r+0xae>
 801910e:	6a21      	ldr	r1, [r4, #32]
 8019110:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019112:	4643      	mov	r3, r8
 8019114:	463a      	mov	r2, r7
 8019116:	4628      	mov	r0, r5
 8019118:	47b0      	blx	r6
 801911a:	2800      	cmp	r0, #0
 801911c:	dc08      	bgt.n	8019130 <__sflush_r+0xfc>
 801911e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019126:	81a3      	strh	r3, [r4, #12]
 8019128:	f04f 30ff 	mov.w	r0, #4294967295
 801912c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019130:	4407      	add	r7, r0
 8019132:	eba8 0800 	sub.w	r8, r8, r0
 8019136:	e7e7      	b.n	8019108 <__sflush_r+0xd4>
 8019138:	20400001 	.word	0x20400001

0801913c <_fflush_r>:
 801913c:	b538      	push	{r3, r4, r5, lr}
 801913e:	690b      	ldr	r3, [r1, #16]
 8019140:	4605      	mov	r5, r0
 8019142:	460c      	mov	r4, r1
 8019144:	b913      	cbnz	r3, 801914c <_fflush_r+0x10>
 8019146:	2500      	movs	r5, #0
 8019148:	4628      	mov	r0, r5
 801914a:	bd38      	pop	{r3, r4, r5, pc}
 801914c:	b118      	cbz	r0, 8019156 <_fflush_r+0x1a>
 801914e:	6a03      	ldr	r3, [r0, #32]
 8019150:	b90b      	cbnz	r3, 8019156 <_fflush_r+0x1a>
 8019152:	f7fd ff5f 	bl	8017014 <__sinit>
 8019156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801915a:	2b00      	cmp	r3, #0
 801915c:	d0f3      	beq.n	8019146 <_fflush_r+0xa>
 801915e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019160:	07d0      	lsls	r0, r2, #31
 8019162:	d404      	bmi.n	801916e <_fflush_r+0x32>
 8019164:	0599      	lsls	r1, r3, #22
 8019166:	d402      	bmi.n	801916e <_fflush_r+0x32>
 8019168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801916a:	f7ea fa1b 	bl	80035a4 <__retarget_lock_acquire_recursive>
 801916e:	4628      	mov	r0, r5
 8019170:	4621      	mov	r1, r4
 8019172:	f7ff ff5f 	bl	8019034 <__sflush_r>
 8019176:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019178:	07da      	lsls	r2, r3, #31
 801917a:	4605      	mov	r5, r0
 801917c:	d4e4      	bmi.n	8019148 <_fflush_r+0xc>
 801917e:	89a3      	ldrh	r3, [r4, #12]
 8019180:	059b      	lsls	r3, r3, #22
 8019182:	d4e1      	bmi.n	8019148 <_fflush_r+0xc>
 8019184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019186:	f7ea fa22 	bl	80035ce <__retarget_lock_release_recursive>
 801918a:	e7dd      	b.n	8019148 <_fflush_r+0xc>

0801918c <fiprintf>:
 801918c:	b40e      	push	{r1, r2, r3}
 801918e:	b503      	push	{r0, r1, lr}
 8019190:	4601      	mov	r1, r0
 8019192:	ab03      	add	r3, sp, #12
 8019194:	4805      	ldr	r0, [pc, #20]	@ (80191ac <fiprintf+0x20>)
 8019196:	f853 2b04 	ldr.w	r2, [r3], #4
 801919a:	6800      	ldr	r0, [r0, #0]
 801919c:	9301      	str	r3, [sp, #4]
 801919e:	f000 f84b 	bl	8019238 <_vfiprintf_r>
 80191a2:	b002      	add	sp, #8
 80191a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80191a8:	b003      	add	sp, #12
 80191aa:	4770      	bx	lr
 80191ac:	20000264 	.word	0x20000264

080191b0 <abort>:
 80191b0:	b508      	push	{r3, lr}
 80191b2:	2006      	movs	r0, #6
 80191b4:	f000 fa14 	bl	80195e0 <raise>
 80191b8:	2001      	movs	r0, #1
 80191ba:	f7ea f87f 	bl	80032bc <_exit>

080191be <_calloc_r>:
 80191be:	b570      	push	{r4, r5, r6, lr}
 80191c0:	fba1 5402 	umull	r5, r4, r1, r2
 80191c4:	b934      	cbnz	r4, 80191d4 <_calloc_r+0x16>
 80191c6:	4629      	mov	r1, r5
 80191c8:	f7fc fb68 	bl	801589c <_malloc_r>
 80191cc:	4606      	mov	r6, r0
 80191ce:	b928      	cbnz	r0, 80191dc <_calloc_r+0x1e>
 80191d0:	4630      	mov	r0, r6
 80191d2:	bd70      	pop	{r4, r5, r6, pc}
 80191d4:	220c      	movs	r2, #12
 80191d6:	6002      	str	r2, [r0, #0]
 80191d8:	2600      	movs	r6, #0
 80191da:	e7f9      	b.n	80191d0 <_calloc_r+0x12>
 80191dc:	462a      	mov	r2, r5
 80191de:	4621      	mov	r1, r4
 80191e0:	f7fd ff91 	bl	8017106 <memset>
 80191e4:	e7f4      	b.n	80191d0 <_calloc_r+0x12>

080191e6 <__sfputc_r>:
 80191e6:	6893      	ldr	r3, [r2, #8]
 80191e8:	3b01      	subs	r3, #1
 80191ea:	2b00      	cmp	r3, #0
 80191ec:	b410      	push	{r4}
 80191ee:	6093      	str	r3, [r2, #8]
 80191f0:	da08      	bge.n	8019204 <__sfputc_r+0x1e>
 80191f2:	6994      	ldr	r4, [r2, #24]
 80191f4:	42a3      	cmp	r3, r4
 80191f6:	db01      	blt.n	80191fc <__sfputc_r+0x16>
 80191f8:	290a      	cmp	r1, #10
 80191fa:	d103      	bne.n	8019204 <__sfputc_r+0x1e>
 80191fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019200:	f000 b932 	b.w	8019468 <__swbuf_r>
 8019204:	6813      	ldr	r3, [r2, #0]
 8019206:	1c58      	adds	r0, r3, #1
 8019208:	6010      	str	r0, [r2, #0]
 801920a:	7019      	strb	r1, [r3, #0]
 801920c:	4608      	mov	r0, r1
 801920e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019212:	4770      	bx	lr

08019214 <__sfputs_r>:
 8019214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019216:	4606      	mov	r6, r0
 8019218:	460f      	mov	r7, r1
 801921a:	4614      	mov	r4, r2
 801921c:	18d5      	adds	r5, r2, r3
 801921e:	42ac      	cmp	r4, r5
 8019220:	d101      	bne.n	8019226 <__sfputs_r+0x12>
 8019222:	2000      	movs	r0, #0
 8019224:	e007      	b.n	8019236 <__sfputs_r+0x22>
 8019226:	f814 1b01 	ldrb.w	r1, [r4], #1
 801922a:	463a      	mov	r2, r7
 801922c:	4630      	mov	r0, r6
 801922e:	f7ff ffda 	bl	80191e6 <__sfputc_r>
 8019232:	1c43      	adds	r3, r0, #1
 8019234:	d1f3      	bne.n	801921e <__sfputs_r+0xa>
 8019236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019238 <_vfiprintf_r>:
 8019238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801923c:	460d      	mov	r5, r1
 801923e:	b09d      	sub	sp, #116	@ 0x74
 8019240:	4614      	mov	r4, r2
 8019242:	4698      	mov	r8, r3
 8019244:	4606      	mov	r6, r0
 8019246:	b118      	cbz	r0, 8019250 <_vfiprintf_r+0x18>
 8019248:	6a03      	ldr	r3, [r0, #32]
 801924a:	b90b      	cbnz	r3, 8019250 <_vfiprintf_r+0x18>
 801924c:	f7fd fee2 	bl	8017014 <__sinit>
 8019250:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019252:	07d9      	lsls	r1, r3, #31
 8019254:	d405      	bmi.n	8019262 <_vfiprintf_r+0x2a>
 8019256:	89ab      	ldrh	r3, [r5, #12]
 8019258:	059a      	lsls	r2, r3, #22
 801925a:	d402      	bmi.n	8019262 <_vfiprintf_r+0x2a>
 801925c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801925e:	f7ea f9a1 	bl	80035a4 <__retarget_lock_acquire_recursive>
 8019262:	89ab      	ldrh	r3, [r5, #12]
 8019264:	071b      	lsls	r3, r3, #28
 8019266:	d501      	bpl.n	801926c <_vfiprintf_r+0x34>
 8019268:	692b      	ldr	r3, [r5, #16]
 801926a:	b99b      	cbnz	r3, 8019294 <_vfiprintf_r+0x5c>
 801926c:	4629      	mov	r1, r5
 801926e:	4630      	mov	r0, r6
 8019270:	f000 f938 	bl	80194e4 <__swsetup_r>
 8019274:	b170      	cbz	r0, 8019294 <_vfiprintf_r+0x5c>
 8019276:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019278:	07dc      	lsls	r4, r3, #31
 801927a:	d504      	bpl.n	8019286 <_vfiprintf_r+0x4e>
 801927c:	f04f 30ff 	mov.w	r0, #4294967295
 8019280:	b01d      	add	sp, #116	@ 0x74
 8019282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019286:	89ab      	ldrh	r3, [r5, #12]
 8019288:	0598      	lsls	r0, r3, #22
 801928a:	d4f7      	bmi.n	801927c <_vfiprintf_r+0x44>
 801928c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801928e:	f7ea f99e 	bl	80035ce <__retarget_lock_release_recursive>
 8019292:	e7f3      	b.n	801927c <_vfiprintf_r+0x44>
 8019294:	2300      	movs	r3, #0
 8019296:	9309      	str	r3, [sp, #36]	@ 0x24
 8019298:	2320      	movs	r3, #32
 801929a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801929e:	f8cd 800c 	str.w	r8, [sp, #12]
 80192a2:	2330      	movs	r3, #48	@ 0x30
 80192a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019454 <_vfiprintf_r+0x21c>
 80192a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80192ac:	f04f 0901 	mov.w	r9, #1
 80192b0:	4623      	mov	r3, r4
 80192b2:	469a      	mov	sl, r3
 80192b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80192b8:	b10a      	cbz	r2, 80192be <_vfiprintf_r+0x86>
 80192ba:	2a25      	cmp	r2, #37	@ 0x25
 80192bc:	d1f9      	bne.n	80192b2 <_vfiprintf_r+0x7a>
 80192be:	ebba 0b04 	subs.w	fp, sl, r4
 80192c2:	d00b      	beq.n	80192dc <_vfiprintf_r+0xa4>
 80192c4:	465b      	mov	r3, fp
 80192c6:	4622      	mov	r2, r4
 80192c8:	4629      	mov	r1, r5
 80192ca:	4630      	mov	r0, r6
 80192cc:	f7ff ffa2 	bl	8019214 <__sfputs_r>
 80192d0:	3001      	adds	r0, #1
 80192d2:	f000 80a7 	beq.w	8019424 <_vfiprintf_r+0x1ec>
 80192d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80192d8:	445a      	add	r2, fp
 80192da:	9209      	str	r2, [sp, #36]	@ 0x24
 80192dc:	f89a 3000 	ldrb.w	r3, [sl]
 80192e0:	2b00      	cmp	r3, #0
 80192e2:	f000 809f 	beq.w	8019424 <_vfiprintf_r+0x1ec>
 80192e6:	2300      	movs	r3, #0
 80192e8:	f04f 32ff 	mov.w	r2, #4294967295
 80192ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80192f0:	f10a 0a01 	add.w	sl, sl, #1
 80192f4:	9304      	str	r3, [sp, #16]
 80192f6:	9307      	str	r3, [sp, #28]
 80192f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80192fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80192fe:	4654      	mov	r4, sl
 8019300:	2205      	movs	r2, #5
 8019302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019306:	4853      	ldr	r0, [pc, #332]	@ (8019454 <_vfiprintf_r+0x21c>)
 8019308:	f7e6 ff9a 	bl	8000240 <memchr>
 801930c:	9a04      	ldr	r2, [sp, #16]
 801930e:	b9d8      	cbnz	r0, 8019348 <_vfiprintf_r+0x110>
 8019310:	06d1      	lsls	r1, r2, #27
 8019312:	bf44      	itt	mi
 8019314:	2320      	movmi	r3, #32
 8019316:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801931a:	0713      	lsls	r3, r2, #28
 801931c:	bf44      	itt	mi
 801931e:	232b      	movmi	r3, #43	@ 0x2b
 8019320:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019324:	f89a 3000 	ldrb.w	r3, [sl]
 8019328:	2b2a      	cmp	r3, #42	@ 0x2a
 801932a:	d015      	beq.n	8019358 <_vfiprintf_r+0x120>
 801932c:	9a07      	ldr	r2, [sp, #28]
 801932e:	4654      	mov	r4, sl
 8019330:	2000      	movs	r0, #0
 8019332:	f04f 0c0a 	mov.w	ip, #10
 8019336:	4621      	mov	r1, r4
 8019338:	f811 3b01 	ldrb.w	r3, [r1], #1
 801933c:	3b30      	subs	r3, #48	@ 0x30
 801933e:	2b09      	cmp	r3, #9
 8019340:	d94b      	bls.n	80193da <_vfiprintf_r+0x1a2>
 8019342:	b1b0      	cbz	r0, 8019372 <_vfiprintf_r+0x13a>
 8019344:	9207      	str	r2, [sp, #28]
 8019346:	e014      	b.n	8019372 <_vfiprintf_r+0x13a>
 8019348:	eba0 0308 	sub.w	r3, r0, r8
 801934c:	fa09 f303 	lsl.w	r3, r9, r3
 8019350:	4313      	orrs	r3, r2
 8019352:	9304      	str	r3, [sp, #16]
 8019354:	46a2      	mov	sl, r4
 8019356:	e7d2      	b.n	80192fe <_vfiprintf_r+0xc6>
 8019358:	9b03      	ldr	r3, [sp, #12]
 801935a:	1d19      	adds	r1, r3, #4
 801935c:	681b      	ldr	r3, [r3, #0]
 801935e:	9103      	str	r1, [sp, #12]
 8019360:	2b00      	cmp	r3, #0
 8019362:	bfbb      	ittet	lt
 8019364:	425b      	neglt	r3, r3
 8019366:	f042 0202 	orrlt.w	r2, r2, #2
 801936a:	9307      	strge	r3, [sp, #28]
 801936c:	9307      	strlt	r3, [sp, #28]
 801936e:	bfb8      	it	lt
 8019370:	9204      	strlt	r2, [sp, #16]
 8019372:	7823      	ldrb	r3, [r4, #0]
 8019374:	2b2e      	cmp	r3, #46	@ 0x2e
 8019376:	d10a      	bne.n	801938e <_vfiprintf_r+0x156>
 8019378:	7863      	ldrb	r3, [r4, #1]
 801937a:	2b2a      	cmp	r3, #42	@ 0x2a
 801937c:	d132      	bne.n	80193e4 <_vfiprintf_r+0x1ac>
 801937e:	9b03      	ldr	r3, [sp, #12]
 8019380:	1d1a      	adds	r2, r3, #4
 8019382:	681b      	ldr	r3, [r3, #0]
 8019384:	9203      	str	r2, [sp, #12]
 8019386:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801938a:	3402      	adds	r4, #2
 801938c:	9305      	str	r3, [sp, #20]
 801938e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019464 <_vfiprintf_r+0x22c>
 8019392:	7821      	ldrb	r1, [r4, #0]
 8019394:	2203      	movs	r2, #3
 8019396:	4650      	mov	r0, sl
 8019398:	f7e6 ff52 	bl	8000240 <memchr>
 801939c:	b138      	cbz	r0, 80193ae <_vfiprintf_r+0x176>
 801939e:	9b04      	ldr	r3, [sp, #16]
 80193a0:	eba0 000a 	sub.w	r0, r0, sl
 80193a4:	2240      	movs	r2, #64	@ 0x40
 80193a6:	4082      	lsls	r2, r0
 80193a8:	4313      	orrs	r3, r2
 80193aa:	3401      	adds	r4, #1
 80193ac:	9304      	str	r3, [sp, #16]
 80193ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80193b2:	4829      	ldr	r0, [pc, #164]	@ (8019458 <_vfiprintf_r+0x220>)
 80193b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80193b8:	2206      	movs	r2, #6
 80193ba:	f7e6 ff41 	bl	8000240 <memchr>
 80193be:	2800      	cmp	r0, #0
 80193c0:	d03f      	beq.n	8019442 <_vfiprintf_r+0x20a>
 80193c2:	4b26      	ldr	r3, [pc, #152]	@ (801945c <_vfiprintf_r+0x224>)
 80193c4:	bb1b      	cbnz	r3, 801940e <_vfiprintf_r+0x1d6>
 80193c6:	9b03      	ldr	r3, [sp, #12]
 80193c8:	3307      	adds	r3, #7
 80193ca:	f023 0307 	bic.w	r3, r3, #7
 80193ce:	3308      	adds	r3, #8
 80193d0:	9303      	str	r3, [sp, #12]
 80193d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80193d4:	443b      	add	r3, r7
 80193d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80193d8:	e76a      	b.n	80192b0 <_vfiprintf_r+0x78>
 80193da:	fb0c 3202 	mla	r2, ip, r2, r3
 80193de:	460c      	mov	r4, r1
 80193e0:	2001      	movs	r0, #1
 80193e2:	e7a8      	b.n	8019336 <_vfiprintf_r+0xfe>
 80193e4:	2300      	movs	r3, #0
 80193e6:	3401      	adds	r4, #1
 80193e8:	9305      	str	r3, [sp, #20]
 80193ea:	4619      	mov	r1, r3
 80193ec:	f04f 0c0a 	mov.w	ip, #10
 80193f0:	4620      	mov	r0, r4
 80193f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80193f6:	3a30      	subs	r2, #48	@ 0x30
 80193f8:	2a09      	cmp	r2, #9
 80193fa:	d903      	bls.n	8019404 <_vfiprintf_r+0x1cc>
 80193fc:	2b00      	cmp	r3, #0
 80193fe:	d0c6      	beq.n	801938e <_vfiprintf_r+0x156>
 8019400:	9105      	str	r1, [sp, #20]
 8019402:	e7c4      	b.n	801938e <_vfiprintf_r+0x156>
 8019404:	fb0c 2101 	mla	r1, ip, r1, r2
 8019408:	4604      	mov	r4, r0
 801940a:	2301      	movs	r3, #1
 801940c:	e7f0      	b.n	80193f0 <_vfiprintf_r+0x1b8>
 801940e:	ab03      	add	r3, sp, #12
 8019410:	9300      	str	r3, [sp, #0]
 8019412:	462a      	mov	r2, r5
 8019414:	4b12      	ldr	r3, [pc, #72]	@ (8019460 <_vfiprintf_r+0x228>)
 8019416:	a904      	add	r1, sp, #16
 8019418:	4630      	mov	r0, r6
 801941a:	f7fd f9b9 	bl	8016790 <_printf_float>
 801941e:	4607      	mov	r7, r0
 8019420:	1c78      	adds	r0, r7, #1
 8019422:	d1d6      	bne.n	80193d2 <_vfiprintf_r+0x19a>
 8019424:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019426:	07d9      	lsls	r1, r3, #31
 8019428:	d405      	bmi.n	8019436 <_vfiprintf_r+0x1fe>
 801942a:	89ab      	ldrh	r3, [r5, #12]
 801942c:	059a      	lsls	r2, r3, #22
 801942e:	d402      	bmi.n	8019436 <_vfiprintf_r+0x1fe>
 8019430:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019432:	f7ea f8cc 	bl	80035ce <__retarget_lock_release_recursive>
 8019436:	89ab      	ldrh	r3, [r5, #12]
 8019438:	065b      	lsls	r3, r3, #25
 801943a:	f53f af1f 	bmi.w	801927c <_vfiprintf_r+0x44>
 801943e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019440:	e71e      	b.n	8019280 <_vfiprintf_r+0x48>
 8019442:	ab03      	add	r3, sp, #12
 8019444:	9300      	str	r3, [sp, #0]
 8019446:	462a      	mov	r2, r5
 8019448:	4b05      	ldr	r3, [pc, #20]	@ (8019460 <_vfiprintf_r+0x228>)
 801944a:	a904      	add	r1, sp, #16
 801944c:	4630      	mov	r0, r6
 801944e:	f7fd fc37 	bl	8016cc0 <_printf_i>
 8019452:	e7e4      	b.n	801941e <_vfiprintf_r+0x1e6>
 8019454:	0801ac5c 	.word	0x0801ac5c
 8019458:	0801ac66 	.word	0x0801ac66
 801945c:	08016791 	.word	0x08016791
 8019460:	08019215 	.word	0x08019215
 8019464:	0801ac62 	.word	0x0801ac62

08019468 <__swbuf_r>:
 8019468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801946a:	460e      	mov	r6, r1
 801946c:	4614      	mov	r4, r2
 801946e:	4605      	mov	r5, r0
 8019470:	b118      	cbz	r0, 801947a <__swbuf_r+0x12>
 8019472:	6a03      	ldr	r3, [r0, #32]
 8019474:	b90b      	cbnz	r3, 801947a <__swbuf_r+0x12>
 8019476:	f7fd fdcd 	bl	8017014 <__sinit>
 801947a:	69a3      	ldr	r3, [r4, #24]
 801947c:	60a3      	str	r3, [r4, #8]
 801947e:	89a3      	ldrh	r3, [r4, #12]
 8019480:	071a      	lsls	r2, r3, #28
 8019482:	d501      	bpl.n	8019488 <__swbuf_r+0x20>
 8019484:	6923      	ldr	r3, [r4, #16]
 8019486:	b943      	cbnz	r3, 801949a <__swbuf_r+0x32>
 8019488:	4621      	mov	r1, r4
 801948a:	4628      	mov	r0, r5
 801948c:	f000 f82a 	bl	80194e4 <__swsetup_r>
 8019490:	b118      	cbz	r0, 801949a <__swbuf_r+0x32>
 8019492:	f04f 37ff 	mov.w	r7, #4294967295
 8019496:	4638      	mov	r0, r7
 8019498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801949a:	6823      	ldr	r3, [r4, #0]
 801949c:	6922      	ldr	r2, [r4, #16]
 801949e:	1a98      	subs	r0, r3, r2
 80194a0:	6963      	ldr	r3, [r4, #20]
 80194a2:	b2f6      	uxtb	r6, r6
 80194a4:	4283      	cmp	r3, r0
 80194a6:	4637      	mov	r7, r6
 80194a8:	dc05      	bgt.n	80194b6 <__swbuf_r+0x4e>
 80194aa:	4621      	mov	r1, r4
 80194ac:	4628      	mov	r0, r5
 80194ae:	f7ff fe45 	bl	801913c <_fflush_r>
 80194b2:	2800      	cmp	r0, #0
 80194b4:	d1ed      	bne.n	8019492 <__swbuf_r+0x2a>
 80194b6:	68a3      	ldr	r3, [r4, #8]
 80194b8:	3b01      	subs	r3, #1
 80194ba:	60a3      	str	r3, [r4, #8]
 80194bc:	6823      	ldr	r3, [r4, #0]
 80194be:	1c5a      	adds	r2, r3, #1
 80194c0:	6022      	str	r2, [r4, #0]
 80194c2:	701e      	strb	r6, [r3, #0]
 80194c4:	6962      	ldr	r2, [r4, #20]
 80194c6:	1c43      	adds	r3, r0, #1
 80194c8:	429a      	cmp	r2, r3
 80194ca:	d004      	beq.n	80194d6 <__swbuf_r+0x6e>
 80194cc:	89a3      	ldrh	r3, [r4, #12]
 80194ce:	07db      	lsls	r3, r3, #31
 80194d0:	d5e1      	bpl.n	8019496 <__swbuf_r+0x2e>
 80194d2:	2e0a      	cmp	r6, #10
 80194d4:	d1df      	bne.n	8019496 <__swbuf_r+0x2e>
 80194d6:	4621      	mov	r1, r4
 80194d8:	4628      	mov	r0, r5
 80194da:	f7ff fe2f 	bl	801913c <_fflush_r>
 80194de:	2800      	cmp	r0, #0
 80194e0:	d0d9      	beq.n	8019496 <__swbuf_r+0x2e>
 80194e2:	e7d6      	b.n	8019492 <__swbuf_r+0x2a>

080194e4 <__swsetup_r>:
 80194e4:	b538      	push	{r3, r4, r5, lr}
 80194e6:	4b29      	ldr	r3, [pc, #164]	@ (801958c <__swsetup_r+0xa8>)
 80194e8:	4605      	mov	r5, r0
 80194ea:	6818      	ldr	r0, [r3, #0]
 80194ec:	460c      	mov	r4, r1
 80194ee:	b118      	cbz	r0, 80194f8 <__swsetup_r+0x14>
 80194f0:	6a03      	ldr	r3, [r0, #32]
 80194f2:	b90b      	cbnz	r3, 80194f8 <__swsetup_r+0x14>
 80194f4:	f7fd fd8e 	bl	8017014 <__sinit>
 80194f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80194fc:	0719      	lsls	r1, r3, #28
 80194fe:	d422      	bmi.n	8019546 <__swsetup_r+0x62>
 8019500:	06da      	lsls	r2, r3, #27
 8019502:	d407      	bmi.n	8019514 <__swsetup_r+0x30>
 8019504:	2209      	movs	r2, #9
 8019506:	602a      	str	r2, [r5, #0]
 8019508:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801950c:	81a3      	strh	r3, [r4, #12]
 801950e:	f04f 30ff 	mov.w	r0, #4294967295
 8019512:	e033      	b.n	801957c <__swsetup_r+0x98>
 8019514:	0758      	lsls	r0, r3, #29
 8019516:	d512      	bpl.n	801953e <__swsetup_r+0x5a>
 8019518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801951a:	b141      	cbz	r1, 801952e <__swsetup_r+0x4a>
 801951c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019520:	4299      	cmp	r1, r3
 8019522:	d002      	beq.n	801952a <__swsetup_r+0x46>
 8019524:	4628      	mov	r0, r5
 8019526:	f7fe fd37 	bl	8017f98 <_free_r>
 801952a:	2300      	movs	r3, #0
 801952c:	6363      	str	r3, [r4, #52]	@ 0x34
 801952e:	89a3      	ldrh	r3, [r4, #12]
 8019530:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019534:	81a3      	strh	r3, [r4, #12]
 8019536:	2300      	movs	r3, #0
 8019538:	6063      	str	r3, [r4, #4]
 801953a:	6923      	ldr	r3, [r4, #16]
 801953c:	6023      	str	r3, [r4, #0]
 801953e:	89a3      	ldrh	r3, [r4, #12]
 8019540:	f043 0308 	orr.w	r3, r3, #8
 8019544:	81a3      	strh	r3, [r4, #12]
 8019546:	6923      	ldr	r3, [r4, #16]
 8019548:	b94b      	cbnz	r3, 801955e <__swsetup_r+0x7a>
 801954a:	89a3      	ldrh	r3, [r4, #12]
 801954c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019554:	d003      	beq.n	801955e <__swsetup_r+0x7a>
 8019556:	4621      	mov	r1, r4
 8019558:	4628      	mov	r0, r5
 801955a:	f000 f883 	bl	8019664 <__smakebuf_r>
 801955e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019562:	f013 0201 	ands.w	r2, r3, #1
 8019566:	d00a      	beq.n	801957e <__swsetup_r+0x9a>
 8019568:	2200      	movs	r2, #0
 801956a:	60a2      	str	r2, [r4, #8]
 801956c:	6962      	ldr	r2, [r4, #20]
 801956e:	4252      	negs	r2, r2
 8019570:	61a2      	str	r2, [r4, #24]
 8019572:	6922      	ldr	r2, [r4, #16]
 8019574:	b942      	cbnz	r2, 8019588 <__swsetup_r+0xa4>
 8019576:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801957a:	d1c5      	bne.n	8019508 <__swsetup_r+0x24>
 801957c:	bd38      	pop	{r3, r4, r5, pc}
 801957e:	0799      	lsls	r1, r3, #30
 8019580:	bf58      	it	pl
 8019582:	6962      	ldrpl	r2, [r4, #20]
 8019584:	60a2      	str	r2, [r4, #8]
 8019586:	e7f4      	b.n	8019572 <__swsetup_r+0x8e>
 8019588:	2000      	movs	r0, #0
 801958a:	e7f7      	b.n	801957c <__swsetup_r+0x98>
 801958c:	20000264 	.word	0x20000264

08019590 <_raise_r>:
 8019590:	291f      	cmp	r1, #31
 8019592:	b538      	push	{r3, r4, r5, lr}
 8019594:	4605      	mov	r5, r0
 8019596:	460c      	mov	r4, r1
 8019598:	d904      	bls.n	80195a4 <_raise_r+0x14>
 801959a:	2316      	movs	r3, #22
 801959c:	6003      	str	r3, [r0, #0]
 801959e:	f04f 30ff 	mov.w	r0, #4294967295
 80195a2:	bd38      	pop	{r3, r4, r5, pc}
 80195a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80195a6:	b112      	cbz	r2, 80195ae <_raise_r+0x1e>
 80195a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80195ac:	b94b      	cbnz	r3, 80195c2 <_raise_r+0x32>
 80195ae:	4628      	mov	r0, r5
 80195b0:	f000 f830 	bl	8019614 <_getpid_r>
 80195b4:	4622      	mov	r2, r4
 80195b6:	4601      	mov	r1, r0
 80195b8:	4628      	mov	r0, r5
 80195ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80195be:	f000 b817 	b.w	80195f0 <_kill_r>
 80195c2:	2b01      	cmp	r3, #1
 80195c4:	d00a      	beq.n	80195dc <_raise_r+0x4c>
 80195c6:	1c59      	adds	r1, r3, #1
 80195c8:	d103      	bne.n	80195d2 <_raise_r+0x42>
 80195ca:	2316      	movs	r3, #22
 80195cc:	6003      	str	r3, [r0, #0]
 80195ce:	2001      	movs	r0, #1
 80195d0:	e7e7      	b.n	80195a2 <_raise_r+0x12>
 80195d2:	2100      	movs	r1, #0
 80195d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80195d8:	4620      	mov	r0, r4
 80195da:	4798      	blx	r3
 80195dc:	2000      	movs	r0, #0
 80195de:	e7e0      	b.n	80195a2 <_raise_r+0x12>

080195e0 <raise>:
 80195e0:	4b02      	ldr	r3, [pc, #8]	@ (80195ec <raise+0xc>)
 80195e2:	4601      	mov	r1, r0
 80195e4:	6818      	ldr	r0, [r3, #0]
 80195e6:	f7ff bfd3 	b.w	8019590 <_raise_r>
 80195ea:	bf00      	nop
 80195ec:	20000264 	.word	0x20000264

080195f0 <_kill_r>:
 80195f0:	b538      	push	{r3, r4, r5, lr}
 80195f2:	4d07      	ldr	r5, [pc, #28]	@ (8019610 <_kill_r+0x20>)
 80195f4:	2300      	movs	r3, #0
 80195f6:	4604      	mov	r4, r0
 80195f8:	4608      	mov	r0, r1
 80195fa:	4611      	mov	r1, r2
 80195fc:	602b      	str	r3, [r5, #0]
 80195fe:	f7e9 fe4d 	bl	800329c <_kill>
 8019602:	1c43      	adds	r3, r0, #1
 8019604:	d102      	bne.n	801960c <_kill_r+0x1c>
 8019606:	682b      	ldr	r3, [r5, #0]
 8019608:	b103      	cbz	r3, 801960c <_kill_r+0x1c>
 801960a:	6023      	str	r3, [r4, #0]
 801960c:	bd38      	pop	{r3, r4, r5, pc}
 801960e:	bf00      	nop
 8019610:	200048a8 	.word	0x200048a8

08019614 <_getpid_r>:
 8019614:	f7e9 be3a 	b.w	800328c <_getpid>

08019618 <__swhatbuf_r>:
 8019618:	b570      	push	{r4, r5, r6, lr}
 801961a:	460c      	mov	r4, r1
 801961c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019620:	2900      	cmp	r1, #0
 8019622:	b096      	sub	sp, #88	@ 0x58
 8019624:	4615      	mov	r5, r2
 8019626:	461e      	mov	r6, r3
 8019628:	da0d      	bge.n	8019646 <__swhatbuf_r+0x2e>
 801962a:	89a3      	ldrh	r3, [r4, #12]
 801962c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019630:	f04f 0100 	mov.w	r1, #0
 8019634:	bf14      	ite	ne
 8019636:	2340      	movne	r3, #64	@ 0x40
 8019638:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801963c:	2000      	movs	r0, #0
 801963e:	6031      	str	r1, [r6, #0]
 8019640:	602b      	str	r3, [r5, #0]
 8019642:	b016      	add	sp, #88	@ 0x58
 8019644:	bd70      	pop	{r4, r5, r6, pc}
 8019646:	466a      	mov	r2, sp
 8019648:	f000 f848 	bl	80196dc <_fstat_r>
 801964c:	2800      	cmp	r0, #0
 801964e:	dbec      	blt.n	801962a <__swhatbuf_r+0x12>
 8019650:	9901      	ldr	r1, [sp, #4]
 8019652:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8019656:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801965a:	4259      	negs	r1, r3
 801965c:	4159      	adcs	r1, r3
 801965e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019662:	e7eb      	b.n	801963c <__swhatbuf_r+0x24>

08019664 <__smakebuf_r>:
 8019664:	898b      	ldrh	r3, [r1, #12]
 8019666:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019668:	079d      	lsls	r5, r3, #30
 801966a:	4606      	mov	r6, r0
 801966c:	460c      	mov	r4, r1
 801966e:	d507      	bpl.n	8019680 <__smakebuf_r+0x1c>
 8019670:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8019674:	6023      	str	r3, [r4, #0]
 8019676:	6123      	str	r3, [r4, #16]
 8019678:	2301      	movs	r3, #1
 801967a:	6163      	str	r3, [r4, #20]
 801967c:	b003      	add	sp, #12
 801967e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019680:	ab01      	add	r3, sp, #4
 8019682:	466a      	mov	r2, sp
 8019684:	f7ff ffc8 	bl	8019618 <__swhatbuf_r>
 8019688:	9f00      	ldr	r7, [sp, #0]
 801968a:	4605      	mov	r5, r0
 801968c:	4639      	mov	r1, r7
 801968e:	4630      	mov	r0, r6
 8019690:	f7fc f904 	bl	801589c <_malloc_r>
 8019694:	b948      	cbnz	r0, 80196aa <__smakebuf_r+0x46>
 8019696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801969a:	059a      	lsls	r2, r3, #22
 801969c:	d4ee      	bmi.n	801967c <__smakebuf_r+0x18>
 801969e:	f023 0303 	bic.w	r3, r3, #3
 80196a2:	f043 0302 	orr.w	r3, r3, #2
 80196a6:	81a3      	strh	r3, [r4, #12]
 80196a8:	e7e2      	b.n	8019670 <__smakebuf_r+0xc>
 80196aa:	89a3      	ldrh	r3, [r4, #12]
 80196ac:	6020      	str	r0, [r4, #0]
 80196ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80196b2:	81a3      	strh	r3, [r4, #12]
 80196b4:	9b01      	ldr	r3, [sp, #4]
 80196b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80196ba:	b15b      	cbz	r3, 80196d4 <__smakebuf_r+0x70>
 80196bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80196c0:	4630      	mov	r0, r6
 80196c2:	f000 f81d 	bl	8019700 <_isatty_r>
 80196c6:	b128      	cbz	r0, 80196d4 <__smakebuf_r+0x70>
 80196c8:	89a3      	ldrh	r3, [r4, #12]
 80196ca:	f023 0303 	bic.w	r3, r3, #3
 80196ce:	f043 0301 	orr.w	r3, r3, #1
 80196d2:	81a3      	strh	r3, [r4, #12]
 80196d4:	89a3      	ldrh	r3, [r4, #12]
 80196d6:	431d      	orrs	r5, r3
 80196d8:	81a5      	strh	r5, [r4, #12]
 80196da:	e7cf      	b.n	801967c <__smakebuf_r+0x18>

080196dc <_fstat_r>:
 80196dc:	b538      	push	{r3, r4, r5, lr}
 80196de:	4d07      	ldr	r5, [pc, #28]	@ (80196fc <_fstat_r+0x20>)
 80196e0:	2300      	movs	r3, #0
 80196e2:	4604      	mov	r4, r0
 80196e4:	4608      	mov	r0, r1
 80196e6:	4611      	mov	r1, r2
 80196e8:	602b      	str	r3, [r5, #0]
 80196ea:	f7e9 fe1b 	bl	8003324 <_fstat>
 80196ee:	1c43      	adds	r3, r0, #1
 80196f0:	d102      	bne.n	80196f8 <_fstat_r+0x1c>
 80196f2:	682b      	ldr	r3, [r5, #0]
 80196f4:	b103      	cbz	r3, 80196f8 <_fstat_r+0x1c>
 80196f6:	6023      	str	r3, [r4, #0]
 80196f8:	bd38      	pop	{r3, r4, r5, pc}
 80196fa:	bf00      	nop
 80196fc:	200048a8 	.word	0x200048a8

08019700 <_isatty_r>:
 8019700:	b538      	push	{r3, r4, r5, lr}
 8019702:	4d06      	ldr	r5, [pc, #24]	@ (801971c <_isatty_r+0x1c>)
 8019704:	2300      	movs	r3, #0
 8019706:	4604      	mov	r4, r0
 8019708:	4608      	mov	r0, r1
 801970a:	602b      	str	r3, [r5, #0]
 801970c:	f7e9 fe1a 	bl	8003344 <_isatty>
 8019710:	1c43      	adds	r3, r0, #1
 8019712:	d102      	bne.n	801971a <_isatty_r+0x1a>
 8019714:	682b      	ldr	r3, [r5, #0]
 8019716:	b103      	cbz	r3, 801971a <_isatty_r+0x1a>
 8019718:	6023      	str	r3, [r4, #0]
 801971a:	bd38      	pop	{r3, r4, r5, pc}
 801971c:	200048a8 	.word	0x200048a8

08019720 <pow>:
 8019720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019722:	ed2d 8b02 	vpush	{d8}
 8019726:	eeb0 8a40 	vmov.f32	s16, s0
 801972a:	eef0 8a60 	vmov.f32	s17, s1
 801972e:	ec55 4b11 	vmov	r4, r5, d1
 8019732:	f000 f8c1 	bl	80198b8 <__ieee754_pow>
 8019736:	4622      	mov	r2, r4
 8019738:	462b      	mov	r3, r5
 801973a:	4620      	mov	r0, r4
 801973c:	4629      	mov	r1, r5
 801973e:	ec57 6b10 	vmov	r6, r7, d0
 8019742:	f7e7 fa2b 	bl	8000b9c <__aeabi_dcmpun>
 8019746:	2800      	cmp	r0, #0
 8019748:	d13b      	bne.n	80197c2 <pow+0xa2>
 801974a:	ec51 0b18 	vmov	r0, r1, d8
 801974e:	2200      	movs	r2, #0
 8019750:	2300      	movs	r3, #0
 8019752:	f7e7 f9f1 	bl	8000b38 <__aeabi_dcmpeq>
 8019756:	b1b8      	cbz	r0, 8019788 <pow+0x68>
 8019758:	2200      	movs	r2, #0
 801975a:	2300      	movs	r3, #0
 801975c:	4620      	mov	r0, r4
 801975e:	4629      	mov	r1, r5
 8019760:	f7e7 f9ea 	bl	8000b38 <__aeabi_dcmpeq>
 8019764:	2800      	cmp	r0, #0
 8019766:	d146      	bne.n	80197f6 <pow+0xd6>
 8019768:	ec45 4b10 	vmov	d0, r4, r5
 801976c:	f000 f848 	bl	8019800 <finite>
 8019770:	b338      	cbz	r0, 80197c2 <pow+0xa2>
 8019772:	2200      	movs	r2, #0
 8019774:	2300      	movs	r3, #0
 8019776:	4620      	mov	r0, r4
 8019778:	4629      	mov	r1, r5
 801977a:	f7e7 f9e7 	bl	8000b4c <__aeabi_dcmplt>
 801977e:	b300      	cbz	r0, 80197c2 <pow+0xa2>
 8019780:	f7fd fd48 	bl	8017214 <__errno>
 8019784:	2322      	movs	r3, #34	@ 0x22
 8019786:	e01b      	b.n	80197c0 <pow+0xa0>
 8019788:	ec47 6b10 	vmov	d0, r6, r7
 801978c:	f000 f838 	bl	8019800 <finite>
 8019790:	b9e0      	cbnz	r0, 80197cc <pow+0xac>
 8019792:	eeb0 0a48 	vmov.f32	s0, s16
 8019796:	eef0 0a68 	vmov.f32	s1, s17
 801979a:	f000 f831 	bl	8019800 <finite>
 801979e:	b1a8      	cbz	r0, 80197cc <pow+0xac>
 80197a0:	ec45 4b10 	vmov	d0, r4, r5
 80197a4:	f000 f82c 	bl	8019800 <finite>
 80197a8:	b180      	cbz	r0, 80197cc <pow+0xac>
 80197aa:	4632      	mov	r2, r6
 80197ac:	463b      	mov	r3, r7
 80197ae:	4630      	mov	r0, r6
 80197b0:	4639      	mov	r1, r7
 80197b2:	f7e7 f9f3 	bl	8000b9c <__aeabi_dcmpun>
 80197b6:	2800      	cmp	r0, #0
 80197b8:	d0e2      	beq.n	8019780 <pow+0x60>
 80197ba:	f7fd fd2b 	bl	8017214 <__errno>
 80197be:	2321      	movs	r3, #33	@ 0x21
 80197c0:	6003      	str	r3, [r0, #0]
 80197c2:	ecbd 8b02 	vpop	{d8}
 80197c6:	ec47 6b10 	vmov	d0, r6, r7
 80197ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80197cc:	2200      	movs	r2, #0
 80197ce:	2300      	movs	r3, #0
 80197d0:	4630      	mov	r0, r6
 80197d2:	4639      	mov	r1, r7
 80197d4:	f7e7 f9b0 	bl	8000b38 <__aeabi_dcmpeq>
 80197d8:	2800      	cmp	r0, #0
 80197da:	d0f2      	beq.n	80197c2 <pow+0xa2>
 80197dc:	eeb0 0a48 	vmov.f32	s0, s16
 80197e0:	eef0 0a68 	vmov.f32	s1, s17
 80197e4:	f000 f80c 	bl	8019800 <finite>
 80197e8:	2800      	cmp	r0, #0
 80197ea:	d0ea      	beq.n	80197c2 <pow+0xa2>
 80197ec:	ec45 4b10 	vmov	d0, r4, r5
 80197f0:	f000 f806 	bl	8019800 <finite>
 80197f4:	e7c3      	b.n	801977e <pow+0x5e>
 80197f6:	4f01      	ldr	r7, [pc, #4]	@ (80197fc <pow+0xdc>)
 80197f8:	2600      	movs	r6, #0
 80197fa:	e7e2      	b.n	80197c2 <pow+0xa2>
 80197fc:	3ff00000 	.word	0x3ff00000

08019800 <finite>:
 8019800:	b082      	sub	sp, #8
 8019802:	ed8d 0b00 	vstr	d0, [sp]
 8019806:	9801      	ldr	r0, [sp, #4]
 8019808:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 801980c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8019810:	0fc0      	lsrs	r0, r0, #31
 8019812:	b002      	add	sp, #8
 8019814:	4770      	bx	lr

08019816 <fmax>:
 8019816:	b508      	push	{r3, lr}
 8019818:	ed2d 8b04 	vpush	{d8-d9}
 801981c:	eeb0 8a40 	vmov.f32	s16, s0
 8019820:	eef0 8a60 	vmov.f32	s17, s1
 8019824:	eeb0 9a41 	vmov.f32	s18, s2
 8019828:	eef0 9a61 	vmov.f32	s19, s3
 801982c:	f000 f81e 	bl	801986c <__fpclassifyd>
 8019830:	b950      	cbnz	r0, 8019848 <fmax+0x32>
 8019832:	eeb0 8a49 	vmov.f32	s16, s18
 8019836:	eef0 8a69 	vmov.f32	s17, s19
 801983a:	eeb0 0a48 	vmov.f32	s0, s16
 801983e:	eef0 0a68 	vmov.f32	s1, s17
 8019842:	ecbd 8b04 	vpop	{d8-d9}
 8019846:	bd08      	pop	{r3, pc}
 8019848:	eeb0 0a49 	vmov.f32	s0, s18
 801984c:	eef0 0a69 	vmov.f32	s1, s19
 8019850:	f000 f80c 	bl	801986c <__fpclassifyd>
 8019854:	2800      	cmp	r0, #0
 8019856:	d0f0      	beq.n	801983a <fmax+0x24>
 8019858:	ec53 2b19 	vmov	r2, r3, d9
 801985c:	ec51 0b18 	vmov	r0, r1, d8
 8019860:	f7e7 f992 	bl	8000b88 <__aeabi_dcmpgt>
 8019864:	2800      	cmp	r0, #0
 8019866:	d0e4      	beq.n	8019832 <fmax+0x1c>
 8019868:	e7e7      	b.n	801983a <fmax+0x24>
	...

0801986c <__fpclassifyd>:
 801986c:	ec51 0b10 	vmov	r0, r1, d0
 8019870:	460b      	mov	r3, r1
 8019872:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8019876:	b510      	push	{r4, lr}
 8019878:	d104      	bne.n	8019884 <__fpclassifyd+0x18>
 801987a:	2800      	cmp	r0, #0
 801987c:	bf0c      	ite	eq
 801987e:	2002      	moveq	r0, #2
 8019880:	2003      	movne	r0, #3
 8019882:	bd10      	pop	{r4, pc}
 8019884:	4a09      	ldr	r2, [pc, #36]	@ (80198ac <__fpclassifyd+0x40>)
 8019886:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 801988a:	4294      	cmp	r4, r2
 801988c:	d908      	bls.n	80198a0 <__fpclassifyd+0x34>
 801988e:	4a08      	ldr	r2, [pc, #32]	@ (80198b0 <__fpclassifyd+0x44>)
 8019890:	4213      	tst	r3, r2
 8019892:	d007      	beq.n	80198a4 <__fpclassifyd+0x38>
 8019894:	4291      	cmp	r1, r2
 8019896:	d107      	bne.n	80198a8 <__fpclassifyd+0x3c>
 8019898:	fab0 f080 	clz	r0, r0
 801989c:	0940      	lsrs	r0, r0, #5
 801989e:	e7f0      	b.n	8019882 <__fpclassifyd+0x16>
 80198a0:	2004      	movs	r0, #4
 80198a2:	e7ee      	b.n	8019882 <__fpclassifyd+0x16>
 80198a4:	2003      	movs	r0, #3
 80198a6:	e7ec      	b.n	8019882 <__fpclassifyd+0x16>
 80198a8:	2000      	movs	r0, #0
 80198aa:	e7ea      	b.n	8019882 <__fpclassifyd+0x16>
 80198ac:	7fdfffff 	.word	0x7fdfffff
 80198b0:	7ff00000 	.word	0x7ff00000
 80198b4:	00000000 	.word	0x00000000

080198b8 <__ieee754_pow>:
 80198b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198bc:	b091      	sub	sp, #68	@ 0x44
 80198be:	ed8d 1b00 	vstr	d1, [sp]
 80198c2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80198c6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80198ca:	ea5a 0001 	orrs.w	r0, sl, r1
 80198ce:	ec57 6b10 	vmov	r6, r7, d0
 80198d2:	d113      	bne.n	80198fc <__ieee754_pow+0x44>
 80198d4:	19b3      	adds	r3, r6, r6
 80198d6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80198da:	4152      	adcs	r2, r2
 80198dc:	4298      	cmp	r0, r3
 80198de:	4b9a      	ldr	r3, [pc, #616]	@ (8019b48 <__ieee754_pow+0x290>)
 80198e0:	4193      	sbcs	r3, r2
 80198e2:	f080 84ee 	bcs.w	801a2c2 <__ieee754_pow+0xa0a>
 80198e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80198ea:	4630      	mov	r0, r6
 80198ec:	4639      	mov	r1, r7
 80198ee:	f7e6 fd05 	bl	80002fc <__adddf3>
 80198f2:	ec41 0b10 	vmov	d0, r0, r1
 80198f6:	b011      	add	sp, #68	@ 0x44
 80198f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198fc:	4a93      	ldr	r2, [pc, #588]	@ (8019b4c <__ieee754_pow+0x294>)
 80198fe:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8019902:	4295      	cmp	r5, r2
 8019904:	46b8      	mov	r8, r7
 8019906:	4633      	mov	r3, r6
 8019908:	d80a      	bhi.n	8019920 <__ieee754_pow+0x68>
 801990a:	d104      	bne.n	8019916 <__ieee754_pow+0x5e>
 801990c:	2e00      	cmp	r6, #0
 801990e:	d1ea      	bne.n	80198e6 <__ieee754_pow+0x2e>
 8019910:	45aa      	cmp	sl, r5
 8019912:	d8e8      	bhi.n	80198e6 <__ieee754_pow+0x2e>
 8019914:	e001      	b.n	801991a <__ieee754_pow+0x62>
 8019916:	4592      	cmp	sl, r2
 8019918:	d802      	bhi.n	8019920 <__ieee754_pow+0x68>
 801991a:	4592      	cmp	sl, r2
 801991c:	d10f      	bne.n	801993e <__ieee754_pow+0x86>
 801991e:	b171      	cbz	r1, 801993e <__ieee754_pow+0x86>
 8019920:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8019924:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8019928:	ea58 0803 	orrs.w	r8, r8, r3
 801992c:	d1db      	bne.n	80198e6 <__ieee754_pow+0x2e>
 801992e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8019932:	18db      	adds	r3, r3, r3
 8019934:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8019938:	4152      	adcs	r2, r2
 801993a:	4598      	cmp	r8, r3
 801993c:	e7cf      	b.n	80198de <__ieee754_pow+0x26>
 801993e:	f1b8 0f00 	cmp.w	r8, #0
 8019942:	46ab      	mov	fp, r5
 8019944:	da43      	bge.n	80199ce <__ieee754_pow+0x116>
 8019946:	4a82      	ldr	r2, [pc, #520]	@ (8019b50 <__ieee754_pow+0x298>)
 8019948:	4592      	cmp	sl, r2
 801994a:	d856      	bhi.n	80199fa <__ieee754_pow+0x142>
 801994c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8019950:	4592      	cmp	sl, r2
 8019952:	f240 84c5 	bls.w	801a2e0 <__ieee754_pow+0xa28>
 8019956:	ea4f 522a 	mov.w	r2, sl, asr #20
 801995a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801995e:	2a14      	cmp	r2, #20
 8019960:	dd18      	ble.n	8019994 <__ieee754_pow+0xdc>
 8019962:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8019966:	fa21 f402 	lsr.w	r4, r1, r2
 801996a:	fa04 f202 	lsl.w	r2, r4, r2
 801996e:	428a      	cmp	r2, r1
 8019970:	f040 84b6 	bne.w	801a2e0 <__ieee754_pow+0xa28>
 8019974:	f004 0401 	and.w	r4, r4, #1
 8019978:	f1c4 0402 	rsb	r4, r4, #2
 801997c:	2900      	cmp	r1, #0
 801997e:	d159      	bne.n	8019a34 <__ieee754_pow+0x17c>
 8019980:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8019984:	d148      	bne.n	8019a18 <__ieee754_pow+0x160>
 8019986:	4632      	mov	r2, r6
 8019988:	463b      	mov	r3, r7
 801998a:	4630      	mov	r0, r6
 801998c:	4639      	mov	r1, r7
 801998e:	f7e6 fe6b 	bl	8000668 <__aeabi_dmul>
 8019992:	e7ae      	b.n	80198f2 <__ieee754_pow+0x3a>
 8019994:	2900      	cmp	r1, #0
 8019996:	d14c      	bne.n	8019a32 <__ieee754_pow+0x17a>
 8019998:	f1c2 0214 	rsb	r2, r2, #20
 801999c:	fa4a f402 	asr.w	r4, sl, r2
 80199a0:	fa04 f202 	lsl.w	r2, r4, r2
 80199a4:	4552      	cmp	r2, sl
 80199a6:	f040 8498 	bne.w	801a2da <__ieee754_pow+0xa22>
 80199aa:	f004 0401 	and.w	r4, r4, #1
 80199ae:	f1c4 0402 	rsb	r4, r4, #2
 80199b2:	4a68      	ldr	r2, [pc, #416]	@ (8019b54 <__ieee754_pow+0x29c>)
 80199b4:	4592      	cmp	sl, r2
 80199b6:	d1e3      	bne.n	8019980 <__ieee754_pow+0xc8>
 80199b8:	f1b9 0f00 	cmp.w	r9, #0
 80199bc:	f280 8489 	bge.w	801a2d2 <__ieee754_pow+0xa1a>
 80199c0:	4964      	ldr	r1, [pc, #400]	@ (8019b54 <__ieee754_pow+0x29c>)
 80199c2:	4632      	mov	r2, r6
 80199c4:	463b      	mov	r3, r7
 80199c6:	2000      	movs	r0, #0
 80199c8:	f7e6 ff78 	bl	80008bc <__aeabi_ddiv>
 80199cc:	e791      	b.n	80198f2 <__ieee754_pow+0x3a>
 80199ce:	2400      	movs	r4, #0
 80199d0:	bb81      	cbnz	r1, 8019a34 <__ieee754_pow+0x17c>
 80199d2:	4a5e      	ldr	r2, [pc, #376]	@ (8019b4c <__ieee754_pow+0x294>)
 80199d4:	4592      	cmp	sl, r2
 80199d6:	d1ec      	bne.n	80199b2 <__ieee754_pow+0xfa>
 80199d8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 80199dc:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80199e0:	431a      	orrs	r2, r3
 80199e2:	f000 846e 	beq.w	801a2c2 <__ieee754_pow+0xa0a>
 80199e6:	4b5c      	ldr	r3, [pc, #368]	@ (8019b58 <__ieee754_pow+0x2a0>)
 80199e8:	429d      	cmp	r5, r3
 80199ea:	d908      	bls.n	80199fe <__ieee754_pow+0x146>
 80199ec:	f1b9 0f00 	cmp.w	r9, #0
 80199f0:	f280 846b 	bge.w	801a2ca <__ieee754_pow+0xa12>
 80199f4:	2000      	movs	r0, #0
 80199f6:	2100      	movs	r1, #0
 80199f8:	e77b      	b.n	80198f2 <__ieee754_pow+0x3a>
 80199fa:	2402      	movs	r4, #2
 80199fc:	e7e8      	b.n	80199d0 <__ieee754_pow+0x118>
 80199fe:	f1b9 0f00 	cmp.w	r9, #0
 8019a02:	f04f 0000 	mov.w	r0, #0
 8019a06:	f04f 0100 	mov.w	r1, #0
 8019a0a:	f6bf af72 	bge.w	80198f2 <__ieee754_pow+0x3a>
 8019a0e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8019a12:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8019a16:	e76c      	b.n	80198f2 <__ieee754_pow+0x3a>
 8019a18:	4a50      	ldr	r2, [pc, #320]	@ (8019b5c <__ieee754_pow+0x2a4>)
 8019a1a:	4591      	cmp	r9, r2
 8019a1c:	d10a      	bne.n	8019a34 <__ieee754_pow+0x17c>
 8019a1e:	f1b8 0f00 	cmp.w	r8, #0
 8019a22:	db07      	blt.n	8019a34 <__ieee754_pow+0x17c>
 8019a24:	ec47 6b10 	vmov	d0, r6, r7
 8019a28:	b011      	add	sp, #68	@ 0x44
 8019a2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a2e:	f000 bd4f 	b.w	801a4d0 <__ieee754_sqrt>
 8019a32:	2400      	movs	r4, #0
 8019a34:	ec47 6b10 	vmov	d0, r6, r7
 8019a38:	9302      	str	r3, [sp, #8]
 8019a3a:	f000 fc87 	bl	801a34c <fabs>
 8019a3e:	9b02      	ldr	r3, [sp, #8]
 8019a40:	ec51 0b10 	vmov	r0, r1, d0
 8019a44:	bb43      	cbnz	r3, 8019a98 <__ieee754_pow+0x1e0>
 8019a46:	4b43      	ldr	r3, [pc, #268]	@ (8019b54 <__ieee754_pow+0x29c>)
 8019a48:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8019a4c:	429a      	cmp	r2, r3
 8019a4e:	d000      	beq.n	8019a52 <__ieee754_pow+0x19a>
 8019a50:	bb15      	cbnz	r5, 8019a98 <__ieee754_pow+0x1e0>
 8019a52:	f1b9 0f00 	cmp.w	r9, #0
 8019a56:	da05      	bge.n	8019a64 <__ieee754_pow+0x1ac>
 8019a58:	4602      	mov	r2, r0
 8019a5a:	460b      	mov	r3, r1
 8019a5c:	2000      	movs	r0, #0
 8019a5e:	493d      	ldr	r1, [pc, #244]	@ (8019b54 <__ieee754_pow+0x29c>)
 8019a60:	f7e6 ff2c 	bl	80008bc <__aeabi_ddiv>
 8019a64:	f1b8 0f00 	cmp.w	r8, #0
 8019a68:	f6bf af43 	bge.w	80198f2 <__ieee754_pow+0x3a>
 8019a6c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8019a70:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8019a74:	4325      	orrs	r5, r4
 8019a76:	d108      	bne.n	8019a8a <__ieee754_pow+0x1d2>
 8019a78:	4602      	mov	r2, r0
 8019a7a:	460b      	mov	r3, r1
 8019a7c:	4610      	mov	r0, r2
 8019a7e:	4619      	mov	r1, r3
 8019a80:	f7e6 fc3a 	bl	80002f8 <__aeabi_dsub>
 8019a84:	4602      	mov	r2, r0
 8019a86:	460b      	mov	r3, r1
 8019a88:	e79e      	b.n	80199c8 <__ieee754_pow+0x110>
 8019a8a:	2c01      	cmp	r4, #1
 8019a8c:	f47f af31 	bne.w	80198f2 <__ieee754_pow+0x3a>
 8019a90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8019a94:	4619      	mov	r1, r3
 8019a96:	e72c      	b.n	80198f2 <__ieee754_pow+0x3a>
 8019a98:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8019a9c:	3b01      	subs	r3, #1
 8019a9e:	ea53 0204 	orrs.w	r2, r3, r4
 8019aa2:	d102      	bne.n	8019aaa <__ieee754_pow+0x1f2>
 8019aa4:	4632      	mov	r2, r6
 8019aa6:	463b      	mov	r3, r7
 8019aa8:	e7e8      	b.n	8019a7c <__ieee754_pow+0x1c4>
 8019aaa:	3c01      	subs	r4, #1
 8019aac:	431c      	orrs	r4, r3
 8019aae:	d016      	beq.n	8019ade <__ieee754_pow+0x226>
 8019ab0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8019b38 <__ieee754_pow+0x280>
 8019ab4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8019ab8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8019abc:	f240 8110 	bls.w	8019ce0 <__ieee754_pow+0x428>
 8019ac0:	4b27      	ldr	r3, [pc, #156]	@ (8019b60 <__ieee754_pow+0x2a8>)
 8019ac2:	459a      	cmp	sl, r3
 8019ac4:	4b24      	ldr	r3, [pc, #144]	@ (8019b58 <__ieee754_pow+0x2a0>)
 8019ac6:	d916      	bls.n	8019af6 <__ieee754_pow+0x23e>
 8019ac8:	429d      	cmp	r5, r3
 8019aca:	d80b      	bhi.n	8019ae4 <__ieee754_pow+0x22c>
 8019acc:	f1b9 0f00 	cmp.w	r9, #0
 8019ad0:	da0b      	bge.n	8019aea <__ieee754_pow+0x232>
 8019ad2:	2000      	movs	r0, #0
 8019ad4:	b011      	add	sp, #68	@ 0x44
 8019ad6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ada:	f000 bcf1 	b.w	801a4c0 <__math_oflow>
 8019ade:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8019b40 <__ieee754_pow+0x288>
 8019ae2:	e7e7      	b.n	8019ab4 <__ieee754_pow+0x1fc>
 8019ae4:	f1b9 0f00 	cmp.w	r9, #0
 8019ae8:	dcf3      	bgt.n	8019ad2 <__ieee754_pow+0x21a>
 8019aea:	2000      	movs	r0, #0
 8019aec:	b011      	add	sp, #68	@ 0x44
 8019aee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019af2:	f000 bcdd 	b.w	801a4b0 <__math_uflow>
 8019af6:	429d      	cmp	r5, r3
 8019af8:	d20c      	bcs.n	8019b14 <__ieee754_pow+0x25c>
 8019afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019afe:	2200      	movs	r2, #0
 8019b00:	2300      	movs	r3, #0
 8019b02:	f7e7 f823 	bl	8000b4c <__aeabi_dcmplt>
 8019b06:	3800      	subs	r0, #0
 8019b08:	bf18      	it	ne
 8019b0a:	2001      	movne	r0, #1
 8019b0c:	f1b9 0f00 	cmp.w	r9, #0
 8019b10:	daec      	bge.n	8019aec <__ieee754_pow+0x234>
 8019b12:	e7df      	b.n	8019ad4 <__ieee754_pow+0x21c>
 8019b14:	4b0f      	ldr	r3, [pc, #60]	@ (8019b54 <__ieee754_pow+0x29c>)
 8019b16:	429d      	cmp	r5, r3
 8019b18:	f04f 0200 	mov.w	r2, #0
 8019b1c:	d922      	bls.n	8019b64 <__ieee754_pow+0x2ac>
 8019b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019b22:	2300      	movs	r3, #0
 8019b24:	f7e7 f812 	bl	8000b4c <__aeabi_dcmplt>
 8019b28:	3800      	subs	r0, #0
 8019b2a:	bf18      	it	ne
 8019b2c:	2001      	movne	r0, #1
 8019b2e:	f1b9 0f00 	cmp.w	r9, #0
 8019b32:	dccf      	bgt.n	8019ad4 <__ieee754_pow+0x21c>
 8019b34:	e7da      	b.n	8019aec <__ieee754_pow+0x234>
 8019b36:	bf00      	nop
 8019b38:	00000000 	.word	0x00000000
 8019b3c:	3ff00000 	.word	0x3ff00000
 8019b40:	00000000 	.word	0x00000000
 8019b44:	bff00000 	.word	0xbff00000
 8019b48:	fff00000 	.word	0xfff00000
 8019b4c:	7ff00000 	.word	0x7ff00000
 8019b50:	433fffff 	.word	0x433fffff
 8019b54:	3ff00000 	.word	0x3ff00000
 8019b58:	3fefffff 	.word	0x3fefffff
 8019b5c:	3fe00000 	.word	0x3fe00000
 8019b60:	43f00000 	.word	0x43f00000
 8019b64:	4b5a      	ldr	r3, [pc, #360]	@ (8019cd0 <__ieee754_pow+0x418>)
 8019b66:	f7e6 fbc7 	bl	80002f8 <__aeabi_dsub>
 8019b6a:	a351      	add	r3, pc, #324	@ (adr r3, 8019cb0 <__ieee754_pow+0x3f8>)
 8019b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b70:	4604      	mov	r4, r0
 8019b72:	460d      	mov	r5, r1
 8019b74:	f7e6 fd78 	bl	8000668 <__aeabi_dmul>
 8019b78:	a34f      	add	r3, pc, #316	@ (adr r3, 8019cb8 <__ieee754_pow+0x400>)
 8019b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b7e:	4606      	mov	r6, r0
 8019b80:	460f      	mov	r7, r1
 8019b82:	4620      	mov	r0, r4
 8019b84:	4629      	mov	r1, r5
 8019b86:	f7e6 fd6f 	bl	8000668 <__aeabi_dmul>
 8019b8a:	4b52      	ldr	r3, [pc, #328]	@ (8019cd4 <__ieee754_pow+0x41c>)
 8019b8c:	4682      	mov	sl, r0
 8019b8e:	468b      	mov	fp, r1
 8019b90:	2200      	movs	r2, #0
 8019b92:	4620      	mov	r0, r4
 8019b94:	4629      	mov	r1, r5
 8019b96:	f7e6 fd67 	bl	8000668 <__aeabi_dmul>
 8019b9a:	4602      	mov	r2, r0
 8019b9c:	460b      	mov	r3, r1
 8019b9e:	a148      	add	r1, pc, #288	@ (adr r1, 8019cc0 <__ieee754_pow+0x408>)
 8019ba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019ba4:	f7e6 fba8 	bl	80002f8 <__aeabi_dsub>
 8019ba8:	4622      	mov	r2, r4
 8019baa:	462b      	mov	r3, r5
 8019bac:	f7e6 fd5c 	bl	8000668 <__aeabi_dmul>
 8019bb0:	4602      	mov	r2, r0
 8019bb2:	460b      	mov	r3, r1
 8019bb4:	2000      	movs	r0, #0
 8019bb6:	4948      	ldr	r1, [pc, #288]	@ (8019cd8 <__ieee754_pow+0x420>)
 8019bb8:	f7e6 fb9e 	bl	80002f8 <__aeabi_dsub>
 8019bbc:	4622      	mov	r2, r4
 8019bbe:	4680      	mov	r8, r0
 8019bc0:	4689      	mov	r9, r1
 8019bc2:	462b      	mov	r3, r5
 8019bc4:	4620      	mov	r0, r4
 8019bc6:	4629      	mov	r1, r5
 8019bc8:	f7e6 fd4e 	bl	8000668 <__aeabi_dmul>
 8019bcc:	4602      	mov	r2, r0
 8019bce:	460b      	mov	r3, r1
 8019bd0:	4640      	mov	r0, r8
 8019bd2:	4649      	mov	r1, r9
 8019bd4:	f7e6 fd48 	bl	8000668 <__aeabi_dmul>
 8019bd8:	a33b      	add	r3, pc, #236	@ (adr r3, 8019cc8 <__ieee754_pow+0x410>)
 8019bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bde:	f7e6 fd43 	bl	8000668 <__aeabi_dmul>
 8019be2:	4602      	mov	r2, r0
 8019be4:	460b      	mov	r3, r1
 8019be6:	4650      	mov	r0, sl
 8019be8:	4659      	mov	r1, fp
 8019bea:	f7e6 fb85 	bl	80002f8 <__aeabi_dsub>
 8019bee:	4602      	mov	r2, r0
 8019bf0:	460b      	mov	r3, r1
 8019bf2:	4680      	mov	r8, r0
 8019bf4:	4689      	mov	r9, r1
 8019bf6:	4630      	mov	r0, r6
 8019bf8:	4639      	mov	r1, r7
 8019bfa:	f7e6 fb7f 	bl	80002fc <__adddf3>
 8019bfe:	2400      	movs	r4, #0
 8019c00:	4632      	mov	r2, r6
 8019c02:	463b      	mov	r3, r7
 8019c04:	4620      	mov	r0, r4
 8019c06:	460d      	mov	r5, r1
 8019c08:	f7e6 fb76 	bl	80002f8 <__aeabi_dsub>
 8019c0c:	4602      	mov	r2, r0
 8019c0e:	460b      	mov	r3, r1
 8019c10:	4640      	mov	r0, r8
 8019c12:	4649      	mov	r1, r9
 8019c14:	f7e6 fb70 	bl	80002f8 <__aeabi_dsub>
 8019c18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019c1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019c20:	2300      	movs	r3, #0
 8019c22:	9304      	str	r3, [sp, #16]
 8019c24:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8019c28:	4606      	mov	r6, r0
 8019c2a:	460f      	mov	r7, r1
 8019c2c:	465b      	mov	r3, fp
 8019c2e:	4652      	mov	r2, sl
 8019c30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019c34:	f7e6 fb60 	bl	80002f8 <__aeabi_dsub>
 8019c38:	4622      	mov	r2, r4
 8019c3a:	462b      	mov	r3, r5
 8019c3c:	f7e6 fd14 	bl	8000668 <__aeabi_dmul>
 8019c40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019c44:	4680      	mov	r8, r0
 8019c46:	4689      	mov	r9, r1
 8019c48:	4630      	mov	r0, r6
 8019c4a:	4639      	mov	r1, r7
 8019c4c:	f7e6 fd0c 	bl	8000668 <__aeabi_dmul>
 8019c50:	4602      	mov	r2, r0
 8019c52:	460b      	mov	r3, r1
 8019c54:	4640      	mov	r0, r8
 8019c56:	4649      	mov	r1, r9
 8019c58:	f7e6 fb50 	bl	80002fc <__adddf3>
 8019c5c:	465b      	mov	r3, fp
 8019c5e:	4606      	mov	r6, r0
 8019c60:	460f      	mov	r7, r1
 8019c62:	4652      	mov	r2, sl
 8019c64:	4620      	mov	r0, r4
 8019c66:	4629      	mov	r1, r5
 8019c68:	f7e6 fcfe 	bl	8000668 <__aeabi_dmul>
 8019c6c:	460b      	mov	r3, r1
 8019c6e:	4602      	mov	r2, r0
 8019c70:	4680      	mov	r8, r0
 8019c72:	4689      	mov	r9, r1
 8019c74:	4630      	mov	r0, r6
 8019c76:	4639      	mov	r1, r7
 8019c78:	f7e6 fb40 	bl	80002fc <__adddf3>
 8019c7c:	4b17      	ldr	r3, [pc, #92]	@ (8019cdc <__ieee754_pow+0x424>)
 8019c7e:	4299      	cmp	r1, r3
 8019c80:	4604      	mov	r4, r0
 8019c82:	460d      	mov	r5, r1
 8019c84:	468b      	mov	fp, r1
 8019c86:	f340 820b 	ble.w	801a0a0 <__ieee754_pow+0x7e8>
 8019c8a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8019c8e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8019c92:	4303      	orrs	r3, r0
 8019c94:	f000 81ea 	beq.w	801a06c <__ieee754_pow+0x7b4>
 8019c98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019c9c:	2200      	movs	r2, #0
 8019c9e:	2300      	movs	r3, #0
 8019ca0:	f7e6 ff54 	bl	8000b4c <__aeabi_dcmplt>
 8019ca4:	3800      	subs	r0, #0
 8019ca6:	bf18      	it	ne
 8019ca8:	2001      	movne	r0, #1
 8019caa:	e713      	b.n	8019ad4 <__ieee754_pow+0x21c>
 8019cac:	f3af 8000 	nop.w
 8019cb0:	60000000 	.word	0x60000000
 8019cb4:	3ff71547 	.word	0x3ff71547
 8019cb8:	f85ddf44 	.word	0xf85ddf44
 8019cbc:	3e54ae0b 	.word	0x3e54ae0b
 8019cc0:	55555555 	.word	0x55555555
 8019cc4:	3fd55555 	.word	0x3fd55555
 8019cc8:	652b82fe 	.word	0x652b82fe
 8019ccc:	3ff71547 	.word	0x3ff71547
 8019cd0:	3ff00000 	.word	0x3ff00000
 8019cd4:	3fd00000 	.word	0x3fd00000
 8019cd8:	3fe00000 	.word	0x3fe00000
 8019cdc:	408fffff 	.word	0x408fffff
 8019ce0:	4bd5      	ldr	r3, [pc, #852]	@ (801a038 <__ieee754_pow+0x780>)
 8019ce2:	ea08 0303 	and.w	r3, r8, r3
 8019ce6:	2200      	movs	r2, #0
 8019ce8:	b92b      	cbnz	r3, 8019cf6 <__ieee754_pow+0x43e>
 8019cea:	4bd4      	ldr	r3, [pc, #848]	@ (801a03c <__ieee754_pow+0x784>)
 8019cec:	f7e6 fcbc 	bl	8000668 <__aeabi_dmul>
 8019cf0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8019cf4:	468b      	mov	fp, r1
 8019cf6:	ea4f 532b 	mov.w	r3, fp, asr #20
 8019cfa:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8019cfe:	4413      	add	r3, r2
 8019d00:	930a      	str	r3, [sp, #40]	@ 0x28
 8019d02:	4bcf      	ldr	r3, [pc, #828]	@ (801a040 <__ieee754_pow+0x788>)
 8019d04:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8019d08:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8019d0c:	459b      	cmp	fp, r3
 8019d0e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8019d12:	dd08      	ble.n	8019d26 <__ieee754_pow+0x46e>
 8019d14:	4bcb      	ldr	r3, [pc, #812]	@ (801a044 <__ieee754_pow+0x78c>)
 8019d16:	459b      	cmp	fp, r3
 8019d18:	f340 81a5 	ble.w	801a066 <__ieee754_pow+0x7ae>
 8019d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019d1e:	3301      	adds	r3, #1
 8019d20:	930a      	str	r3, [sp, #40]	@ 0x28
 8019d22:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8019d26:	f04f 0a00 	mov.w	sl, #0
 8019d2a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8019d2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019d30:	4bc5      	ldr	r3, [pc, #788]	@ (801a048 <__ieee754_pow+0x790>)
 8019d32:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019d36:	ed93 7b00 	vldr	d7, [r3]
 8019d3a:	4629      	mov	r1, r5
 8019d3c:	ec53 2b17 	vmov	r2, r3, d7
 8019d40:	ed8d 7b06 	vstr	d7, [sp, #24]
 8019d44:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8019d48:	f7e6 fad6 	bl	80002f8 <__aeabi_dsub>
 8019d4c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8019d50:	4606      	mov	r6, r0
 8019d52:	460f      	mov	r7, r1
 8019d54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019d58:	f7e6 fad0 	bl	80002fc <__adddf3>
 8019d5c:	4602      	mov	r2, r0
 8019d5e:	460b      	mov	r3, r1
 8019d60:	2000      	movs	r0, #0
 8019d62:	49ba      	ldr	r1, [pc, #744]	@ (801a04c <__ieee754_pow+0x794>)
 8019d64:	f7e6 fdaa 	bl	80008bc <__aeabi_ddiv>
 8019d68:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8019d6c:	4602      	mov	r2, r0
 8019d6e:	460b      	mov	r3, r1
 8019d70:	4630      	mov	r0, r6
 8019d72:	4639      	mov	r1, r7
 8019d74:	f7e6 fc78 	bl	8000668 <__aeabi_dmul>
 8019d78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019d7c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8019d80:	106d      	asrs	r5, r5, #1
 8019d82:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8019d86:	f04f 0b00 	mov.w	fp, #0
 8019d8a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8019d8e:	4661      	mov	r1, ip
 8019d90:	2200      	movs	r2, #0
 8019d92:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8019d96:	4658      	mov	r0, fp
 8019d98:	46e1      	mov	r9, ip
 8019d9a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8019d9e:	4614      	mov	r4, r2
 8019da0:	461d      	mov	r5, r3
 8019da2:	f7e6 fc61 	bl	8000668 <__aeabi_dmul>
 8019da6:	4602      	mov	r2, r0
 8019da8:	460b      	mov	r3, r1
 8019daa:	4630      	mov	r0, r6
 8019dac:	4639      	mov	r1, r7
 8019dae:	f7e6 faa3 	bl	80002f8 <__aeabi_dsub>
 8019db2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019db6:	4606      	mov	r6, r0
 8019db8:	460f      	mov	r7, r1
 8019dba:	4620      	mov	r0, r4
 8019dbc:	4629      	mov	r1, r5
 8019dbe:	f7e6 fa9b 	bl	80002f8 <__aeabi_dsub>
 8019dc2:	4602      	mov	r2, r0
 8019dc4:	460b      	mov	r3, r1
 8019dc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8019dca:	f7e6 fa95 	bl	80002f8 <__aeabi_dsub>
 8019dce:	465a      	mov	r2, fp
 8019dd0:	464b      	mov	r3, r9
 8019dd2:	f7e6 fc49 	bl	8000668 <__aeabi_dmul>
 8019dd6:	4602      	mov	r2, r0
 8019dd8:	460b      	mov	r3, r1
 8019dda:	4630      	mov	r0, r6
 8019ddc:	4639      	mov	r1, r7
 8019dde:	f7e6 fa8b 	bl	80002f8 <__aeabi_dsub>
 8019de2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8019de6:	f7e6 fc3f 	bl	8000668 <__aeabi_dmul>
 8019dea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019dee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8019df2:	4610      	mov	r0, r2
 8019df4:	4619      	mov	r1, r3
 8019df6:	f7e6 fc37 	bl	8000668 <__aeabi_dmul>
 8019dfa:	a37d      	add	r3, pc, #500	@ (adr r3, 8019ff0 <__ieee754_pow+0x738>)
 8019dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e00:	4604      	mov	r4, r0
 8019e02:	460d      	mov	r5, r1
 8019e04:	f7e6 fc30 	bl	8000668 <__aeabi_dmul>
 8019e08:	a37b      	add	r3, pc, #492	@ (adr r3, 8019ff8 <__ieee754_pow+0x740>)
 8019e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e0e:	f7e6 fa75 	bl	80002fc <__adddf3>
 8019e12:	4622      	mov	r2, r4
 8019e14:	462b      	mov	r3, r5
 8019e16:	f7e6 fc27 	bl	8000668 <__aeabi_dmul>
 8019e1a:	a379      	add	r3, pc, #484	@ (adr r3, 801a000 <__ieee754_pow+0x748>)
 8019e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e20:	f7e6 fa6c 	bl	80002fc <__adddf3>
 8019e24:	4622      	mov	r2, r4
 8019e26:	462b      	mov	r3, r5
 8019e28:	f7e6 fc1e 	bl	8000668 <__aeabi_dmul>
 8019e2c:	a376      	add	r3, pc, #472	@ (adr r3, 801a008 <__ieee754_pow+0x750>)
 8019e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e32:	f7e6 fa63 	bl	80002fc <__adddf3>
 8019e36:	4622      	mov	r2, r4
 8019e38:	462b      	mov	r3, r5
 8019e3a:	f7e6 fc15 	bl	8000668 <__aeabi_dmul>
 8019e3e:	a374      	add	r3, pc, #464	@ (adr r3, 801a010 <__ieee754_pow+0x758>)
 8019e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e44:	f7e6 fa5a 	bl	80002fc <__adddf3>
 8019e48:	4622      	mov	r2, r4
 8019e4a:	462b      	mov	r3, r5
 8019e4c:	f7e6 fc0c 	bl	8000668 <__aeabi_dmul>
 8019e50:	a371      	add	r3, pc, #452	@ (adr r3, 801a018 <__ieee754_pow+0x760>)
 8019e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e56:	f7e6 fa51 	bl	80002fc <__adddf3>
 8019e5a:	4622      	mov	r2, r4
 8019e5c:	4606      	mov	r6, r0
 8019e5e:	460f      	mov	r7, r1
 8019e60:	462b      	mov	r3, r5
 8019e62:	4620      	mov	r0, r4
 8019e64:	4629      	mov	r1, r5
 8019e66:	f7e6 fbff 	bl	8000668 <__aeabi_dmul>
 8019e6a:	4602      	mov	r2, r0
 8019e6c:	460b      	mov	r3, r1
 8019e6e:	4630      	mov	r0, r6
 8019e70:	4639      	mov	r1, r7
 8019e72:	f7e6 fbf9 	bl	8000668 <__aeabi_dmul>
 8019e76:	465a      	mov	r2, fp
 8019e78:	4604      	mov	r4, r0
 8019e7a:	460d      	mov	r5, r1
 8019e7c:	464b      	mov	r3, r9
 8019e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019e82:	f7e6 fa3b 	bl	80002fc <__adddf3>
 8019e86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019e8a:	f7e6 fbed 	bl	8000668 <__aeabi_dmul>
 8019e8e:	4622      	mov	r2, r4
 8019e90:	462b      	mov	r3, r5
 8019e92:	f7e6 fa33 	bl	80002fc <__adddf3>
 8019e96:	465a      	mov	r2, fp
 8019e98:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8019e9c:	464b      	mov	r3, r9
 8019e9e:	4658      	mov	r0, fp
 8019ea0:	4649      	mov	r1, r9
 8019ea2:	f7e6 fbe1 	bl	8000668 <__aeabi_dmul>
 8019ea6:	4b6a      	ldr	r3, [pc, #424]	@ (801a050 <__ieee754_pow+0x798>)
 8019ea8:	2200      	movs	r2, #0
 8019eaa:	4606      	mov	r6, r0
 8019eac:	460f      	mov	r7, r1
 8019eae:	f7e6 fa25 	bl	80002fc <__adddf3>
 8019eb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8019eb6:	f7e6 fa21 	bl	80002fc <__adddf3>
 8019eba:	46d8      	mov	r8, fp
 8019ebc:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8019ec0:	460d      	mov	r5, r1
 8019ec2:	465a      	mov	r2, fp
 8019ec4:	460b      	mov	r3, r1
 8019ec6:	4640      	mov	r0, r8
 8019ec8:	4649      	mov	r1, r9
 8019eca:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8019ece:	f7e6 fbcb 	bl	8000668 <__aeabi_dmul>
 8019ed2:	465c      	mov	r4, fp
 8019ed4:	4680      	mov	r8, r0
 8019ed6:	4689      	mov	r9, r1
 8019ed8:	4b5d      	ldr	r3, [pc, #372]	@ (801a050 <__ieee754_pow+0x798>)
 8019eda:	2200      	movs	r2, #0
 8019edc:	4620      	mov	r0, r4
 8019ede:	4629      	mov	r1, r5
 8019ee0:	f7e6 fa0a 	bl	80002f8 <__aeabi_dsub>
 8019ee4:	4632      	mov	r2, r6
 8019ee6:	463b      	mov	r3, r7
 8019ee8:	f7e6 fa06 	bl	80002f8 <__aeabi_dsub>
 8019eec:	4602      	mov	r2, r0
 8019eee:	460b      	mov	r3, r1
 8019ef0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8019ef4:	f7e6 fa00 	bl	80002f8 <__aeabi_dsub>
 8019ef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019efc:	f7e6 fbb4 	bl	8000668 <__aeabi_dmul>
 8019f00:	4622      	mov	r2, r4
 8019f02:	4606      	mov	r6, r0
 8019f04:	460f      	mov	r7, r1
 8019f06:	462b      	mov	r3, r5
 8019f08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019f0c:	f7e6 fbac 	bl	8000668 <__aeabi_dmul>
 8019f10:	4602      	mov	r2, r0
 8019f12:	460b      	mov	r3, r1
 8019f14:	4630      	mov	r0, r6
 8019f16:	4639      	mov	r1, r7
 8019f18:	f7e6 f9f0 	bl	80002fc <__adddf3>
 8019f1c:	4606      	mov	r6, r0
 8019f1e:	460f      	mov	r7, r1
 8019f20:	4602      	mov	r2, r0
 8019f22:	460b      	mov	r3, r1
 8019f24:	4640      	mov	r0, r8
 8019f26:	4649      	mov	r1, r9
 8019f28:	f7e6 f9e8 	bl	80002fc <__adddf3>
 8019f2c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8019f30:	a33b      	add	r3, pc, #236	@ (adr r3, 801a020 <__ieee754_pow+0x768>)
 8019f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f36:	4658      	mov	r0, fp
 8019f38:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8019f3c:	460d      	mov	r5, r1
 8019f3e:	f7e6 fb93 	bl	8000668 <__aeabi_dmul>
 8019f42:	465c      	mov	r4, fp
 8019f44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019f48:	4642      	mov	r2, r8
 8019f4a:	464b      	mov	r3, r9
 8019f4c:	4620      	mov	r0, r4
 8019f4e:	4629      	mov	r1, r5
 8019f50:	f7e6 f9d2 	bl	80002f8 <__aeabi_dsub>
 8019f54:	4602      	mov	r2, r0
 8019f56:	460b      	mov	r3, r1
 8019f58:	4630      	mov	r0, r6
 8019f5a:	4639      	mov	r1, r7
 8019f5c:	f7e6 f9cc 	bl	80002f8 <__aeabi_dsub>
 8019f60:	a331      	add	r3, pc, #196	@ (adr r3, 801a028 <__ieee754_pow+0x770>)
 8019f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f66:	f7e6 fb7f 	bl	8000668 <__aeabi_dmul>
 8019f6a:	a331      	add	r3, pc, #196	@ (adr r3, 801a030 <__ieee754_pow+0x778>)
 8019f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f70:	4606      	mov	r6, r0
 8019f72:	460f      	mov	r7, r1
 8019f74:	4620      	mov	r0, r4
 8019f76:	4629      	mov	r1, r5
 8019f78:	f7e6 fb76 	bl	8000668 <__aeabi_dmul>
 8019f7c:	4602      	mov	r2, r0
 8019f7e:	460b      	mov	r3, r1
 8019f80:	4630      	mov	r0, r6
 8019f82:	4639      	mov	r1, r7
 8019f84:	f7e6 f9ba 	bl	80002fc <__adddf3>
 8019f88:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8019f8a:	4b32      	ldr	r3, [pc, #200]	@ (801a054 <__ieee754_pow+0x79c>)
 8019f8c:	4413      	add	r3, r2
 8019f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f92:	f7e6 f9b3 	bl	80002fc <__adddf3>
 8019f96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8019f9a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8019f9c:	f7e6 fafa 	bl	8000594 <__aeabi_i2d>
 8019fa0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8019fa2:	4b2d      	ldr	r3, [pc, #180]	@ (801a058 <__ieee754_pow+0x7a0>)
 8019fa4:	4413      	add	r3, r2
 8019fa6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019faa:	4606      	mov	r6, r0
 8019fac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019fb0:	460f      	mov	r7, r1
 8019fb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019fb6:	f7e6 f9a1 	bl	80002fc <__adddf3>
 8019fba:	4642      	mov	r2, r8
 8019fbc:	464b      	mov	r3, r9
 8019fbe:	f7e6 f99d 	bl	80002fc <__adddf3>
 8019fc2:	4632      	mov	r2, r6
 8019fc4:	463b      	mov	r3, r7
 8019fc6:	f7e6 f999 	bl	80002fc <__adddf3>
 8019fca:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8019fce:	4632      	mov	r2, r6
 8019fd0:	463b      	mov	r3, r7
 8019fd2:	4658      	mov	r0, fp
 8019fd4:	460d      	mov	r5, r1
 8019fd6:	f7e6 f98f 	bl	80002f8 <__aeabi_dsub>
 8019fda:	4642      	mov	r2, r8
 8019fdc:	464b      	mov	r3, r9
 8019fde:	f7e6 f98b 	bl	80002f8 <__aeabi_dsub>
 8019fe2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019fe6:	f7e6 f987 	bl	80002f8 <__aeabi_dsub>
 8019fea:	465c      	mov	r4, fp
 8019fec:	e036      	b.n	801a05c <__ieee754_pow+0x7a4>
 8019fee:	bf00      	nop
 8019ff0:	4a454eef 	.word	0x4a454eef
 8019ff4:	3fca7e28 	.word	0x3fca7e28
 8019ff8:	93c9db65 	.word	0x93c9db65
 8019ffc:	3fcd864a 	.word	0x3fcd864a
 801a000:	a91d4101 	.word	0xa91d4101
 801a004:	3fd17460 	.word	0x3fd17460
 801a008:	518f264d 	.word	0x518f264d
 801a00c:	3fd55555 	.word	0x3fd55555
 801a010:	db6fabff 	.word	0xdb6fabff
 801a014:	3fdb6db6 	.word	0x3fdb6db6
 801a018:	33333303 	.word	0x33333303
 801a01c:	3fe33333 	.word	0x3fe33333
 801a020:	e0000000 	.word	0xe0000000
 801a024:	3feec709 	.word	0x3feec709
 801a028:	dc3a03fd 	.word	0xdc3a03fd
 801a02c:	3feec709 	.word	0x3feec709
 801a030:	145b01f5 	.word	0x145b01f5
 801a034:	be3e2fe0 	.word	0xbe3e2fe0
 801a038:	7ff00000 	.word	0x7ff00000
 801a03c:	43400000 	.word	0x43400000
 801a040:	0003988e 	.word	0x0003988e
 801a044:	000bb679 	.word	0x000bb679
 801a048:	0801aee0 	.word	0x0801aee0
 801a04c:	3ff00000 	.word	0x3ff00000
 801a050:	40080000 	.word	0x40080000
 801a054:	0801aec0 	.word	0x0801aec0
 801a058:	0801aed0 	.word	0x0801aed0
 801a05c:	4602      	mov	r2, r0
 801a05e:	460b      	mov	r3, r1
 801a060:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a064:	e5d6      	b.n	8019c14 <__ieee754_pow+0x35c>
 801a066:	f04f 0a01 	mov.w	sl, #1
 801a06a:	e65e      	b.n	8019d2a <__ieee754_pow+0x472>
 801a06c:	a3b5      	add	r3, pc, #724	@ (adr r3, 801a344 <__ieee754_pow+0xa8c>)
 801a06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a072:	4630      	mov	r0, r6
 801a074:	4639      	mov	r1, r7
 801a076:	f7e6 f941 	bl	80002fc <__adddf3>
 801a07a:	4642      	mov	r2, r8
 801a07c:	e9cd 0100 	strd	r0, r1, [sp]
 801a080:	464b      	mov	r3, r9
 801a082:	4620      	mov	r0, r4
 801a084:	4629      	mov	r1, r5
 801a086:	f7e6 f937 	bl	80002f8 <__aeabi_dsub>
 801a08a:	4602      	mov	r2, r0
 801a08c:	460b      	mov	r3, r1
 801a08e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a092:	f7e6 fd79 	bl	8000b88 <__aeabi_dcmpgt>
 801a096:	2800      	cmp	r0, #0
 801a098:	f47f adfe 	bne.w	8019c98 <__ieee754_pow+0x3e0>
 801a09c:	4ba2      	ldr	r3, [pc, #648]	@ (801a328 <__ieee754_pow+0xa70>)
 801a09e:	e022      	b.n	801a0e6 <__ieee754_pow+0x82e>
 801a0a0:	4ca2      	ldr	r4, [pc, #648]	@ (801a32c <__ieee754_pow+0xa74>)
 801a0a2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801a0a6:	42a3      	cmp	r3, r4
 801a0a8:	d919      	bls.n	801a0de <__ieee754_pow+0x826>
 801a0aa:	4ba1      	ldr	r3, [pc, #644]	@ (801a330 <__ieee754_pow+0xa78>)
 801a0ac:	440b      	add	r3, r1
 801a0ae:	4303      	orrs	r3, r0
 801a0b0:	d009      	beq.n	801a0c6 <__ieee754_pow+0x80e>
 801a0b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a0b6:	2200      	movs	r2, #0
 801a0b8:	2300      	movs	r3, #0
 801a0ba:	f7e6 fd47 	bl	8000b4c <__aeabi_dcmplt>
 801a0be:	3800      	subs	r0, #0
 801a0c0:	bf18      	it	ne
 801a0c2:	2001      	movne	r0, #1
 801a0c4:	e512      	b.n	8019aec <__ieee754_pow+0x234>
 801a0c6:	4642      	mov	r2, r8
 801a0c8:	464b      	mov	r3, r9
 801a0ca:	f7e6 f915 	bl	80002f8 <__aeabi_dsub>
 801a0ce:	4632      	mov	r2, r6
 801a0d0:	463b      	mov	r3, r7
 801a0d2:	f7e6 fd4f 	bl	8000b74 <__aeabi_dcmpge>
 801a0d6:	2800      	cmp	r0, #0
 801a0d8:	d1eb      	bne.n	801a0b2 <__ieee754_pow+0x7fa>
 801a0da:	4b96      	ldr	r3, [pc, #600]	@ (801a334 <__ieee754_pow+0xa7c>)
 801a0dc:	e003      	b.n	801a0e6 <__ieee754_pow+0x82e>
 801a0de:	4a96      	ldr	r2, [pc, #600]	@ (801a338 <__ieee754_pow+0xa80>)
 801a0e0:	4293      	cmp	r3, r2
 801a0e2:	f240 80e7 	bls.w	801a2b4 <__ieee754_pow+0x9fc>
 801a0e6:	151b      	asrs	r3, r3, #20
 801a0e8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 801a0ec:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 801a0f0:	fa4a fa03 	asr.w	sl, sl, r3
 801a0f4:	44da      	add	sl, fp
 801a0f6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 801a0fa:	4890      	ldr	r0, [pc, #576]	@ (801a33c <__ieee754_pow+0xa84>)
 801a0fc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 801a100:	4108      	asrs	r0, r1
 801a102:	ea00 030a 	and.w	r3, r0, sl
 801a106:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 801a10a:	f1c1 0114 	rsb	r1, r1, #20
 801a10e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 801a112:	fa4a fa01 	asr.w	sl, sl, r1
 801a116:	f1bb 0f00 	cmp.w	fp, #0
 801a11a:	4640      	mov	r0, r8
 801a11c:	4649      	mov	r1, r9
 801a11e:	f04f 0200 	mov.w	r2, #0
 801a122:	bfb8      	it	lt
 801a124:	f1ca 0a00 	rsblt	sl, sl, #0
 801a128:	f7e6 f8e6 	bl	80002f8 <__aeabi_dsub>
 801a12c:	4680      	mov	r8, r0
 801a12e:	4689      	mov	r9, r1
 801a130:	4632      	mov	r2, r6
 801a132:	463b      	mov	r3, r7
 801a134:	4640      	mov	r0, r8
 801a136:	4649      	mov	r1, r9
 801a138:	f7e6 f8e0 	bl	80002fc <__adddf3>
 801a13c:	2400      	movs	r4, #0
 801a13e:	a36a      	add	r3, pc, #424	@ (adr r3, 801a2e8 <__ieee754_pow+0xa30>)
 801a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a144:	4620      	mov	r0, r4
 801a146:	460d      	mov	r5, r1
 801a148:	f7e6 fa8e 	bl	8000668 <__aeabi_dmul>
 801a14c:	4642      	mov	r2, r8
 801a14e:	e9cd 0100 	strd	r0, r1, [sp]
 801a152:	464b      	mov	r3, r9
 801a154:	4620      	mov	r0, r4
 801a156:	4629      	mov	r1, r5
 801a158:	f7e6 f8ce 	bl	80002f8 <__aeabi_dsub>
 801a15c:	4602      	mov	r2, r0
 801a15e:	460b      	mov	r3, r1
 801a160:	4630      	mov	r0, r6
 801a162:	4639      	mov	r1, r7
 801a164:	f7e6 f8c8 	bl	80002f8 <__aeabi_dsub>
 801a168:	a361      	add	r3, pc, #388	@ (adr r3, 801a2f0 <__ieee754_pow+0xa38>)
 801a16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a16e:	f7e6 fa7b 	bl	8000668 <__aeabi_dmul>
 801a172:	a361      	add	r3, pc, #388	@ (adr r3, 801a2f8 <__ieee754_pow+0xa40>)
 801a174:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a178:	4680      	mov	r8, r0
 801a17a:	4689      	mov	r9, r1
 801a17c:	4620      	mov	r0, r4
 801a17e:	4629      	mov	r1, r5
 801a180:	f7e6 fa72 	bl	8000668 <__aeabi_dmul>
 801a184:	4602      	mov	r2, r0
 801a186:	460b      	mov	r3, r1
 801a188:	4640      	mov	r0, r8
 801a18a:	4649      	mov	r1, r9
 801a18c:	f7e6 f8b6 	bl	80002fc <__adddf3>
 801a190:	4604      	mov	r4, r0
 801a192:	460d      	mov	r5, r1
 801a194:	4602      	mov	r2, r0
 801a196:	460b      	mov	r3, r1
 801a198:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a19c:	f7e6 f8ae 	bl	80002fc <__adddf3>
 801a1a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a1a4:	4680      	mov	r8, r0
 801a1a6:	4689      	mov	r9, r1
 801a1a8:	f7e6 f8a6 	bl	80002f8 <__aeabi_dsub>
 801a1ac:	4602      	mov	r2, r0
 801a1ae:	460b      	mov	r3, r1
 801a1b0:	4620      	mov	r0, r4
 801a1b2:	4629      	mov	r1, r5
 801a1b4:	f7e6 f8a0 	bl	80002f8 <__aeabi_dsub>
 801a1b8:	4642      	mov	r2, r8
 801a1ba:	4606      	mov	r6, r0
 801a1bc:	460f      	mov	r7, r1
 801a1be:	464b      	mov	r3, r9
 801a1c0:	4640      	mov	r0, r8
 801a1c2:	4649      	mov	r1, r9
 801a1c4:	f7e6 fa50 	bl	8000668 <__aeabi_dmul>
 801a1c8:	a34d      	add	r3, pc, #308	@ (adr r3, 801a300 <__ieee754_pow+0xa48>)
 801a1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1ce:	4604      	mov	r4, r0
 801a1d0:	460d      	mov	r5, r1
 801a1d2:	f7e6 fa49 	bl	8000668 <__aeabi_dmul>
 801a1d6:	a34c      	add	r3, pc, #304	@ (adr r3, 801a308 <__ieee754_pow+0xa50>)
 801a1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1dc:	f7e6 f88c 	bl	80002f8 <__aeabi_dsub>
 801a1e0:	4622      	mov	r2, r4
 801a1e2:	462b      	mov	r3, r5
 801a1e4:	f7e6 fa40 	bl	8000668 <__aeabi_dmul>
 801a1e8:	a349      	add	r3, pc, #292	@ (adr r3, 801a310 <__ieee754_pow+0xa58>)
 801a1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1ee:	f7e6 f885 	bl	80002fc <__adddf3>
 801a1f2:	4622      	mov	r2, r4
 801a1f4:	462b      	mov	r3, r5
 801a1f6:	f7e6 fa37 	bl	8000668 <__aeabi_dmul>
 801a1fa:	a347      	add	r3, pc, #284	@ (adr r3, 801a318 <__ieee754_pow+0xa60>)
 801a1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a200:	f7e6 f87a 	bl	80002f8 <__aeabi_dsub>
 801a204:	4622      	mov	r2, r4
 801a206:	462b      	mov	r3, r5
 801a208:	f7e6 fa2e 	bl	8000668 <__aeabi_dmul>
 801a20c:	a344      	add	r3, pc, #272	@ (adr r3, 801a320 <__ieee754_pow+0xa68>)
 801a20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a212:	f7e6 f873 	bl	80002fc <__adddf3>
 801a216:	4622      	mov	r2, r4
 801a218:	462b      	mov	r3, r5
 801a21a:	f7e6 fa25 	bl	8000668 <__aeabi_dmul>
 801a21e:	4602      	mov	r2, r0
 801a220:	460b      	mov	r3, r1
 801a222:	4640      	mov	r0, r8
 801a224:	4649      	mov	r1, r9
 801a226:	f7e6 f867 	bl	80002f8 <__aeabi_dsub>
 801a22a:	4604      	mov	r4, r0
 801a22c:	460d      	mov	r5, r1
 801a22e:	4602      	mov	r2, r0
 801a230:	460b      	mov	r3, r1
 801a232:	4640      	mov	r0, r8
 801a234:	4649      	mov	r1, r9
 801a236:	f7e6 fa17 	bl	8000668 <__aeabi_dmul>
 801a23a:	2200      	movs	r2, #0
 801a23c:	e9cd 0100 	strd	r0, r1, [sp]
 801a240:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801a244:	4620      	mov	r0, r4
 801a246:	4629      	mov	r1, r5
 801a248:	f7e6 f856 	bl	80002f8 <__aeabi_dsub>
 801a24c:	4602      	mov	r2, r0
 801a24e:	460b      	mov	r3, r1
 801a250:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a254:	f7e6 fb32 	bl	80008bc <__aeabi_ddiv>
 801a258:	4632      	mov	r2, r6
 801a25a:	4604      	mov	r4, r0
 801a25c:	460d      	mov	r5, r1
 801a25e:	463b      	mov	r3, r7
 801a260:	4640      	mov	r0, r8
 801a262:	4649      	mov	r1, r9
 801a264:	f7e6 fa00 	bl	8000668 <__aeabi_dmul>
 801a268:	4632      	mov	r2, r6
 801a26a:	463b      	mov	r3, r7
 801a26c:	f7e6 f846 	bl	80002fc <__adddf3>
 801a270:	4602      	mov	r2, r0
 801a272:	460b      	mov	r3, r1
 801a274:	4620      	mov	r0, r4
 801a276:	4629      	mov	r1, r5
 801a278:	f7e6 f83e 	bl	80002f8 <__aeabi_dsub>
 801a27c:	4642      	mov	r2, r8
 801a27e:	464b      	mov	r3, r9
 801a280:	f7e6 f83a 	bl	80002f8 <__aeabi_dsub>
 801a284:	460b      	mov	r3, r1
 801a286:	4602      	mov	r2, r0
 801a288:	492d      	ldr	r1, [pc, #180]	@ (801a340 <__ieee754_pow+0xa88>)
 801a28a:	2000      	movs	r0, #0
 801a28c:	f7e6 f834 	bl	80002f8 <__aeabi_dsub>
 801a290:	ec41 0b10 	vmov	d0, r0, r1
 801a294:	ee10 3a90 	vmov	r3, s1
 801a298:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801a29c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a2a0:	da0b      	bge.n	801a2ba <__ieee754_pow+0xa02>
 801a2a2:	4650      	mov	r0, sl
 801a2a4:	f000 f85c 	bl	801a360 <scalbn>
 801a2a8:	ec51 0b10 	vmov	r0, r1, d0
 801a2ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a2b0:	f7ff bb6d 	b.w	801998e <__ieee754_pow+0xd6>
 801a2b4:	f8dd a010 	ldr.w	sl, [sp, #16]
 801a2b8:	e73a      	b.n	801a130 <__ieee754_pow+0x878>
 801a2ba:	ec51 0b10 	vmov	r0, r1, d0
 801a2be:	4619      	mov	r1, r3
 801a2c0:	e7f4      	b.n	801a2ac <__ieee754_pow+0x9f4>
 801a2c2:	491f      	ldr	r1, [pc, #124]	@ (801a340 <__ieee754_pow+0xa88>)
 801a2c4:	2000      	movs	r0, #0
 801a2c6:	f7ff bb14 	b.w	80198f2 <__ieee754_pow+0x3a>
 801a2ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a2ce:	f7ff bb10 	b.w	80198f2 <__ieee754_pow+0x3a>
 801a2d2:	4630      	mov	r0, r6
 801a2d4:	4639      	mov	r1, r7
 801a2d6:	f7ff bb0c 	b.w	80198f2 <__ieee754_pow+0x3a>
 801a2da:	460c      	mov	r4, r1
 801a2dc:	f7ff bb69 	b.w	80199b2 <__ieee754_pow+0xfa>
 801a2e0:	2400      	movs	r4, #0
 801a2e2:	f7ff bb4b 	b.w	801997c <__ieee754_pow+0xc4>
 801a2e6:	bf00      	nop
 801a2e8:	00000000 	.word	0x00000000
 801a2ec:	3fe62e43 	.word	0x3fe62e43
 801a2f0:	fefa39ef 	.word	0xfefa39ef
 801a2f4:	3fe62e42 	.word	0x3fe62e42
 801a2f8:	0ca86c39 	.word	0x0ca86c39
 801a2fc:	be205c61 	.word	0xbe205c61
 801a300:	72bea4d0 	.word	0x72bea4d0
 801a304:	3e663769 	.word	0x3e663769
 801a308:	c5d26bf1 	.word	0xc5d26bf1
 801a30c:	3ebbbd41 	.word	0x3ebbbd41
 801a310:	af25de2c 	.word	0xaf25de2c
 801a314:	3f11566a 	.word	0x3f11566a
 801a318:	16bebd93 	.word	0x16bebd93
 801a31c:	3f66c16c 	.word	0x3f66c16c
 801a320:	5555553e 	.word	0x5555553e
 801a324:	3fc55555 	.word	0x3fc55555
 801a328:	40900000 	.word	0x40900000
 801a32c:	4090cbff 	.word	0x4090cbff
 801a330:	3f6f3400 	.word	0x3f6f3400
 801a334:	4090cc00 	.word	0x4090cc00
 801a338:	3fe00000 	.word	0x3fe00000
 801a33c:	fff00000 	.word	0xfff00000
 801a340:	3ff00000 	.word	0x3ff00000
 801a344:	652b82fe 	.word	0x652b82fe
 801a348:	3c971547 	.word	0x3c971547

0801a34c <fabs>:
 801a34c:	ec51 0b10 	vmov	r0, r1, d0
 801a350:	4602      	mov	r2, r0
 801a352:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801a356:	ec43 2b10 	vmov	d0, r2, r3
 801a35a:	4770      	bx	lr
 801a35c:	0000      	movs	r0, r0
	...

0801a360 <scalbn>:
 801a360:	b570      	push	{r4, r5, r6, lr}
 801a362:	ec55 4b10 	vmov	r4, r5, d0
 801a366:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801a36a:	4606      	mov	r6, r0
 801a36c:	462b      	mov	r3, r5
 801a36e:	b991      	cbnz	r1, 801a396 <scalbn+0x36>
 801a370:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801a374:	4323      	orrs	r3, r4
 801a376:	d03b      	beq.n	801a3f0 <scalbn+0x90>
 801a378:	4b33      	ldr	r3, [pc, #204]	@ (801a448 <scalbn+0xe8>)
 801a37a:	4620      	mov	r0, r4
 801a37c:	4629      	mov	r1, r5
 801a37e:	2200      	movs	r2, #0
 801a380:	f7e6 f972 	bl	8000668 <__aeabi_dmul>
 801a384:	4b31      	ldr	r3, [pc, #196]	@ (801a44c <scalbn+0xec>)
 801a386:	429e      	cmp	r6, r3
 801a388:	4604      	mov	r4, r0
 801a38a:	460d      	mov	r5, r1
 801a38c:	da0f      	bge.n	801a3ae <scalbn+0x4e>
 801a38e:	a326      	add	r3, pc, #152	@ (adr r3, 801a428 <scalbn+0xc8>)
 801a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a394:	e01e      	b.n	801a3d4 <scalbn+0x74>
 801a396:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801a39a:	4291      	cmp	r1, r2
 801a39c:	d10b      	bne.n	801a3b6 <scalbn+0x56>
 801a39e:	4622      	mov	r2, r4
 801a3a0:	4620      	mov	r0, r4
 801a3a2:	4629      	mov	r1, r5
 801a3a4:	f7e5 ffaa 	bl	80002fc <__adddf3>
 801a3a8:	4604      	mov	r4, r0
 801a3aa:	460d      	mov	r5, r1
 801a3ac:	e020      	b.n	801a3f0 <scalbn+0x90>
 801a3ae:	460b      	mov	r3, r1
 801a3b0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801a3b4:	3936      	subs	r1, #54	@ 0x36
 801a3b6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801a3ba:	4296      	cmp	r6, r2
 801a3bc:	dd0d      	ble.n	801a3da <scalbn+0x7a>
 801a3be:	2d00      	cmp	r5, #0
 801a3c0:	a11b      	add	r1, pc, #108	@ (adr r1, 801a430 <scalbn+0xd0>)
 801a3c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a3c6:	da02      	bge.n	801a3ce <scalbn+0x6e>
 801a3c8:	a11b      	add	r1, pc, #108	@ (adr r1, 801a438 <scalbn+0xd8>)
 801a3ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a3ce:	a318      	add	r3, pc, #96	@ (adr r3, 801a430 <scalbn+0xd0>)
 801a3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a3d4:	f7e6 f948 	bl	8000668 <__aeabi_dmul>
 801a3d8:	e7e6      	b.n	801a3a8 <scalbn+0x48>
 801a3da:	1872      	adds	r2, r6, r1
 801a3dc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801a3e0:	428a      	cmp	r2, r1
 801a3e2:	dcec      	bgt.n	801a3be <scalbn+0x5e>
 801a3e4:	2a00      	cmp	r2, #0
 801a3e6:	dd06      	ble.n	801a3f6 <scalbn+0x96>
 801a3e8:	f36f 531e 	bfc	r3, #20, #11
 801a3ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801a3f0:	ec45 4b10 	vmov	d0, r4, r5
 801a3f4:	bd70      	pop	{r4, r5, r6, pc}
 801a3f6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801a3fa:	da08      	bge.n	801a40e <scalbn+0xae>
 801a3fc:	2d00      	cmp	r5, #0
 801a3fe:	a10a      	add	r1, pc, #40	@ (adr r1, 801a428 <scalbn+0xc8>)
 801a400:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a404:	dac3      	bge.n	801a38e <scalbn+0x2e>
 801a406:	a10e      	add	r1, pc, #56	@ (adr r1, 801a440 <scalbn+0xe0>)
 801a408:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a40c:	e7bf      	b.n	801a38e <scalbn+0x2e>
 801a40e:	3236      	adds	r2, #54	@ 0x36
 801a410:	f36f 531e 	bfc	r3, #20, #11
 801a414:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801a418:	4620      	mov	r0, r4
 801a41a:	4b0d      	ldr	r3, [pc, #52]	@ (801a450 <scalbn+0xf0>)
 801a41c:	4629      	mov	r1, r5
 801a41e:	2200      	movs	r2, #0
 801a420:	e7d8      	b.n	801a3d4 <scalbn+0x74>
 801a422:	bf00      	nop
 801a424:	f3af 8000 	nop.w
 801a428:	c2f8f359 	.word	0xc2f8f359
 801a42c:	01a56e1f 	.word	0x01a56e1f
 801a430:	8800759c 	.word	0x8800759c
 801a434:	7e37e43c 	.word	0x7e37e43c
 801a438:	8800759c 	.word	0x8800759c
 801a43c:	fe37e43c 	.word	0xfe37e43c
 801a440:	c2f8f359 	.word	0xc2f8f359
 801a444:	81a56e1f 	.word	0x81a56e1f
 801a448:	43500000 	.word	0x43500000
 801a44c:	ffff3cb0 	.word	0xffff3cb0
 801a450:	3c900000 	.word	0x3c900000

0801a454 <with_errno>:
 801a454:	b510      	push	{r4, lr}
 801a456:	ed2d 8b02 	vpush	{d8}
 801a45a:	eeb0 8a40 	vmov.f32	s16, s0
 801a45e:	eef0 8a60 	vmov.f32	s17, s1
 801a462:	4604      	mov	r4, r0
 801a464:	f7fc fed6 	bl	8017214 <__errno>
 801a468:	eeb0 0a48 	vmov.f32	s0, s16
 801a46c:	eef0 0a68 	vmov.f32	s1, s17
 801a470:	ecbd 8b02 	vpop	{d8}
 801a474:	6004      	str	r4, [r0, #0]
 801a476:	bd10      	pop	{r4, pc}

0801a478 <xflow>:
 801a478:	4603      	mov	r3, r0
 801a47a:	b507      	push	{r0, r1, r2, lr}
 801a47c:	ec51 0b10 	vmov	r0, r1, d0
 801a480:	b183      	cbz	r3, 801a4a4 <xflow+0x2c>
 801a482:	4602      	mov	r2, r0
 801a484:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801a488:	e9cd 2300 	strd	r2, r3, [sp]
 801a48c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a490:	f7e6 f8ea 	bl	8000668 <__aeabi_dmul>
 801a494:	ec41 0b10 	vmov	d0, r0, r1
 801a498:	2022      	movs	r0, #34	@ 0x22
 801a49a:	b003      	add	sp, #12
 801a49c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a4a0:	f7ff bfd8 	b.w	801a454 <with_errno>
 801a4a4:	4602      	mov	r2, r0
 801a4a6:	460b      	mov	r3, r1
 801a4a8:	e7ee      	b.n	801a488 <xflow+0x10>
 801a4aa:	0000      	movs	r0, r0
 801a4ac:	0000      	movs	r0, r0
	...

0801a4b0 <__math_uflow>:
 801a4b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a4b8 <__math_uflow+0x8>
 801a4b4:	f7ff bfe0 	b.w	801a478 <xflow>
 801a4b8:	00000000 	.word	0x00000000
 801a4bc:	10000000 	.word	0x10000000

0801a4c0 <__math_oflow>:
 801a4c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a4c8 <__math_oflow+0x8>
 801a4c4:	f7ff bfd8 	b.w	801a478 <xflow>
 801a4c8:	00000000 	.word	0x00000000
 801a4cc:	70000000 	.word	0x70000000

0801a4d0 <__ieee754_sqrt>:
 801a4d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4d4:	4a66      	ldr	r2, [pc, #408]	@ (801a670 <__ieee754_sqrt+0x1a0>)
 801a4d6:	ec55 4b10 	vmov	r4, r5, d0
 801a4da:	43aa      	bics	r2, r5
 801a4dc:	462b      	mov	r3, r5
 801a4de:	4621      	mov	r1, r4
 801a4e0:	d110      	bne.n	801a504 <__ieee754_sqrt+0x34>
 801a4e2:	4622      	mov	r2, r4
 801a4e4:	4620      	mov	r0, r4
 801a4e6:	4629      	mov	r1, r5
 801a4e8:	f7e6 f8be 	bl	8000668 <__aeabi_dmul>
 801a4ec:	4602      	mov	r2, r0
 801a4ee:	460b      	mov	r3, r1
 801a4f0:	4620      	mov	r0, r4
 801a4f2:	4629      	mov	r1, r5
 801a4f4:	f7e5 ff02 	bl	80002fc <__adddf3>
 801a4f8:	4604      	mov	r4, r0
 801a4fa:	460d      	mov	r5, r1
 801a4fc:	ec45 4b10 	vmov	d0, r4, r5
 801a500:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a504:	2d00      	cmp	r5, #0
 801a506:	dc0e      	bgt.n	801a526 <__ieee754_sqrt+0x56>
 801a508:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801a50c:	4322      	orrs	r2, r4
 801a50e:	d0f5      	beq.n	801a4fc <__ieee754_sqrt+0x2c>
 801a510:	b19d      	cbz	r5, 801a53a <__ieee754_sqrt+0x6a>
 801a512:	4622      	mov	r2, r4
 801a514:	4620      	mov	r0, r4
 801a516:	4629      	mov	r1, r5
 801a518:	f7e5 feee 	bl	80002f8 <__aeabi_dsub>
 801a51c:	4602      	mov	r2, r0
 801a51e:	460b      	mov	r3, r1
 801a520:	f7e6 f9cc 	bl	80008bc <__aeabi_ddiv>
 801a524:	e7e8      	b.n	801a4f8 <__ieee754_sqrt+0x28>
 801a526:	152a      	asrs	r2, r5, #20
 801a528:	d115      	bne.n	801a556 <__ieee754_sqrt+0x86>
 801a52a:	2000      	movs	r0, #0
 801a52c:	e009      	b.n	801a542 <__ieee754_sqrt+0x72>
 801a52e:	0acb      	lsrs	r3, r1, #11
 801a530:	3a15      	subs	r2, #21
 801a532:	0549      	lsls	r1, r1, #21
 801a534:	2b00      	cmp	r3, #0
 801a536:	d0fa      	beq.n	801a52e <__ieee754_sqrt+0x5e>
 801a538:	e7f7      	b.n	801a52a <__ieee754_sqrt+0x5a>
 801a53a:	462a      	mov	r2, r5
 801a53c:	e7fa      	b.n	801a534 <__ieee754_sqrt+0x64>
 801a53e:	005b      	lsls	r3, r3, #1
 801a540:	3001      	adds	r0, #1
 801a542:	02dc      	lsls	r4, r3, #11
 801a544:	d5fb      	bpl.n	801a53e <__ieee754_sqrt+0x6e>
 801a546:	1e44      	subs	r4, r0, #1
 801a548:	1b12      	subs	r2, r2, r4
 801a54a:	f1c0 0420 	rsb	r4, r0, #32
 801a54e:	fa21 f404 	lsr.w	r4, r1, r4
 801a552:	4323      	orrs	r3, r4
 801a554:	4081      	lsls	r1, r0
 801a556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a55a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801a55e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a562:	07d2      	lsls	r2, r2, #31
 801a564:	bf5c      	itt	pl
 801a566:	005b      	lslpl	r3, r3, #1
 801a568:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801a56c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a570:	bf58      	it	pl
 801a572:	0049      	lslpl	r1, r1, #1
 801a574:	2600      	movs	r6, #0
 801a576:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801a57a:	107f      	asrs	r7, r7, #1
 801a57c:	0049      	lsls	r1, r1, #1
 801a57e:	2016      	movs	r0, #22
 801a580:	4632      	mov	r2, r6
 801a582:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801a586:	1915      	adds	r5, r2, r4
 801a588:	429d      	cmp	r5, r3
 801a58a:	bfde      	ittt	le
 801a58c:	192a      	addle	r2, r5, r4
 801a58e:	1b5b      	suble	r3, r3, r5
 801a590:	1936      	addle	r6, r6, r4
 801a592:	0fcd      	lsrs	r5, r1, #31
 801a594:	3801      	subs	r0, #1
 801a596:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801a59a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a59e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801a5a2:	d1f0      	bne.n	801a586 <__ieee754_sqrt+0xb6>
 801a5a4:	4605      	mov	r5, r0
 801a5a6:	2420      	movs	r4, #32
 801a5a8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801a5ac:	4293      	cmp	r3, r2
 801a5ae:	eb0c 0e00 	add.w	lr, ip, r0
 801a5b2:	dc02      	bgt.n	801a5ba <__ieee754_sqrt+0xea>
 801a5b4:	d113      	bne.n	801a5de <__ieee754_sqrt+0x10e>
 801a5b6:	458e      	cmp	lr, r1
 801a5b8:	d811      	bhi.n	801a5de <__ieee754_sqrt+0x10e>
 801a5ba:	f1be 0f00 	cmp.w	lr, #0
 801a5be:	eb0e 000c 	add.w	r0, lr, ip
 801a5c2:	da3f      	bge.n	801a644 <__ieee754_sqrt+0x174>
 801a5c4:	2800      	cmp	r0, #0
 801a5c6:	db3d      	blt.n	801a644 <__ieee754_sqrt+0x174>
 801a5c8:	f102 0801 	add.w	r8, r2, #1
 801a5cc:	1a9b      	subs	r3, r3, r2
 801a5ce:	458e      	cmp	lr, r1
 801a5d0:	bf88      	it	hi
 801a5d2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801a5d6:	eba1 010e 	sub.w	r1, r1, lr
 801a5da:	4465      	add	r5, ip
 801a5dc:	4642      	mov	r2, r8
 801a5de:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801a5e2:	3c01      	subs	r4, #1
 801a5e4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801a5e8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801a5ec:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801a5f0:	d1dc      	bne.n	801a5ac <__ieee754_sqrt+0xdc>
 801a5f2:	4319      	orrs	r1, r3
 801a5f4:	d01b      	beq.n	801a62e <__ieee754_sqrt+0x15e>
 801a5f6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801a674 <__ieee754_sqrt+0x1a4>
 801a5fa:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801a678 <__ieee754_sqrt+0x1a8>
 801a5fe:	e9da 0100 	ldrd	r0, r1, [sl]
 801a602:	e9db 2300 	ldrd	r2, r3, [fp]
 801a606:	f7e5 fe77 	bl	80002f8 <__aeabi_dsub>
 801a60a:	e9da 8900 	ldrd	r8, r9, [sl]
 801a60e:	4602      	mov	r2, r0
 801a610:	460b      	mov	r3, r1
 801a612:	4640      	mov	r0, r8
 801a614:	4649      	mov	r1, r9
 801a616:	f7e6 faa3 	bl	8000b60 <__aeabi_dcmple>
 801a61a:	b140      	cbz	r0, 801a62e <__ieee754_sqrt+0x15e>
 801a61c:	f1b5 3fff 	cmp.w	r5, #4294967295
 801a620:	e9da 0100 	ldrd	r0, r1, [sl]
 801a624:	e9db 2300 	ldrd	r2, r3, [fp]
 801a628:	d10e      	bne.n	801a648 <__ieee754_sqrt+0x178>
 801a62a:	3601      	adds	r6, #1
 801a62c:	4625      	mov	r5, r4
 801a62e:	1073      	asrs	r3, r6, #1
 801a630:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801a634:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801a638:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801a63c:	086b      	lsrs	r3, r5, #1
 801a63e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801a642:	e759      	b.n	801a4f8 <__ieee754_sqrt+0x28>
 801a644:	4690      	mov	r8, r2
 801a646:	e7c1      	b.n	801a5cc <__ieee754_sqrt+0xfc>
 801a648:	f7e5 fe58 	bl	80002fc <__adddf3>
 801a64c:	e9da 8900 	ldrd	r8, r9, [sl]
 801a650:	4602      	mov	r2, r0
 801a652:	460b      	mov	r3, r1
 801a654:	4640      	mov	r0, r8
 801a656:	4649      	mov	r1, r9
 801a658:	f7e6 fa78 	bl	8000b4c <__aeabi_dcmplt>
 801a65c:	b120      	cbz	r0, 801a668 <__ieee754_sqrt+0x198>
 801a65e:	1cab      	adds	r3, r5, #2
 801a660:	bf08      	it	eq
 801a662:	3601      	addeq	r6, #1
 801a664:	3502      	adds	r5, #2
 801a666:	e7e2      	b.n	801a62e <__ieee754_sqrt+0x15e>
 801a668:	1c6b      	adds	r3, r5, #1
 801a66a:	f023 0501 	bic.w	r5, r3, #1
 801a66e:	e7de      	b.n	801a62e <__ieee754_sqrt+0x15e>
 801a670:	7ff00000 	.word	0x7ff00000
 801a674:	0801aef8 	.word	0x0801aef8
 801a678:	0801aef0 	.word	0x0801aef0

0801a67c <_init>:
 801a67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a67e:	bf00      	nop
 801a680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a682:	bc08      	pop	{r3}
 801a684:	469e      	mov	lr, r3
 801a686:	4770      	bx	lr

0801a688 <_fini>:
 801a688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a68a:	bf00      	nop
 801a68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a68e:	bc08      	pop	{r3}
 801a690:	469e      	mov	lr, r3
 801a692:	4770      	bx	lr
