Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Apr  5 06:52:18 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Add_Subtract_Function_timing_summary_routed.rpt -rpx FPU_Add_Subtract_Function_timing_summary_routed.rpx
| Design       : FPU_Add_Subtract_Function
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.822     -404.384                     88                 1239        0.223        0.000                      0                 1239        4.500        0.000                       0                   461  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.822     -404.384                     88                  783        0.223        0.000                      0                  783        4.500        0.000                       0                   461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.482        0.000                      0                  456        0.664        0.000                      0                  456  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           88  Failing Endpoints,  Worst Slack       -5.822ns,  Total Violation     -404.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.822ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 3.990ns (25.218%)  route 11.832ns (74.782%))
  Logic Levels:           28  (LUT5=1 LUT6=27)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         0.793    16.661    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I2_O)        0.124    16.785 r  Oper_Start_in_module/mRegister/Q[54]_i_53/O
                         net (fo=3, routed)           0.447    17.233    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[0][24]
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.124    17.357 r  Oper_Start_in_module/mRegister/Q[53]_i_26/O
                         net (fo=4, routed)           1.161    18.518    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[1][23]
    SLICE_X9Y125         LUT6 (Prop_lut6_I3_O)        0.124    18.642 r  Oper_Start_in_module/mRegister/Q[49]_i_9/O
                         net (fo=3, routed)           0.854    19.496    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[3][21]
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    19.620 r  Oper_Start_in_module/mRegister/Q[49]_i_3/O
                         net (fo=2, routed)           0.849    20.469    Sel_B/Q_reg[4][3]
    SLICE_X6Y123         LUT6 (Prop_lut6_I5_O)        0.124    20.593 r  Sel_B/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    20.593    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[5]
    SLICE_X6Y123         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.572    14.405    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y123         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[5]/C
                         clock pessimism              0.322    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X6Y123         FDCE (Setup_fdce_C_D)        0.079    14.771    Barrel_Shifter_module/Output_Reg/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -20.593    
  -------------------------------------------------------------------
                         slack                                 -5.822    

Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.741ns  (logic 3.990ns (25.348%)  route 11.751ns (74.652%))
  Logic Levels:           28  (LUT5=2 LUT6=26)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         0.716    16.584    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  Oper_Start_in_module/mRegister/Q[54]_i_63/O
                         net (fo=3, routed)           0.911    17.619    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[0][14]
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    17.743 r  Oper_Start_in_module/mRegister/Q[53]_i_31/O
                         net (fo=4, routed)           0.759    18.502    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[1][13]
    SLICE_X9Y126         LUT6 (Prop_lut6_I3_O)        0.124    18.626 r  Oper_Start_in_module/mRegister/Q[51]_i_10/O
                         net (fo=2, routed)           0.914    19.540    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[3][11]
    SLICE_X6Y125         LUT6 (Prop_lut6_I3_O)        0.124    19.664 r  Oper_Start_in_module/mRegister/Q[51]_i_3/O
                         net (fo=2, routed)           0.724    20.388    Sel_B/Q_reg[4][1]
    SLICE_X5Y122         LUT5 (Prop_lut5_I4_O)        0.124    20.512 r  Sel_B/Q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.512    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[3]
    SLICE_X5Y122         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.573    14.406    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[3]/C
                         clock pessimism              0.322    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X5Y122         FDCE (Setup_fdce_C_D)        0.029    14.722    Barrel_Shifter_module/Output_Reg/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -20.512    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.776ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.650ns  (logic 3.990ns (25.495%)  route 11.660ns (74.505%))
  Logic Levels:           28  (LUT3=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         1.132    16.999    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    17.123 r  Oper_Start_in_module/mRegister/Q[42]_i_11/O
                         net (fo=3, routed)           0.846    17.969    Oper_Start_in_module/mRegister/Q_reg[42]_1[1]
    SLICE_X8Y124         LUT6 (Prop_lut6_I1_O)        0.124    18.093 r  Oper_Start_in_module/mRegister/Q[42]_i_5/O
                         net (fo=5, routed)           0.693    18.786    Oper_Start_in_module/mRegister/Q_reg[42]_0[4]
    SLICE_X9Y123         LUT6 (Prop_lut6_I0_O)        0.124    18.910 r  Oper_Start_in_module/mRegister/Q[48]_i_5/O
                         net (fo=2, routed)           0.813    19.723    Sel_B/Q_reg[3][17]
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.124    19.847 r  Sel_B/Q[32]_i_2/O
                         net (fo=2, routed)           0.451    20.297    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[6][22]
    SLICE_X9Y130         LUT3 (Prop_lut3_I2_O)        0.124    20.421 r  Sel_B/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    20.421    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[22]
    SLICE_X9Y130         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X9Y130         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[22]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X9Y130         FDCE (Setup_fdce_C_D)        0.029    14.646    Barrel_Shifter_module/Output_Reg/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -20.421    
  -------------------------------------------------------------------
                         slack                                 -5.776    

Slack (VIOLATED) :        -5.774ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.729ns  (logic 3.990ns (25.367%)  route 11.739ns (74.633%))
  Logic Levels:           28  (LUT5=2 LUT6=26)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         1.132    16.999    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    17.123 r  Oper_Start_in_module/mRegister/Q[42]_i_11/O
                         net (fo=3, routed)           0.846    17.969    Oper_Start_in_module/mRegister/Q_reg[42]_1[1]
    SLICE_X8Y124         LUT6 (Prop_lut6_I1_O)        0.124    18.093 r  Oper_Start_in_module/mRegister/Q[42]_i_5/O
                         net (fo=5, routed)           0.662    18.755    Sel_B/FSM_sequential_state_reg_reg[1]_0[4]
    SLICE_X7Y122         LUT5 (Prop_lut5_I2_O)        0.124    18.879 r  Sel_B/Q[46]_i_6/O
                         net (fo=3, routed)           0.977    19.856    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[4][46]
    SLICE_X8Y119         LUT6 (Prop_lut6_I1_O)        0.124    19.980 r  Sel_B/Q[40]_i_3/O
                         net (fo=2, routed)           0.397    20.376    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[6][14]
    SLICE_X7Y119         LUT6 (Prop_lut6_I4_O)        0.124    20.500 r  Sel_B/Q[40]_i_1__3/O
                         net (fo=1, routed)           0.000    20.500    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[40]
    SLICE_X7Y119         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.576    14.409    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X7Y119         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[40]/C
                         clock pessimism              0.322    14.731    
                         clock uncertainty           -0.035    14.696    
    SLICE_X7Y119         FDCE (Setup_fdce_C_D)        0.031    14.727    Barrel_Shifter_module/Output_Reg/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -20.500    
  -------------------------------------------------------------------
                         slack                                 -5.774    

Slack (VIOLATED) :        -5.738ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.735ns  (logic 3.984ns (25.319%)  route 11.751ns (74.681%))
  Logic Levels:           28  (LUT5=2 LUT6=26)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         0.716    16.584    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  Oper_Start_in_module/mRegister/Q[54]_i_63/O
                         net (fo=3, routed)           0.911    17.619    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[0][14]
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.124    17.743 r  Oper_Start_in_module/mRegister/Q[53]_i_31/O
                         net (fo=4, routed)           0.759    18.502    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[1][13]
    SLICE_X9Y126         LUT6 (Prop_lut6_I3_O)        0.124    18.626 r  Oper_Start_in_module/mRegister/Q[51]_i_10/O
                         net (fo=2, routed)           0.914    19.540    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[3][11]
    SLICE_X6Y125         LUT6 (Prop_lut6_I3_O)        0.124    19.664 r  Oper_Start_in_module/mRegister/Q[51]_i_3/O
                         net (fo=2, routed)           0.724    20.388    Sel_B/Q_reg[4][1]
    SLICE_X5Y122         LUT5 (Prop_lut5_I2_O)        0.118    20.506 r  Sel_B/Q[51]_i_1/O
                         net (fo=1, routed)           0.000    20.506    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[51]
    SLICE_X5Y122         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.573    14.406    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[51]/C
                         clock pessimism              0.322    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X5Y122         FDCE (Setup_fdce_C_D)        0.075    14.768    Barrel_Shifter_module/Output_Reg/Q_reg[51]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -20.506    
  -------------------------------------------------------------------
                         slack                                 -5.738    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 3.984ns (25.466%)  route 11.660ns (74.534%))
  Logic Levels:           28  (LUT3=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         1.132    16.999    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    17.123 r  Oper_Start_in_module/mRegister/Q[42]_i_11/O
                         net (fo=3, routed)           0.846    17.969    Oper_Start_in_module/mRegister/Q_reg[42]_1[1]
    SLICE_X8Y124         LUT6 (Prop_lut6_I1_O)        0.124    18.093 r  Oper_Start_in_module/mRegister/Q[42]_i_5/O
                         net (fo=5, routed)           0.693    18.786    Oper_Start_in_module/mRegister/Q_reg[42]_0[4]
    SLICE_X9Y123         LUT6 (Prop_lut6_I0_O)        0.124    18.910 r  Oper_Start_in_module/mRegister/Q[48]_i_5/O
                         net (fo=2, routed)           0.813    19.723    Sel_B/Q_reg[3][17]
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.124    19.847 r  Sel_B/Q[32]_i_2/O
                         net (fo=2, routed)           0.451    20.297    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[6][22]
    SLICE_X9Y130         LUT3 (Prop_lut3_I0_O)        0.118    20.415 r  Sel_B/Q[32]_i_1/O
                         net (fo=1, routed)           0.000    20.415    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[32]
    SLICE_X9Y130         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X9Y130         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[32]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X9Y130         FDCE (Setup_fdce_C_D)        0.075    14.692    Barrel_Shifter_module/Output_Reg/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -20.415    
  -------------------------------------------------------------------
                         slack                                 -5.724    

Slack (VIOLATED) :        -5.715ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.663ns  (logic 3.990ns (25.474%)  route 11.673ns (74.526%))
  Logic Levels:           28  (LUT5=1 LUT6=27)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         0.879    16.747    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I2_O)        0.124    16.871 r  Oper_Start_in_module/mRegister/Q[54]_i_69/O
                         net (fo=3, routed)           0.849    17.720    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[0][8]
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.844 r  Oper_Start_in_module/mRegister/Q[54]_i_29/O
                         net (fo=3, routed)           0.968    18.812    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[2][8]
    SLICE_X11Y129        LUT6 (Prop_lut6_I1_O)        0.124    18.936 r  Oper_Start_in_module/mRegister/Q[54]_i_12/O
                         net (fo=1, routed)           0.711    19.647    Sel_B/Q_reg[3][0]
    SLICE_X9Y126         LUT6 (Prop_lut6_I5_O)        0.124    19.771 r  Sel_B/Q[54]_i_3/O
                         net (fo=2, routed)           0.540    20.310    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[6][0]
    SLICE_X7Y125         LUT6 (Prop_lut6_I5_O)        0.124    20.434 r  Sel_B/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    20.434    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[0]
    SLICE_X7Y125         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.570    14.403    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X7Y125         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[0]/C
                         clock pessimism              0.322    14.725    
                         clock uncertainty           -0.035    14.690    
    SLICE_X7Y125         FDCE (Setup_fdce_C_D)        0.029    14.719    Barrel_Shifter_module/Output_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -20.434    
  -------------------------------------------------------------------
                         slack                                 -5.715    

Slack (VIOLATED) :        -5.711ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.638ns  (logic 3.990ns (25.515%)  route 11.648ns (74.485%))
  Logic Levels:           28  (LUT5=3 LUT6=25)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         1.132    16.999    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    17.123 r  Oper_Start_in_module/mRegister/Q[42]_i_11/O
                         net (fo=3, routed)           0.846    17.969    Oper_Start_in_module/mRegister/Q_reg[42]_1[1]
    SLICE_X8Y124         LUT6 (Prop_lut6_I1_O)        0.124    18.093 r  Oper_Start_in_module/mRegister/Q[42]_i_5/O
                         net (fo=5, routed)           0.662    18.755    Sel_B/FSM_sequential_state_reg_reg[1]_0[4]
    SLICE_X7Y122         LUT5 (Prop_lut5_I2_O)        0.124    18.879 r  Sel_B/Q[46]_i_6/O
                         net (fo=3, routed)           0.845    19.724    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[4][46]
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.124    19.848 r  Sel_B/Q[46]_i_3/O
                         net (fo=2, routed)           0.437    20.285    Sel_B/Q_reg[8][0]
    SLICE_X8Y119         LUT5 (Prop_lut5_I2_O)        0.124    20.409 r  Sel_B/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    20.409    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[8]
    SLICE_X8Y119         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[8]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X8Y119         FDCE (Setup_fdce_C_D)        0.081    14.698    Barrel_Shifter_module/Output_Reg/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -20.409    
  -------------------------------------------------------------------
                         slack                                 -5.711    

Slack (VIOLATED) :        -5.694ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.698ns  (logic 3.990ns (25.418%)  route 11.708ns (74.582%))
  Logic Levels:           28  (LUT5=2 LUT6=26)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         1.137    17.004    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    17.128 r  Oper_Start_in_module/mRegister/Q[42]_i_12/O
                         net (fo=3, routed)           0.479    17.608    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[0][51]
    SLICE_X11Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.732 r  Oper_Start_in_module/mRegister/Q[53]_i_12/O
                         net (fo=6, routed)           0.672    18.403    Sel_B/Data_array[1]_0[1]
    SLICE_X10Y127        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  Sel_B/Q[53]_i_5/O
                         net (fo=5, routed)           0.851    19.379    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[3][49]
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    19.503 r  Sel_B/Q[29]_i_2/O
                         net (fo=2, routed)           0.842    20.345    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[5][25]
    SLICE_X6Y129         LUT5 (Prop_lut5_I4_O)        0.124    20.469 r  Sel_B/Q[25]_i_1/O
                         net (fo=1, routed)           0.000    20.469    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[25]
    SLICE_X6Y129         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.576    14.409    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[25]/C
                         clock pessimism              0.322    14.731    
                         clock uncertainty           -0.035    14.696    
    SLICE_X6Y129         FDCE (Setup_fdce_C_D)        0.079    14.775    Barrel_Shifter_module/Output_Reg/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -20.469    
  -------------------------------------------------------------------
                         slack                                 -5.694    

Slack (VIOLATED) :        -5.680ns  (required time - arrival time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.723ns  (logic 4.015ns (25.536%)  route 11.708ns (74.463%))
  Logic Levels:           28  (LUT5=2 LUT6=26)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.695     4.771    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518     5.289 r  Oper_Start_in_module/XRegister/Q_reg[63]/Q
                         net (fo=101, routed)         0.819     6.108    Oper_Start_in_module/XRegister/Q_reg[1]_2[1]
    SLICE_X2Y121         LUT5 (Prop_lut5_I2_O)        0.124     6.232 f  Oper_Start_in_module/XRegister/Q[7]_i_13/O
                         net (fo=2, routed)           0.828     7.059    Oper_Start_in_module/XRegister/Add_Subt_Sgf_module/Data_B04_out
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.183 f  Oper_Start_in_module/XRegister/Q[9]_i_6/O
                         net (fo=1, routed)           0.159     7.342    Oper_Start_in_module/XRegister/Q[9]_i_6_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.466 f  Oper_Start_in_module/XRegister/Q[9]_i_4/O
                         net (fo=3, routed)           0.425     7.891    Oper_Start_in_module/XRegister/A_S_C[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  Oper_Start_in_module/XRegister/Q[14]_i_6/O
                         net (fo=1, routed)           0.154     8.169    Oper_Start_in_module/XRegister/Q[14]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     8.293 f  Oper_Start_in_module/XRegister/Q[14]_i_4/O
                         net (fo=3, routed)           0.309     8.602    Oper_Start_in_module/XRegister/A_S_C[12]
    SLICE_X7Y120         LUT6 (Prop_lut6_I5_O)        0.124     8.726 f  Oper_Start_in_module/XRegister/Q[19]_i_6/O
                         net (fo=1, routed)           0.285     9.011    Oper_Start_in_module/XRegister/Q[19]_i_6_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.135 f  Oper_Start_in_module/XRegister/Q[19]_i_4/O
                         net (fo=3, routed)           0.305     9.440    Oper_Start_in_module/XRegister/A_S_C[17]
    SLICE_X5Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.564 f  Oper_Start_in_module/XRegister/Q[24]_i_6/O
                         net (fo=1, routed)           0.295     9.859    Oper_Start_in_module/XRegister/Q[24]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124     9.983 f  Oper_Start_in_module/XRegister/Q[24]_i_4/O
                         net (fo=3, routed)           0.286    10.269    Oper_Start_in_module/XRegister/A_S_C[22]
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.124    10.393 f  Oper_Start_in_module/XRegister/Q[29]_i_6/O
                         net (fo=1, routed)           0.149    10.542    Oper_Start_in_module/XRegister/Q[29]_i_6_n_0
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  Oper_Start_in_module/XRegister/Q[29]_i_4/O
                         net (fo=3, routed)           0.321    10.987    Oper_Start_in_module/XRegister/A_S_C[27]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.111 f  Oper_Start_in_module/XRegister/Q[34]_i_6/O
                         net (fo=1, routed)           0.149    11.260    Oper_Start_in_module/XRegister/Q[34]_i_6_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.124    11.384 f  Oper_Start_in_module/XRegister/Q[34]_i_4__0/O
                         net (fo=3, routed)           0.305    11.689    Oper_Start_in_module/XRegister/A_S_C[32]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.124    11.813 f  Oper_Start_in_module/XRegister/Q[39]_i_6/O
                         net (fo=1, routed)           0.154    11.967    Oper_Start_in_module/XRegister/Q[39]_i_6_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.091 f  Oper_Start_in_module/XRegister/Q[39]_i_4/O
                         net (fo=3, routed)           0.697    12.788    Oper_Start_in_module/XRegister/A_S_C[37]
    SLICE_X10Y114        LUT6 (Prop_lut6_I5_O)        0.124    12.912 f  Oper_Start_in_module/XRegister/Q[44]_i_6__0/O
                         net (fo=1, routed)           0.165    13.077    Oper_Start_in_module/XRegister/Q[44]_i_6__0_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  Oper_Start_in_module/XRegister/Q[44]_i_4__0/O
                         net (fo=3, routed)           0.316    13.517    Oper_Start_in_module/XRegister/A_S_C[42]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.124    13.641 f  Oper_Start_in_module/XRegister/Q[49]_i_6__0/O
                         net (fo=1, routed)           0.326    13.967    Oper_Start_in_module/XRegister/Q[49]_i_6__0_n_0
    SLICE_X12Y114        LUT6 (Prop_lut6_I1_O)        0.124    14.091 f  Oper_Start_in_module/XRegister/Q[49]_i_4__0/O
                         net (fo=3, routed)           0.185    14.276    Oper_Start_in_module/XRegister/A_S_C[47]
    SLICE_X12Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.400 f  Oper_Start_in_module/XRegister/Q[54]_i_7/O
                         net (fo=1, routed)           0.499    14.899    Oper_Start_in_module/XRegister/Q[54]_i_7_n_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.124    15.023 f  Oper_Start_in_module/XRegister/Q[54]_i_5/O
                         net (fo=3, routed)           0.443    15.465    Oper_Start_in_module/XRegister/A_S_C[52]
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.589 f  Oper_Start_in_module/XRegister/Q[54]_i_15/O
                         net (fo=1, routed)           0.154    15.744    Oper_Start_in_module/XRegister/Q[54]_i_15_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  Oper_Start_in_module/XRegister/Q[54]_i_4/O
                         net (fo=110, routed)         1.137    17.004    Oper_Start_in_module/mRegister/Q_reg[0]_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.124    17.128 r  Oper_Start_in_module/mRegister/Q[42]_i_12/O
                         net (fo=3, routed)           0.479    17.608    Oper_Start_in_module/mRegister/Barrel_Shifter_module/Mux_Array/Data_array[0][51]
    SLICE_X11Y130        LUT6 (Prop_lut6_I5_O)        0.124    17.732 r  Oper_Start_in_module/mRegister/Q[53]_i_12/O
                         net (fo=6, routed)           0.672    18.403    Sel_B/Data_array[1]_0[1]
    SLICE_X10Y127        LUT6 (Prop_lut6_I3_O)        0.124    18.527 r  Sel_B/Q[53]_i_5/O
                         net (fo=5, routed)           0.851    19.379    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[3][49]
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    19.503 r  Sel_B/Q[29]_i_2/O
                         net (fo=2, routed)           0.842    20.345    Sel_B/Barrel_Shifter_module/Mux_Array/Data_array[5][25]
    SLICE_X6Y129         LUT5 (Prop_lut5_I0_O)        0.149    20.494 r  Sel_B/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    20.494    Barrel_Shifter_module/Output_Reg/Q_reg[0]_2[29]
    SLICE_X6Y129         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.576    14.409    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[29]/C
                         clock pessimism              0.322    14.731    
                         clock uncertainty           -0.035    14.696    
    SLICE_X6Y129         FDCE (Setup_fdce_C_D)        0.118    14.814    Barrel_Shifter_module/Output_Reg/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -20.494    
  -------------------------------------------------------------------
                         slack                                 -5.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_D/Q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.585     1.444    Sel_D/clk_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  Sel_D/Q_reg[0]/Q
                         net (fo=7, routed)           0.118     1.726    FS_Module/FSM_selector_D
    SLICE_X3Y125         LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  FS_Module/Q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.771    Sel_D/FSM_sequential_state_reg_reg[3]_1
    SLICE_X3Y125         FDCE                                         r  Sel_D/Q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.855     1.961    Sel_D/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  Sel_D/Q_reg[0]_rep__0/C
                         clock pessimism             -0.503     1.457    
    SLICE_X3Y125         FDCE (Hold_fdce_C_D)         0.091     1.548    Sel_D/Q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.584     1.443    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X5Y125         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Oper_Start_in_module/MRegister/Q_reg[13]/Q
                         net (fo=5, routed)           0.166     1.750    Oper_Start_in_module/ASRegister/Q_reg[51][4]
    SLICE_X4Y124         LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  Oper_Start_in_module/ASRegister/Q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    Add_Subt_Sgf_module/Add_Subt_Result/D[15]
    SLICE_X4Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.851     1.958    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X4Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
                         clock pessimism             -0.480     1.477    
    SLICE_X4Y124         FDCE (Hold_fdce_C_D)         0.091     1.568    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.406%)  route 0.162ns (46.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.586     1.445    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Oper_Start_in_module/MRegister/Q_reg[1]/Q
                         net (fo=5, routed)           0.162     1.749    Oper_Start_in_module/MRegister/Q[1]
    SLICE_X3Y124         LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  Oper_Start_in_module/MRegister/Q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    Add_Subt_Sgf_module/Add_Subt_Result/D[4]
    SLICE_X3Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.855     1.961    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[4]/C
                         clock pessimism             -0.503     1.457    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.091     1.548    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Sel_D/Q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.056%)  route 0.236ns (55.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.585     1.444    Sel_D/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  Sel_D/Q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Sel_D/Q_reg[0]_rep__0/Q
                         net (fo=98, routed)          0.236     1.821    Barrel_Shifter_module/Output_Reg/Q_reg[0]_rep__0
    SLICE_X2Y124         LUT5 (Prop_lut5_I0_O)        0.045     1.866 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    Add_Subt_Sgf_module/Add_Subt_Result/D[3]
    SLICE_X2Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.855     1.961    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/C
                         clock pessimism             -0.480     1.480    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.120     1.600    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/MRegister/Q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.865%)  route 0.219ns (51.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.568     1.427    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X12Y107        FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.164     1.591 r  Oper_Start_in_module/XRegister/Q_reg[45]/Q
                         net (fo=5, routed)           0.219     1.810    Oper_Start_in_module/XRegister/Q_reg_n_0_[45]
    SLICE_X10Y109        LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  Oper_Start_in_module/XRegister/Q[45]_i_1__2/O
                         net (fo=1, routed)           0.000     1.855    Oper_Start_in_module/MRegister/Q_reg[62]_0[45]
    SLICE_X10Y109        FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.839     1.945    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X10Y109        FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[45]/C
                         clock pessimism             -0.480     1.464    
    SLICE_X10Y109        FDCE (Hold_fdce_C_D)         0.121     1.585    Oper_Start_in_module/MRegister/Q_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.213ns (48.457%)  route 0.227ns (51.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.567     1.426    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X12Y111        FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDCE (Prop_fdce_C_Q)         0.164     1.590 r  Oper_Start_in_module/XRegister/Q_reg[54]/Q
                         net (fo=5, routed)           0.227     1.817    Oper_Start_in_module/XRegister/Q_reg_n_0_[54]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.049     1.866 r  Oper_Start_in_module/XRegister/Q[54]_i_1__3/O
                         net (fo=1, routed)           0.000     1.866    Oper_Start_in_module/mRegister/D[54]
    SLICE_X10Y111        FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.838     1.944    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X10Y111        FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[54]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X10Y111        FDCE (Hold_fdce_C_D)         0.131     1.594    Oper_Start_in_module/mRegister/Q_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Sel_B/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_B/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.563     1.422    Sel_B/clk_IBUF_BUFG
    SLICE_X9Y132         FDCE                                         r  Sel_B/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.141     1.563 r  Sel_B/Q_reg[0]/Q
                         net (fo=60, routed)          0.180     1.744    Sel_B/FSM_selector_B[0]
    SLICE_X9Y132         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  Sel_B/Q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    Sel_B/Q[0]_i_1__0_n_0
    SLICE_X9Y132         FDCE                                         r  Sel_B/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.832     1.938    Sel_B/clk_IBUF_BUFG
    SLICE_X9Y132         FDCE                                         r  Sel_B/Q_reg[0]/C
                         clock pessimism             -0.515     1.422    
    SLICE_X9Y132         FDCE (Hold_fdce_C_D)         0.091     1.513    Sel_B/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Exp_Operation_Module/Underflowflow/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exp_Operation_Module/Underflowflow/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.565%)  route 0.182ns (49.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.560     1.419    Exp_Operation_Module/Underflowflow/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  Exp_Operation_Module/Underflowflow/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.141     1.560 r  Exp_Operation_Module/Underflowflow/Q_reg[0]/Q
                         net (fo=66, routed)          0.182     1.742    FS_Module/underflow_flag_OBUF
    SLICE_X11Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  FS_Module/Q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.787    Exp_Operation_Module/Underflowflow/Q_reg[0]_0
    SLICE_X11Y129        FDCE                                         r  Exp_Operation_Module/Underflowflow/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.829     1.935    Exp_Operation_Module/Underflowflow/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  Exp_Operation_Module/Underflowflow/Q_reg[0]/C
                         clock pessimism             -0.515     1.419    
    SLICE_X11Y129        FDCE (Hold_fdce_C_D)         0.091     1.510    Exp_Operation_Module/Underflowflow/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/XRegister/Q_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/MRegister/Q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.984%)  route 0.227ns (52.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.567     1.426    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X12Y111        FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDCE (Prop_fdce_C_Q)         0.164     1.590 r  Oper_Start_in_module/XRegister/Q_reg[54]/Q
                         net (fo=5, routed)           0.227     1.817    Oper_Start_in_module/XRegister/Q_reg_n_0_[54]
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  Oper_Start_in_module/XRegister/Q[54]_i_1__2/O
                         net (fo=1, routed)           0.000     1.862    Oper_Start_in_module/MRegister/Q_reg[62]_0[54]
    SLICE_X10Y111        FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.838     1.944    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X10Y111        FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[54]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X10Y111        FDCE (Hold_fdce_C_D)         0.121     1.584    Oper_Start_in_module/MRegister/Q_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.306%)  route 0.184ns (49.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.184     1.772    FS_Module/out[0]
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  FS_Module/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    FS_Module/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.858     1.964    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.516     1.447    
    SLICE_X3Y127         FDCE (Hold_fdce_C_D)         0.092     1.539    FS_Module/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y127    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y122    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y126    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   Oper_Start_in_module/MRegister/Q_reg[50]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   Oper_Start_in_module/MRegister/Q_reg[52]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    Oper_Start_in_module/MRegister/Q_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    Oper_Start_in_module/MRegister/Q_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    Oper_Start_in_module/mRegister/Q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    Oper_Start_in_module/mRegister/Q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y117   Oper_Start_in_module/mRegister/Q_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y116    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[32]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y126    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y126    Barrel_Shifter_module/Output_Reg/Q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y128   Exp_Operation_Module/Overflow/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109    Oper_Start_in_module/YRegister/Q_reg[43]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109    Oper_Start_in_module/YRegister/Q_reg[44]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.937%)  route 4.320ns (87.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.937     9.730    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X13Y120        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y120        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X13Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.212    final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.937%)  route 4.320ns (87.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.937     9.730    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X13Y120        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y120        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X13Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.212    final_result_ieee_Module/Final_Result_IEEE/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.937%)  route 4.320ns (87.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.937     9.730    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X13Y120        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y120        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[30]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X13Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.212    final_result_ieee_Module/Final_Result_IEEE/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.937%)  route 4.320ns (87.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.937     9.730    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X13Y120        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y120        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X13Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.212    final_result_ieee_Module/Final_Result_IEEE/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[62]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.642ns (12.739%)  route 4.398ns (87.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          3.015     9.807    Oper_Start_in_module/mRegister/AR[3]
    SLICE_X10Y120        FDCE                                         f  Oper_Start_in_module/mRegister/Q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.500    14.333    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X10Y120        FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[62]/C
                         clock pessimism              0.322    14.655    
                         clock uncertainty           -0.035    14.620    
    SLICE_X10Y120        FDCE (Recov_fdce_C_CLR)     -0.319    14.301    Oper_Start_in_module/mRegister/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[62]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.580ns (12.020%)  route 4.245ns (87.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 14.337 - 10.000 ) 
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.692     4.768    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.456     5.224 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          1.070     6.294    FS_Module/out[0]
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124     6.418 f  FS_Module/Q[62]_i_1/O
                         net (fo=98, routed)          3.175     9.593    Oper_Start_in_module/XRegister/FSM_sequential_state_reg_reg[0]_0[0]
    SLICE_X13Y112        FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.504    14.337    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X13Y112        FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[62]/C
                         clock pessimism              0.322    14.659    
                         clock uncertainty           -0.035    14.624    
    SLICE_X13Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.219    Oper_Start_in_module/XRegister/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[40]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.642ns (13.430%)  route 4.138ns (86.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.755     9.548    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X13Y125        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.491    14.324    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y125        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[40]/C
                         clock pessimism              0.322    14.646    
                         clock uncertainty           -0.035    14.611    
    SLICE_X13Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.206    final_result_ieee_Module/Final_Result_IEEE/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[41]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.642ns (13.430%)  route 4.138ns (86.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.755     9.548    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X13Y125        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.491    14.324    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X13Y125        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[41]/C
                         clock pessimism              0.322    14.646    
                         clock uncertainty           -0.035    14.611    
    SLICE_X13Y125        FDCE (Recov_fdce_C_CLR)     -0.405    14.206    final_result_ieee_Module/Final_Result_IEEE/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[33]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.642ns (13.425%)  route 4.140ns (86.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.757     9.549    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X14Y120        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y120        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[33]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X14Y120        FDCE (Recov_fdce_C_CLR)     -0.361    14.256    final_result_ieee_Module/Final_Result_IEEE/Q_reg[33]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[35]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.642ns (13.425%)  route 4.140ns (86.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.691     4.767    FS_Module/clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.285 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=32, routed)          1.383     6.668    FS_Module/out[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     6.792 f  FS_Module/Q[62]_i_2/O
                         net (fo=65, routed)          2.757     9.549    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X14Y120        FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         1.497    14.330    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X14Y120        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[35]/C
                         clock pessimism              0.322    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X14Y120        FDCE (Recov_fdce_C_CLR)     -0.361    14.256    final_result_ieee_Module/Final_Result_IEEE/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  4.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.853%)  route 0.417ns (69.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.185     1.773    FS_Module/out[0]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.045     1.818 f  FS_Module/Q[51]_i_2/O
                         net (fo=98, routed)          0.232     2.050    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X4Y126         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.852     1.959    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X4Y126         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.861%)  route 0.482ns (72.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.333     1.922    FS_Module/out[0]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.045     1.967 f  FS_Module/Q[63]_i_2/O
                         net (fo=98, routed)          0.148     2.115    Add_Subt_Sgf_module/Add_Subt_Result/AR[2]
    SLICE_X5Y127         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.854     1.961    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[2]/C
                         clock pessimism             -0.480     1.480    
    SLICE_X5Y127         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.810%)  route 0.508ns (73.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.333     1.922    FS_Module/out[0]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.045     1.967 f  FS_Module/Q[63]_i_2/O
                         net (fo=98, routed)          0.174     2.141    Add_Subt_Sgf_module/Add_Subt_Result/AR[2]
    SLICE_X6Y127         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.854     1.961    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X6Y127         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]/C
                         clock pessimism             -0.480     1.480    
    SLICE_X6Y127         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.185     1.773    FS_Module/out[0]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.045     1.818 f  FS_Module/Q[51]_i_2/O
                         net (fo=98, routed)          0.328     2.146    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X2Y124         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.855     1.961    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]/C
                         clock pessimism             -0.480     1.480    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.395%)  route 0.519ns (73.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.185     1.773    FS_Module/out[0]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.045     1.818 f  FS_Module/Q[51]_i_2/O
                         net (fo=98, routed)          0.334     2.152    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X2Y123         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.855     1.962    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[8]/C
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.395%)  route 0.519ns (73.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.185     1.773    FS_Module/out[0]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.045     1.818 f  FS_Module/Q[51]_i_2/O
                         net (fo=98, routed)          0.334     2.152    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X2Y123         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.855     1.962    Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[9]/C
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.608%)  route 0.513ns (73.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=34, routed)          0.326     1.914    FS_Module/out[3]
    SLICE_X4Y127         LUT4 (Prop_lut4_I2_O)        0.045     1.959 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          0.187     2.146    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X7Y127         FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.854     1.961    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[19]/C
                         clock pessimism             -0.480     1.480    
    SLICE_X7Y127         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    Barrel_Shifter_module/Output_Reg/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[35]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.608%)  route 0.513ns (73.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=34, routed)          0.326     1.914    FS_Module/out[3]
    SLICE_X4Y127         LUT4 (Prop_lut4_I2_O)        0.045     1.959 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          0.187     2.146    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X7Y127         FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.854     1.961    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[35]/C
                         clock pessimism             -0.480     1.480    
    SLICE_X7Y127         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    Barrel_Shifter_module/Output_Reg/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/SignRegister/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.565%)  route 0.514ns (73.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=34, routed)          0.326     1.914    FS_Module/out[3]
    SLICE_X4Y127         LUT4 (Prop_lut4_I2_O)        0.045     1.959 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          0.188     2.147    Oper_Start_in_module/SignRegister/AR[0]
    SLICE_X5Y126         FDCE                                         f  Oper_Start_in_module/SignRegister/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.852     1.959    Oper_Start_in_module/SignRegister/clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  Oper_Start_in_module/SignRegister/Q_reg[0]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X5Y126         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    Oper_Start_in_module/SignRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.034%)  route 0.557ns (74.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.588     1.447    FS_Module/clk_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=34, routed)          0.326     1.914    FS_Module/out[3]
    SLICE_X4Y127         LUT4 (Prop_lut4_I2_O)        0.045     1.959 f  FS_Module/Q[1]_i_2/O
                         net (fo=98, routed)          0.231     2.190    Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X6Y126         FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=460, routed)         0.852     1.959    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[11]/C
                         clock pessimism             -0.480     1.478    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    Barrel_Shifter_module/Output_Reg/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.779    





