company,location,position,period,achievement_group,achievement_text,papers,patents,tags,weight
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,,"Creating AI-based tools for accelerating mixed-signal integrated circuit design (analog and digital).",0,0,ai|eda|arago|current|public,100
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,LLM-Driven Circuit Design Automation (AIMÉE),"Built circuit_explorer: FunSearch-inspired LLM exploration engine for analog/digital circuits. LLM generates Python circuit constructors, evaluated via ngspice/Optuna two-stage optimization. Supports Claude, OpenAI, HuggingFace, and local llama.cpp backends.",0,0,ai|llm|eda|analog|digital|python|arago|current|sensitive,99
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,LLM-Driven Circuit Design Automation (AIMÉE),"Developed virtuoso_adapter: Python automation framework for Cadence Virtuoso with bidirectional SKILL bridge. Enables automated ADC characterization (ENOB/SFDR/SNR), waveform analysis (PSF to NumPy), and remote Spectre simulation.",0,0,eda|analog|cadence|python|arago|current|sensitive,95
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,LLM-Driven Circuit Design Automation (AIMÉE),"Created ngspice_playground: Docker-based EDA environments with analog (NGSPICE + SKY130 PDK) and digital (Yosys + OpenROAD + ASAP7) toolchains, GPU-accelerated ML, and CI/CD automation.",0,0,eda|analog|digital|docker|python|arago|current|sensitive,90
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,Memory Configuration Optimization,"Developed memcfg_opt: Bayesian optimization tool (Optuna) for ARM SRAM design. Multi-objective optimization (area, timing, power), 10-100x faster than grid search, with 1027+ tests and 95% coverage.",0,0,eda|optimization|python|arago|current|sensitive,85
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,AI/ML Infrastructure & Tooling,"Built hf_quantizer: CLI tool for 4-bit model quantization using SINQ (Sinkhorn-Normalized Quantization) with automated HuggingFace Hub deployment and HumanEval verification.",0,0,ai|ml|llm|python|arago|current|sensitive,80
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,AI/ML Infrastructure & Tooling,"Created mcp_kiwi: Model Context Protocol server connecting Claude to internal wiki (Outline), with LRU caching, rate limiting, YunoHost SSO, and full document/collection CRUD.",0,0,ai|llm|python|mcp|arago|current|sensitive,75
Arago,"Paris, France",AI for Chip Design,Nov 2025 - Present,AI/ML Infrastructure & Tooling,"Developed internal Claude Code plugin marketplace for team-wide AI tool distribution and management.",0,0,ai|llm|python|arago|current|sensitive,70
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,Team Leader,"Built and led a multidisciplinary team of experts to develop innovative solutions for reducing switching activity and power consumption in Huawei's GPUs.",0,0,leadership|gpu|management|huawei,100
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,ML for Chip Design,"Designed and developed an automated ML-based framework for iterative generation of multiplier circuits with reduced switching activity and lower power consumption. The full pipeline was up and running in less than three months, working alone.",0,0,ai|ml|eda|digital|python|huawei,95
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,ML for Chip Design,"Deployed synthesis and simulation of millions of designs using containerized (Docker), open source EDA tools on a multi-node SLURM cluster. Adapted the framework for commercial EDA tools.",0,0,eda|digital|docker|slurm|huawei,90
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,ML for Chip Design,"Proved that Network Inversion is superior to other state of the art method for design generation (and design space exploration).",0,0,ai|ml|eda|research|huawei,85
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,ML for Chip Design,"Results: we found multiplier encodings that reduce power consumption by approximately 10% compared to conventional two's complement implementations.",1,0,ai|ml|eda|digital|huawei,80
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,ML for Advanced Synthesis,"Developed a predictor-driven Logic Synthesis Optimization framework achieving up to 21% QoR improvement and 14x faster execution.",2,0,ai|ml|eda|synthesis|huawei,75
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,Characterization of ML Workloads Acceleration,"Developed a simulation platform to accurately map (tiling and multi-core scheduling) tensor operations onto Huawei's Ascend Cube tensor accelerator.",0,0,ai|ml|gpu|simulation|huawei,70
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,Characterization of ML Workloads Acceleration,"Exploited the simulator to benchmark tensor reshaping and vector reordering strategies, proposing novel software-level optimizations that effectively reduce power consumption.",0,0,ai|ml|gpu|optimization|huawei,65
Huawei,"Zurich, Switzerland",AI & HW Research Scientist,May 2024 - Oct 2025,Conference Attendance,"2025 DAC, 2025 International Conference on LLM-Aided Design (ICLAD).",0,0,conference|huawei,60
SONY,"Zurich, Switzerland",Senior AI Research Engineer,Aug 2023 - Apr 2024,Sparsity Exploitation in Transformers,"Engineered an asynchronous PointNet-based embedding, enabling continuous spatio-temporal data conversion into dense tensors for seamless, continuous feeding of Transformer models.",1,1,ai|ml|transformers|research|sony,100
SONY,"Zurich, Switzerland",Senior AI Research Engineer,Aug 2023 - Apr 2024,Sparsity Exploitation in Transformers,"Designed an NPU-compatible, block-wise sparse scaled dot-product attention module for highly efficient flash attention in Transformers, achieving more than 50% FLOPs reduction during inference and higher accuracy.",0,0,ai|ml|transformers|optimization|sony,95
SONY,"Zurich, Switzerland",Senior AI Research Engineer,Aug 2023 - Apr 2024,SLAM Enhanced AI Training,"Enhanced performance by incorporating a cutting-edge SLAM pipeline for multi-modal training process, achieving 6x faster model convergence and a 15% accuracy improvement.",0,0,ai|ml|slam|vision|sony,90
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,SW/HW Co-Design Automation with Neural Architecture Search,"Built an AI-driven, Hardware-Aware Neural Architecture Search framework. Reduced model FLOP cost to 8% of the original, with only a 4% accuracy loss.",0,0,ai|ml|nas|optimization|sony,100
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,SW/HW Co-Design Automation with Neural Architecture Search,"Integrated a Design Space Exploration software in the NAS loop to estimate energy and latency of model execution.",0,0,ai|ml|nas|dse|sony,95
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,Transformer Hardware Acceleration Survey,"Conducted a literature study, featured in CTO's strategic report.",0,0,ai|ml|transformers|research|sony,90
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,Vision Transformer for Image Generation,"Implemented an AI model leveraging CNN and Transformer architectures to realize advanced frame generation.",0,1,ai|ml|vision|transformers|sony,85
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,Vision Transformer for Image Generation,"Built a live demo of the model, from image sensor to application. This led to 2 major collaborations with other teams.",0,0,ai|ml|vision|demo|sony,80
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,Vision Transformer for Image Generation,"Packaged the model as an API to simplify sharing across teams and projects.",0,0,ai|ml|python|api|sony,75
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,Software Maintainer,"Responsible for the CI of a few Python libraries shared among teams.",0,0,python|ci|software|sony,70
SONY,"Zurich, Switzerland",AI Research Engineer,Jun 2022 - Aug 2023,Conference Attendance,"2023 ISSCC.",0,0,conference|sony,65
STMicroelectronics,"Grenoble, France",Digital IC Design Engineer,Apr 2021 - May 2022,CPU Design and Automation,"Created a toolbox to automate component assembly of the Trace and Debug subsystem with ARM's Armv9-A SoC modules.",0,0,digital|rtl|automation|python|st,100
STMicroelectronics,"Grenoble, France",Digital IC Design Engineer,Apr 2021 - May 2022,CPU Design and Automation,"Developed an RTL generator for STM32 MPU SoC, streamlining the design of a multi-clock-domain reset and clock-control system for over 300 peripherals.",0,0,digital|rtl|automation|python|st,95
STMicroelectronics,"Grenoble, France",Digital IC Design Engineer,Apr 2021 - May 2022,CPU Benchmarking,"Conducted CoreMark benchmarking on a multi-core MPU SoC, highlighting significant performance gains (up to 6x) through compiler updates.",0,0,digital|benchmarking|cpu|st,90
STMicroelectronics,"Grenoble, France",Digital IC Design Engineer,Apr 2021 - May 2022,Conference Attendance,"2021 ISSCC.",0,0,conference|st,85
CEA LETI,"Grenoble, France",Doctoral Researcher on AI and Digital IC Design,Apr 2018 - Apr 2021,Neuromorphic Hardware Survey,"Conducted a comprehensive literature review on scalable, distributed, multi-chip neuromorphic hardware, leading to a widely cited publication in ACM JETC.",1,0,ai|research|neuromorphic|survey|cea,100
CEA LETI,"Grenoble, France",Doctoral Researcher on AI and Digital IC Design,Apr 2018 - Apr 2021,ULP NPU Design,"Built (RTL design, synthesis and layout) an ultra-low-power sparse AI accelerator, setting energy efficiency records (2.86pJ/OP in 28nm) and enabling seamless integration for 3D-stacked imagers.",1,2,ai|digital|rtl|asic|npu|cea,95
CEA LETI,"Grenoble, France",Doctoral Researcher on AI and Digital IC Design,Apr 2018 - Apr 2021,EB VIO/SLAM Pipeline and Object Detection Innovation,"Developed an Event-Based VIO/SLAM pipeline with ego-motion compensation, leading to a solution for detecting moving objects.",0,1,ai|vision|slam|event_camera|cea,90
CEA LETI,"Grenoble, France",Doctoral Researcher on AI and Digital IC Design,Apr 2018 - Apr 2021,Conference Attendance,"2019 ISSCC, 2021 DAC.",0,0,conference|cea,85
IBM Research,"Yorktown Heights, NY, USA",Intern IC Design Engineer,Feb 2017 - Aug 2017,,"Automated wafer-scale memory device characterization, reducing execution time from days to hours.",0,0,automation|memory|characterization|ibm,100
IBM Research,"Yorktown Heights, NY, USA",Intern IC Design Engineer,Feb 2017 - Aug 2017,,"Contributed to the optimization of PCM technologies for Compute-in-Memory-based AI acceleration.",1,1,ai|memory|pcm|cim|ibm,95
