<def f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='146' ll='149' type='bool llvm::MCAsmBackend::mayNeedRelaxation(const llvm::MCInst &amp; Inst, const llvm::MCSubtargetInfo &amp; STI) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='136'>/// @}

  /// \name Target Relaxation Interfaces
  /// @{

  /// Check whether the given instruction may need relaxation.
  ///
  /// \param Inst - The instruction to test.
  /// \param STI - The MCSubtargetInfo in effect when the instruction was
  /// encoded.</doc>
<use f='llvm/llvm/lib/MC/MCAssembler.cpp' l='976' u='c' c='_ZNK4llvm11MCAssembler23fragmentNeedsRelaxationEPKNS_19MCRelaxableFragmentERKNS_11MCAsmLayoutE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='393' u='c' c='_ZN4llvm16MCObjectStreamer19emitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='407' u='c' c='_ZN4llvm16MCObjectStreamer19emitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/MCA/CodeEmitter.cpp' l='27' u='c' c='_ZN4llvm3mca11CodeEmitter23getOrCreateEncodingInfoEj'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='73' c='_ZNK12_GLOBAL__N_116AMDGPUAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='226' c='_ZNK4llvm13ARMAsmBackend17mayNeedRelaxationERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='564' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp' l='195' c='_ZNK4llvm15RISCVAsmBackend17mayNeedRelaxationERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='800' c='_ZNK12_GLOBAL__N_113X86AsmBackend17mayNeedRelaxationERKN4llvm6MCInstERKNS1_15MCSubtargetInfoE'/>
