// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_70 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_386_p2;
reg   [0:0] icmp_ln86_reg_1357;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1357_pp0_iter3_reg;
wire   [0:0] icmp_ln86_831_fu_392_p2;
reg   [0:0] icmp_ln86_831_reg_1368;
wire   [0:0] icmp_ln86_832_fu_398_p2;
reg   [0:0] icmp_ln86_832_reg_1373;
reg   [0:0] icmp_ln86_832_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_832_reg_1373_pp0_iter2_reg;
wire   [0:0] icmp_ln86_833_fu_404_p2;
reg   [0:0] icmp_ln86_833_reg_1379;
wire   [0:0] icmp_ln86_834_fu_410_p2;
reg   [0:0] icmp_ln86_834_reg_1385;
reg   [0:0] icmp_ln86_834_reg_1385_pp0_iter1_reg;
wire   [0:0] icmp_ln86_835_fu_416_p2;
reg   [0:0] icmp_ln86_835_reg_1391;
reg   [0:0] icmp_ln86_835_reg_1391_pp0_iter1_reg;
reg   [0:0] icmp_ln86_835_reg_1391_pp0_iter2_reg;
reg   [0:0] icmp_ln86_835_reg_1391_pp0_iter3_reg;
wire   [0:0] icmp_ln86_836_fu_422_p2;
reg   [0:0] icmp_ln86_836_reg_1397;
reg   [0:0] icmp_ln86_836_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_836_reg_1397_pp0_iter2_reg;
reg   [0:0] icmp_ln86_836_reg_1397_pp0_iter3_reg;
wire   [0:0] icmp_ln86_837_fu_428_p2;
reg   [0:0] icmp_ln86_837_reg_1403;
reg   [0:0] icmp_ln86_837_reg_1403_pp0_iter1_reg;
wire   [0:0] icmp_ln86_838_fu_434_p2;
reg   [0:0] icmp_ln86_838_reg_1409;
reg   [0:0] icmp_ln86_838_reg_1409_pp0_iter1_reg;
wire   [0:0] icmp_ln86_839_fu_440_p2;
reg   [0:0] icmp_ln86_839_reg_1415;
reg   [0:0] icmp_ln86_839_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_839_reg_1415_pp0_iter2_reg;
wire   [0:0] icmp_ln86_840_fu_446_p2;
reg   [0:0] icmp_ln86_840_reg_1421;
reg   [0:0] icmp_ln86_840_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_840_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_840_reg_1421_pp0_iter3_reg;
wire   [0:0] icmp_ln86_841_fu_452_p2;
reg   [0:0] icmp_ln86_841_reg_1427;
reg   [0:0] icmp_ln86_841_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_841_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_841_reg_1427_pp0_iter3_reg;
wire   [0:0] icmp_ln86_842_fu_458_p2;
reg   [0:0] icmp_ln86_842_reg_1433;
reg   [0:0] icmp_ln86_842_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_842_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_842_reg_1433_pp0_iter3_reg;
reg   [0:0] icmp_ln86_842_reg_1433_pp0_iter4_reg;
wire   [0:0] icmp_ln86_843_fu_464_p2;
reg   [0:0] icmp_ln86_843_reg_1439;
reg   [0:0] icmp_ln86_843_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_843_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_843_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_843_reg_1439_pp0_iter4_reg;
reg   [0:0] icmp_ln86_843_reg_1439_pp0_iter5_reg;
wire   [0:0] icmp_ln86_844_fu_470_p2;
reg   [0:0] icmp_ln86_844_reg_1445;
reg   [0:0] icmp_ln86_844_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_844_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_844_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_844_reg_1445_pp0_iter4_reg;
reg   [0:0] icmp_ln86_844_reg_1445_pp0_iter5_reg;
reg   [0:0] icmp_ln86_844_reg_1445_pp0_iter6_reg;
wire   [0:0] icmp_ln86_845_fu_476_p2;
reg   [0:0] icmp_ln86_845_reg_1451;
reg   [0:0] icmp_ln86_845_reg_1451_pp0_iter1_reg;
wire   [0:0] icmp_ln86_846_fu_482_p2;
reg   [0:0] icmp_ln86_846_reg_1456;
reg   [0:0] icmp_ln86_846_reg_1456_pp0_iter1_reg;
wire   [0:0] icmp_ln86_847_fu_488_p2;
reg   [0:0] icmp_ln86_847_reg_1461;
reg   [0:0] icmp_ln86_847_reg_1461_pp0_iter1_reg;
wire   [0:0] icmp_ln86_848_fu_494_p2;
reg   [0:0] icmp_ln86_848_reg_1466;
reg   [0:0] icmp_ln86_848_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_848_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_849_fu_500_p2;
reg   [0:0] icmp_ln86_849_reg_1471;
reg   [0:0] icmp_ln86_849_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_849_reg_1471_pp0_iter2_reg;
wire   [0:0] icmp_ln86_850_fu_506_p2;
reg   [0:0] icmp_ln86_850_reg_1476;
reg   [0:0] icmp_ln86_850_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_850_reg_1476_pp0_iter2_reg;
wire   [0:0] icmp_ln86_851_fu_512_p2;
reg   [0:0] icmp_ln86_851_reg_1481;
reg   [0:0] icmp_ln86_851_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_851_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_851_reg_1481_pp0_iter3_reg;
wire   [0:0] icmp_ln86_852_fu_518_p2;
reg   [0:0] icmp_ln86_852_reg_1486;
reg   [0:0] icmp_ln86_852_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_852_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_852_reg_1486_pp0_iter3_reg;
wire   [0:0] icmp_ln86_853_fu_524_p2;
reg   [0:0] icmp_ln86_853_reg_1491;
reg   [0:0] icmp_ln86_853_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_853_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_853_reg_1491_pp0_iter3_reg;
wire   [0:0] icmp_ln86_854_fu_530_p2;
reg   [0:0] icmp_ln86_854_reg_1496;
reg   [0:0] icmp_ln86_854_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_854_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_854_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_854_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_855_fu_536_p2;
reg   [0:0] icmp_ln86_855_reg_1501;
reg   [0:0] icmp_ln86_855_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_855_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_855_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_855_reg_1501_pp0_iter4_reg;
wire   [0:0] icmp_ln86_856_fu_542_p2;
reg   [0:0] icmp_ln86_856_reg_1506;
reg   [0:0] icmp_ln86_856_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_856_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_856_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_856_reg_1506_pp0_iter4_reg;
wire   [0:0] icmp_ln86_857_fu_548_p2;
reg   [0:0] icmp_ln86_857_reg_1511;
reg   [0:0] icmp_ln86_857_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_857_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_857_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_857_reg_1511_pp0_iter4_reg;
reg   [0:0] icmp_ln86_857_reg_1511_pp0_iter5_reg;
wire   [0:0] icmp_ln86_858_fu_554_p2;
reg   [0:0] icmp_ln86_858_reg_1516;
reg   [0:0] icmp_ln86_858_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_858_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_858_reg_1516_pp0_iter3_reg;
reg   [0:0] icmp_ln86_858_reg_1516_pp0_iter4_reg;
reg   [0:0] icmp_ln86_858_reg_1516_pp0_iter5_reg;
wire   [0:0] icmp_ln86_859_fu_560_p2;
reg   [0:0] icmp_ln86_859_reg_1521;
reg   [0:0] icmp_ln86_859_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_859_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_859_reg_1521_pp0_iter3_reg;
reg   [0:0] icmp_ln86_859_reg_1521_pp0_iter4_reg;
reg   [0:0] icmp_ln86_859_reg_1521_pp0_iter5_reg;
reg   [0:0] icmp_ln86_859_reg_1521_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_566_p2;
reg   [0:0] and_ln102_reg_1526;
reg   [0:0] and_ln102_reg_1526_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1526_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_577_p2;
reg   [0:0] and_ln104_reg_1536;
wire   [0:0] and_ln102_1021_fu_582_p2;
reg   [0:0] and_ln102_1021_reg_1542;
wire   [0:0] and_ln104_150_fu_591_p2;
reg   [0:0] and_ln104_150_reg_1548;
wire   [0:0] and_ln102_1025_fu_596_p2;
reg   [0:0] and_ln102_1025_reg_1553;
wire   [0:0] and_ln102_1026_fu_601_p2;
reg   [0:0] and_ln102_1026_reg_1558;
wire   [0:0] or_ln117_732_fu_606_p2;
reg   [0:0] or_ln117_732_reg_1565;
wire   [0:0] xor_ln104_fu_612_p2;
reg   [0:0] xor_ln104_reg_1571;
wire   [0:0] and_ln102_1022_fu_617_p2;
reg   [0:0] and_ln102_1022_reg_1577;
wire   [0:0] and_ln104_151_fu_626_p2;
reg   [0:0] and_ln104_151_reg_1583;
reg   [0:0] and_ln104_151_reg_1583_pp0_iter3_reg;
wire   [0:0] and_ln102_1027_fu_641_p2;
reg   [0:0] and_ln102_1027_reg_1589;
wire   [2:0] select_ln117_810_fu_742_p3;
reg   [2:0] select_ln117_810_reg_1594;
wire   [0:0] or_ln117_737_fu_749_p2;
reg   [0:0] or_ln117_737_reg_1599;
wire   [0:0] and_ln102_1020_fu_754_p2;
reg   [0:0] and_ln102_1020_reg_1605;
wire   [0:0] and_ln104_149_fu_763_p2;
reg   [0:0] and_ln104_149_reg_1611;
wire   [0:0] and_ln102_1023_fu_768_p2;
reg   [0:0] and_ln102_1023_reg_1617;
wire   [0:0] and_ln102_1029_fu_782_p2;
reg   [0:0] and_ln102_1029_reg_1623;
wire   [0:0] or_ln117_741_fu_860_p2;
reg   [0:0] or_ln117_741_reg_1629;
wire   [3:0] select_ln117_816_fu_874_p3;
reg   [3:0] select_ln117_816_reg_1634;
wire   [0:0] and_ln104_152_fu_887_p2;
reg   [0:0] and_ln104_152_reg_1639;
wire   [0:0] and_ln102_1024_fu_892_p2;
reg   [0:0] and_ln102_1024_reg_1644;
reg   [0:0] and_ln102_1024_reg_1644_pp0_iter5_reg;
wire   [0:0] and_ln104_153_fu_901_p2;
reg   [0:0] and_ln104_153_reg_1651;
reg   [0:0] and_ln104_153_reg_1651_pp0_iter5_reg;
reg   [0:0] and_ln104_153_reg_1651_pp0_iter6_reg;
wire   [0:0] and_ln102_1030_fu_916_p2;
reg   [0:0] and_ln102_1030_reg_1657;
wire   [0:0] or_ln117_746_fu_999_p2;
reg   [0:0] or_ln117_746_reg_1662;
wire   [4:0] select_ln117_822_fu_1011_p3;
reg   [4:0] select_ln117_822_reg_1667;
wire   [0:0] or_ln117_748_fu_1019_p2;
reg   [0:0] or_ln117_748_reg_1672;
wire   [0:0] or_ln117_750_fu_1025_p2;
reg   [0:0] or_ln117_750_reg_1678;
reg   [0:0] or_ln117_750_reg_1678_pp0_iter5_reg;
wire   [0:0] or_ln117_752_fu_1101_p2;
reg   [0:0] or_ln117_752_reg_1686;
wire   [4:0] select_ln117_828_fu_1114_p3;
reg   [4:0] select_ln117_828_reg_1691;
wire   [0:0] or_ln117_756_fu_1176_p2;
reg   [0:0] or_ln117_756_reg_1696;
wire   [4:0] select_ln117_832_fu_1190_p3;
reg   [4:0] select_ln117_832_reg_1701;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_393_fu_572_p2;
wire   [0:0] xor_ln104_395_fu_586_p2;
wire   [0:0] xor_ln104_396_fu_621_p2;
wire   [0:0] xor_ln104_399_fu_631_p2;
wire   [0:0] and_ln102_1034_fu_650_p2;
wire   [0:0] xor_ln104_400_fu_636_p2;
wire   [0:0] and_ln102_1036_fu_660_p2;
wire   [0:0] and_ln102_1033_fu_646_p2;
wire   [0:0] xor_ln117_fu_675_p2;
wire   [0:0] or_ln117_fu_670_p2;
wire   [1:0] zext_ln117_fu_680_p1;
wire   [0:0] and_ln102_1035_fu_655_p2;
wire   [1:0] select_ln117_fu_684_p3;
wire   [1:0] select_ln117_806_fu_697_p3;
wire   [0:0] or_ln117_733_fu_692_p2;
wire   [2:0] zext_ln117_88_fu_704_p1;
wire   [0:0] or_ln117_734_fu_708_p2;
wire   [0:0] and_ln102_1037_fu_665_p2;
wire   [2:0] select_ln117_807_fu_712_p3;
wire   [0:0] or_ln117_735_fu_720_p2;
wire   [2:0] select_ln117_808_fu_726_p3;
wire   [2:0] select_ln117_809_fu_734_p3;
wire   [0:0] xor_ln104_394_fu_758_p2;
wire   [0:0] xor_ln104_401_fu_773_p2;
wire   [0:0] and_ln102_1039_fu_791_p2;
wire   [0:0] and_ln102_1028_fu_778_p2;
wire   [0:0] and_ln102_1038_fu_787_p2;
wire   [0:0] or_ln117_736_fu_806_p2;
wire   [3:0] zext_ln117_89_fu_811_p1;
wire   [0:0] and_ln102_1040_fu_796_p2;
wire   [3:0] select_ln117_811_fu_814_p3;
wire   [0:0] or_ln117_738_fu_822_p2;
wire   [3:0] select_ln117_812_fu_827_p3;
wire   [0:0] or_ln117_739_fu_834_p2;
wire   [0:0] and_ln102_1041_fu_801_p2;
wire   [3:0] select_ln117_813_fu_838_p3;
wire   [0:0] or_ln117_740_fu_846_p2;
wire   [3:0] select_ln117_814_fu_852_p3;
wire   [3:0] select_ln117_815_fu_866_p3;
wire   [0:0] xor_ln104_397_fu_882_p2;
wire   [0:0] xor_ln104_398_fu_896_p2;
wire   [0:0] xor_ln104_402_fu_906_p2;
wire   [0:0] and_ln102_1042_fu_921_p2;
wire   [0:0] xor_ln104_403_fu_911_p2;
wire   [0:0] and_ln102_1045_fu_935_p2;
wire   [0:0] and_ln102_1043_fu_926_p2;
wire   [0:0] or_ln117_742_fu_945_p2;
wire   [0:0] and_ln102_1044_fu_931_p2;
wire   [3:0] select_ln117_817_fu_950_p3;
wire   [3:0] select_ln117_818_fu_962_p3;
wire   [0:0] or_ln117_743_fu_957_p2;
wire   [4:0] zext_ln117_90_fu_969_p1;
wire   [0:0] or_ln117_744_fu_973_p2;
wire   [0:0] and_ln102_1046_fu_940_p2;
wire   [4:0] select_ln117_819_fu_977_p3;
wire   [0:0] or_ln117_745_fu_985_p2;
wire   [4:0] select_ln117_820_fu_991_p3;
wire   [4:0] select_ln117_821_fu_1003_p3;
wire   [0:0] xor_ln104_404_fu_1029_p2;
wire   [0:0] and_ln102_1048_fu_1042_p2;
wire   [0:0] and_ln102_1031_fu_1034_p2;
wire   [0:0] and_ln102_1047_fu_1038_p2;
wire   [0:0] or_ln117_747_fu_1057_p2;
wire   [0:0] and_ln102_1049_fu_1047_p2;
wire   [4:0] select_ln117_823_fu_1062_p3;
wire   [0:0] or_ln117_749_fu_1069_p2;
wire   [4:0] select_ln117_824_fu_1074_p3;
wire   [0:0] and_ln102_1050_fu_1052_p2;
wire   [4:0] select_ln117_825_fu_1081_p3;
wire   [0:0] or_ln117_751_fu_1089_p2;
wire   [4:0] select_ln117_826_fu_1094_p3;
wire   [4:0] select_ln117_827_fu_1106_p3;
wire   [0:0] xor_ln104_405_fu_1122_p2;
wire   [0:0] and_ln102_1051_fu_1131_p2;
wire   [0:0] and_ln102_1032_fu_1127_p2;
wire   [0:0] and_ln102_1052_fu_1136_p2;
wire   [0:0] or_ln117_753_fu_1146_p2;
wire   [0:0] or_ln117_754_fu_1151_p2;
wire   [0:0] and_ln102_1053_fu_1141_p2;
wire   [4:0] select_ln117_829_fu_1155_p3;
wire   [0:0] or_ln117_755_fu_1162_p2;
wire   [4:0] select_ln117_830_fu_1168_p3;
wire   [4:0] select_ln117_831_fu_1182_p3;
wire   [0:0] xor_ln104_406_fu_1198_p2;
wire   [0:0] and_ln102_1054_fu_1203_p2;
wire   [0:0] and_ln102_1055_fu_1208_p2;
wire   [0:0] or_ln117_757_fu_1213_p2;
wire   [11:0] agg_result_fu_1225_p63;
wire   [4:0] agg_result_fu_1225_p64;
wire   [11:0] agg_result_fu_1225_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1225_p1;
wire   [4:0] agg_result_fu_1225_p3;
wire   [4:0] agg_result_fu_1225_p5;
wire   [4:0] agg_result_fu_1225_p7;
wire   [4:0] agg_result_fu_1225_p9;
wire   [4:0] agg_result_fu_1225_p11;
wire   [4:0] agg_result_fu_1225_p13;
wire   [4:0] agg_result_fu_1225_p15;
wire   [4:0] agg_result_fu_1225_p17;
wire   [4:0] agg_result_fu_1225_p19;
wire   [4:0] agg_result_fu_1225_p21;
wire   [4:0] agg_result_fu_1225_p23;
wire   [4:0] agg_result_fu_1225_p25;
wire   [4:0] agg_result_fu_1225_p27;
wire   [4:0] agg_result_fu_1225_p29;
wire   [4:0] agg_result_fu_1225_p31;
wire  signed [4:0] agg_result_fu_1225_p33;
wire  signed [4:0] agg_result_fu_1225_p35;
wire  signed [4:0] agg_result_fu_1225_p37;
wire  signed [4:0] agg_result_fu_1225_p39;
wire  signed [4:0] agg_result_fu_1225_p41;
wire  signed [4:0] agg_result_fu_1225_p43;
wire  signed [4:0] agg_result_fu_1225_p45;
wire  signed [4:0] agg_result_fu_1225_p47;
wire  signed [4:0] agg_result_fu_1225_p49;
wire  signed [4:0] agg_result_fu_1225_p51;
wire  signed [4:0] agg_result_fu_1225_p53;
wire  signed [4:0] agg_result_fu_1225_p55;
wire  signed [4:0] agg_result_fu_1225_p57;
wire  signed [4:0] agg_result_fu_1225_p59;
wire  signed [4:0] agg_result_fu_1225_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x_U876(
    .din0(12'd1706),
    .din1(12'd3790),
    .din2(12'd1126),
    .din3(12'd3636),
    .din4(12'd370),
    .din5(12'd3806),
    .din6(12'd816),
    .din7(12'd482),
    .din8(12'd3627),
    .din9(12'd204),
    .din10(12'd848),
    .din11(12'd3853),
    .din12(12'd2891),
    .din13(12'd3558),
    .din14(12'd532),
    .din15(12'd4043),
    .din16(12'd311),
    .din17(12'd3814),
    .din18(12'd4050),
    .din19(12'd291),
    .din20(12'd1189),
    .din21(12'd3758),
    .din22(12'd507),
    .din23(12'd3979),
    .din24(12'd89),
    .din25(12'd283),
    .din26(12'd88),
    .din27(12'd251),
    .din28(12'd4030),
    .din29(12'd3983),
    .din30(12'd39),
    .def(agg_result_fu_1225_p63),
    .sel(agg_result_fu_1225_p64),
    .dout(agg_result_fu_1225_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1020_reg_1605 <= and_ln102_1020_fu_754_p2;
        and_ln102_1021_reg_1542 <= and_ln102_1021_fu_582_p2;
        and_ln102_1022_reg_1577 <= and_ln102_1022_fu_617_p2;
        and_ln102_1023_reg_1617 <= and_ln102_1023_fu_768_p2;
        and_ln102_1024_reg_1644 <= and_ln102_1024_fu_892_p2;
        and_ln102_1024_reg_1644_pp0_iter5_reg <= and_ln102_1024_reg_1644;
        and_ln102_1025_reg_1553 <= and_ln102_1025_fu_596_p2;
        and_ln102_1026_reg_1558 <= and_ln102_1026_fu_601_p2;
        and_ln102_1027_reg_1589 <= and_ln102_1027_fu_641_p2;
        and_ln102_1029_reg_1623 <= and_ln102_1029_fu_782_p2;
        and_ln102_1030_reg_1657 <= and_ln102_1030_fu_916_p2;
        and_ln102_reg_1526 <= and_ln102_fu_566_p2;
        and_ln102_reg_1526_pp0_iter1_reg <= and_ln102_reg_1526;
        and_ln102_reg_1526_pp0_iter2_reg <= and_ln102_reg_1526_pp0_iter1_reg;
        and_ln104_149_reg_1611 <= and_ln104_149_fu_763_p2;
        and_ln104_150_reg_1548 <= and_ln104_150_fu_591_p2;
        and_ln104_151_reg_1583 <= and_ln104_151_fu_626_p2;
        and_ln104_151_reg_1583_pp0_iter3_reg <= and_ln104_151_reg_1583;
        and_ln104_152_reg_1639 <= and_ln104_152_fu_887_p2;
        and_ln104_153_reg_1651 <= and_ln104_153_fu_901_p2;
        and_ln104_153_reg_1651_pp0_iter5_reg <= and_ln104_153_reg_1651;
        and_ln104_153_reg_1651_pp0_iter6_reg <= and_ln104_153_reg_1651_pp0_iter5_reg;
        and_ln104_reg_1536 <= and_ln104_fu_577_p2;
        icmp_ln86_831_reg_1368 <= icmp_ln86_831_fu_392_p2;
        icmp_ln86_832_reg_1373 <= icmp_ln86_832_fu_398_p2;
        icmp_ln86_832_reg_1373_pp0_iter1_reg <= icmp_ln86_832_reg_1373;
        icmp_ln86_832_reg_1373_pp0_iter2_reg <= icmp_ln86_832_reg_1373_pp0_iter1_reg;
        icmp_ln86_833_reg_1379 <= icmp_ln86_833_fu_404_p2;
        icmp_ln86_834_reg_1385 <= icmp_ln86_834_fu_410_p2;
        icmp_ln86_834_reg_1385_pp0_iter1_reg <= icmp_ln86_834_reg_1385;
        icmp_ln86_835_reg_1391 <= icmp_ln86_835_fu_416_p2;
        icmp_ln86_835_reg_1391_pp0_iter1_reg <= icmp_ln86_835_reg_1391;
        icmp_ln86_835_reg_1391_pp0_iter2_reg <= icmp_ln86_835_reg_1391_pp0_iter1_reg;
        icmp_ln86_835_reg_1391_pp0_iter3_reg <= icmp_ln86_835_reg_1391_pp0_iter2_reg;
        icmp_ln86_836_reg_1397 <= icmp_ln86_836_fu_422_p2;
        icmp_ln86_836_reg_1397_pp0_iter1_reg <= icmp_ln86_836_reg_1397;
        icmp_ln86_836_reg_1397_pp0_iter2_reg <= icmp_ln86_836_reg_1397_pp0_iter1_reg;
        icmp_ln86_836_reg_1397_pp0_iter3_reg <= icmp_ln86_836_reg_1397_pp0_iter2_reg;
        icmp_ln86_837_reg_1403 <= icmp_ln86_837_fu_428_p2;
        icmp_ln86_837_reg_1403_pp0_iter1_reg <= icmp_ln86_837_reg_1403;
        icmp_ln86_838_reg_1409 <= icmp_ln86_838_fu_434_p2;
        icmp_ln86_838_reg_1409_pp0_iter1_reg <= icmp_ln86_838_reg_1409;
        icmp_ln86_839_reg_1415 <= icmp_ln86_839_fu_440_p2;
        icmp_ln86_839_reg_1415_pp0_iter1_reg <= icmp_ln86_839_reg_1415;
        icmp_ln86_839_reg_1415_pp0_iter2_reg <= icmp_ln86_839_reg_1415_pp0_iter1_reg;
        icmp_ln86_840_reg_1421 <= icmp_ln86_840_fu_446_p2;
        icmp_ln86_840_reg_1421_pp0_iter1_reg <= icmp_ln86_840_reg_1421;
        icmp_ln86_840_reg_1421_pp0_iter2_reg <= icmp_ln86_840_reg_1421_pp0_iter1_reg;
        icmp_ln86_840_reg_1421_pp0_iter3_reg <= icmp_ln86_840_reg_1421_pp0_iter2_reg;
        icmp_ln86_841_reg_1427 <= icmp_ln86_841_fu_452_p2;
        icmp_ln86_841_reg_1427_pp0_iter1_reg <= icmp_ln86_841_reg_1427;
        icmp_ln86_841_reg_1427_pp0_iter2_reg <= icmp_ln86_841_reg_1427_pp0_iter1_reg;
        icmp_ln86_841_reg_1427_pp0_iter3_reg <= icmp_ln86_841_reg_1427_pp0_iter2_reg;
        icmp_ln86_842_reg_1433 <= icmp_ln86_842_fu_458_p2;
        icmp_ln86_842_reg_1433_pp0_iter1_reg <= icmp_ln86_842_reg_1433;
        icmp_ln86_842_reg_1433_pp0_iter2_reg <= icmp_ln86_842_reg_1433_pp0_iter1_reg;
        icmp_ln86_842_reg_1433_pp0_iter3_reg <= icmp_ln86_842_reg_1433_pp0_iter2_reg;
        icmp_ln86_842_reg_1433_pp0_iter4_reg <= icmp_ln86_842_reg_1433_pp0_iter3_reg;
        icmp_ln86_843_reg_1439 <= icmp_ln86_843_fu_464_p2;
        icmp_ln86_843_reg_1439_pp0_iter1_reg <= icmp_ln86_843_reg_1439;
        icmp_ln86_843_reg_1439_pp0_iter2_reg <= icmp_ln86_843_reg_1439_pp0_iter1_reg;
        icmp_ln86_843_reg_1439_pp0_iter3_reg <= icmp_ln86_843_reg_1439_pp0_iter2_reg;
        icmp_ln86_843_reg_1439_pp0_iter4_reg <= icmp_ln86_843_reg_1439_pp0_iter3_reg;
        icmp_ln86_843_reg_1439_pp0_iter5_reg <= icmp_ln86_843_reg_1439_pp0_iter4_reg;
        icmp_ln86_844_reg_1445 <= icmp_ln86_844_fu_470_p2;
        icmp_ln86_844_reg_1445_pp0_iter1_reg <= icmp_ln86_844_reg_1445;
        icmp_ln86_844_reg_1445_pp0_iter2_reg <= icmp_ln86_844_reg_1445_pp0_iter1_reg;
        icmp_ln86_844_reg_1445_pp0_iter3_reg <= icmp_ln86_844_reg_1445_pp0_iter2_reg;
        icmp_ln86_844_reg_1445_pp0_iter4_reg <= icmp_ln86_844_reg_1445_pp0_iter3_reg;
        icmp_ln86_844_reg_1445_pp0_iter5_reg <= icmp_ln86_844_reg_1445_pp0_iter4_reg;
        icmp_ln86_844_reg_1445_pp0_iter6_reg <= icmp_ln86_844_reg_1445_pp0_iter5_reg;
        icmp_ln86_845_reg_1451 <= icmp_ln86_845_fu_476_p2;
        icmp_ln86_845_reg_1451_pp0_iter1_reg <= icmp_ln86_845_reg_1451;
        icmp_ln86_846_reg_1456 <= icmp_ln86_846_fu_482_p2;
        icmp_ln86_846_reg_1456_pp0_iter1_reg <= icmp_ln86_846_reg_1456;
        icmp_ln86_847_reg_1461 <= icmp_ln86_847_fu_488_p2;
        icmp_ln86_847_reg_1461_pp0_iter1_reg <= icmp_ln86_847_reg_1461;
        icmp_ln86_848_reg_1466 <= icmp_ln86_848_fu_494_p2;
        icmp_ln86_848_reg_1466_pp0_iter1_reg <= icmp_ln86_848_reg_1466;
        icmp_ln86_848_reg_1466_pp0_iter2_reg <= icmp_ln86_848_reg_1466_pp0_iter1_reg;
        icmp_ln86_849_reg_1471 <= icmp_ln86_849_fu_500_p2;
        icmp_ln86_849_reg_1471_pp0_iter1_reg <= icmp_ln86_849_reg_1471;
        icmp_ln86_849_reg_1471_pp0_iter2_reg <= icmp_ln86_849_reg_1471_pp0_iter1_reg;
        icmp_ln86_850_reg_1476 <= icmp_ln86_850_fu_506_p2;
        icmp_ln86_850_reg_1476_pp0_iter1_reg <= icmp_ln86_850_reg_1476;
        icmp_ln86_850_reg_1476_pp0_iter2_reg <= icmp_ln86_850_reg_1476_pp0_iter1_reg;
        icmp_ln86_851_reg_1481 <= icmp_ln86_851_fu_512_p2;
        icmp_ln86_851_reg_1481_pp0_iter1_reg <= icmp_ln86_851_reg_1481;
        icmp_ln86_851_reg_1481_pp0_iter2_reg <= icmp_ln86_851_reg_1481_pp0_iter1_reg;
        icmp_ln86_851_reg_1481_pp0_iter3_reg <= icmp_ln86_851_reg_1481_pp0_iter2_reg;
        icmp_ln86_852_reg_1486 <= icmp_ln86_852_fu_518_p2;
        icmp_ln86_852_reg_1486_pp0_iter1_reg <= icmp_ln86_852_reg_1486;
        icmp_ln86_852_reg_1486_pp0_iter2_reg <= icmp_ln86_852_reg_1486_pp0_iter1_reg;
        icmp_ln86_852_reg_1486_pp0_iter3_reg <= icmp_ln86_852_reg_1486_pp0_iter2_reg;
        icmp_ln86_853_reg_1491 <= icmp_ln86_853_fu_524_p2;
        icmp_ln86_853_reg_1491_pp0_iter1_reg <= icmp_ln86_853_reg_1491;
        icmp_ln86_853_reg_1491_pp0_iter2_reg <= icmp_ln86_853_reg_1491_pp0_iter1_reg;
        icmp_ln86_853_reg_1491_pp0_iter3_reg <= icmp_ln86_853_reg_1491_pp0_iter2_reg;
        icmp_ln86_854_reg_1496 <= icmp_ln86_854_fu_530_p2;
        icmp_ln86_854_reg_1496_pp0_iter1_reg <= icmp_ln86_854_reg_1496;
        icmp_ln86_854_reg_1496_pp0_iter2_reg <= icmp_ln86_854_reg_1496_pp0_iter1_reg;
        icmp_ln86_854_reg_1496_pp0_iter3_reg <= icmp_ln86_854_reg_1496_pp0_iter2_reg;
        icmp_ln86_854_reg_1496_pp0_iter4_reg <= icmp_ln86_854_reg_1496_pp0_iter3_reg;
        icmp_ln86_855_reg_1501 <= icmp_ln86_855_fu_536_p2;
        icmp_ln86_855_reg_1501_pp0_iter1_reg <= icmp_ln86_855_reg_1501;
        icmp_ln86_855_reg_1501_pp0_iter2_reg <= icmp_ln86_855_reg_1501_pp0_iter1_reg;
        icmp_ln86_855_reg_1501_pp0_iter3_reg <= icmp_ln86_855_reg_1501_pp0_iter2_reg;
        icmp_ln86_855_reg_1501_pp0_iter4_reg <= icmp_ln86_855_reg_1501_pp0_iter3_reg;
        icmp_ln86_856_reg_1506 <= icmp_ln86_856_fu_542_p2;
        icmp_ln86_856_reg_1506_pp0_iter1_reg <= icmp_ln86_856_reg_1506;
        icmp_ln86_856_reg_1506_pp0_iter2_reg <= icmp_ln86_856_reg_1506_pp0_iter1_reg;
        icmp_ln86_856_reg_1506_pp0_iter3_reg <= icmp_ln86_856_reg_1506_pp0_iter2_reg;
        icmp_ln86_856_reg_1506_pp0_iter4_reg <= icmp_ln86_856_reg_1506_pp0_iter3_reg;
        icmp_ln86_857_reg_1511 <= icmp_ln86_857_fu_548_p2;
        icmp_ln86_857_reg_1511_pp0_iter1_reg <= icmp_ln86_857_reg_1511;
        icmp_ln86_857_reg_1511_pp0_iter2_reg <= icmp_ln86_857_reg_1511_pp0_iter1_reg;
        icmp_ln86_857_reg_1511_pp0_iter3_reg <= icmp_ln86_857_reg_1511_pp0_iter2_reg;
        icmp_ln86_857_reg_1511_pp0_iter4_reg <= icmp_ln86_857_reg_1511_pp0_iter3_reg;
        icmp_ln86_857_reg_1511_pp0_iter5_reg <= icmp_ln86_857_reg_1511_pp0_iter4_reg;
        icmp_ln86_858_reg_1516 <= icmp_ln86_858_fu_554_p2;
        icmp_ln86_858_reg_1516_pp0_iter1_reg <= icmp_ln86_858_reg_1516;
        icmp_ln86_858_reg_1516_pp0_iter2_reg <= icmp_ln86_858_reg_1516_pp0_iter1_reg;
        icmp_ln86_858_reg_1516_pp0_iter3_reg <= icmp_ln86_858_reg_1516_pp0_iter2_reg;
        icmp_ln86_858_reg_1516_pp0_iter4_reg <= icmp_ln86_858_reg_1516_pp0_iter3_reg;
        icmp_ln86_858_reg_1516_pp0_iter5_reg <= icmp_ln86_858_reg_1516_pp0_iter4_reg;
        icmp_ln86_859_reg_1521 <= icmp_ln86_859_fu_560_p2;
        icmp_ln86_859_reg_1521_pp0_iter1_reg <= icmp_ln86_859_reg_1521;
        icmp_ln86_859_reg_1521_pp0_iter2_reg <= icmp_ln86_859_reg_1521_pp0_iter1_reg;
        icmp_ln86_859_reg_1521_pp0_iter3_reg <= icmp_ln86_859_reg_1521_pp0_iter2_reg;
        icmp_ln86_859_reg_1521_pp0_iter4_reg <= icmp_ln86_859_reg_1521_pp0_iter3_reg;
        icmp_ln86_859_reg_1521_pp0_iter5_reg <= icmp_ln86_859_reg_1521_pp0_iter4_reg;
        icmp_ln86_859_reg_1521_pp0_iter6_reg <= icmp_ln86_859_reg_1521_pp0_iter5_reg;
        icmp_ln86_reg_1357 <= icmp_ln86_fu_386_p2;
        icmp_ln86_reg_1357_pp0_iter1_reg <= icmp_ln86_reg_1357;
        icmp_ln86_reg_1357_pp0_iter2_reg <= icmp_ln86_reg_1357_pp0_iter1_reg;
        icmp_ln86_reg_1357_pp0_iter3_reg <= icmp_ln86_reg_1357_pp0_iter2_reg;
        or_ln117_732_reg_1565 <= or_ln117_732_fu_606_p2;
        or_ln117_737_reg_1599 <= or_ln117_737_fu_749_p2;
        or_ln117_741_reg_1629 <= or_ln117_741_fu_860_p2;
        or_ln117_746_reg_1662 <= or_ln117_746_fu_999_p2;
        or_ln117_748_reg_1672 <= or_ln117_748_fu_1019_p2;
        or_ln117_750_reg_1678 <= or_ln117_750_fu_1025_p2;
        or_ln117_750_reg_1678_pp0_iter5_reg <= or_ln117_750_reg_1678;
        or_ln117_752_reg_1686 <= or_ln117_752_fu_1101_p2;
        or_ln117_756_reg_1696 <= or_ln117_756_fu_1176_p2;
        select_ln117_810_reg_1594 <= select_ln117_810_fu_742_p3;
        select_ln117_816_reg_1634 <= select_ln117_816_fu_874_p3;
        select_ln117_822_reg_1667 <= select_ln117_822_fu_1011_p3;
        select_ln117_828_reg_1691 <= select_ln117_828_fu_1114_p3;
        select_ln117_832_reg_1701 <= select_ln117_832_fu_1190_p3;
        xor_ln104_reg_1571 <= xor_ln104_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1225_p63 = 'bx;

assign agg_result_fu_1225_p64 = ((or_ln117_757_fu_1213_p2[0:0] == 1'b1) ? select_ln117_832_reg_1701 : 5'd30);

assign and_ln102_1020_fu_754_p2 = (xor_ln104_reg_1571 & icmp_ln86_832_reg_1373_pp0_iter2_reg);

assign and_ln102_1021_fu_582_p2 = (icmp_ln86_833_reg_1379 & and_ln102_reg_1526);

assign and_ln102_1022_fu_617_p2 = (icmp_ln86_834_reg_1385_pp0_iter1_reg & and_ln104_reg_1536);

assign and_ln102_1023_fu_768_p2 = (icmp_ln86_835_reg_1391_pp0_iter2_reg & and_ln102_1020_fu_754_p2);

assign and_ln102_1024_fu_892_p2 = (icmp_ln86_836_reg_1397_pp0_iter3_reg & and_ln104_149_reg_1611);

assign and_ln102_1025_fu_596_p2 = (icmp_ln86_837_reg_1403 & and_ln102_1021_fu_582_p2);

assign and_ln102_1026_fu_601_p2 = (icmp_ln86_838_reg_1409 & and_ln104_150_fu_591_p2);

assign and_ln102_1027_fu_641_p2 = (icmp_ln86_839_reg_1415_pp0_iter1_reg & and_ln102_1022_fu_617_p2);

assign and_ln102_1028_fu_778_p2 = (icmp_ln86_840_reg_1421_pp0_iter2_reg & and_ln104_151_reg_1583);

assign and_ln102_1029_fu_782_p2 = (icmp_ln86_841_reg_1427_pp0_iter2_reg & and_ln102_1023_fu_768_p2);

assign and_ln102_1030_fu_916_p2 = (icmp_ln86_842_reg_1433_pp0_iter3_reg & and_ln104_152_fu_887_p2);

assign and_ln102_1031_fu_1034_p2 = (icmp_ln86_843_reg_1439_pp0_iter4_reg & and_ln102_1024_reg_1644);

assign and_ln102_1032_fu_1127_p2 = (icmp_ln86_844_reg_1445_pp0_iter5_reg & and_ln104_153_reg_1651_pp0_iter5_reg);

assign and_ln102_1033_fu_646_p2 = (icmp_ln86_845_reg_1451_pp0_iter1_reg & and_ln102_1025_reg_1553);

assign and_ln102_1034_fu_650_p2 = (xor_ln104_399_fu_631_p2 & icmp_ln86_846_reg_1456_pp0_iter1_reg);

assign and_ln102_1035_fu_655_p2 = (and_ln102_1034_fu_650_p2 & and_ln102_1021_reg_1542);

assign and_ln102_1036_fu_660_p2 = (xor_ln104_400_fu_636_p2 & icmp_ln86_847_reg_1461_pp0_iter1_reg);

assign and_ln102_1037_fu_665_p2 = (and_ln104_150_reg_1548 & and_ln102_1036_fu_660_p2);

assign and_ln102_1038_fu_787_p2 = (icmp_ln86_848_reg_1466_pp0_iter2_reg & and_ln102_1027_reg_1589);

assign and_ln102_1039_fu_791_p2 = (xor_ln104_401_fu_773_p2 & icmp_ln86_849_reg_1471_pp0_iter2_reg);

assign and_ln102_1040_fu_796_p2 = (and_ln102_1039_fu_791_p2 & and_ln102_1022_reg_1577);

assign and_ln102_1041_fu_801_p2 = (icmp_ln86_850_reg_1476_pp0_iter2_reg & and_ln102_1028_fu_778_p2);

assign and_ln102_1042_fu_921_p2 = (xor_ln104_402_fu_906_p2 & icmp_ln86_851_reg_1481_pp0_iter3_reg);

assign and_ln102_1043_fu_926_p2 = (and_ln104_151_reg_1583_pp0_iter3_reg & and_ln102_1042_fu_921_p2);

assign and_ln102_1044_fu_931_p2 = (icmp_ln86_852_reg_1486_pp0_iter3_reg & and_ln102_1029_reg_1623);

assign and_ln102_1045_fu_935_p2 = (xor_ln104_403_fu_911_p2 & icmp_ln86_853_reg_1491_pp0_iter3_reg);

assign and_ln102_1046_fu_940_p2 = (and_ln102_1045_fu_935_p2 & and_ln102_1023_reg_1617);

assign and_ln102_1047_fu_1038_p2 = (icmp_ln86_854_reg_1496_pp0_iter4_reg & and_ln102_1030_reg_1657);

assign and_ln102_1048_fu_1042_p2 = (xor_ln104_404_fu_1029_p2 & icmp_ln86_855_reg_1501_pp0_iter4_reg);

assign and_ln102_1049_fu_1047_p2 = (and_ln104_152_reg_1639 & and_ln102_1048_fu_1042_p2);

assign and_ln102_1050_fu_1052_p2 = (icmp_ln86_856_reg_1506_pp0_iter4_reg & and_ln102_1031_fu_1034_p2);

assign and_ln102_1051_fu_1131_p2 = (xor_ln104_405_fu_1122_p2 & icmp_ln86_857_reg_1511_pp0_iter5_reg);

assign and_ln102_1052_fu_1136_p2 = (and_ln102_1051_fu_1131_p2 & and_ln102_1024_reg_1644_pp0_iter5_reg);

assign and_ln102_1053_fu_1141_p2 = (icmp_ln86_858_reg_1516_pp0_iter5_reg & and_ln102_1032_fu_1127_p2);

assign and_ln102_1054_fu_1203_p2 = (xor_ln104_406_fu_1198_p2 & icmp_ln86_859_reg_1521_pp0_iter6_reg);

assign and_ln102_1055_fu_1208_p2 = (and_ln104_153_reg_1651_pp0_iter6_reg & and_ln102_1054_fu_1203_p2);

assign and_ln102_fu_566_p2 = (icmp_ln86_fu_386_p2 & icmp_ln86_831_fu_392_p2);

assign and_ln104_149_fu_763_p2 = (xor_ln104_reg_1571 & xor_ln104_394_fu_758_p2);

assign and_ln104_150_fu_591_p2 = (xor_ln104_395_fu_586_p2 & and_ln102_reg_1526);

assign and_ln104_151_fu_626_p2 = (xor_ln104_396_fu_621_p2 & and_ln104_reg_1536);

assign and_ln104_152_fu_887_p2 = (xor_ln104_397_fu_882_p2 & and_ln102_1020_reg_1605);

assign and_ln104_153_fu_901_p2 = (xor_ln104_398_fu_896_p2 & and_ln104_149_reg_1611);

assign and_ln104_fu_577_p2 = (xor_ln104_393_fu_572_p2 & icmp_ln86_reg_1357);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1225_p65;

assign icmp_ln86_831_fu_392_p2 = (($signed(p_read2_int_reg) < $signed(18'd124153)) ? 1'b1 : 1'b0);

assign icmp_ln86_832_fu_398_p2 = (($signed(p_read20_int_reg) < $signed(18'd32257)) ? 1'b1 : 1'b0);

assign icmp_ln86_833_fu_404_p2 = (($signed(p_read10_int_reg) < $signed(18'd1094)) ? 1'b1 : 1'b0);

assign icmp_ln86_834_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd1033)) ? 1'b1 : 1'b0);

assign icmp_ln86_835_fu_416_p2 = (($signed(p_read1_int_reg) < $signed(18'd129160)) ? 1'b1 : 1'b0);

assign icmp_ln86_836_fu_422_p2 = (($signed(p_read13_int_reg) < $signed(18'd4945)) ? 1'b1 : 1'b0);

assign icmp_ln86_837_fu_428_p2 = (($signed(p_read17_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_838_fu_434_p2 = (($signed(p_read1_int_reg) < $signed(18'd176542)) ? 1'b1 : 1'b0);

assign icmp_ln86_839_fu_440_p2 = (($signed(p_read4_int_reg) < $signed(18'd615)) ? 1'b1 : 1'b0);

assign icmp_ln86_840_fu_446_p2 = (($signed(p_read7_int_reg) < $signed(18'd80)) ? 1'b1 : 1'b0);

assign icmp_ln86_841_fu_452_p2 = (($signed(p_read1_int_reg) < $signed(18'd206292)) ? 1'b1 : 1'b0);

assign icmp_ln86_842_fu_458_p2 = (($signed(p_read2_int_reg) < $signed(18'd68830)) ? 1'b1 : 1'b0);

assign icmp_ln86_843_fu_464_p2 = (($signed(p_read19_int_reg) < $signed(18'd5036)) ? 1'b1 : 1'b0);

assign icmp_ln86_844_fu_470_p2 = (($signed(p_read6_int_reg) < $signed(18'd476)) ? 1'b1 : 1'b0);

assign icmp_ln86_845_fu_476_p2 = (($signed(p_read3_int_reg) < $signed(18'd5511)) ? 1'b1 : 1'b0);

assign icmp_ln86_846_fu_482_p2 = (($signed(p_read8_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_847_fu_488_p2 = (($signed(p_read5_int_reg) < $signed(18'd893)) ? 1'b1 : 1'b0);

assign icmp_ln86_848_fu_494_p2 = (($signed(p_read11_int_reg) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_849_fu_500_p2 = (($signed(p_read15_int_reg) < $signed(18'd94)) ? 1'b1 : 1'b0);

assign icmp_ln86_850_fu_506_p2 = (($signed(p_read8_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_851_fu_512_p2 = (($signed(p_read1_int_reg) < $signed(18'd119501)) ? 1'b1 : 1'b0);

assign icmp_ln86_852_fu_518_p2 = (($signed(p_read9_int_reg) < $signed(18'd62)) ? 1'b1 : 1'b0);

assign icmp_ln86_853_fu_524_p2 = (($signed(p_read1_int_reg) < $signed(18'd45152)) ? 1'b1 : 1'b0);

assign icmp_ln86_854_fu_530_p2 = (($signed(p_read18_int_reg) < $signed(18'd49417)) ? 1'b1 : 1'b0);

assign icmp_ln86_855_fu_536_p2 = (($signed(p_read14_int_reg) < $signed(18'd794)) ? 1'b1 : 1'b0);

assign icmp_ln86_856_fu_542_p2 = (($signed(p_read12_int_reg) < $signed(18'd428)) ? 1'b1 : 1'b0);

assign icmp_ln86_857_fu_548_p2 = (($signed(p_read13_int_reg) < $signed(18'd2641)) ? 1'b1 : 1'b0);

assign icmp_ln86_858_fu_554_p2 = (($signed(p_read16_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_859_fu_560_p2 = (($signed(p_read20_int_reg) < $signed(18'd52737)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_386_p2 = (($signed(p_read9_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign or_ln117_732_fu_606_p2 = (and_ln102_1026_fu_601_p2 | and_ln102_1025_fu_596_p2);

assign or_ln117_733_fu_692_p2 = (or_ln117_732_reg_1565 | and_ln102_1035_fu_655_p2);

assign or_ln117_734_fu_708_p2 = (and_ln102_1026_reg_1558 | and_ln102_1021_reg_1542);

assign or_ln117_735_fu_720_p2 = (or_ln117_734_fu_708_p2 | and_ln102_1037_fu_665_p2);

assign or_ln117_736_fu_806_p2 = (and_ln102_reg_1526_pp0_iter2_reg | and_ln102_1038_fu_787_p2);

assign or_ln117_737_fu_749_p2 = (and_ln102_reg_1526_pp0_iter1_reg | and_ln102_1027_fu_641_p2);

assign or_ln117_738_fu_822_p2 = (or_ln117_737_reg_1599 | and_ln102_1040_fu_796_p2);

assign or_ln117_739_fu_834_p2 = (and_ln102_reg_1526_pp0_iter2_reg | and_ln102_1022_reg_1577);

assign or_ln117_740_fu_846_p2 = (or_ln117_739_fu_834_p2 | and_ln102_1041_fu_801_p2);

assign or_ln117_741_fu_860_p2 = (or_ln117_739_fu_834_p2 | and_ln102_1028_fu_778_p2);

assign or_ln117_742_fu_945_p2 = (or_ln117_741_reg_1629 | and_ln102_1043_fu_926_p2);

assign or_ln117_743_fu_957_p2 = (icmp_ln86_reg_1357_pp0_iter3_reg | and_ln102_1044_fu_931_p2);

assign or_ln117_744_fu_973_p2 = (icmp_ln86_reg_1357_pp0_iter3_reg | and_ln102_1029_reg_1623);

assign or_ln117_745_fu_985_p2 = (or_ln117_744_fu_973_p2 | and_ln102_1046_fu_940_p2);

assign or_ln117_746_fu_999_p2 = (icmp_ln86_reg_1357_pp0_iter3_reg | and_ln102_1023_reg_1617);

assign or_ln117_747_fu_1057_p2 = (or_ln117_746_reg_1662 | and_ln102_1047_fu_1038_p2);

assign or_ln117_748_fu_1019_p2 = (or_ln117_746_fu_999_p2 | and_ln102_1030_fu_916_p2);

assign or_ln117_749_fu_1069_p2 = (or_ln117_748_reg_1672 | and_ln102_1049_fu_1047_p2);

assign or_ln117_750_fu_1025_p2 = (icmp_ln86_reg_1357_pp0_iter3_reg | and_ln102_1020_reg_1605);

assign or_ln117_751_fu_1089_p2 = (or_ln117_750_reg_1678 | and_ln102_1050_fu_1052_p2);

assign or_ln117_752_fu_1101_p2 = (or_ln117_750_reg_1678 | and_ln102_1031_fu_1034_p2);

assign or_ln117_753_fu_1146_p2 = (or_ln117_752_reg_1686 | and_ln102_1052_fu_1136_p2);

assign or_ln117_754_fu_1151_p2 = (or_ln117_750_reg_1678_pp0_iter5_reg | and_ln102_1024_reg_1644_pp0_iter5_reg);

assign or_ln117_755_fu_1162_p2 = (or_ln117_754_fu_1151_p2 | and_ln102_1053_fu_1141_p2);

assign or_ln117_756_fu_1176_p2 = (or_ln117_754_fu_1151_p2 | and_ln102_1032_fu_1127_p2);

assign or_ln117_757_fu_1213_p2 = (or_ln117_756_reg_1696 | and_ln102_1055_fu_1208_p2);

assign or_ln117_fu_670_p2 = (and_ln102_1033_fu_646_p2 | and_ln102_1026_reg_1558);

assign select_ln117_806_fu_697_p3 = ((or_ln117_732_reg_1565[0:0] == 1'b1) ? select_ln117_fu_684_p3 : 2'd3);

assign select_ln117_807_fu_712_p3 = ((or_ln117_733_fu_692_p2[0:0] == 1'b1) ? zext_ln117_88_fu_704_p1 : 3'd4);

assign select_ln117_808_fu_726_p3 = ((or_ln117_734_fu_708_p2[0:0] == 1'b1) ? select_ln117_807_fu_712_p3 : 3'd5);

assign select_ln117_809_fu_734_p3 = ((or_ln117_735_fu_720_p2[0:0] == 1'b1) ? select_ln117_808_fu_726_p3 : 3'd6);

assign select_ln117_810_fu_742_p3 = ((and_ln102_reg_1526_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_809_fu_734_p3 : 3'd7);

assign select_ln117_811_fu_814_p3 = ((or_ln117_736_fu_806_p2[0:0] == 1'b1) ? zext_ln117_89_fu_811_p1 : 4'd8);

assign select_ln117_812_fu_827_p3 = ((or_ln117_737_reg_1599[0:0] == 1'b1) ? select_ln117_811_fu_814_p3 : 4'd9);

assign select_ln117_813_fu_838_p3 = ((or_ln117_738_fu_822_p2[0:0] == 1'b1) ? select_ln117_812_fu_827_p3 : 4'd10);

assign select_ln117_814_fu_852_p3 = ((or_ln117_739_fu_834_p2[0:0] == 1'b1) ? select_ln117_813_fu_838_p3 : 4'd11);

assign select_ln117_815_fu_866_p3 = ((or_ln117_740_fu_846_p2[0:0] == 1'b1) ? select_ln117_814_fu_852_p3 : 4'd12);

assign select_ln117_816_fu_874_p3 = ((or_ln117_741_fu_860_p2[0:0] == 1'b1) ? select_ln117_815_fu_866_p3 : 4'd13);

assign select_ln117_817_fu_950_p3 = ((or_ln117_742_fu_945_p2[0:0] == 1'b1) ? select_ln117_816_reg_1634 : 4'd14);

assign select_ln117_818_fu_962_p3 = ((icmp_ln86_reg_1357_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_817_fu_950_p3 : 4'd15);

assign select_ln117_819_fu_977_p3 = ((or_ln117_743_fu_957_p2[0:0] == 1'b1) ? zext_ln117_90_fu_969_p1 : 5'd16);

assign select_ln117_820_fu_991_p3 = ((or_ln117_744_fu_973_p2[0:0] == 1'b1) ? select_ln117_819_fu_977_p3 : 5'd17);

assign select_ln117_821_fu_1003_p3 = ((or_ln117_745_fu_985_p2[0:0] == 1'b1) ? select_ln117_820_fu_991_p3 : 5'd18);

assign select_ln117_822_fu_1011_p3 = ((or_ln117_746_fu_999_p2[0:0] == 1'b1) ? select_ln117_821_fu_1003_p3 : 5'd19);

assign select_ln117_823_fu_1062_p3 = ((or_ln117_747_fu_1057_p2[0:0] == 1'b1) ? select_ln117_822_reg_1667 : 5'd20);

assign select_ln117_824_fu_1074_p3 = ((or_ln117_748_reg_1672[0:0] == 1'b1) ? select_ln117_823_fu_1062_p3 : 5'd21);

assign select_ln117_825_fu_1081_p3 = ((or_ln117_749_fu_1069_p2[0:0] == 1'b1) ? select_ln117_824_fu_1074_p3 : 5'd22);

assign select_ln117_826_fu_1094_p3 = ((or_ln117_750_reg_1678[0:0] == 1'b1) ? select_ln117_825_fu_1081_p3 : 5'd23);

assign select_ln117_827_fu_1106_p3 = ((or_ln117_751_fu_1089_p2[0:0] == 1'b1) ? select_ln117_826_fu_1094_p3 : 5'd24);

assign select_ln117_828_fu_1114_p3 = ((or_ln117_752_fu_1101_p2[0:0] == 1'b1) ? select_ln117_827_fu_1106_p3 : 5'd25);

assign select_ln117_829_fu_1155_p3 = ((or_ln117_753_fu_1146_p2[0:0] == 1'b1) ? select_ln117_828_reg_1691 : 5'd26);

assign select_ln117_830_fu_1168_p3 = ((or_ln117_754_fu_1151_p2[0:0] == 1'b1) ? select_ln117_829_fu_1155_p3 : 5'd27);

assign select_ln117_831_fu_1182_p3 = ((or_ln117_755_fu_1162_p2[0:0] == 1'b1) ? select_ln117_830_fu_1168_p3 : 5'd28);

assign select_ln117_832_fu_1190_p3 = ((or_ln117_756_fu_1176_p2[0:0] == 1'b1) ? select_ln117_831_fu_1182_p3 : 5'd29);

assign select_ln117_fu_684_p3 = ((or_ln117_fu_670_p2[0:0] == 1'b1) ? zext_ln117_fu_680_p1 : 2'd2);

assign xor_ln104_393_fu_572_p2 = (icmp_ln86_831_reg_1368 ^ 1'd1);

assign xor_ln104_394_fu_758_p2 = (icmp_ln86_832_reg_1373_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_395_fu_586_p2 = (icmp_ln86_833_reg_1379 ^ 1'd1);

assign xor_ln104_396_fu_621_p2 = (icmp_ln86_834_reg_1385_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_397_fu_882_p2 = (icmp_ln86_835_reg_1391_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_398_fu_896_p2 = (icmp_ln86_836_reg_1397_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_399_fu_631_p2 = (icmp_ln86_837_reg_1403_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_400_fu_636_p2 = (icmp_ln86_838_reg_1409_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_401_fu_773_p2 = (icmp_ln86_839_reg_1415_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_402_fu_906_p2 = (icmp_ln86_840_reg_1421_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_403_fu_911_p2 = (icmp_ln86_841_reg_1427_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_404_fu_1029_p2 = (icmp_ln86_842_reg_1433_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_405_fu_1122_p2 = (icmp_ln86_843_reg_1439_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_406_fu_1198_p2 = (icmp_ln86_844_reg_1445_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_612_p2 = (icmp_ln86_reg_1357_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_675_p2 = (1'd1 ^ and_ln102_1026_reg_1558);

assign zext_ln117_88_fu_704_p1 = select_ln117_806_fu_697_p3;

assign zext_ln117_89_fu_811_p1 = select_ln117_810_reg_1594;

assign zext_ln117_90_fu_969_p1 = select_ln117_818_fu_962_p3;

assign zext_ln117_fu_680_p1 = xor_ln117_fu_675_p2;

endmodule //conifer_jettag_accelerator_decision_function_70
