

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 11 20:55:56 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 13.33 ns | 10.014 ns |   1.67 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       10|       11| 0.133 us | 0.147 us |    9|    9| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       10|       10|         3|          1|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 4 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_copy_2_2_1 = alloca i8"   --->   Operation 5 'alloca' 'b_copy_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_copy_2_2_2 = alloca i8"   --->   Operation 6 'alloca' 'b_copy_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_copy_2_2_3 = alloca i8"   --->   Operation 7 'alloca' 'b_copy_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_copy_1_2_1 = alloca i8"   --->   Operation 8 'alloca' 'b_copy_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_copy_1_2_2 = alloca i8"   --->   Operation 9 'alloca' 'b_copy_1_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_copy_1_2_3 = alloca i8"   --->   Operation 10 'alloca' 'b_copy_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_copy_0_2_1 = alloca i8"   --->   Operation 11 'alloca' 'b_copy_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_copy_0_2_2 = alloca i8"   --->   Operation 12 'alloca' 'b_copy_0_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_copy_0_2_3 = alloca i8"   --->   Operation 13 'alloca' 'b_copy_0_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_row_2_1 = alloca i8"   --->   Operation 14 'alloca' 'a_row_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_row_1_1 = alloca i8"   --->   Operation 15 'alloca' 'a_row_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_row_0 = alloca i8"   --->   Operation 16 'alloca' 'a_row_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %a, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %b, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul.cpp:57]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %rewind_header"   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.88>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %Col_end ], [ true, %1 ]"   --->   Operation 21 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i18 = phi i2 [ 1, %0 ], [ %i, %Col_end ], [ 1, %1 ]"   --->   Operation 22 'phi' 'i18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln6517 = phi i1 [ false, %0 ], [ %icmp_ln65, %Col_end ], [ false, %1 ]" [matrixmul.cpp:65]   --->   Operation 23 'phi' 'icmp_ln6517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_016 = phi i2 [ 0, %0 ], [ %j, %Col_end ], [ 0, %1 ]"   --->   Operation 24 'phi' 'j_016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_03 = phi i2 [ 0, %0 ], [ %select_ln63, %Col_end ], [ 0, %1 ]" [matrixmul.cpp:63]   --->   Operation 25 'phi' 'i_03' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i4 [ 0, %0 ], [ %add_ln63, %Col_end ], [ 0, %1 ]" [matrixmul.cpp:63]   --->   Operation 26 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %Col_begin"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln65 = select i1 %icmp_ln6517, i2 0, i2 %j_016" [matrixmul.cpp:65]   --->   Operation 28 'select' 'select_ln65' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln63 = select i1 %icmp_ln6517, i2 %i18, i2 %i_03" [matrixmul.cpp:63]   --->   Operation 29 'select' 'select_ln63' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp eq i2 %select_ln65, 0" [matrixmul.cpp:70]   --->   Operation 30 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln63 = add i4 %indvar_flatten2, 1" [matrixmul.cpp:63]   --->   Operation 31 'add' 'add_ln63' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader1.preheader, label %.loopexit2" [matrixmul.cpp:70]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.63ns)   --->   "%a_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %a)" [matrixmul.cpp:72]   --->   Operation 33 'read' 'a_read' <Predicate = (icmp_ln70)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%a_row_0_1 = trunc i24 %a_read to i8" [matrixmul.cpp:72]   --->   Operation 34 'trunc' 'a_row_0_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%a_row_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 8, i32 15)" [matrixmul.cpp:72]   --->   Operation 35 'partselect' 'a_row_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a_row_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 16, i32 23)" [matrixmul.cpp:72]   --->   Operation 36 'partselect' 'a_row_2' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i8 %a_row_1, i8* %a_row_1_1" [matrixmul.cpp:72]   --->   Operation 37 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i8 %a_row_2, i8* %a_row_2_1" [matrixmul.cpp:72]   --->   Operation 38 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.95ns)   --->   "%icmp_ln75 = icmp eq i2 %select_ln63, 0" [matrixmul.cpp:75]   --->   Operation 39 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader.preheader_ifconv, label %Col_end" [matrixmul.cpp:75]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load = load i8* %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 41 'load' 'b_copy_2_2_1_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load = load i8* %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 42 'load' 'b_copy_2_2_2_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%b_copy_2_2_3_load = load i8* %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 43 'load' 'b_copy_2_2_3_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load = load i8* %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 44 'load' 'b_copy_1_2_1_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load = load i8* %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 45 'load' 'b_copy_1_2_2_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%b_copy_1_2_3_load = load i8* %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 46 'load' 'b_copy_1_2_3_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load = load i8* %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 47 'load' 'b_copy_0_2_1_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load = load i8* %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 48 'load' 'b_copy_0_2_2_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%b_copy_0_2_3_load = load i8* %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 49 'load' 'b_copy_0_2_3_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.63ns)   --->   "%b_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %b)" [matrixmul.cpp:77]   --->   Operation 50 'read' 'b_read' <Predicate = (icmp_ln75)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%b_copy_0_2_10 = trunc i24 %b_read to i8" [matrixmul.cpp:77]   --->   Operation 51 'trunc' 'b_copy_0_2_10' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%b_copy_1_2_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 8, i32 15)" [matrixmul.cpp:77]   --->   Operation 52 'partselect' 'b_copy_1_2_10' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_copy_2_2_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 16, i32 23)" [matrixmul.cpp:77]   --->   Operation 53 'partselect' 'b_copy_2_2_10' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln77 = icmp eq i2 %select_ln65, 1" [matrixmul.cpp:77]   --->   Operation 54 'icmp' 'icmp_ln77' <Predicate = (icmp_ln75)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_5)   --->   "%b_copy_2_2 = select i1 %icmp_ln77, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2_10" [matrixmul.cpp:77]   --->   Operation 55 'select' 'b_copy_2_2' <Predicate = (icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_copy_2_2_5 = select i1 %icmp_ln70, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2" [matrixmul.cpp:77]   --->   Operation 56 'select' 'b_copy_2_2_5' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_7)   --->   "%b_copy_2_2_6 = select i1 %icmp_ln77, i8 %b_copy_2_2_10, i8 %b_copy_2_2_2_load" [matrixmul.cpp:77]   --->   Operation 57 'select' 'b_copy_2_2_6' <Predicate = (icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_copy_2_2_7 = select i1 %icmp_ln70, i8 %b_copy_2_2_2_load, i8 %b_copy_2_2_6" [matrixmul.cpp:77]   --->   Operation 58 'select' 'b_copy_2_2_7' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.24ns)   --->   "%b_copy_2_2_9 = select i1 %icmp_ln70, i8 %b_copy_2_2_10, i8 %b_copy_2_2_3_load" [matrixmul.cpp:77]   --->   Operation 59 'select' 'b_copy_2_2_9' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_5)   --->   "%b_copy_1_2 = select i1 %icmp_ln77, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2_10" [matrixmul.cpp:77]   --->   Operation 60 'select' 'b_copy_1_2' <Predicate = (icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_copy_1_2_5 = select i1 %icmp_ln70, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2" [matrixmul.cpp:77]   --->   Operation 61 'select' 'b_copy_1_2_5' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_7)   --->   "%b_copy_1_2_6 = select i1 %icmp_ln77, i8 %b_copy_1_2_10, i8 %b_copy_1_2_2_load" [matrixmul.cpp:77]   --->   Operation 62 'select' 'b_copy_1_2_6' <Predicate = (icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_copy_1_2_7 = select i1 %icmp_ln70, i8 %b_copy_1_2_2_load, i8 %b_copy_1_2_6" [matrixmul.cpp:77]   --->   Operation 63 'select' 'b_copy_1_2_7' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.24ns)   --->   "%b_copy_1_2_9 = select i1 %icmp_ln70, i8 %b_copy_1_2_10, i8 %b_copy_1_2_3_load" [matrixmul.cpp:77]   --->   Operation 64 'select' 'b_copy_1_2_9' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_5)   --->   "%b_copy_0_2 = select i1 %icmp_ln77, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2_10" [matrixmul.cpp:77]   --->   Operation 65 'select' 'b_copy_0_2' <Predicate = (icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_copy_0_2_5 = select i1 %icmp_ln70, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2" [matrixmul.cpp:77]   --->   Operation 66 'select' 'b_copy_0_2_5' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_7)   --->   "%b_copy_0_2_6 = select i1 %icmp_ln77, i8 %b_copy_0_2_10, i8 %b_copy_0_2_2_load" [matrixmul.cpp:77]   --->   Operation 67 'select' 'b_copy_0_2_6' <Predicate = (icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_copy_0_2_7 = select i1 %icmp_ln70, i8 %b_copy_0_2_2_load, i8 %b_copy_0_2_6" [matrixmul.cpp:77]   --->   Operation 68 'select' 'b_copy_0_2_7' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.24ns)   --->   "%b_copy_0_2_9 = select i1 %icmp_ln70, i8 %b_copy_0_2_10, i8 %b_copy_0_2_3_load" [matrixmul.cpp:77]   --->   Operation 69 'select' 'b_copy_0_2_9' <Predicate = (icmp_ln75)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_9, i8* %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 70 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_7, i8* %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 71 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_5, i8* %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 72 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_9, i8* %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 73 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_7, i8* %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 74 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_5, i8* %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 75 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_9, i8* %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 76 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_7, i8* %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 77 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_5, i8* %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 78 'store' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %Col_end"   --->   Operation 79 'br' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln65, 1" [matrixmul.cpp:65]   --->   Operation 80 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp eq i2 %j, -1" [matrixmul.cpp:65]   --->   Operation 81 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.56ns)   --->   "%i = add i2 %select_ln63, 1" [matrixmul.cpp:63]   --->   Operation 82 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.30ns)   --->   "%icmp_ln63 = icmp eq i4 %indvar_flatten2, -8" [matrixmul.cpp:63]   --->   Operation 83 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %1, label %rewind_header" [matrixmul.cpp:63]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %rewind_header" [matrixmul.cpp:85]   --->   Operation 85 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 3> <Delay = 10.0>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %a), !map !7"   --->   Operation 86 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %b), !map !24"   --->   Operation 87 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %res), !map !37"   --->   Operation 88 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 89 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %Col_begin"   --->   Operation 90 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 92 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [matrixmul.cpp:65]   --->   Operation 93 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind" [matrixmul.cpp:65]   --->   Operation 94 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:66]   --->   Operation 95 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%a_row_0_load = load i8* %a_row_0" [matrixmul.cpp:82]   --->   Operation 96 'load' 'a_row_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i8 %a_row_0_load to i16" [matrixmul.cpp:82]   --->   Operation 97 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i8 %tmp_1 to i16" [matrixmul.cpp:82]   --->   Operation 98 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.36ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82 = mul i16 %sext_ln82, %sext_ln82_1" [matrixmul.cpp:82]   --->   Operation 99 'mul' 'mul_ln82' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, %mul_ln82" [matrixmul.cpp:82]   --->   Operation 100 'add' 'add_ln82_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res, i16 %add_ln82_1)" [matrixmul.cpp:82]   --->   Operation 101 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3) nounwind" [matrixmul.cpp:83]   --->   Operation 102 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [matrixmul.cpp:85]   --->   Operation 103 'return' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.96>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "store i8 %a_row_0_1, i8* %a_row_0" [matrixmul.cpp:72]   --->   Operation 104 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 105 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load_1 = load i8* %b_copy_2_2_1"   --->   Operation 106 'load' 'b_copy_2_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load_1 = load i8* %b_copy_2_2_2"   --->   Operation 107 'load' 'b_copy_2_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%b_copy_2_2_11 = load i8* %b_copy_2_2_3"   --->   Operation 108 'load' 'b_copy_2_2_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load_1 = load i8* %b_copy_1_2_1"   --->   Operation 109 'load' 'b_copy_1_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load_1 = load i8* %b_copy_1_2_2"   --->   Operation 110 'load' 'b_copy_1_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%b_copy_1_2_11 = load i8* %b_copy_1_2_3"   --->   Operation 111 'load' 'b_copy_1_2_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load_1 = load i8* %b_copy_0_2_1"   --->   Operation 112 'load' 'b_copy_0_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load_1 = load i8* %b_copy_0_2_2"   --->   Operation 113 'load' 'b_copy_0_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%b_copy_0_2_11 = load i8* %b_copy_0_2_3"   --->   Operation 114 'load' 'b_copy_0_2_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%a_row_2_1_load = load i8* %a_row_2_1" [matrixmul.cpp:82]   --->   Operation 115 'load' 'a_row_2_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%a_row_1_1_load = load i8* %a_row_1_1" [matrixmul.cpp:82]   --->   Operation 116 'load' 'a_row_1_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.77ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_0_2_11, i8 %b_copy_0_2_2_load_1, i8 %b_copy_0_2_1_load_1, i2 %select_ln65)" [matrixmul.cpp:80]   --->   Operation 117 'mux' 'tmp_1' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i8 %a_row_1_1_load to i16" [matrixmul.cpp:82]   --->   Operation 118 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.77ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_1_2_11, i8 %b_copy_1_2_2_load_1, i8 %b_copy_1_2_1_load_1, i2 %select_ln65)" [matrixmul.cpp:80]   --->   Operation 119 'mux' 'tmp_2' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i8 %tmp_2 to i16" [matrixmul.cpp:82]   --->   Operation 120 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (4.17ns)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_2, %sext_ln82_3" [matrixmul.cpp:82]   --->   Operation 121 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i8 %a_row_2_1_load to i16" [matrixmul.cpp:82]   --->   Operation 122 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.77ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_2_2_11, i8 %b_copy_2_2_2_load_1, i8 %b_copy_2_2_1_load_1, i2 %select_ln65)" [matrixmul.cpp:80]   --->   Operation 123 'mux' 'tmp_4' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i8 %tmp_4 to i16" [matrixmul.cpp:82]   --->   Operation 124 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_4, %sext_ln82_5" [matrixmul.cpp:82]   --->   Operation 125 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82_1, %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 126 'add' 'add_ln82' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_copy_2_2_1        (alloca           ) [ 00111]
b_copy_2_2_2        (alloca           ) [ 00111]
b_copy_2_2_3        (alloca           ) [ 00111]
b_copy_1_2_1        (alloca           ) [ 00111]
b_copy_1_2_2        (alloca           ) [ 00111]
b_copy_1_2_3        (alloca           ) [ 00111]
b_copy_0_2_1        (alloca           ) [ 00111]
b_copy_0_2_2        (alloca           ) [ 00111]
b_copy_0_2_3        (alloca           ) [ 00111]
a_row_2_1           (alloca           ) [ 00111]
a_row_1_1           (alloca           ) [ 00111]
a_row_0             (alloca           ) [ 00111]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln57  (specinterface    ) [ 00000]
br_ln0              (br               ) [ 01111]
do_init             (phi              ) [ 00111]
i18                 (phi              ) [ 00111]
icmp_ln6517         (phi              ) [ 00111]
j_016               (phi              ) [ 00111]
i_03                (phi              ) [ 00111]
indvar_flatten2     (phi              ) [ 00111]
br_ln0              (br               ) [ 00000]
select_ln65         (select           ) [ 00101]
select_ln63         (select           ) [ 01111]
icmp_ln70           (icmp             ) [ 00111]
add_ln63            (add              ) [ 01111]
br_ln70             (br               ) [ 00000]
a_read              (read             ) [ 00000]
a_row_0_1           (trunc            ) [ 00101]
a_row_1             (partselect       ) [ 00000]
a_row_2             (partselect       ) [ 00000]
store_ln72          (store            ) [ 00000]
store_ln72          (store            ) [ 00000]
icmp_ln75           (icmp             ) [ 00111]
br_ln75             (br               ) [ 00000]
b_copy_2_2_1_load   (load             ) [ 00000]
b_copy_2_2_2_load   (load             ) [ 00000]
b_copy_2_2_3_load   (load             ) [ 00000]
b_copy_1_2_1_load   (load             ) [ 00000]
b_copy_1_2_2_load   (load             ) [ 00000]
b_copy_1_2_3_load   (load             ) [ 00000]
b_copy_0_2_1_load   (load             ) [ 00000]
b_copy_0_2_2_load   (load             ) [ 00000]
b_copy_0_2_3_load   (load             ) [ 00000]
b_read              (read             ) [ 00000]
b_copy_0_2_10       (trunc            ) [ 00000]
b_copy_1_2_10       (partselect       ) [ 00000]
b_copy_2_2_10       (partselect       ) [ 00000]
icmp_ln77           (icmp             ) [ 00000]
b_copy_2_2          (select           ) [ 00000]
b_copy_2_2_5        (select           ) [ 00000]
b_copy_2_2_6        (select           ) [ 00000]
b_copy_2_2_7        (select           ) [ 00000]
b_copy_2_2_9        (select           ) [ 00000]
b_copy_1_2          (select           ) [ 00000]
b_copy_1_2_5        (select           ) [ 00000]
b_copy_1_2_6        (select           ) [ 00000]
b_copy_1_2_7        (select           ) [ 00000]
b_copy_1_2_9        (select           ) [ 00000]
b_copy_0_2          (select           ) [ 00000]
b_copy_0_2_5        (select           ) [ 00000]
b_copy_0_2_6        (select           ) [ 00000]
b_copy_0_2_7        (select           ) [ 00000]
b_copy_0_2_9        (select           ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
store_ln77          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
j                   (add              ) [ 01111]
icmp_ln65           (icmp             ) [ 01111]
i                   (add              ) [ 01111]
icmp_ln63           (icmp             ) [ 00111]
br_ln63             (br               ) [ 01111]
br_ln85             (br               ) [ 01111]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
spectopmodule_ln0   (spectopmodule    ) [ 00000]
br_ln0              (br               ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
empty_6             (speclooptripcount) [ 00000]
specloopname_ln65   (specloopname     ) [ 00000]
tmp_3               (specregionbegin  ) [ 00000]
specpipeline_ln66   (specpipeline     ) [ 00000]
a_row_0_load        (load             ) [ 00000]
sext_ln82           (sext             ) [ 00000]
sext_ln82_1         (sext             ) [ 00000]
mul_ln82            (mul              ) [ 00000]
add_ln82_1          (add              ) [ 00000]
write_ln82          (write            ) [ 00000]
empty               (specregionend    ) [ 00000]
return_ln85         (return           ) [ 00000]
store_ln72          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
b_copy_2_2_1_load_1 (load             ) [ 00000]
b_copy_2_2_2_load_1 (load             ) [ 00000]
b_copy_2_2_11       (load             ) [ 00000]
b_copy_1_2_1_load_1 (load             ) [ 00000]
b_copy_1_2_2_load_1 (load             ) [ 00000]
b_copy_1_2_11       (load             ) [ 00000]
b_copy_0_2_1_load_1 (load             ) [ 00000]
b_copy_0_2_2_load_1 (load             ) [ 00000]
b_copy_0_2_11       (load             ) [ 00000]
a_row_2_1_load      (load             ) [ 00000]
a_row_1_1_load      (load             ) [ 00000]
tmp_1               (mux              ) [ 00110]
sext_ln82_2         (sext             ) [ 00000]
tmp_2               (mux              ) [ 00000]
sext_ln82_3         (sext             ) [ 00000]
mul_ln82_1          (mul              ) [ 00000]
sext_ln82_4         (sext             ) [ 00000]
tmp_4               (mux              ) [ 00000]
sext_ln82_5         (sext             ) [ 00000]
mul_ln82_2          (mul              ) [ 00000]
add_ln82            (add              ) [ 00110]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="b_copy_2_2_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_copy_2_2_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_copy_2_2_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_copy_1_2_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_copy_1_2_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_copy_1_2_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_copy_0_2_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_copy_0_2_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_copy_0_2_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_row_2_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="a_row_1_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_row_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln82_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="do_init_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="do_init_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="4" bw="1" slack="0"/>
<pin id="149" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i18_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="1"/>
<pin id="157" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i18 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i18_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="4" bw="1" slack="0"/>
<pin id="165" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i18/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="icmp_ln6517_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln6517 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln6517_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="4" bw="1" slack="0"/>
<pin id="179" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln6517/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_016_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_016 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_016_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="1" slack="0"/>
<pin id="193" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_016/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_03_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_03 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_03_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="1" slack="0"/>
<pin id="207" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_03/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten2_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="4" bw="1" slack="0"/>
<pin id="221" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln65_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln63_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln70_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln63_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="a_row_0_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_0_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="a_row_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="5" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="a_row_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="24" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_2/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln72_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="1"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln72_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="1"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln75_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="b_copy_2_2_1_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="b_copy_2_2_2_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="b_copy_2_2_3_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="b_copy_1_2_1_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="b_copy_1_2_2_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="b_copy_1_2_3_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="b_copy_0_2_1_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="b_copy_0_2_2_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="b_copy_0_2_3_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="b_copy_0_2_10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_copy_0_2_10/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="b_copy_1_2_10_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="5" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_1_2_10/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="b_copy_2_2_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_2_2_10/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln77_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="b_copy_2_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="b_copy_2_2_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_5/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="b_copy_2_2_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_6/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="b_copy_2_2_7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_7/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="b_copy_2_2_9_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_9/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="b_copy_1_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="b_copy_1_2_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_5/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="b_copy_1_2_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_6/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="b_copy_1_2_7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_7/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="b_copy_1_2_9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_9/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="b_copy_0_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="b_copy_0_2_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_5/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="b_copy_0_2_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_6/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="b_copy_0_2_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_7/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="b_copy_0_2_9_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_9/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln77_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="1"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln77_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="1"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln77_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln77_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="1"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln77_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="1"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln77_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="1"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln77_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="1"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln77_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="1"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln77_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="j_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln65_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln63_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="a_row_0_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="3"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_load/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln82_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln82_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="return_ln85_fu_549">
<pin_list>
<pin id="550" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln85/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln72_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="0" index="1" bw="8" slack="2"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="b_copy_2_2_1_load_1_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="2"/>
<pin id="557" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="b_copy_2_2_2_load_1_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="2"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="b_copy_2_2_11_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="2"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_11/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="b_copy_1_2_1_load_1_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="2"/>
<pin id="566" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="b_copy_1_2_2_load_1_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="2"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="b_copy_1_2_11_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="2"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_11/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="b_copy_0_2_1_load_1_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="2"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="b_copy_0_2_2_load_1_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="2"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="b_copy_0_2_11_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="2"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_11/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="a_row_2_1_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="2"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_1_load/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="a_row_1_1_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="2"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_1_load/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="8" slack="0"/>
<pin id="592" dir="0" index="3" bw="8" slack="0"/>
<pin id="593" dir="0" index="4" bw="2" slack="1"/>
<pin id="594" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln82_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="0" index="2" bw="8" slack="0"/>
<pin id="607" dir="0" index="3" bw="8" slack="0"/>
<pin id="608" dir="0" index="4" bw="2" slack="1"/>
<pin id="609" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln82_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mul_ln82_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln82_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="8" slack="0"/>
<pin id="632" dir="0" index="3" bw="8" slack="0"/>
<pin id="633" dir="0" index="4" bw="2" slack="1"/>
<pin id="634" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln82_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/4 "/>
</bind>
</comp>

<comp id="643" class="1007" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="647" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82/3 add_ln82_1/3 "/>
</bind>
</comp>

<comp id="651" class="1007" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="0" index="2" bw="16" slack="0"/>
<pin id="655" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_2/4 add_ln82/4 "/>
</bind>
</comp>

<comp id="659" class="1005" name="b_copy_2_2_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_2_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="b_copy_2_2_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_2_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="b_copy_2_2_3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_2_3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="b_copy_1_2_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_1_2_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="b_copy_1_2_2_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_1_2_2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="b_copy_1_2_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_1_2_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="b_copy_0_2_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_0_2_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="b_copy_0_2_2_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_0_2_2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="b_copy_0_2_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_0_2_3 "/>
</bind>
</comp>

<comp id="722" class="1005" name="a_row_2_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="a_row_1_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="1"/>
<pin id="730" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="a_row_0_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="2"/>
<pin id="736" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="740" class="1005" name="select_ln65_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="1"/>
<pin id="742" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="747" class="1005" name="select_ln63_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="0"/>
<pin id="749" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln70_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln63_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="761" class="1005" name="a_row_0_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="j_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="0"/>
<pin id="771" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="774" class="1005" name="icmp_ln65_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="779" class="1005" name="i_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="0"/>
<pin id="781" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="784" class="1005" name="icmp_ln63_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln82_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="154"><net_src comp="143" pin="6"/><net_sink comp="139" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="230"><net_src comp="173" pin="6"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="187" pin="6"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="173" pin="6"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="159" pin="6"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="201" pin="6"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="225" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="215" pin="6"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="120" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="120" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="120" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="257" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="267" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="233" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="323"><net_src comp="126" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="126" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="126" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="348"><net_src comp="225" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="293" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="334" pin="4"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="241" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="293" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="344" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="334" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="296" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="241" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="296" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="366" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="241" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="334" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="299" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="344" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="302" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="324" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="241" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="302" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="390" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="344" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="324" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="305" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="241" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="305" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="406" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="241" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="324" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="308" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="344" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="311" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="320" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="241" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="311" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="430" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="344" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="320" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="314" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="241" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="314" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="446" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="241" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="320" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="317" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="454" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="438" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="422" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="414" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="398" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="382" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="374" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="358" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="225" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="233" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="20" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="215" pin="6"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="42" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="595"><net_src comp="70" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="579" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="576" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="573" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="602"><net_src comp="585" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="570" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="567" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="613"><net_src comp="564" pin="1"/><net_sink comp="603" pin=3"/></net>

<net id="617"><net_src comp="603" pin="5"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="599" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="582" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="561" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="558" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="555" pin="1"/><net_sink comp="628" pin=3"/></net>

<net id="642"><net_src comp="628" pin="5"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="542" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="546" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="643" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="656"><net_src comp="624" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="639" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="618" pin="2"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="72" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="669"><net_src comp="76" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="676"><net_src comp="80" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="683"><net_src comp="84" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="690"><net_src comp="88" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="697"><net_src comp="92" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="704"><net_src comp="96" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="711"><net_src comp="100" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="718"><net_src comp="104" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="725"><net_src comp="108" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="731"><net_src comp="112" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="737"><net_src comp="116" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="743"><net_src comp="225" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="603" pin=4"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="628" pin=4"/></net>

<net id="750"><net_src comp="233" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="755"><net_src comp="241" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="247" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="764"><net_src comp="253" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="772"><net_src comp="515" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="777"><net_src comp="521" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="782"><net_src comp="527" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="787"><net_src comp="533" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="588" pin="5"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="796"><net_src comp="651" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="643" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 }
 - Input state : 
	Port: matrixmul : a | {2 }
	Port: matrixmul : b | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		select_ln65 : 1
		select_ln63 : 1
		icmp_ln70 : 2
		add_ln63 : 1
		br_ln70 : 3
		store_ln72 : 1
		store_ln72 : 1
		icmp_ln75 : 2
		br_ln75 : 3
		icmp_ln77 : 2
		b_copy_2_2 : 3
		b_copy_2_2_5 : 4
		b_copy_2_2_6 : 3
		b_copy_2_2_7 : 4
		b_copy_2_2_9 : 3
		b_copy_1_2 : 3
		b_copy_1_2_5 : 4
		b_copy_1_2_6 : 3
		b_copy_1_2_7 : 4
		b_copy_1_2_9 : 3
		b_copy_0_2 : 3
		b_copy_0_2_5 : 4
		b_copy_0_2_6 : 3
		b_copy_0_2_7 : 4
		b_copy_0_2_9 : 3
		store_ln77 : 4
		store_ln77 : 5
		store_ln77 : 5
		store_ln77 : 4
		store_ln77 : 5
		store_ln77 : 5
		store_ln77 : 4
		store_ln77 : 5
		store_ln77 : 5
		j : 2
		icmp_ln65 : 3
		i : 2
		icmp_ln63 : 1
		br_ln63 : 2
	State 3
		sext_ln82 : 1
		mul_ln82 : 2
		add_ln82_1 : 3
		write_ln82 : 4
		empty : 1
	State 4
		tmp_1 : 1
		sext_ln82_2 : 1
		tmp_2 : 1
		sext_ln82_3 : 2
		mul_ln82_1 : 3
		sext_ln82_4 : 1
		tmp_4 : 1
		sext_ln82_5 : 2
		mul_ln82_2 : 3
		add_ln82 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln65_fu_225   |    0    |    0    |    2    |
|          |    select_ln63_fu_233   |    0    |    0    |    2    |
|          |    b_copy_2_2_fu_350    |    0    |    0    |    8    |
|          |   b_copy_2_2_5_fu_358   |    0    |    0    |    8    |
|          |   b_copy_2_2_6_fu_366   |    0    |    0    |    8    |
|          |   b_copy_2_2_7_fu_374   |    0    |    0    |    8    |
|          |   b_copy_2_2_9_fu_382   |    0    |    0    |    8    |
|          |    b_copy_1_2_fu_390    |    0    |    0    |    8    |
|  select  |   b_copy_1_2_5_fu_398   |    0    |    0    |    8    |
|          |   b_copy_1_2_6_fu_406   |    0    |    0    |    8    |
|          |   b_copy_1_2_7_fu_414   |    0    |    0    |    8    |
|          |   b_copy_1_2_9_fu_422   |    0    |    0    |    8    |
|          |    b_copy_0_2_fu_430    |    0    |    0    |    8    |
|          |   b_copy_0_2_5_fu_438   |    0    |    0    |    8    |
|          |   b_copy_0_2_6_fu_446   |    0    |    0    |    8    |
|          |   b_copy_0_2_7_fu_454   |    0    |    0    |    8    |
|          |   b_copy_0_2_9_fu_462   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_588      |    0    |    0    |    15   |
|    mux   |       tmp_2_fu_603      |    0    |    0    |    15   |
|          |       tmp_4_fu_628      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln70_fu_241    |    0    |    0    |    8    |
|          |     icmp_ln75_fu_287    |    0    |    0    |    8    |
|   icmp   |     icmp_ln77_fu_344    |    0    |    0    |    8    |
|          |     icmp_ln65_fu_521    |    0    |    0    |    8    |
|          |     icmp_ln63_fu_533    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln82_1_fu_618    |    0    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln63_fu_247     |    0    |    0    |    13   |
|    add   |         j_fu_515        |    0    |    0    |    10   |
|          |         i_fu_527        |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_643       |    1    |    0    |    0    |
|          |        grp_fu_651       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    a_read_read_fu_120   |    0    |    0    |    0    |
|          |    b_read_read_fu_126   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln82_write_fu_132 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     a_row_0_1_fu_253    |    0    |    0    |    0    |
|          |   b_copy_0_2_10_fu_320  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      a_row_1_fu_257     |    0    |    0    |    0    |
|partselect|      a_row_2_fu_267     |    0    |    0    |    0    |
|          |   b_copy_1_2_10_fu_324  |    0    |    0    |    0    |
|          |   b_copy_2_2_10_fu_334  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln82_fu_542    |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_546   |    0    |    0    |    0    |
|   sext   |    sext_ln82_2_fu_599   |    0    |    0    |    0    |
|          |    sext_ln82_3_fu_614   |    0    |    0    |    0    |
|          |    sext_ln82_4_fu_624   |    0    |    0    |    0    |
|          |    sext_ln82_5_fu_639   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  return  |    return_ln85_fu_549   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   284   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   a_row_0_1_reg_761   |    8   |
|    a_row_0_reg_734    |    8   |
|   a_row_1_1_reg_728   |    8   |
|   a_row_2_1_reg_722   |    8   |
|    add_ln63_reg_756   |    4   |
|    add_ln82_reg_793   |   16   |
|  b_copy_0_2_1_reg_701 |    8   |
|  b_copy_0_2_2_reg_708 |    8   |
|  b_copy_0_2_3_reg_715 |    8   |
|  b_copy_1_2_1_reg_680 |    8   |
|  b_copy_1_2_2_reg_687 |    8   |
|  b_copy_1_2_3_reg_694 |    8   |
|  b_copy_2_2_1_reg_659 |    8   |
|  b_copy_2_2_2_reg_666 |    8   |
|  b_copy_2_2_3_reg_673 |    8   |
|    do_init_reg_139    |    1   |
|      i18_reg_155      |    2   |
|      i_03_reg_197     |    2   |
|       i_reg_779       |    2   |
|   icmp_ln63_reg_784   |    1   |
|  icmp_ln6517_reg_169  |    1   |
|   icmp_ln65_reg_774   |    1   |
|   icmp_ln70_reg_752   |    1   |
|indvar_flatten2_reg_211|    4   |
|     j_016_reg_183     |    2   |
|       j_reg_769       |    2   |
|  select_ln63_reg_747  |    2   |
|  select_ln65_reg_740  |    2   |
|     tmp_1_reg_788     |    8   |
+-----------------------+--------+
|         Total         |   155  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| do_init_reg_139 |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_643   |  p0  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   18   ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   284  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   155  |   302  |
+-----------+--------+--------+--------+--------+
