"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[5807],{1897:(e,n,d)=>{d.r(n),d.d(n,{assets:()=>a,contentTitle:()=>r,default:()=>_,frontMatter:()=>c,metadata:()=>t,toc:()=>l});var s=d(5893),i=d(1151);const c={sidebar_position:3},r="DMA \u4f7f\u7528\u6307\u5357",t={id:"D213-DevKit/part3/04-3_DMABook",title:"DMA \u4f7f\u7528\u6307\u5357",description:"1. \u6a21\u5757\u4ecb\u7ecd",source:"@site/docs/D213-DevKit/part3/04-3_DMABook.md",sourceDirName:"D213-DevKit/part3",slug:"/D213-DevKit/part3/04-3_DMABook",permalink:"/en/docs/D213-DevKit/part3/04-3_DMABook",draft:!1,unlisted:!1,editUrl:"https://github.com/100askTeam/ArtInChip-Docs/tree/master/docs/D213-DevKit/part3/04-3_DMABook.md",tags:[],version:"current",sidebarPosition:3,frontMatter:{sidebar_position:3},sidebar:"d213dkSidebar",previous:{title:"CMU \u4f7f\u7528\u6307\u5357",permalink:"/en/docs/D213-DevKit/part3/04-2_CMUUserGuide"},next:{title:"RTC \u4f7f\u7528\u6307\u5357",permalink:"/en/docs/D213-DevKit/part3/04-4_RTCUserGuide"}},a={},l=[{value:"1. \u6a21\u5757\u4ecb\u7ecd",id:"1-\u6a21\u5757\u4ecb\u7ecd",level:2},{value:"1.1. \u672f\u8bed\u5b9a\u4e49",id:"11-\u672f\u8bed\u5b9a\u4e49",level:3},{value:"1.2. \u6a21\u5757\u7b80\u4ecb",id:"12-\u6a21\u5757\u7b80\u4ecb",level:3},{value:"2. \u53c2\u6570\u914d\u7f6e",id:"2-\u53c2\u6570\u914d\u7f6e",level:2},{value:"2.1. \u5185\u6838\u914d\u7f6e",id:"21-\u5185\u6838\u914d\u7f6e",level:3},{value:"2.2. DTS \u53c2\u6570\u914d\u7f6e",id:"22-dts-\u53c2\u6570\u914d\u7f6e",level:3},{value:"2.2.1. D211 \u914d\u7f6e",id:"221-d211-\u914d\u7f6e",level:4},{value:"2.2.2. \u5f15\u7528DMA\u901a\u9053",id:"222-\u5f15\u7528dma\u901a\u9053",level:4},{value:"3. \u8c03\u8bd5\u6307\u5357",id:"3-\u8c03\u8bd5\u6307\u5357",level:2},{value:"3.1. \u8c03\u8bd5\u5f00\u5173",id:"31-\u8c03\u8bd5\u5f00\u5173",level:3},{value:"4. \u6d4b\u8bd5\u6307\u5357",id:"4-\u6d4b\u8bd5\u6307\u5357",level:2},{value:"4.1. \u6d4b\u8bd5\u73af\u5883",id:"41-\u6d4b\u8bd5\u73af\u5883",level:3},{value:"4.1.1. \u786c\u4ef6",id:"411-\u786c\u4ef6",level:4},{value:"4.1.2. \u8f6f\u4ef6",id:"412-\u8f6f\u4ef6",level:4},{value:"4.1.3. \u8f6f\u4ef6\u914d\u7f6e",id:"413-\u8f6f\u4ef6\u914d\u7f6e",level:4},{value:"4.1.3.1. dmttest",id:"4131-dmttest",level:5},{value:"4.2. dmatest \u6d4b\u8bd5",id:"42-dmatest-\u6d4b\u8bd5",level:3},{value:"5. \u8bbe\u8ba1\u8bf4\u660e",id:"5-\u8bbe\u8ba1\u8bf4\u660e",level:2},{value:"5.1. \u6e90\u7801\u8bf4\u660e",id:"51-\u6e90\u7801\u8bf4\u660e",level:3},{value:"5.2. \u6a21\u5757\u67b6\u6784",id:"52-\u6a21\u5757\u67b6\u6784",level:3},{value:"5.3. \u5173\u952e\u6d41\u7a0b\u8bbe\u8ba1",id:"53-\u5173\u952e\u6d41\u7a0b\u8bbe\u8ba1",level:3},{value:"5.3.1. \u521d\u59cb\u5316\u6d41\u7a0b",id:"531-\u521d\u59cb\u5316\u6d41\u7a0b",level:4},{value:"5.3.2. DMA Client \u7684\u8c03\u7528\u6d41\u7a0b",id:"532-dma-client-\u7684\u8c03\u7528\u6d41\u7a0b",level:4},{value:"5.3.3. \u4e2d\u65ad\u5904\u7406\u6d41\u7a0b",id:"533-\u4e2d\u65ad\u5904\u7406\u6d41\u7a0b",level:4},{value:"5.4. \u6570\u636e\u7ed3\u6784\u8bbe\u8ba1",id:"54-\u6570\u636e\u7ed3\u6784\u8bbe\u8ba1",level:3},{value:"5.4.1. aic_dma_dev",id:"541-aic_dma_dev",level:4},{value:"5.4.2. aic_dma_inf",id:"542-aic_dma_inf",level:4},{value:"5.4.3. DMA \u901a\u9053\u4fe1\u606f",id:"543-dma-\u901a\u9053\u4fe1\u606f",level:4},{value:"5.4.3.1. DMA \u7269\u7406\u901a\u9053\u4fe1\u606f",id:"5431-dma-\u7269\u7406\u901a\u9053\u4fe1\u606f",level:5},{value:"5.4.3.2. DMA \u865a\u62df\u901a\u9053\u4fe1\u606f",id:"5432-dma-\u865a\u62df\u901a\u9053\u4fe1\u606f",level:5},{value:"5.4.4. DMA \u63cf\u8ff0\u7b26",id:"544-dma-\u63cf\u8ff0\u7b26",level:4},{value:"5.5. \u63a5\u53e3\u8bbe\u8ba1",id:"55-\u63a5\u53e3\u8bbe\u8ba1",level:3},{value:"5.5.1. aic_dma_config",id:"551-aic_dma_config",level:4},{value:"5.5.2. aic_dma_pause",id:"552-aic_dma_pause",level:4},{value:"5.5.3. aic_dma_resume",id:"553-aic_dma_resume",level:4},{value:"5.5.4. aic_dma_prep_dma_memcpy",id:"554-aic_dma_prep_dma_memcpy",level:4},{value:"5.5.5. aic_dma_prep_slave_sg",id:"555-aic_dma_prep_slave_sg",level:4},{value:"5.5.6. aic_dma_prep_dma_cyclic",id:"556-aic_dma_prep_dma_cyclic",level:4},{value:"5.5.7. aic_dma_issue_pending",id:"557-aic_dma_issue_pending",level:4},{value:"5.5.8. aic_dma_terminate_all",id:"558-aic_dma_terminate_all",level:4},{value:"5.6. Demo",id:"56-demo",level:3},{value:"5.6.1. DMA \u901a\u9053\u7684\u7533\u8bf7",id:"561-dma-\u901a\u9053\u7684\u7533\u8bf7",level:4},{value:"5.6.2. DMA \u6570\u636e\u63d0\u4ea4",id:"562-dma-\u6570\u636e\u63d0\u4ea4",level:4},{value:"5.6.3. \u542f\u52a8 DMA \u6570\u636e\u4f20\u8f93",id:"563-\u542f\u52a8-dma-\u6570\u636e\u4f20\u8f93",level:4},{value:"6. \u5e38\u89c1\u95ee\u9898",id:"6-\u5e38\u89c1\u95ee\u9898",level:2},{value:"6.1. dmatest \u65f6verify\u6570\u636e\u62a5\u9519",id:"61-dmatest-\u65f6verify\u6570\u636e\u62a5\u9519",level:3},{value:"6.1.1. \u73b0\u8c61",id:"611-\u73b0\u8c61",level:4},{value:"6.1.2. \u539f\u56e0\u5206\u6790",id:"612-\u539f\u56e0\u5206\u6790",level:4}];function h(e){const n={a:"a",code:"code",em:"em",h1:"h1",h2:"h2",h3:"h3",h4:"h4",h5:"h5",img:"img",li:"li",ol:"ol",p:"p",pre:"pre",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,i.a)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(n.h1,{id:"dma-\u4f7f\u7528\u6307\u5357",children:"DMA \u4f7f\u7528\u6307\u5357"}),"\n",(0,s.jsx)(n.h2,{id:"1-\u6a21\u5757\u4ecb\u7ecd",children:"1. \u6a21\u5757\u4ecb\u7ecd"}),"\n",(0,s.jsx)(n.h3,{id:"11-\u672f\u8bed\u5b9a\u4e49",children:"1.1. \u672f\u8bed\u5b9a\u4e49"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u672f\u8bed"}),(0,s.jsx)(n.th,{children:"\u5b9a\u4e49"}),(0,s.jsx)(n.th,{children:"\u6ce8\u91ca\u8bf4\u660e"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"DMA"}),(0,s.jsx)(n.td,{children:"Direct Memory Access"}),(0,s.jsx)(n.td,{children:"\u76f4\u63a5\u5b58\u50a8\u5668\u8bbf\u95ee"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"DRQ"}),(0,s.jsx)(n.td,{children:"DMA Request"}),(0,s.jsx)(n.td,{children:"\u6307DMA\u8bf7\u6c42\u7684\u7aef\u53e3\u53f7"})]})]})]}),"\n",(0,s.jsx)(n.h3,{id:"12-\u6a21\u5757\u7b80\u4ecb",children:"1.2. \u6a21\u5757\u7b80\u4ecb"}),"\n",(0,s.jsx)(n.p,{children:"DMA \u6a21\u5757\u5141\u8bb8\u603b\u7ebf\u4e0a\u7684\u4e0d\u540c\u8bbe\u5907\u95f4\u7684\u6570\u636e\u81ea\u52a8\u76f4\u63a5\u4f20\u8f93\uff0c\u6700\u5927\u4f18\u70b9\u662f\u53ef\u51cf\u5c11CPU\u8d1f\u8f7d\uff0c\u5e76\u4e14\u5177\u6709\u9ad8\u5e26\u5bbd\u3001\u4f4e\u5ef6\u8fdf\u7684\u7279\u6027\u3002"}),"\n",(0,s.jsx)(n.p,{children:"DMA \u6a21\u5757\u7684\u529f\u80fd\u7279\u6027\uff1a"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"\u652f\u63018\u4e2aDMA\u901a\u9053\uff0c\u6bcf\u901a\u9053\u670932\u4e2a\u6e90\u7aef\u548c32\u4e2a\u7ec8\u7aef\u53ef\u9009"}),"\n",(0,s.jsx)(n.li,{children:"\u91c7\u7528\u94fe\u8868\u914d\u7f6e\u65b9\u5f0f\uff0c\u5bc4\u5b58\u5668\u63cf\u8ff0\u901a\u9053\u72b6\u6001"}),"\n",(0,s.jsx)(n.li,{children:"\u8bbe\u5907\u4f4d\u5bbd\u652f\u63018/16/32/64\u4f4d\uff0cBurst\u957f\u5ea6\u652f\u63011/4/8/16\u4e2a"}),"\n",(0,s.jsx)(n.li,{children:"DMA \u6e90\u7aef\u3001\u7ec8\u7aef\u5730\u5740 8Byte \u5bf9\u9f50"}),"\n"]}),"\n",(0,s.jsx)(n.p,{children:(0,s.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/hw_system10-170669106435917.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/hw_system10.png"})}),"\n",(0,s.jsxs)(n.p,{children:["\u56fe 4.5 ",(0,s.jsx)(n.em,{children:"DMA \u786c\u4ef6\u7684\u539f\u7406\u6846\u56fe"})]}),"\n",(0,s.jsx)(n.p,{children:"\u4ece\u4e0a\u56fe\u4e2d\u53ef\u4ee5\u770b\u51fa\uff0c\u6839\u636e\u6570\u636e\u7684\u6e90\u3001\u76ee\u7684\u53ef\u4ee5\u5c06DMA\u64cd\u4f5c\u5206\u4e3a\u4ee5\u4e0b3\u79cd\u60c5\u51b5\uff1a"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{}),(0,s.jsx)(n.th,{children:"\u5185\u6838\u4e2d\u7c7b\u578b\u5b9a\u4e49"}),(0,s.jsx)(n.th,{children:"\u542b\u4e49"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"1"}),(0,s.jsx)(n.td,{children:"DMA_MEM_TO_MEM"}),(0,s.jsx)(n.td,{children:"\u4ece\u5185\u5b58\u5230\u5185\u5b58\uff08\u5305\u62ecDRAM\u3001SRAM\uff09\uff0c\u53ef\u770b\u4f5cmemcpy()\u7684\u786c\u4ef6\u52a0\u901f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"2"}),(0,s.jsx)(n.td,{children:"DMA_MEM_TO_DEV"}),(0,s.jsx)(n.td,{children:"\u4ece\u5185\u5b58\u5230\u8bbe\u5907\uff0c\u652f\u6301DMA\u64cd\u4f5c\u7684\u8bbe\u5907\u4e00\u822c\u9700\u8981\u63d0\u4f9b\u63e1\u624b\u4fe1\u53f7\u3001FIFO"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"3"}),(0,s.jsx)(n.td,{children:"DMA_DEV_TO_MEM"}),(0,s.jsx)(n.td,{children:"\u4ece\u8bbe\u5907\u5230\u5185\u5b58\uff0c\u662f\u60c5\u51b52\u7684\u9006\u64cd\u4f5c"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"4"}),(0,s.jsx)(n.td,{children:"DMA_DEV_TO_DEV"}),(0,s.jsx)(n.td,{children:"\u4ece\u8bbe\u5907\u5230\u8bbe\u5907\uff0c\u8fd9\u79cd\u6bd4\u8f83\u5c11\u7528"})]})]})]}),"\n",(0,s.jsx)(n.p,{children:"\u8868\u4e2d\u7684\u7c7b\u578b\u5b9a\u4e49\u8be6\u89c1Linux\u4ee3\u7801\uff1ainclude/linux/dmaengine.h"}),"\n",(0,s.jsx)(n.p,{children:"\u6ce8\u89e3"}),"\n",(0,s.jsx)(n.p,{children:"USB\u3001GMAC\u3001eMMC\u7b49\u6a21\u5757\u90fd\u6709\u81ea\u5df1\u5185\u7f6e\u7684DMA\uff0c\u4e3a\u4e86\u533a\u5206\u5f00\uff0c\u6240\u4ee5\u6709\u65f6\u5019\u4e5f\u5c06\u672c \u6a21\u5757\u79f0\u4f5c \u201c\u901a\u7528 DMA\u201d \u6a21\u5757\u3002"}),"\n",(0,s.jsx)(n.h2,{id:"2-\u53c2\u6570\u914d\u7f6e",children:"2. \u53c2\u6570\u914d\u7f6e"}),"\n",(0,s.jsx)(n.h3,{id:"21-\u5185\u6838\u914d\u7f6e",children:"2.1. \u5185\u6838\u914d\u7f6e"}),"\n",(0,s.jsx)(n.p,{children:"\u5728luban\u6839\u76ee\u5f55\u4e0b\u6267\u884c make kernel-menuconfig\uff0c\u8fdb\u5165kernel\u7684\u529f\u80fd\u914d\u7f6e\uff0c\u6309\u5982\u4e0b\u9009\u62e9\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"Linux\n    Device Drivers\n        [*] DMA Engine support\n            <*>   Artinchip SoCs DMA support\n"})}),"\n",(0,s.jsx)(n.h3,{id:"22-dts-\u53c2\u6570\u914d\u7f6e",children:"2.2. DTS \u53c2\u6570\u914d\u7f6e"}),"\n",(0,s.jsx)(n.h4,{id:"221-d211-\u914d\u7f6e",children:"2.2.1. D211 \u914d\u7f6e"}),"\n",(0,s.jsx)(n.p,{children:"common/d211.dtsi\u4e2d\u7684\u53c2\u6570\u914d\u7f6e\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:'dma: dma-controller@10000000 {\n    compatible = "artinchip,aic-dma-v1.0";\n    reg = <0x0 0x10000000 0x0 0x1000>;\n    interrupts-extended = <&plic0 32 IRQ_TYPE_LEVEL_HIGH>;\n    clocks = <&cmu CLK_DMA>;\n    resets = <&rst RESET_DMA>;\n    #dma-cells = <1>;\n    status = "okay";\n};\n'})}),"\n",(0,s.jsx)(n.h4,{id:"222-\u5f15\u7528dma\u901a\u9053",children:"2.2.2. \u5f15\u7528DMA\u901a\u9053"}),"\n",(0,s.jsx)(n.p,{children:"\u4f7f\u7528DMA\u8fdb\u884c\u6570\u636e\u4f20\u8f93\u7684\u6a21\u5757\uff0c\u53ef\u4ee5\u901a\u8fc7DTS\u6765\u914d\u7f6e\u3002\u4ee5SPI\u4e3a\u4f8b\uff0c\u8981\u914d\u7f6eRX\u3001TX\u5bf9\u5e94\u7684DMA\u7aef\u53e3\u53f7\uff08DRQ Port\uff09\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:'spi0: spi@10400000 {\n    compatible = "artinchip,aic-spi-v1.0";\n    reg = <0x10400000 0x1000>;\n    interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;\n    clocks = <&cmu CLK_SPI0>;\n    resets = <&rst RESET_SPI0>;\n    dmas = <&dma DMA_SPI0>, <&dma DMA_SPI0>;\n    dma-names = "rx", "tx";\n    #address-cells = <1>;\n    #size-cells = <0>;\n    spi-max-frequency = <24000000>;\n};\n'})}),"\n",(0,s.jsx)(n.p,{children:"\u5176\u4e2d\u7aef\u53e3\u53f7 DMA_SPI0 \u7684\u5b9a\u4e49\u89c1 U-Boot\u4e2d\u4ee3\u7801 include/dt-bindings/dma/d211-dma.h"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"#define DMA_SRAM   0\n#define DMA_DRAM   1\n#define DMA_SPI0   10\n#define DMA_SPI1   11\n#define DMA_I2S0   12\n#define DMA_I2S1   13\n#define DMA_CODEC  14\n#define DMA_UART0  16\n#define DMA_UART1  17\n#define DMA_UART2  18\n#define DMA_UART3  19\n#define DMA_UART4  20\n#define DMA_UART5  21\n#define DMA_UART6  22\n#define DMA_UART7  23\n"})}),"\n",(0,s.jsx)(n.p,{children:"\u6ce8\u89e3"}),"\n",(0,s.jsx)(n.p,{children:"DMA\u7aef\u53e3\u53f7\u7684\u5b8f\u5b9a\u4e49\u4ec5\u5728DTS\u7f16\u8bd1\u8fc7\u7a0b\u4e2d\u7528\u5230\uff0c\u6211\u4eec\u7684DTS\u7f16\u8bd1\u8fc7\u7a0b\u662f\u653e\u5728U-Boot\u7f16\u8bd1\u4e2d\uff0c\u6240\u4ee5\u5c06\u8fd9\u4e9b\u5b8f\u5b9a\u4e49\u653e\u5728U-Boot\u3002"}),"\n",(0,s.jsx)(n.h2,{id:"3-\u8c03\u8bd5\u6307\u5357",children:"3. \u8c03\u8bd5\u6307\u5357"}),"\n",(0,s.jsx)(n.h3,{id:"31-\u8c03\u8bd5\u5f00\u5173",children:"3.1. \u8c03\u8bd5\u5f00\u5173"}),"\n",(0,s.jsx)(n.p,{children:"\u5728luban\u6839\u76ee\u5f55\u4e0b\u6267\u884c make kernel-menuconfig\uff0c\u8fdb\u5165kernel\u7684\u529f\u80fd\u914d\u7f6e\uff0c\u53ef\u4ee5\u6253\u5f00DMA\u6a21\u5757\u7684DEBUG\u9009\u9879\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"Linux\n    Kernel hacking\n        [*] DMA Engine support\n            [*]   DMA Engine debugging\n            [*]     DMA Engine verbose debugging\n"})}),"\n",(0,s.jsx)(n.p,{children:"\u6b64DEBUG\u9009\u9879\u6253\u5f00\u7684\u5f71\u54cd\uff1a"}),"\n",(0,s.jsxs)(n.ol,{children:["\n",(0,s.jsx)(n.li,{children:"DMA \u5b50\u7cfb\u7edf\u7684pr_dbg()\u548cdev_dbg()\u8c03\u8bd5\u4fe1\u606f\u4f1a\u88ab\u7f16\u8bd1"}),"\n",(0,s.jsx)(n.li,{children:"DMA \u5b50\u7cfb\u7edf\u7684Verbose debug\u4fe1\u606f\u4e5f\u4f1a\u88ab\u6253\u5f00\u7f16\u8bd1"}),"\n"]}),"\n",(0,s.jsx)(n.p,{children:"\u5728\u7cfb\u7edf\u8fd0\u884c\u65f6\uff0c\u5982\u679c\u8981\u6253\u5370pr_dbg()\u548cdev_dbg()\u4fe1\u606f\uff0c\u8fd8\u9700\u8981\u8c03\u6574loglevel\u4e3a8\uff0c\u4e24\u4e2a\u65b9\u6cd5\uff1a"}),"\n",(0,s.jsxs)(n.ol,{children:["\n",(0,s.jsx)(n.li,{children:"\u5728board.dts\u4e2d\u4fee\u6539bootargs\uff0c\u589e\u52a0\u201cloglevel=8\u201d"}),"\n",(0,s.jsx)(n.li,{children:"\u5728\u677f\u5b50\u542f\u52a8\u5230Linux shell\u540e\uff0c\u6267\u884c\u547d\u4ee4\uff1a"}),"\n"]}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"echo 8 > /proc/sys/kernel/printk\n"})}),"\n",(0,s.jsx)(n.h2,{id:"4-\u6d4b\u8bd5\u6307\u5357",children:"4. \u6d4b\u8bd5\u6307\u5357"}),"\n",(0,s.jsx)(n.h3,{id:"41-\u6d4b\u8bd5\u73af\u5883",children:"4.1. \u6d4b\u8bd5\u73af\u5883"}),"\n",(0,s.jsx)(n.h4,{id:"411-\u786c\u4ef6",children:"4.1.1. \u786c\u4ef6"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"\u5f00\u53d1\u677f\uff0c\u6216FPGA\u677f"}),"\n"]}),"\n",(0,s.jsx)(n.h4,{id:"412-\u8f6f\u4ef6",children:"4.1.2. \u8f6f\u4ef6"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"PC\u7aef\u7684\u4e32\u53e3\u7ec8\u7aef\u8f6f\u4ef6\uff0c\u7528\u4e8ePC\u548c\u5f00\u53d1\u677f\u8fdb\u884c\u4e32\u53e3\u901a\u4fe1"}),"\n",(0,s.jsx)(n.li,{children:"Linux\u5185\u6838\u539f\u751f\u7684dmatest\u6a21\u5757"}),"\n"]}),"\n",(0,s.jsx)(n.h4,{id:"413-\u8f6f\u4ef6\u914d\u7f6e",children:"4.1.3. \u8f6f\u4ef6\u914d\u7f6e"}),"\n",(0,s.jsx)(n.h5,{id:"4131-dmttest",children:"4.1.3.1. dmttest"}),"\n",(0,s.jsx)(n.p,{children:"dmatest\u662f Linux \u5185\u6838\u4e2d\u539f\u751f\u7684\u4e00\u4e2a\u6a21\u5757\uff0c\u5728luban\u7684\u6839\u76ee\u5f55\u4e0b\u901a\u8fc7make kernel-menuconfig\uff0c\u6309\u5982\u4e0b\u9009\u62e9\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"Linux\n    Device Drivers\n        [*] DMA Engine support\n             <*>   DMA Test client\n"})}),"\n",(0,s.jsx)(n.p,{children:"\u6ce8\u89e3"}),"\n",(0,s.jsx)(n.p,{children:"dmatest\u6a21\u5757\u53ea\u9650\u4e8e\u6d4b\u8bd5 Mem To Mem \u7684\u6570\u636e\u4f20\u8f93\u64cd\u4f5c\u3002"}),"\n",(0,s.jsx)(n.h3,{id:"42-dmatest-\u6d4b\u8bd5",children:"4.2. dmatest \u6d4b\u8bd5"}),"\n",(0,s.jsx)(n.p,{children:"dmatest\u6a21\u5757\u521d\u59cb\u5316\u6210\u529f\u540e\uff0c\u4f1a\u5728Sysfs\u76ee\u5f55\u521b\u5efa\u4e00\u4e9b\u8282\u70b9\uff0c\u6d4b\u8bd5\u8fc7\u7a0b\u5c31\u662f\u901a\u8fc7\u8fd9\u4e9b\u8282\u70b9\u914d\u7f6e\u53c2\u6570\u3001\u542f\u52a8\u6d4b\u8bd5\u3002"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"[aic@] # cd /sys/module/dmatest/parameters/\n[aic@parameters] # ls\nalignment         max_channels      run               transfer_size\nchannel           norandom          test_buf_size     verbose\ndevice            noverify          test_list         wait\ndmatest           polled            threads_per_chan  xor_sources\niterations        pq_sources        timeout\n\n[aic@parameters] # echo 30 > iterations\n[aic@parameters] # echo 8 > max_channels\n[aic@parameters] # echo Y > polled\n[aic@parameters] # echo Y > run\n[  104.696480] dmatest: No channels configured, continue with any\n[  104.697377] dmatest: Added 1 threads using dma0chan2\n[  104.698061] dmatest: Added 1 threads using dma0chan3\n[  104.698695] dmatest: Added 1 threads using dma0chan4\n[  104.699334] dmatest: Added 1 threads using dma0chan5\n[  104.699964] dmatest: Added 1 threads using dma0chan6\n[  104.700599] dmatest: Added 1 threads using dma0chan7\n[  104.701248] dmatest: Added 1 threads using dma0chan8\n[  104.701883] dmatest: Added 1 threads using dma0chan9\n[  104.702328] dmatest: Started 1 threads using dma0chan2\n[  104.702776] dmatest: Started 1 threads using dma0chan3\n[  104.703223] dmatest: Started 1 threads using dma0chan4\n[  104.703671] dmatest: Started 1 threads using dma0chan5\n[  104.704118] dmatest: Started 1 threads using dma0chan6\n[  104.704564] dmatest: Started 1 threads using dma0chan7\n[  104.705011] dmatest: Started 1 threads using dma0chan8\n[  104.705457] dmatest: Started 1 threads using dma0chan9\n[  105.006038] dmatest: dma0chan4-copy0: summary 30 tests, 0 failures 106.28 iops 836 KB/s (0)\n[  105.306046] dmatest: dma0chan2-copy0: summary 30 tests, 0 failures 106.58 iops 884 KB/s (0)\n[  105.606055] dmatest: dma0chan3-copy0: summary 30 tests, 0 failures 106.60 iops 1044 KB/s (0)\n[  105.906057] dmatest: dma0chan5-copy0: summary 30 tests, 0 failures 106.59 iops 835 KB/s (0)\n[  106.206050] dmatest: dma0chan6-copy0: summary 30 tests, 0 failures 106.59 iops 792 KB/s (0)\n[  106.506034] dmatest: dma0chan7-copy0: summary 30 tests, 0 failures 106.61 iops 856 KB/s (0)\n[  106.806048] dmatest: dma0chan8-copy0: summary 30 tests, 0 failures 107.64 iops 843 KB/s (0)\n[  107.106044] dmatest: dma0chan9-copy0: summary 30 tests, 0 failures 106.81 iops 993 KB/s (0)\n"})}),"\n",(0,s.jsx)(n.h2,{id:"5-\u8bbe\u8ba1\u8bf4\u660e",children:"5. \u8bbe\u8ba1\u8bf4\u660e"}),"\n",(0,s.jsx)(n.h3,{id:"51-\u6e90\u7801\u8bf4\u660e",children:"5.1. \u6e90\u7801\u8bf4\u660e"}),"\n",(0,s.jsx)(n.p,{children:"\u6e90\u4ee3\u7801\u4f4d\u4e8e\uff1adrivers/dma/artinchip-dma.c"}),"\n",(0,s.jsx)(n.h3,{id:"52-\u6a21\u5757\u67b6\u6784",children:"5.2. \u6a21\u5757\u67b6\u6784"}),"\n",(0,s.jsx)(n.p,{children:"Linux\u63d0\u4f9b\u4e86\u4e00\u4e2a DMA Engine \u5b50\u7cfb\u7edf\uff0c\u53ef\u5c01\u88c5\u4e0d\u540c\u7c7b\u578b\u7684 DMA\u63a7\u5236\u5668\u9a71\u52a8\uff0c\u4fbf\u4e8e\u5b9e\u73b0 DMA \u7528\u6237\u5bf9\u786c\u4ef6\u7ec6\u8282\u7684\u900f\u660e\u3002"}),"\n",(0,s.jsx)(n.p,{children:"DMA Engine\u7684\u8f6f\u4ef6\u6846\u67b6\u5982\u4e0b\u56fe\uff1a"}),"\n",(0,s.jsx)(n.p,{children:(0,s.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/sw_system20-170669128264719.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/sw_system20.png"})}),"\n",(0,s.jsxs)(n.p,{children:["\u56fe 4.6 ",(0,s.jsx)(n.em,{children:"Linux DMA Engine\u5b50\u7cfb\u7edf\u67b6\u6784\u56fe"}),(0,s.jsx)(n.a,{href:"#id15",children:"\xb6"})]}),"\n",(0,s.jsx)(n.p,{children:"\u56fe\u4e2d\u53ef\u4ee5\u770b\u5230DMA Engine\u4e2d\u6709\u51e0\u4e2a\u6982\u5ff5\uff1a"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsx)(n.p,{children:"DMA Device"}),"\n",(0,s.jsx)(n.p,{children:"\u5bf9\u5e94\u7269\u7406\u4e0a\u7684\u4e00\u4e2aDMA Controller\u3002DMA Driver\u9700\u8981\u63d0\u4f9bDMA Controller\u7684\u4e00\u4e9b\u5c5e\u6027\u3001\u63a5\u53e3\uff0c\u7136\u540e\u6ce8\u518c\u4e3a\u4e00\u4e2aDMA Device\uff0c\u4f9b\u540e\u7eedDMA Engine\u6846\u67b6\u6765\u8c03\u7528\u3002\u652f\u6301\u6ce8\u518c\u591a\u4e2aDMA Device\uff0c\u4f1a\u4f7f\u7528\u4e00\u4e2a\u94fe\u8868 dma_device_list \u6765\u8fdb\u884c\u7ba1\u7406\u3002"}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsx)(n.p,{children:"DMA channel"}),"\n",(0,s.jsx)(n.p,{children:"\u548c\u7269\u7406\u4e0a\u7684\u4e00\u4e2aDMA\u901a\u9053\uff08\u5982\u56fe\u4e2dDMA Controller\u7684Chx\uff09\u4e00\u4e00\u5bf9\u5e94\u3002\u8fd9\u4e9b\u901a\u9053\u4e5f\u662f\u901a\u8fc7\u4e00\u4e2a\u94fe\u8868\u8fdb\u884c\u7ba1\u7406\uff0c\u5f52\u5c5e\u4e8e\u67d0\u4e00\u4e2aDMA Device\u3002"}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsx)(n.p,{children:"VC\uff08Virtual channel\uff09"}),"\n",(0,s.jsx)(n.p,{children:"\u57fa\u4e8e\u7269\u7406\u7684DMA\u901a\u9053\uff0cDMA Engine\u63d0\u4f9b\u4e86\u4e00\u79cd\u865a\u62df\u7684\u901a\u9053\u6982\u5ff5VC\uff0cVC\u6570\u76ee\u5f80\u5f80\u591a\u4e8e\u7269\u7406\u901a\u9053\u6570\uff0c\u6bd4\u5982VC\u670948\u4e2a\u800c\u7269\u7406\u901a\u9053\u53ea\u67098\u4e2a\uff0c\u8fd9\u6837\u53ef\u4ee5\u63d0\u4f9b\u4e00\u4e2a\u52a8\u6001\u7684\u7269\u7406\u901a\u9053\u5206\u914d\u673a\u5236\u3002"}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsx)(n.p,{children:"DMA Client"}),"\n",(0,s.jsx)(n.p,{children:"\u6307DMA\u6a21\u5757\u7684\u4f7f\u7528\u8005\uff0cDMA\u7528\u6237\u4ec5\u9650\u5185\u6838\u4e2d\u7684\u5176\u4ed6\u6a21\u5757\uff0c\u5982SPI\u3001Audio Codec\u3001UART\u7b49\uff0c\u6682\u672a\u63d0\u4f9b\u7528\u6237\u6001\u7684\u4f7f\u7528\u63a5\u53e3\u3002"}),"\n"]}),"\n"]}),"\n",(0,s.jsx)(n.h3,{id:"53-\u5173\u952e\u6d41\u7a0b\u8bbe\u8ba1",children:"5.3. \u5173\u952e\u6d41\u7a0b\u8bbe\u8ba1"}),"\n",(0,s.jsx)(n.h4,{id:"531-\u521d\u59cb\u5316\u6d41\u7a0b",children:"5.3.1. \u521d\u59cb\u5316\u6d41\u7a0b"}),"\n",(0,s.jsx)(n.p,{children:"DMA\u9a71\u52a8\u7684\u521d\u59cb\u5316\u8fc7\u7a0b\u89c1aic_dma_probe()\u51fd\u6570\uff0c\u9664\u4e86\u666e\u901aplatform\u8bbe\u5907\u7684\u5904\u7406\u8fc7\u7a0b\uff08\u7533\u8bf7regs\u8d44\u6e90\u3001clk\u3001reset\uff09\u5916\uff0c\u9700\u8981\u8c03\u7528DMA\u5b50\u7cfb\u7edf\u7684\u63a5\u53e3dma_async_device_register()\u6765\u6ce8\u518cDMA\u5907\u3002"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"int dma_async_device_register(struct dma_device *device)\n"})}),"\n",(0,s.jsx)(n.p,{children:"\u5176\u4e2d\u53c2\u6570struct dma_device \u9700\u8981\u63d0\u4f9b\u7684\u5173\u952e\u4fe1\u606f\u6709\uff1aDMA\u63a7\u5236\u5668\u80fd\u529b\u63cf\u8ff0\u3001DMA\u64cd\u4f5cAPI\u7b49\uff0c\u5176\u521d\u59cb\u5316\u5185\u5bb9\u5982\u4e0b\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:'/* \u914d\u7f6e DMA \u63a7\u5236\u5668\u7684\u80fd\u529b\u63cf\u8ff0\u4fe1\u606f */\nif (of_device_is_compatible(pdev->dev.of_node,\n                "artinchip,aic-dma-v0.1"))\n    sdev->slave.copy_align = DMAENGINE_ALIGN_128_BYTES;\nelse\n    sdev->slave.copy_align = DMAENGINE_ALIGN_8_BYTES;\nsdev->slave.src_addr_widths = AIC_DMA_BUS_WIDTH;\nsdev->slave.dst_addr_widths = AIC_DMA_BUS_WIDTH;\nsdev->slave.directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV);\nsdev->slave.residue_granularity = DMA_RESIDUE_GRANULARITY_BURST;\n\nINIT_LIST_HEAD(&sdev->slave.channels);\n\ndma_cap_set(DMA_PRIVATE, sdev->slave.cap_mask);\ndma_cap_set(DMA_MEMCPY, sdev->slave.cap_mask);\ndma_cap_set(DMA_SLAVE, sdev->slave.cap_mask);\ndma_cap_set(DMA_CYCLIC, sdev->slave.cap_mask);\n\n/* \u521d\u59cb\u5316 DMA \u64cd\u4f5c API */\nsdev->slave.device_free_chan_resources = aic_dma_free_chan_resources;\nsdev->slave.device_prep_dma_memcpy = aic_dma_prep_dma_memcpy;\nsdev->slave.device_prep_slave_sg = aic_dma_prep_slave_sg;\nsdev->slave.device_prep_dma_cyclic = aic_dma_prep_dma_cyclic;\n\nsdev->slave.device_config = aic_dma_config;\nsdev->slave.device_pause = aic_dma_pause;\nsdev->slave.device_resume = aic_dma_resume;\nsdev->slave.device_terminate_all = aic_dma_terminate_all;\nsdev->slave.device_tx_status = aic_dma_tx_status;\nsdev->slave.device_issue_pending = aic_dma_issue_pending;\nsdev->slave.device_release = aic_dma_device_release;\n'})}),"\n",(0,s.jsx)(n.p,{children:"\u5176\u4e2d\uff0cDMA\u63a7\u5236\u5668\u7684\u80fd\u529b\u7279\u6027\u542b\u4e49\u5982\u4e0b\uff1a"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u80fd\u529b\u7279\u6027"}),(0,s.jsx)(n.th,{children:"\u542b\u4e49"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"DMA_PRIVATE"}),(0,s.jsx)(n.td,{children:"\u4e0d\u652f\u6301\u5f02\u6b65\u4f20\u8f93"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"DMA_MEMCPY"}),(0,s.jsx)(n.td,{children:"\u652f\u6301\u5185\u5b58\u5230\u5185\u5b58\u7684\u62f7\u8d1d\u64cd\u4f5c"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"DMA_SLAVE"}),(0,s.jsx)(n.td,{children:"\u652f\u6301\u8bbe\u5907\u5230\u5185\u5b58\u7684\u4f20\u8f93\u64cd\u4f5c"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"DMA_CYCLIC"}),(0,s.jsx)(n.td,{children:"\u652f\u6301\u5faa\u73afBuffer\u7684\u60c5\u51b5"})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"532-dma-client-\u7684\u8c03\u7528\u6d41\u7a0b",children:"5.3.2. DMA Client \u7684\u8c03\u7528\u6d41\u7a0b"}),"\n",(0,s.jsx)(n.p,{children:"\u4f5c\u4e3aDMA \u7528\u6237\uff0c\u8c03\u7528\u6d41\u7a0b\u5982\u4e0b\uff1a"}),"\n",(0,s.jsx)(n.p,{children:(0,s.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/client_flow1-170669130448321.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/client_flow1.png"})}),"\n",(0,s.jsxs)(n.p,{children:["\u56fe 4.7 ",(0,s.jsx)(n.em,{children:"Linux DMA Client\u8c03\u7528\u6d41\u7a0b"})]}),"\n",(0,s.jsx)(n.p,{children:"\u5176\u4e2d\u6709\u4e24\u4e2a\u64cd\u4f5c\u7684\u6982\u5ff5\u9700\u8981\u6ce8\u610f\uff1a"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"submit\uff0c\u662f\u6307\u4f20\u8f93\u8bf7\u6c42\u63d0\u4ea4\u7ed9\u4e86DMA Engine\u7684\u7f13\u5b58\u4e2d\uff0c\u8fd8\u6ca1\u6709\u5f00\u59cb\u4f20\u8f93\u6570\u636e"}),"\n",(0,s.jsx)(n.li,{children:"issue pending\uff0c\u5c06\u4f20\u8f93\u8bf7\u6c42\u52a0\u5165\u5230DMA Device\u7684\u8bf7\u6c42\u961f\u5217\u4e2d\uff0c\u63a5\u4e0b\u6765\u624d\u4f1a\u542f\u52a8\u6570\u636e\u4f20\u8f93\u52a8\u4f5c"}),"\n"]}),"\n",(0,s.jsx)(n.h4,{id:"533-\u4e2d\u65ad\u5904\u7406\u6d41\u7a0b",children:"5.3.3. \u4e2d\u65ad\u5904\u7406\u6d41\u7a0b"}),"\n",(0,s.jsx)(n.p,{children:"\u4e2d\u65ad\u5904\u7406\u6d41\u7a0b\u76f8\u5bf9\u7b80\u5355\uff1a"}),"\n",(0,s.jsxs)(n.ol,{children:["\n",(0,s.jsx)(n.li,{children:"\u9010\u4e2aDMA\u901a\u9053\u7684\u67e5\u770b\u5b8c\u6210\u72b6\u6001\uff1b"}),"\n",(0,s.jsx)(n.li,{children:"\u5982\u679c\u5f53\u524d\u4f20\u8f93\u662f\u5faa\u73afBuffer\u7684\u60c5\u51b5\uff0c\u5219\u76f4\u63a5\u8c03\u7528\u9884\u5148\u6ce8\u518c\u597d\u7684\u56de\u8c03\u63a5\u53e3\uff1b"}),"\n",(0,s.jsx)(n.li,{children:"\u5982\u679c\u4e0d\u662f\u5faa\u73af\u6a21\u5f0f\uff0c\u5219\u66f4\u65b0\u76f8\u5e94\u7684\u901a\u9053\u72b6\u6001\u4e3aComplete\u3002"}),"\n"]}),"\n",(0,s.jsx)(n.h3,{id:"54-\u6570\u636e\u7ed3\u6784\u8bbe\u8ba1",children:"5.4. \u6570\u636e\u7ed3\u6784\u8bbe\u8ba1"}),"\n",(0,s.jsx)(n.h4,{id:"541-aic_dma_dev",children:"5.4.1. aic_dma_dev"}),"\n",(0,s.jsx)(n.p,{children:"\u8bb0\u5f55DMA\u63a7\u5236\u5668\u7684\u914d\u7f6e\u4fe1\u606f\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"struct aic_dma_dev {\n    void __iomem *base;\n    int irq;\n    u32 num_pchans;\n    u32 num_vchans;\n    u32 max_request;\n\n    struct clk *clk;\n    struct reset_control *reset;\n\n    spinlock_t lock;\n    struct dma_pool *pool;\n    struct aic_pchan *pchans;\n    struct aic_vchan *vchans;\n    const struct aic_dma_inf *dma_inf;\n    struct dma_device slave;\n};\n"})}),"\n",(0,s.jsx)(n.h4,{id:"542-aic_dma_inf",children:"5.4.2. aic_dma_inf"}),"\n",(0,s.jsx)(n.p,{children:"\u8bb0\u5f55DMA\u63a7\u5236\u5668\u7684\u4e00\u4e9b\u7279\u6027\uff0c\u5982\u901a\u9053\u6570\u3001\u7aef\u53e3\u6570\u3001Burst\u957f\u5ea6\u3001\u5730\u5740\u5bbd\u5ea6\uff0c\u8fd9\u4e9b\u7279\u6027\u4f1a\u56e0\u4e0d\u540cSoC\u800c\u4e0d\u540c\uff0c\u6240\u4ee5\u6b64\u6570\u636e\u7ed3\u6784\u4f1a\u7528\u5728 of_device_id \u4e2d\u7684\u79c1\u6709\u6570\u636e\uff0c\u914d\u5408 compatible \u6765\u533a\u5206\u4e0d\u540c\u7684SoC\u3002"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"struct aic_dma_inf {\n    u8 nr_chans; /* count of dma physical channels */\n    u8 nr_ports; /* count of dma drq prots */\n    u8 nr_vchans; /* total valid transfer types */\n\n    u32 burst_length; /* burst length capacity */\n    u32 addr_widths; /* address width support capacity */\n};\n"})}),"\n",(0,s.jsx)(n.h4,{id:"543-dma-\u901a\u9053\u4fe1\u606f",children:"5.4.3. DMA \u901a\u9053\u4fe1\u606f"}),"\n",(0,s.jsxs)(n.p,{children:["\u7531 ",(0,s.jsx)(n.a,{href:"#ref-dma-engine",children:"\u6a21\u5757\u67b6\u6784"})," \u53ef\u77e5 DMA\u7269\u7406\u901a\u9053 \u548c DMA\u865a\u62df\u901a\u9053 \u662f\u4e00\u5bf9\u591a\u7684\u5173\u7cfb\uff0c\u6240\u4ee5\u5728\u8bbe\u8ba1\u4e2d\u5b83\u4eec\u4e92\u76f8\u90fd\u9700\u8981\u5728\u8bb0\u5f55\u597d\u5bf9\u65b9\u7684\u6570\u636e\u5f15\u7528\u6307\u9488\u3002"]}),"\n",(0,s.jsx)(n.h5,{id:"5431-dma-\u7269\u7406\u901a\u9053\u4fe1\u606f",children:"5.4.3.1. DMA \u7269\u7406\u901a\u9053\u4fe1\u606f"}),"\n",(0,s.jsx)(n.p,{children:"\u8bb0\u5f55\u4e86\u4e00\u4e2a DMA \u7269\u7406\u901a\u9053\u5bf9\u5e94\u7684\u901a\u9053\u53f7\u3001\u5bc4\u5b58\u5668\u57fa\u5730\u5740\u3001\u5bf9\u5e94\u7684\u865a\u62df\u901a\u9053\u6307\u9488\u7b49\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"struct aic_pchan {\n    u32 id; /* DMA channel number */\n    void __iomem *base; /* DMA channel control registers */\n    struct aic_vchan *vchan; /* virtual channel info */\n};\n"})}),"\n",(0,s.jsx)(n.h5,{id:"5432-dma-\u865a\u62df\u901a\u9053\u4fe1\u606f",children:"5.4.3.2. DMA \u865a\u62df\u901a\u9053\u4fe1\u606f"}),"\n",(0,s.jsx)(n.p,{children:"\u8bb0\u5f55\u4e86\u4e00\u4e2a DMA \u865a\u62df\u901a\u9053\u5bf9\u5e94\u7684DRQ\u7aef\u53e3\u53f7\u3001\u4f20\u8f93\u7c7b\u578b\u3001\u5bf9\u5e94\u7684\u7269\u7406\u901a\u9053\u6307\u9488\u7b49\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"struct aic_vchan {\n    u8 port; /* DRQ port number */\n    u8 irq_type; /* IRQ types */\n    bool cyclic; /* flag to mark if cyclic transfer one package */\n    struct aic_pchan *pchan; /* physical DMA channel */\n    struct aic_desc *desc; /* current transfer */\n\n    /* parameter for dmaengine */\n    struct virt_dma_chan vc;\n    struct dma_slave_config cfg;\n    enum dma_status status;\n};\n"})}),"\n",(0,s.jsx)(n.h4,{id:"544-dma-\u63cf\u8ff0\u7b26",children:"5.4.4. DMA \u63cf\u8ff0\u7b26"}),"\n",(0,s.jsx)(n.p,{children:"DMA \u63a7\u5236\u5668\u652f\u6301\u6563\u5217\uff08Scatter Gather\uff09\u7684\u63cf\u8ff0\u7b26\u53c2\u6570\u5f62\u5f0f\uff0c\u9700\u8981\u63d0\u524d\u5c06\u53c2\u6570\u5206\u7ec4\uff08\u4e00\u4e2aBuffer\u5bf9\u5e94\u4e00\u7ec4\u6563\u5217\u53c2\u6570\uff09\u6253\u5305\u5230\u591a\u4e2a\u63cf\u8ff0\u7b26\u4e2d\uff0c\u8fd9\u4e9b\u63cf\u8ff0\u7b26\u4f1a\u7ec4\u6210\u4e00\u4e2a\u94fe\u8868\uff0c\u7136\u540e\u5c06\u8fd9\u4e2a\u94fe\u8868\u7684\u7b2c\u4e00\u4e2a\u63cf\u8ff0\u7b26\u7684\u7269\u7406\u5730\u5740\u4f20\u7ed9DMA\u63a7\u5236\u5668\u3002\u63cf\u8ff0\u7b26\u7ec4\u6210\u7684\u94fe\u8868\u7ed3\u6784\u5982\u4e0b\u56fe\uff1a"}),"\n",(0,s.jsx)(n.p,{children:(0,s.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/dma_task1-170669135135423.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/dma_task1.png"})}),"\n",(0,s.jsxs)(n.p,{children:["\u56fe 4.8 ",(0,s.jsx)(n.em,{children:"DMA \u63cf\u8ff0\u7b26\u94fe\u8868\u7684\u7ed3\u6784\u793a\u610f\u56fe"})]}),"\n",(0,s.jsx)(n.p,{children:"\u5c0f\u6280\u5de7"}),"\n",(0,s.jsxs)(n.p,{children:[(0,s.jsx)(n.code,{children:"End Flag"})," \u662fDMA\u63a7\u5236\u5668\u786c\u4ef6\u9884\u5148\u5b9a\u4e49\u597d\u7684\u4e00\u4e2a\u6570\u503c\uff1a0xfffff800\u3002"]}),"\n",(0,s.jsx)(n.p,{children:"DMA \u63cf\u8ff0\u7b26\u7684\u6570\u636e\u7ed3\u6784\u5b9a\u4e49\u5982\u4e0b\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"struct aic_dma_task {\n    u32 cfg;    /* DMA transfer configuration */\n    u32 src;    /* source address of one transfer package */\n    u32 dst;    /* destination address of one transfer package */\n    u32 len;    /* data length of one transfer package */\n    u32 delay;  /* time delay for period transfer */\n    u32 p_next; /* next task node for DMA controller */\n    u32 mode;   /* the negotiation mode */\n\n    /*\n     * virtual list for driver maintain package list,\n     * not used by DMA controller\n     */\n    struct aic_dma_task *v_next;\n\n};\n"})}),"\n",(0,s.jsx)(n.h3,{id:"55-\u63a5\u53e3\u8bbe\u8ba1",children:"5.5. \u63a5\u53e3\u8bbe\u8ba1"}),"\n",(0,s.jsx)(n.p,{children:"\u4ee5\u4e0b\u63a5\u53e3\u662f Linux DMA Engine \u5b50\u7cfb\u7edf\u7684\u6807\u51c6\u63a5\u53e3\u3002"}),"\n",(0,s.jsx)(n.h4,{id:"551-aic_dma_config",children:"5.5.1. aic_dma_config"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static int aic_dma_config(struct dma_chan *chan, struct dma_slave_config *config)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\u914d\u7f6e\u6307\u5b9a\u7684DMA\u7269\u7406\u901a\u9053"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053config - \u4fdd\u5b58\u4e86\u9700\u8981\u7684\u914d\u7f6e\u4fe1\u606f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"0\uff0c\u6210\u529f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"552-aic_dma_pause",children:"5.5.2. aic_dma_pause"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static int aic_dma_pause(struct dma_chan *chan)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\u6682\u505c\u6307\u5b9a\u901a\u9053\u7684\u4f20\u8f93\u64cd\u4f5c"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"0\uff0c\u6210\u529f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"553-aic_dma_resume",children:"5.5.3. aic_dma_resume"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static int aic_dma_resume(struct dma_chan *chan)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\u6062\u590d\u6307\u5b9a\u901a\u9053\u7684\u4f20\u8f93\u64cd\u4f5c"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"0\uff0c\u6210\u529f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"554-aic_dma_prep_dma_memcpy",children:"5.5.4. aic_dma_prep_dma_memcpy"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static struct dma_async_tx_descriptor *aic_dma_prep_dma_memcpy(struct dma_chan *chan,dma_addr_t dest, dma_addr_t src,size_t len, unsigned long flags)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"memcpy\u64cd\u4f5c\u7684\u9884\u5904\u7406"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053dest - \u76ee\u6807Buffer\u7684\u7269\u7406\u5730\u5740src - \u6e90Buffer\u7684\u7269\u7406\u5730\u5740len - \u6570\u636e\u957f\u5ea6flags - \u4e00\u4e9b\u6807\u8bb0"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"\u6210\u529f\uff0c\u5219\u8fd4\u56de\u4e00\u4e2aDMA\u63cf\u8ff0\u7b26\uff1b\u5931\u8d25\uff0c\u8fd4\u56deNULL"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"555-aic_dma_prep_slave_sg",children:"5.5.5. aic_dma_prep_slave_sg"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static struct dma_async_tx_descriptor *aic_dma_prep_slave_sg(struct dma_chan *chan,struct scatterlist *sgl, unsigned int sg_len,enum dma_transfer_direction dir, unsigned long flags,void *context)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\u8bbe\u5907\u4e0e\u5185\u5b58\u4e4b\u95f4\u4f20\u8f93\u64cd\u4f5c\u7684\u9884\u5904\u7406"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053sgl - \u6307\u5411\u4e00\u4e2a\u6563\u5217\u5217\u8868sg_len - \u6563\u5217\u4e2d\u7684\u6570\u636e\u957f\u5ea6dir - \u4f20\u8f93\u65b9\u5411\uff0c\u662f Dev to Mem\uff0c\u8fd8\u662f Mem to Devflags - \u4e00\u4e9b\u6807\u8bb0context - \u6307\u5411\u4e00\u4e9b\u79c1\u6709\u7684\u4e0a\u4e0b\u6587\u4fe1\u606f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"\u6210\u529f\uff0c\u5219\u8fd4\u56de\u4e00\u4e2aDMA\u63cf\u8ff0\u7b26\uff1b\u5931\u8d25\uff0c\u8fd4\u56deNULL"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"556-aic_dma_prep_dma_cyclic",children:"5.5.6. aic_dma_prep_dma_cyclic"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static struct dma_async_tx_descriptor *aic_dma_prep_dma_cyclic(struct dma_chan *chan,dma_addr_t buf_addr, size_t buf_len, size_t period_len,enum dma_transfer_direction dir, unsigned long flags)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\uff08\u8bbe\u5907\u4e0e\u5185\u5b58\u4e4b\u95f4\uff09\u5faa\u73af\u4f20\u8f93\u64cd\u4f5c\u7684\u9884\u5904\u7406"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053buf_addr - \u5faa\u73afBuffer\u7684\u8d77\u59cb\u7269\u7406\u5730\u5740buf_len - \u5faa\u73afBuffer\u7684\u603b\u957f\u5ea6period_len - \u5faa\u73af\u7684Buffer\u7247\u6bb5\u957f\u5ea6dir - \u4f20\u8f93\u65b9\u5411\uff0c\u662f Dev to Mem\uff0c\u8fd8\u662f Mem to Devflags - \u4e00\u4e9b\u6807\u8bb0"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"\u6210\u529f\uff0c\u5219\u8fd4\u56de\u4e00\u4e2aDMA\u63cf\u8ff0\u7b26\uff1b\u5931\u8d25\uff0c\u8fd4\u56deNULL"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"557-aic_dma_issue_pending",children:"5.5.7. aic_dma_issue_pending"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static void aic_dma_issue_pending(struct dma_chan *chan)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\u542f\u52a8\u6307\u5b9a\u901a\u9053\u7684\u6570\u636e\u4f20\u8f93"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"\u65e0"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h4,{id:"558-aic_dma_terminate_all",children:"5.5.8. aic_dma_terminate_all"}),"\n",(0,s.jsxs)(n.table,{children:[(0,s.jsx)(n.thead,{children:(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.th,{children:"\u51fd\u6570\u539f\u578b"}),(0,s.jsx)(n.th,{children:"static int aic_dma_terminate_all(struct dma_chan *chan)"})]})}),(0,s.jsxs)(n.tbody,{children:[(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u529f\u80fd\u8bf4\u660e"}),(0,s.jsx)(n.td,{children:"\u7ec8\u6b62\u6240\u6709\u901a\u9053\u7684\u6570\u636e\u4f20\u8f93"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u53c2\u6570\u5b9a\u4e49"}),(0,s.jsx)(n.td,{children:"chan - \u6307\u5411\u4e00\u4e2aDMA\u7269\u7406\u901a\u9053"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u8fd4\u56de\u503c"}),(0,s.jsx)(n.td,{children:"0\uff0c\u6210\u529f"})]}),(0,s.jsxs)(n.tr,{children:[(0,s.jsx)(n.td,{children:"\u6ce8\u610f\u4e8b\u9879"}),(0,s.jsx)(n.td,{})]})]})]}),"\n",(0,s.jsx)(n.h3,{id:"56-demo",children:"5.6. Demo"}),"\n",(0,s.jsx)(n.p,{children:"SPI \u9a71\u52a8\uff08\u8be6\u89c1drivers/spi/spi-artinchip.c\uff09\u4e2d\u8c03\u7528\u4e86DMA\u8fdb\u884c\u6570\u636e\u4f20\u8f93\uff0c\u5176\u4f7f\u7528\u8fc7\u7a0b\u53ef\u4ee5\u5f53\u4f5cDemo\u53c2\u8003\uff1a"}),"\n",(0,s.jsx)(n.h4,{id:"561-dma-\u901a\u9053\u7684\u7533\u8bf7",children:"5.6.1. DMA \u901a\u9053\u7684\u7533\u8bf7"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:'static int aic_spi_probe(struct platform_device *pdev)\n{\n    ...\n\n    aicspi->dma_rx = dma_request_slave_channel(aicspi->dev, "rx");\n    if (!aicspi->dma_rx)\n        dev_warn(aicspi->dev, "failed to request rx dma channel\\n");\n\n    aicspi->dma_tx = dma_request_slave_channel(aicspi->dev, "tx");\n    if (!aicspi->dma_tx)\n        dev_warn(aicspi->dev, "failed to request tx dma channel\\n");\n\n    ...\n}\n'})}),"\n",(0,s.jsx)(n.h4,{id:"562-dma-\u6570\u636e\u63d0\u4ea4",children:"5.6.2. DMA \u6570\u636e\u63d0\u4ea4"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:'static int aic_spi_dma_rx_cfg(struct aic_spi *aicspi, struct spi_transfer *t)\n{\n    struct dma_async_tx_descriptor *dma_desc = NULL;\n    struct dma_slave_config dma_conf = {0};\n\n    dma_conf.direction = DMA_DEV_TO_MEM;\n    dma_conf.src_addr = aicspi->dma_addr_rx;\n    dma_conf.src_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;\n    dma_conf.dst_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE;\n    dma_conf.src_maxburst = 1;\n    dma_conf.dst_maxburst = 1;\n    dmaengine_slave_config(aicspi->dma_rx, &dma_conf);\n\n    dma_desc = dmaengine_prep_slave_sg(aicspi->dma_rx, t->rx_sg.sgl,\n                       t->rx_sg.nents, dma_conf.direction,\n                       DMA_PREP_INTERRUPT | DMA_CTRL_ACK);\n    if (!dma_desc) {\n        dev_err(aicspi->dev, "spi-%d prepare slave sg failed.\\n",\n            aicspi->ctlr->bus_num);\n        return -EINVAL;\n    }\n\n    dma_desc->callback = aic_spi_dma_cb_rx;\n    dma_desc->callback_param = (void *)aicspi;\n    dmaengine_submit(dma_desc);\n\n    return 0;\n}\n'})}),"\n",(0,s.jsx)(n.h4,{id:"563-\u542f\u52a8-dma-\u6570\u636e\u4f20\u8f93",children:"5.6.3. \u542f\u52a8 DMA \u6570\u636e\u4f20\u8f93"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"static int aic_spi_dma_rx_start(struct spi_device *spi, struct spi_transfer *t)\n{\n    struct aic_spi *aicspi = spi_controller_get_devdata(spi->master);\n    int ret = 0;\n\n    spi_ctlr_dma_rx_enable(aicspi->base_addr);\n    ret = aic_spi_dma_rx_cfg(aicspi, t);\n    if (ret < 0)\n        return ret;\n    dma_async_issue_pending(aicspi->dma_rx);\n\n    return ret;\n}\n"})}),"\n",(0,s.jsx)(n.h2,{id:"6-\u5e38\u89c1\u95ee\u9898",children:"6. \u5e38\u89c1\u95ee\u9898"}),"\n",(0,s.jsx)(n.h3,{id:"61-dmatest-\u65f6verify\u6570\u636e\u62a5\u9519",children:"6.1. dmatest \u65f6verify\u6570\u636e\u62a5\u9519"}),"\n",(0,s.jsx)(n.h4,{id:"611-\u73b0\u8c61",children:"6.1.1. \u73b0\u8c61"}),"\n",(0,s.jsx)(n.p,{children:"\u5f53\u8fd0\u884cdmatest\u6d4b\u8bd5\u65f6\uff0c\u9519\u8beflog\u7c7b\u4f3c\u5982\u4e0b\uff1a"}),"\n",(0,s.jsx)(n.pre,{children:(0,s.jsx)(n.code,{children:"[  381.878419] dmatest: dma0chan5-copy0: dstbuf[0x3f70] mismatch! Expected cf, got d7\n[  381.885999] dmatest: dma0chan5-copy0: dstbuf[0x3f71] mismatch! Expected ce, got d6\n[  381.893611] dmatest: dma0chan5-copy0: dstbuf[0x3f72] mismatch! Expected cd, got d5\n[  381.901199] dmatest: dma0chan5-copy0: dstbuf[0x3f73] mismatch! Expected cc, got d4\n[  381.908783] dmatest: dma0chan5-copy0: dstbuf[0x3f74] mismatch! Expected cb, got d3\n[  381.916350] dmatest: dma0chan5-copy0: dstbuf[0x3f75] mismatch! Expected ca, got d2\n"})}),"\n",(0,s.jsx)(n.h4,{id:"612-\u539f\u56e0\u5206\u6790",children:"6.1.2. \u539f\u56e0\u5206\u6790"}),"\n",(0,s.jsx)(n.p,{children:"dmatest\u7684\u9ed8\u8ba4\u914d\u7f6e\u662f\u9700\u8981verify\u6d4b\u8bd5\u6570\u636e\u7684\u3002"}),"\n",(0,s.jsx)(n.p,{children:"\u5f53\u8fdb\u884c\u591a\u901a\u9053\uff08max_channels>1\uff09\u6d4b\u8bd5\u65f6\uff0c\u5fc5\u987b\u8981\u4f7f\u80fdpolled\u5c5e\u6027\uff0c\u4ee5\u4fdd\u8bc1\u901a\u9053\u7684\u6d4b\u8bd5\u8fc7\u7a0b\u662f\u4e32\u884c\u7684\uff0c\u5426\u5219\u4f1a\u62a5verify\u9519\u8bef\u3002"}),"\n",(0,s.jsx)(n.p,{children:"\u8bbe\u7f6epolled\u5c5e\u6027\u7684\u65b9\u6cd5\u89c1 [dmatest \u6d4b\u8bd5]"})]})}function _(e={}){const{wrapper:n}={...(0,i.a)(),...e.components};return n?(0,s.jsx)(n,{...e,children:(0,s.jsx)(h,{...e})}):h(e)}},1151:(e,n,d)=>{d.d(n,{Z:()=>t,a:()=>r});var s=d(7294);const i={},c=s.createContext(i);function r(e){const n=s.useContext(c);return s.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function t(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:r(e.components),s.createElement(c.Provider,{value:n},e.children)}}}]);