

================================================================
== Vitis HLS Report for 'reduce_appearances'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    116|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_124_p2       |         +|   0|  0|  14|           9|           1|
    |icmp_ln70_fu_118_p2      |      icmp|   0|  0|  13|           9|          10|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  33|          22|          15|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |appearances0_blk_n         |   9|          2|    1|          2|
    |combined_apperances_blk_n  |   9|          2|    1|          2|
    |i_fu_48                    |   9|          2|    9|         18|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|   16|         34|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |appearances0_load_reg_160     |  16|   0|   16|          0|
    |i_cast_reg_150                |   9|   0|   64|         55|
    |i_cast_reg_150_pp0_iter1_reg  |   9|   0|   64|         55|
    |i_fu_48                       |   9|   0|    9|          0|
    |start_once_reg                |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  51|   0|  161|        110|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|appearances0_empty_n          |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|appearances0_read             |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|combined_apperances_full_n    |   in|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|combined_apperances_write     |  out|    1|  ap_ctrl_hs|   reduce_appearances|  return value|
|appearances0_address0         |  out|    8|    mem_fifo|         appearances0|         array|
|appearances0_ce0              |  out|    1|    mem_fifo|         appearances0|         array|
|appearances0_q0               |   in|   16|    mem_fifo|         appearances0|         array|
|combined_apperances_address0  |  out|    8|    mem_fifo|  combined_apperances|         array|
|combined_apperances_ce0       |  out|    1|    mem_fifo|  combined_apperances|         array|
|combined_apperances_we0       |  out|    1|    mem_fifo|  combined_apperances|         array|
|combined_apperances_d0        |  out|   16|    mem_fifo|  combined_apperances|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

