/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_1z) & celloutsig_1_3z);
  assign celloutsig_0_10z = ~((celloutsig_0_4z | celloutsig_0_7z) & celloutsig_0_7z);
  assign celloutsig_0_17z = ~((celloutsig_0_4z | in_data[52]) & celloutsig_0_3z[0]);
  assign celloutsig_0_29z = ~((celloutsig_0_20z | celloutsig_0_21z) & celloutsig_0_3z[2]);
  assign celloutsig_0_41z = celloutsig_0_21z | ~(celloutsig_0_18z);
  assign celloutsig_0_6z = in_data[3] | ~(celloutsig_0_5z);
  assign celloutsig_0_7z = celloutsig_0_4z | ~(celloutsig_0_2z);
  assign celloutsig_0_94z = celloutsig_0_39z | ~(celloutsig_0_54z);
  assign celloutsig_0_95z = celloutsig_0_41z | ~(celloutsig_0_10z);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(in_data[119]);
  assign celloutsig_1_16z = celloutsig_1_3z | ~(celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_16z | ~(celloutsig_1_8z);
  assign celloutsig_1_19z = celloutsig_1_8z | ~(celloutsig_1_9z);
  assign celloutsig_0_11z = celloutsig_0_7z | ~(celloutsig_0_8z);
  assign celloutsig_0_1z = in_data[18] | ~(celloutsig_0_0z);
  assign celloutsig_0_23z = celloutsig_0_14z | ~(celloutsig_0_9z);
  assign celloutsig_0_24z = in_data[56] | ~(celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[1] ^ in_data[21];
  assign celloutsig_0_39z = celloutsig_0_13z ^ celloutsig_0_18z;
  assign celloutsig_0_47z = in_data[5] ^ celloutsig_0_34z;
  assign celloutsig_0_54z = celloutsig_0_47z ^ celloutsig_0_36z;
  assign celloutsig_0_8z = celloutsig_0_5z ^ celloutsig_0_0z;
  assign celloutsig_0_9z = celloutsig_0_7z ^ celloutsig_0_0z;
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_5z ^ in_data[139];
  assign celloutsig_0_12z = celloutsig_0_8z ^ celloutsig_0_3z[2];
  assign celloutsig_0_21z = celloutsig_0_9z ^ celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_0_30z = celloutsig_0_17z ^ celloutsig_0_20z;
  assign celloutsig_0_33z = celloutsig_0_17z ^ celloutsig_0_6z;
  assign celloutsig_0_36z = ~^ { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_4z = ~^ { in_data[88], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = ~^ in_data[131:116];
  assign celloutsig_1_1z = ~^ { in_data[158:141], celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~^ { in_data[169:164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_14z = ~^ { in_data[52:51], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ { in_data[17:9], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_20z = ~^ { in_data[94:92], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_28z = ~^ { in_data[26:24], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[83:81];
  always_latch
    if (!clkin_data[32]) celloutsig_0_26z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_3z[2:1], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_10z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
