{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "add1", "type": "submodule"}, {"id": 5, "content": "add2", "type": "submodule"}, {"id": 6, "content": "add3", "type": "submodule"}, {"id": 7, "content": "add4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 7, 4, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}