Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 23 22:30:43 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                    Path #1                                                    |
+---------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                        |
| Path Delay                | 7.342                                                                                                         |
| Logic Delay               | 1.333(19%)                                                                                                    |
| Net Delay                 | 6.009(81%)                                                                                                    |
| Clock Skew                | 0.004                                                                                                         |
| Slack                     | 2.016                                                                                                         |
| Clock Uncertainty         | 0.035                                                                                                         |
| Clock Relationship        | Safely Timed                                                                                                  |
| Clock Delay Group         | Same Clock                                                                                                    |
| Logic Levels              | 9                                                                                                             |
| Routes                    | 10                                                                                                            |
| Logical Path              | FDRE/C-(1)-LUT5-(1)-LUT6-(1)-LUT3-(5)-LUT4-(61)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(52)-LUT5-(4)-RAMB36E2/WEA[1] |
| Start Point Clock         | ap_clk                                                                                                        |
| End Point Clock           | ap_clk                                                                                                        |
| DSP Block                 | None                                                                                                          |
| RAM Registers             | None-None                                                                                                     |
| IO Crossings              | 0                                                                                                             |
| SLR Crossings             | 0                                                                                                             |
| PBlocks                   | 0                                                                                                             |
| High Fanout               | 61                                                                                                            |
| Dont Touch                | 0                                                                                                             |
| Mark Debug                | 0                                                                                                             |
| Start Point Pin Primitive | FDRE/C                                                                                                        |
| End Point Pin Primitive   | RAMB36E2/WEA[1]                                                                                               |
| Start Point Pin           | config_r_read_reg_476_reg[29]/C                                                                               |
| End Point Pin             | ram_reg_bram_8/WEA[1]                                                                                         |
+---------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  6 |  7 |  8  |  9  | 10 | 11 | 12 | 14 | 15 | 18 | 20 | 21 | 22 | 23 | 24 | 25 |
+-----------------+-------------+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 16 | 26 | 425 | 172 | 14 | 13 | 49 | 14 | 72 |  1 | 10 | 33 | 65 | 59 | 28 |  3 |
+-----------------+-------------+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


