WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2505053 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5033806 heartbeat IPC: 3.955 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6284710 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6284710 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9380367 heartbeat IPC: 2.301 cumulative IPC: 1.615 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 15645100 heartbeat IPC: 1.596 cumulative IPC: 1.602 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 21975831 heartbeat IPC: 1.58 cumulative IPC: 1.593 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 28198453 heartbeat IPC: 1.607 cumulative IPC: 1.597 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 32805879 heartbeat IPC: 2.17 cumulative IPC: 1.697 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 37215611 heartbeat IPC: 2.268 cumulative IPC: 1.778 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 41590320 heartbeat IPC: 2.286 cumulative IPC: 1.841 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 45989490 heartbeat IPC: 2.273 cumulative IPC: 1.889 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 50571636 heartbeat IPC: 2.182 cumulative IPC: 1.919 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 55323462 heartbeat IPC: 2.104 cumulative IPC: 1.937 (Simulation time: 00 hr 05 min 09 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 50987439 cumulative IPC: 1.961 (Simulation time: 00 hr 05 min 21 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 50987439 cumulative IPC: 1.961 (Simulation time: 00 hr 05 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_712.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.961 instructions: 100000003 cycles: 50987439
CPU 0 Branch Prediction Accuracy: 91.62% MPKI: 15.86 Average ROB Occupancy at Mispredict: 21.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00057
BRANCH_INDIRECT: 1.51
BRANCH_CONDITIONAL: 14.4
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0.00111
BRANCH_RETURN: 0.00033

LLC TOTAL        ACCESS:      51851 HIT:      33968 MISS:      17883
LLC LOAD         ACCESS:      28916 HIT:      13565 MISS:      15351
LLC RFO          ACCESS:      10848 HIT:       8354 MISS:       2494
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12071 HIT:      12044 MISS:         27
LLC TRANSLATION  ACCESS:         16 HIT:          5 MISS:         11
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 801.2 cycles
cpu0_DTLB TOTAL        ACCESS:   20824406 HIT:   20783385 MISS:      41021
cpu0_DTLB LOAD         ACCESS:   20824406 HIT:   20783385 MISS:      41021
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.703 cycles
cpu0_ITLB TOTAL        ACCESS:       9390 HIT:       9011 MISS:        379
cpu0_ITLB LOAD         ACCESS:       9390 HIT:       9011 MISS:        379
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.256 cycles
cpu0_L1D TOTAL        ACCESS:   25840118 HIT:   23838549 MISS:    2001569
cpu0_L1D LOAD         ACCESS:   19845676 HIT:   18023519 MISS:    1822157
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5994191 HIT:    5814815 MISS:     179376
cpu0_L1D TRANSLATION  ACCESS:        251 HIT:        215 MISS:         36
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.41 cycles
cpu0_L1I TOTAL        ACCESS:      10650 HIT:       7298 MISS:       3352
cpu0_L1I LOAD         ACCESS:      10650 HIT:       7298 MISS:       3352
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 24.9 cycles
cpu0_L2C TOTAL        ACCESS:    1725251 HIT:    1685471 MISS:      39780
cpu0_L2C LOAD         ACCESS:    1380425 HIT:    1351509 MISS:      28916
cpu0_L2C RFO          ACCESS:      62806 HIT:      51958 MISS:      10848
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     281984 HIT:     281984 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         36 HIT:         20 MISS:         16
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 380.7 cycles
cpu0_STLB TOTAL        ACCESS:      24072 HIT:      23823 MISS:        249
cpu0_STLB LOAD         ACCESS:      24072 HIT:      23823 MISS:        249
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 323.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7093
  ROW_BUFFER_MISS:      10763
 AVG DBUS CONGESTED CYCLE: 3.994
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1183
  FULL:      12485
