/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0u
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1u
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2u
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3u
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4u
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5u
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6u
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0u
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x04u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x04u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP2_TR1

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC3_BST
#define PGA_1_SC__CLK CYREG_SC3_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x08u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x08u
#define PGA_1_SC__CR0 CYREG_SC3_CR0
#define PGA_1_SC__CR1 CYREG_SC3_CR1
#define PGA_1_SC__CR2 CYREG_SC3_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x08u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x08u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x08u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x08u
#define PGA_1_SC__SW0 CYREG_SC3_SW0
#define PGA_1_SC__SW10 CYREG_SC3_SW10
#define PGA_1_SC__SW2 CYREG_SC3_SW2
#define PGA_1_SC__SW3 CYREG_SC3_SW3
#define PGA_1_SC__SW4 CYREG_SC3_SW4
#define PGA_1_SC__SW6 CYREG_SC3_SW6
#define PGA_1_SC__SW7 CYREG_SC3_SW7
#define PGA_1_SC__SW8 CYREG_SC3_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x08u

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC0_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x01u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x01u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC0_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC0_TST

/* VDAC8_2 */
#define VDAC8_2_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_2_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_2_viDAC8__D CYREG_DAC2_D
#define VDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_2_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_2_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_2_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_2_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_2_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_2_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_2_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_2_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_2_viDAC8__TST CYREG_DAC2_TST

/* p0_2 */
#define p0_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define p0_2__0__MASK 0x04u
#define p0_2__0__PC CYREG_PRT0_PC2
#define p0_2__0__PORT 0u
#define p0_2__0__SHIFT 2u
#define p0_2__AG CYREG_PRT0_AG
#define p0_2__AMUX CYREG_PRT0_AMUX
#define p0_2__BIE CYREG_PRT0_BIE
#define p0_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define p0_2__BYP CYREG_PRT0_BYP
#define p0_2__CTL CYREG_PRT0_CTL
#define p0_2__DM0 CYREG_PRT0_DM0
#define p0_2__DM1 CYREG_PRT0_DM1
#define p0_2__DM2 CYREG_PRT0_DM2
#define p0_2__DR CYREG_PRT0_DR
#define p0_2__INP_DIS CYREG_PRT0_INP_DIS
#define p0_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define p0_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define p0_2__LCD_EN CYREG_PRT0_LCD_EN
#define p0_2__MASK 0x04u
#define p0_2__PORT 0u
#define p0_2__PRT CYREG_PRT0_PRT
#define p0_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define p0_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define p0_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define p0_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define p0_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define p0_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define p0_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define p0_2__PS CYREG_PRT0_PS
#define p0_2__SHIFT 2u
#define p0_2__SLW CYREG_PRT0_SLW

/* p0_3 */
#define p0_3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define p0_3__0__MASK 0x08u
#define p0_3__0__PC CYREG_PRT0_PC3
#define p0_3__0__PORT 0u
#define p0_3__0__SHIFT 3u
#define p0_3__AG CYREG_PRT0_AG
#define p0_3__AMUX CYREG_PRT0_AMUX
#define p0_3__BIE CYREG_PRT0_BIE
#define p0_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define p0_3__BYP CYREG_PRT0_BYP
#define p0_3__CTL CYREG_PRT0_CTL
#define p0_3__DM0 CYREG_PRT0_DM0
#define p0_3__DM1 CYREG_PRT0_DM1
#define p0_3__DM2 CYREG_PRT0_DM2
#define p0_3__DR CYREG_PRT0_DR
#define p0_3__INP_DIS CYREG_PRT0_INP_DIS
#define p0_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define p0_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define p0_3__LCD_EN CYREG_PRT0_LCD_EN
#define p0_3__MASK 0x08u
#define p0_3__PORT 0u
#define p0_3__PRT CYREG_PRT0_PRT
#define p0_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define p0_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define p0_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define p0_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define p0_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define p0_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define p0_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define p0_3__PS CYREG_PRT0_PS
#define p0_3__SHIFT 3u
#define p0_3__SLW CYREG_PRT0_SLW

/* p0_4 */
#define p0_4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define p0_4__0__MASK 0x10u
#define p0_4__0__PC CYREG_PRT0_PC4
#define p0_4__0__PORT 0u
#define p0_4__0__SHIFT 4u
#define p0_4__AG CYREG_PRT0_AG
#define p0_4__AMUX CYREG_PRT0_AMUX
#define p0_4__BIE CYREG_PRT0_BIE
#define p0_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define p0_4__BYP CYREG_PRT0_BYP
#define p0_4__CTL CYREG_PRT0_CTL
#define p0_4__DM0 CYREG_PRT0_DM0
#define p0_4__DM1 CYREG_PRT0_DM1
#define p0_4__DM2 CYREG_PRT0_DM2
#define p0_4__DR CYREG_PRT0_DR
#define p0_4__INP_DIS CYREG_PRT0_INP_DIS
#define p0_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define p0_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define p0_4__LCD_EN CYREG_PRT0_LCD_EN
#define p0_4__MASK 0x10u
#define p0_4__PORT 0u
#define p0_4__PRT CYREG_PRT0_PRT
#define p0_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define p0_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define p0_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define p0_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define p0_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define p0_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define p0_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define p0_4__PS CYREG_PRT0_PS
#define p0_4__SHIFT 4u
#define p0_4__SLW CYREG_PRT0_SLW

/* p0_5 */
#define p0_5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define p0_5__0__MASK 0x20u
#define p0_5__0__PC CYREG_PRT0_PC5
#define p0_5__0__PORT 0u
#define p0_5__0__SHIFT 5u
#define p0_5__AG CYREG_PRT0_AG
#define p0_5__AMUX CYREG_PRT0_AMUX
#define p0_5__BIE CYREG_PRT0_BIE
#define p0_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define p0_5__BYP CYREG_PRT0_BYP
#define p0_5__CTL CYREG_PRT0_CTL
#define p0_5__DM0 CYREG_PRT0_DM0
#define p0_5__DM1 CYREG_PRT0_DM1
#define p0_5__DM2 CYREG_PRT0_DM2
#define p0_5__DR CYREG_PRT0_DR
#define p0_5__INP_DIS CYREG_PRT0_INP_DIS
#define p0_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define p0_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define p0_5__LCD_EN CYREG_PRT0_LCD_EN
#define p0_5__MASK 0x20u
#define p0_5__PORT 0u
#define p0_5__PRT CYREG_PRT0_PRT
#define p0_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define p0_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define p0_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define p0_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define p0_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define p0_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define p0_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define p0_5__PS CYREG_PRT0_PS
#define p0_5__SHIFT 5u
#define p0_5__SLW CYREG_PRT0_SLW

/* p3_0 */
#define p3_0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define p3_0__0__MASK 0x01u
#define p3_0__0__PC CYREG_PRT3_PC0
#define p3_0__0__PORT 3u
#define p3_0__0__SHIFT 0u
#define p3_0__AG CYREG_PRT3_AG
#define p3_0__AMUX CYREG_PRT3_AMUX
#define p3_0__BIE CYREG_PRT3_BIE
#define p3_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define p3_0__BYP CYREG_PRT3_BYP
#define p3_0__CTL CYREG_PRT3_CTL
#define p3_0__DM0 CYREG_PRT3_DM0
#define p3_0__DM1 CYREG_PRT3_DM1
#define p3_0__DM2 CYREG_PRT3_DM2
#define p3_0__DR CYREG_PRT3_DR
#define p3_0__INP_DIS CYREG_PRT3_INP_DIS
#define p3_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define p3_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define p3_0__LCD_EN CYREG_PRT3_LCD_EN
#define p3_0__MASK 0x01u
#define p3_0__PORT 3u
#define p3_0__PRT CYREG_PRT3_PRT
#define p3_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define p3_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define p3_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define p3_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define p3_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define p3_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define p3_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define p3_0__PS CYREG_PRT3_PS
#define p3_0__SHIFT 0u
#define p3_0__SLW CYREG_PRT3_SLW

/* p3_4 */
#define p3_4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define p3_4__0__MASK 0x10u
#define p3_4__0__PC CYREG_PRT3_PC4
#define p3_4__0__PORT 3u
#define p3_4__0__SHIFT 4u
#define p3_4__AG CYREG_PRT3_AG
#define p3_4__AMUX CYREG_PRT3_AMUX
#define p3_4__BIE CYREG_PRT3_BIE
#define p3_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define p3_4__BYP CYREG_PRT3_BYP
#define p3_4__CTL CYREG_PRT3_CTL
#define p3_4__DM0 CYREG_PRT3_DM0
#define p3_4__DM1 CYREG_PRT3_DM1
#define p3_4__DM2 CYREG_PRT3_DM2
#define p3_4__DR CYREG_PRT3_DR
#define p3_4__INP_DIS CYREG_PRT3_INP_DIS
#define p3_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define p3_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define p3_4__LCD_EN CYREG_PRT3_LCD_EN
#define p3_4__MASK 0x10u
#define p3_4__PORT 3u
#define p3_4__PRT CYREG_PRT3_PRT
#define p3_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define p3_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define p3_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define p3_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define p3_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define p3_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define p3_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define p3_4__PS CYREG_PRT3_PS
#define p3_4__SHIFT 4u
#define p3_4__SLW CYREG_PRT3_SLW

/* p3_5 */
#define p3_5__0__INTTYPE CYREG_PICU3_INTTYPE5
#define p3_5__0__MASK 0x20u
#define p3_5__0__PC CYREG_PRT3_PC5
#define p3_5__0__PORT 3u
#define p3_5__0__SHIFT 5u
#define p3_5__AG CYREG_PRT3_AG
#define p3_5__AMUX CYREG_PRT3_AMUX
#define p3_5__BIE CYREG_PRT3_BIE
#define p3_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define p3_5__BYP CYREG_PRT3_BYP
#define p3_5__CTL CYREG_PRT3_CTL
#define p3_5__DM0 CYREG_PRT3_DM0
#define p3_5__DM1 CYREG_PRT3_DM1
#define p3_5__DM2 CYREG_PRT3_DM2
#define p3_5__DR CYREG_PRT3_DR
#define p3_5__INP_DIS CYREG_PRT3_INP_DIS
#define p3_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define p3_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define p3_5__LCD_EN CYREG_PRT3_LCD_EN
#define p3_5__MASK 0x20u
#define p3_5__PORT 3u
#define p3_5__PRT CYREG_PRT3_PRT
#define p3_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define p3_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define p3_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define p3_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define p3_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define p3_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define p3_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define p3_5__PS CYREG_PRT3_PS
#define p3_5__SHIFT 5u
#define p3_5__SLW CYREG_PRT3_SLW

/* p3_7 */
#define p3_7__0__INTTYPE CYREG_PICU3_INTTYPE7
#define p3_7__0__MASK 0x80u
#define p3_7__0__PC CYREG_PRT3_PC7
#define p3_7__0__PORT 3u
#define p3_7__0__SHIFT 7u
#define p3_7__AG CYREG_PRT3_AG
#define p3_7__AMUX CYREG_PRT3_AMUX
#define p3_7__BIE CYREG_PRT3_BIE
#define p3_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define p3_7__BYP CYREG_PRT3_BYP
#define p3_7__CTL CYREG_PRT3_CTL
#define p3_7__DM0 CYREG_PRT3_DM0
#define p3_7__DM1 CYREG_PRT3_DM1
#define p3_7__DM2 CYREG_PRT3_DM2
#define p3_7__DR CYREG_PRT3_DR
#define p3_7__INP_DIS CYREG_PRT3_INP_DIS
#define p3_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define p3_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define p3_7__LCD_EN CYREG_PRT3_LCD_EN
#define p3_7__MASK 0x80u
#define p3_7__PORT 3u
#define p3_7__PRT CYREG_PRT3_PRT
#define p3_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define p3_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define p3_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define p3_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define p3_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define p3_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define p3_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define p3_7__PS CYREG_PRT3_PS
#define p3_7__SHIFT 7u
#define p3_7__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define autoVrefComparator_0__CLK CYREG_CMP2_CLK
#define autoVrefComparator_0__CMP_MASK 0x04u
#define autoVrefComparator_0__CMP_NUMBER 2u
#define autoVrefComparator_0__CR CYREG_CMP2_CR
#define autoVrefComparator_0__LUT__CR CYREG_LUT2_CR
#define autoVrefComparator_0__LUT__MSK CYREG_LUT_MSK
#define autoVrefComparator_0__LUT__MSK_MASK 0x04u
#define autoVrefComparator_0__LUT__MSK_SHIFT 2u
#define autoVrefComparator_0__LUT__MX CYREG_LUT2_MX
#define autoVrefComparator_0__LUT__SR CYREG_LUT_SR
#define autoVrefComparator_0__LUT__SR_MASK 0x04u
#define autoVrefComparator_0__LUT__SR_SHIFT 2u
#define autoVrefComparator_0__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define autoVrefComparator_0__PM_ACT_MSK 0x04u
#define autoVrefComparator_0__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define autoVrefComparator_0__PM_STBY_MSK 0x04u
#define autoVrefComparator_0__SW0 CYREG_CMP2_SW0
#define autoVrefComparator_0__SW2 CYREG_CMP2_SW2
#define autoVrefComparator_0__SW3 CYREG_CMP2_SW3
#define autoVrefComparator_0__SW4 CYREG_CMP2_SW4
#define autoVrefComparator_0__SW6 CYREG_CMP2_SW6
#define autoVrefComparator_0__TR0 CYREG_CMP2_TR0
#define autoVrefComparator_0__TR1 CYREG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define autoVrefComparator_0__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define autoVrefComparator_0__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define autoVrefComparator_0__WRK CYREG_CMP_WRK
#define autoVrefComparator_0__WRK_MASK 0x04u
#define autoVrefComparator_0__WRK_SHIFT 2u
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU0_INTTYPE0
#define Dedicated_Output__MASK 0x01u
#define Dedicated_Output__PC CYREG_PRT0_PC0
#define Dedicated_Output__PORT 0u
#define Dedicated_Output__SHIFT 0u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
