// Seed: 2623620361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wor id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output tri1 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  assign id_9 = -1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_8 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout reg id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  always id_3 <= 1 * 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4,
      id_4,
      id_6,
      id_4,
      id_6
  );
  logic [7:0][1 : 1] id_7, _id_8, id_9[1 : 1];
  assign id_6 = id_7[id_8 :-1'h0];
  logic id_10;
  ;
endmodule
