v 3
file . "v_ffd.vhd" "20220718222548.000" "20220718192551.097":
  entity ffd at 3( 14) + 0 on 15;
  architecture ffd_arq of ffd at 17( 285) + 0 on 16;
file . "clck_vga.vhd" "20220718222446.000" "20220718192556.782":
  entity clck_vga at 4( 125) + 0 on 17;
  architecture clck_vga_arq of clck_vga at 16( 339) + 0 on 18;
file . "clck_vga_tb.vhd" "20220718221834.000" "20220718192604.152":
  entity clck_vga_tb at 1( 0) + 0 on 19;
  architecture clck_vga_tb_arq of clck_vga_tb at 7( 78) + 0 on 20;
