$date
	Wed Jun  2 11:04:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! out [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$scope module insmem $end
$var wire 32 $ addr [31:0] $end
$var wire 1 # clk $end
$var reg 32 % out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011 %
b0 $
0#
b0 "
b10011 !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
b1000100110111 !
b1000100110111 %
1#
b100 "
b100 $
#6
0#
#7
1#
#8
0#
#9
1#
#10
b1000000000000010000000100010011 !
b1000000000000010000000100010011 %
0#
b1000 "
b1000 $
#11
1#
#12
0#
#13
1#
#14
0#
#15
b100011010000000000000001101111 !
b100011010000000000000001101111 %
1#
b1100 "
b1100 $
#16
0#
#17
1#
#18
0#
#19
1#
#20
b11111110000000010000000100010011 !
b11111110000000010000000100010011 %
0#
b10000 "
b10000 $
#21
1#
#22
0#
#23
1#
#24
0#
#25
b100010010111000100011 !
b100010010111000100011 %
1#
b10100 "
b10100 $
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
