<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_icache_data_ram_DFT</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_icache_data_ram_DFT'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_icache_data_ram_DFT')">kv_icache_data_ram_DFT</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod176.html#Toggle" > 60.69</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12959"  onclick="showContent('inst_tag_12959')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7</a></td>
<td class="s5 cl rt"> 58.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12959_Toggle" > 58.28</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12955"  onclick="showContent('inst_tag_12955')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3</a></td>
<td class="s5 cl rt"> 58.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12955_Toggle" > 58.97</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12958"  onclick="showContent('inst_tag_12958')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6</a></td>
<td class="s5 cl rt"> 58.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12958_Toggle" > 58.97</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12952"  onclick="showContent('inst_tag_12952')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0</a></td>
<td class="s5 cl rt"> 59.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12952_Toggle" > 59.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12954"  onclick="showContent('inst_tag_12954')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2</a></td>
<td class="s5 cl rt"> 59.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12954_Toggle" > 59.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12957"  onclick="showContent('inst_tag_12957')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5</a></td>
<td class="s5 cl rt"> 59.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12957_Toggle" > 59.66</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12953"  onclick="showContent('inst_tag_12953')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod176.html#inst_tag_12953_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod176.html#inst_tag_12956"  onclick="showContent('inst_tag_12956')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod176.html#inst_tag_12956_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12959'>
<hr>
<a name="inst_tag_12959"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12959" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12959_Toggle" > 58.28</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 64.21</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236146" id="tag_urg_inst_236146">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 74.52</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 67.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12955'>
<hr>
<a name="inst_tag_12955"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12955" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12955_Toggle" > 58.97</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.04</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 65.10</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236142" id="tag_urg_inst_236142">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 74.77</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 68.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12958'>
<hr>
<a name="inst_tag_12958"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12958" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12958_Toggle" > 58.97</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.04</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 65.10</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236145" id="tag_urg_inst_236145">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 74.77</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 68.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12952'>
<hr>
<a name="inst_tag_12952"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12952" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12952_Toggle" > 59.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.15</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 65.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236139" id="tag_urg_inst_236139">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 74.90</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 68.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12954'>
<hr>
<a name="inst_tag_12954"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12954" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12954_Toggle" > 59.31</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.15</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 65.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236141" id="tag_urg_inst_236141">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 74.90</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 68.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12957'>
<hr>
<a name="inst_tag_12957"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12957" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod176.html#inst_tag_12957_Toggle" > 59.66</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.26</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 66.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236144" id="tag_urg_inst_236144">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 75.02</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 69.04</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12953'>
<hr>
<a name="inst_tag_12953"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12953" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod176.html#inst_tag_12953_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.37</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 66.44</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236140" id="tag_urg_inst_236140">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 75.15</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 69.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12956'>
<hr>
<a name="inst_tag_12956"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_12956" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod176.html#inst_tag_12956_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.37</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 66.44</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3199.html#inst_tag_239681" >u_kv_core_top0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3165.html#inst_tag_236143" id="tag_urg_inst_236143">vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11</a></td>
<td class="s7 cl rt"> 75.15</td>
<td class="s8 cl rt"> 84.62</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 69.54</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_icache_data_ram_DFT'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod176.html" >kv_icache_data_ram_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">13</td>
<td class="rt">48.15 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">176</td>
<td class="rt">60.69 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">13</td>
<td class="rt">48.15 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">176</td>
<td class="rt">60.69 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12959'>
<a name="inst_tag_12959_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12959" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">169</td>
<td class="rt">58.28 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">83</td>
<td class="rt">57.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">169</td>
<td class="rt">58.28 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">83</td>
<td class="rt">57.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[10:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[26:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[29:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12955'>
<a name="inst_tag_12955_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12955" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">171</td>
<td class="rt">58.97 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">171</td>
<td class="rt">58.97 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[29:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12958'>
<a name="inst_tag_12958_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12958" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">171</td>
<td class="rt">58.97 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">171</td>
<td class="rt">58.97 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[9:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[24:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12952'>
<a name="inst_tag_12952_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12952" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">172</td>
<td class="rt">59.31 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">87</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">172</td>
<td class="rt">59.31 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">87</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12954'>
<a name="inst_tag_12954_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12954" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">172</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">172</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12957'>
<a name="inst_tag_12957_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12957" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">173</td>
<td class="rt">59.66 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">173</td>
<td class="rt">59.66 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">85</td>
<td class="rt">58.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[18:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12953'>
<a name="inst_tag_12953_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12953" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">174</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">87</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">87</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">174</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">87</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">87</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[24:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[25]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12956'>
<a name="inst_tag_12956_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod176.html#inst_tag_12956" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.u_icache_data_ram4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">174</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">12</td>
<td class="rt">44.44 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">290</td>
<td class="rt">174</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">86</td>
<td class="rt">59.31 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">88</td>
<td class="rt">60.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_T_RWM_capt_smpr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mpr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_addr_sh_bus[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_1024x32_4ww2x_m_shc_1_int_top_11_tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dti_1pr_rwm[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_rdata[31:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icache_data_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_addr[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>icache_data_ctrl_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12952">
    <li>
      <a href="#inst_tag_12952_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12953">
    <li>
      <a href="#inst_tag_12953_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12954">
    <li>
      <a href="#inst_tag_12954_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12955">
    <li>
      <a href="#inst_tag_12955_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12956">
    <li>
      <a href="#inst_tag_12956_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12957">
    <li>
      <a href="#inst_tag_12957_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12958">
    <li>
      <a href="#inst_tag_12958_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_12959">
    <li>
      <a href="#inst_tag_12959_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_kv_icache_data_ram_DFT">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
