Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 4106a9aeaa9a4f2db615d763b1d00134 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/usb_rx_phy.v" Line 76. Module usb_rx_phy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/sync_fifo.v" Line 42. Module sync_fifo(D=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/generic_dpram.v" Line 99. Module generic_dpram(aw=6,dw=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_core.v" Line 43. Module uart_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_cfg.v" Line 44. Module uart_cfg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 192. Module generic_register(WD=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 144. Module stat_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 144. Module stat_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 144. Module stat_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 192. Module generic_register(WD=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/clk_ctl.v" Line 53. Module clk_ctl(WD=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_txfsm.v" Line 47. Module uart_txfsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_rxfsm.v" Line 46. Module uart_rxfsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/test_control.v" Line 2. Module test_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/usb_rx_phy.v" Line 76. Module usb_rx_phy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/sync_fifo.v" Line 42. Module sync_fifo(D=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/generic_dpram.v" Line 99. Module generic_dpram(aw=6,dw=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_core.v" Line 43. Module uart_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_cfg.v" Line 44. Module uart_cfg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 192. Module generic_register(WD=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 144. Module stat_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 144. Module stat_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 144. Module stat_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 192. Module generic_register(WD=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/registers.v" Line 50. Module bit_register(RESET_DEFAULT=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/clk_ctl.v" Line 53. Module clk_ctl(WD=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_txfsm.v" Line 47. Module uart_txfsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/uart_rxfsm.v" Line 46. Module uart_rxfsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/double_sync_low.v" Line 48. Module double_sync_low doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/inzz-master/project_1/project_1.srcs/sources_1/imports/verilog/test_control.v" Line 2. Module test_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.usb_tx_phy
Compiling module xil_defaultlib.usb_rx_phy
Compiling module xil_defaultlib.usb_phy
Compiling module xil_defaultlib.usb1_utmi_if
Compiling module xil_defaultlib.usb1_crc5
Compiling module xil_defaultlib.usb1_crc16
Compiling module xil_defaultlib.usb1_pd
Compiling module xil_defaultlib.usb1_pa
Compiling module xil_defaultlib.usb1_fifo2
Compiling module xil_defaultlib.usb1_idma
Compiling module xil_defaultlib.usb1_pe
Compiling module xil_defaultlib.usb1_pl
Compiling module xil_defaultlib.usb1_ctrl
Compiling module xil_defaultlib.usb1_rom1
Compiling module xil_defaultlib.sync_fifo(D=8)
Compiling module xil_defaultlib.generic_dpram(aw=6,dw=8)
Compiling module xil_defaultlib.generic_fifo_sc_a(aw=6,n=0)
Compiling module xil_defaultlib.usb1_core
Compiling module xil_defaultlib.bit_register(RESET_DEFAULT=1'b0)
Compiling module xil_defaultlib.generic_register(WD=5)
Compiling module xil_defaultlib.stat_register
Compiling module xil_defaultlib.generic_register(WD=12)
Compiling module xil_defaultlib.uart_cfg
Compiling module xil_defaultlib.clk_ctl(WD=11)
Compiling module xil_defaultlib.uart_txfsm
Compiling module xil_defaultlib.uart_rxfsm
Compiling module xil_defaultlib.async_fifo(W=8'b01000,DP=8'b0100...
Compiling module xil_defaultlib.double_sync_low
Compiling module xil_defaultlib.uart_core_default
Compiling module xil_defaultlib.usb_apb
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.usb_bfm_encoder
Compiling module xil_defaultlib.usb_bfm_decoder
Compiling module xil_defaultlib.usb_bfm_clk_switch
Compiling module xil_defaultlib.usb_bfm_nrzi2nrz
Compiling module xil_defaultlib.usb_bfm_ph_detect
Compiling module xil_defaultlib.usb_bfm_pulse_puller
Compiling module xil_defaultlib.usb_bfm_dpll
Compiling module xil_defaultlib.host_usb_bfm
Compiling module xil_defaultlib.usb_agent
Compiling module xil_defaultlib.uart_agent
Compiling module xil_defaultlib.test_control
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
