Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 18 20:21:56 2019
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
| Design       : main_interconnect
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      4 |            2 |
|      6 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           13 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|               Clock Signal              |            Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                    |                                    |                                |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[0]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[6]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[1]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[5]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/TX_i_1_n_0         |                                |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[4]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[2]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[7]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_valid1_out      |                                |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[3]_i_1_n_0 | UART_RS232_inst/p_0_in         |                1 |              1 |
|  inst/clk_intern                        |                                    |                                |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_I[2]_i_1_n_0    | UART_RS232_inst/p_0_in         |                2 |              4 |
|  inst/CLK                               | UART_RS232_inst/tx_nState[2]       | UART_RS232_inst/tx_pulled_data |                1 |              4 |
|  inst/CLK                               |                                    | UART_RS232_inst/p_0_in         |                2 |              6 |
|  inst/CLK                               | UART_RS232_inst/tx_pulled_data     |                                |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                    |                                    | inst/clk_intern                |                3 |             12 |
|  inst/CLK                               |                                    |                                |                5 |             17 |
|  Audio_PWM_module_0/intern_pwm_clk_BUFG |                                    |                                |                6 |             24 |
+-----------------------------------------+------------------------------------+--------------------------------+------------------+----------------+


