{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666027568985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666027568985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 02:26:08 2022 " "Processing started: Tue Oct 18 02:26:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666027568985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027568985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx_96_tx -c rx_96_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx_96_tx -c rx_96_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027568985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666027569184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666027569184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027574638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027574638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_uart_tx_96.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_uart_tx_96.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_tx_96 " "Found entity 1: fp32_uart_tx_96" {  } { { "fp32_uart_tx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_tx_96.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027574641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027574641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fp32_uart_rx_96.sv(42) " "Verilog HDL information at fp32_uart_rx_96.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "fp32_uart_rx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_rx_96.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666027574642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_uart_rx_96.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_uart_rx_96.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_rx " "Found entity 1: fp32_uart_rx" {  } { { "fp32_uart_rx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_rx_96.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027574642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027574642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_posedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_posedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detector " "Found entity 1: posedge_detector" {  } { { "fp32_posedge_detector.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_posedge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666027574643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027574643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666027574722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_rx fp32_uart_rx:My_UART_Rx " "Elaborating entity \"fp32_uart_rx\" for hierarchy \"fp32_uart_rx:My_UART_Rx\"" {  } { { "top.sv" "My_UART_Rx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027574723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp32_uart_rx_96.sv(35) " "Verilog HDL assignment warning at fp32_uart_rx_96.sv(35): truncated value with size 32 to match size of target (7)" {  } { { "fp32_uart_rx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_rx_96.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027574726 "|top|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp32_uart_rx_96.sv(102) " "Verilog HDL assignment warning at fp32_uart_rx_96.sv(102): truncated value with size 32 to match size of target (7)" {  } { { "fp32_uart_rx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_rx_96.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027574726 "|top|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp32_uart_rx_96.sv(108) " "Verilog HDL assignment warning at fp32_uart_rx_96.sv(108): truncated value with size 32 to match size of target (7)" {  } { { "fp32_uart_rx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_rx_96.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666027574726 "|top|fp32_uart_rx:My_UART_Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_tx_96 fp32_uart_tx_96:My_UART_Tx_96 " "Elaborating entity \"fp32_uart_tx_96\" for hierarchy \"fp32_uart_tx_96:My_UART_Tx_96\"" {  } { { "top.sv" "My_UART_Tx_96" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027574726 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_READY_O fp32_uart_tx_96.sv(12) " "Output port \"TX_READY_O\" at fp32_uart_tx_96.sv(12) has no driver" {  } { { "fp32_uart_tx_96.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_tx_96.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666027574776 "|top|fp32_uart_tx_96:My_UART_Tx_96"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detector fp32_uart_tx_96:My_UART_Tx_96\|posedge_detector:My_posedge_detector " "Elaborating entity \"posedge_detector\" for hierarchy \"fp32_uart_tx_96:My_UART_Tx_96\|posedge_detector:My_posedge_detector\"" {  } { { "fp32_uart_tx_96.sv" "My_posedge_detector" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_tx_96.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027575212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666027575882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666027576197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/output_files/rx_96_tx.map.smsg " "Generated suppressed messages file D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/output_files/rx_96_tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027576248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666027576324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666027576324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666027576405 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666027576405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666027576405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666027576405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666027576425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 02:26:16 2022 " "Processing ended: Tue Oct 18 02:26:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666027576425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666027576425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666027576425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666027576425 ""}
