<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="robots" content="index, archive" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="description" content="Master x86 assembly optimization: CPU pipelines, branch prediction, cache optimization, instruction scheduling, SIMD vectorization, and profiling with perf and VTune." />
    <meta name="author" content="Wasil Zafar" />
    <meta name="keywords" content="Assembly Optimization, CPU Pipeline, Branch Prediction, Cache Optimization, SIMD, Instruction Scheduling, perf, VTune" />
    <meta property="og:title" content="x86 Assembly Series Part 22: Performance & Optimization" />
    <meta property="og:description" content="Profile and optimize x86 assembly code for maximum performance." />
    <meta property="og:type" content="article" />
    <meta property="article:published_time" content="2026-02-06" />
    <meta property="article:author" content="Wasil Zafar" />
    <meta property="article:section" content="Technology" />
    
    <title>x86 Assembly Series Part 22: Performance & Optimization - Wasil Zafar</title>

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />
    <link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;600;700&family=Poppins:wght@300;400;500;600;700&display=swap" rel="stylesheet" />
    <link rel="stylesheet" href="../../../css/main.css" type="text/css" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" id="prism-theme" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.css" />
    <link rel="apple-touch-icon" sizes="180x180" href="../../../images/favicon_io/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="../../../images/favicon_io/favicon-32x32.png">
    <link rel="manifest" href="../../../images/favicon_io/site.webmanifest">

    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('consent', 'default', { 'ad_storage': 'denied', 'ad_user_data': 'denied', 'ad_personalization': 'denied', 'analytics_storage': 'denied', 'region': ['AT','BE','BG','HR','CY','CZ','DK','EE','FI','FR','DE','GR','HU','IE','IT','LV','LT','LU','MT','NL','PL','PT','RO','SK','SI','ES','SE'] });
        gtag('consent', 'default', { 'ad_storage': 'granted', 'ad_user_data': 'granted', 'ad_personalization': 'granted', 'analytics_storage': 'granted' });
    </script>
    <script>(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src='https://www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);})(window,document,'script','dataLayer','GTM-PBS8M2JR');</script>
</head>
<body>
    <noscript><iframe src="https://www.googletagmanager.com/ns.html?id=GTM-PBS8M2JR" height="0" width="0" style="display:none;visibility:hidden"></iframe></noscript>

    <nav class="navbar navbar-expand-lg navbar-dark bg-dark shadow-sm">
        <div class="container-fluid">
            <a class="navbar-brand fw-bold" href="/"><span class="gradient-text">Wasil Zafar</span></a>
            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarNav"><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarNav">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="/">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#about">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#skills">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#certifications">Certifications</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#interests">Interests</a></li>
                </ul>
            </div>
        </div>
    </nav>

    <section class="blog-hero">
        <div class="container py-5">
            <div class="blog-header">
                <a href="/pages/categories/technology.html" class="back-link"><i class="fas fa-arrow-left me-2"></i>Back to Technology</a>
                <h1 class="display-4 fw-bold mb-3">x86 Assembly Series Part 22: Performance & Optimization</h1>
                <div class="blog-meta">
                    <span><i class="fas fa-calendar me-2"></i>February 6, 2026</span>
                    <span><i class="fas fa-user me-2"></i>Wasil Zafar</span>
                    <span class="reading-time"><i class="fas fa-clock me-1"></i>40 min read</span>
                    <button onclick="window.print()" class="print-btn"><i class="fas fa-print"></i> Print</button>
                </div>
                <p class="lead">Master assembly optimization techniques: CPU pipeline mechanics, branch prediction, cache-friendly code, instruction scheduling, SIMD vectorization, and profiling with perf/VTune.</p>
            </div>
        </div>
    </section>

    <button class="toc-toggle-btn" onclick="openNav()" title="Table of Contents"><i class="fas fa-list"></i></button>

    <div id="tocSidenav" class="sidenav-toc">
        <div class="toc-header">
            <h3><i class="fas fa-list me-2"></i>Table of Contents</h3>
            <button class="closebtn" onclick="closeNav()">&times;</button>
        </div>
        <ol>
            <li><a href="#pipeline" onclick="closeNav()">CPU Pipeline</a></li>
            <li><a href="#branch" onclick="closeNav()">Branch Prediction</a></li>
            <li><a href="#cache" onclick="closeNav()">Cache Optimization</a></li>
            <li><a href="#scheduling" onclick="closeNav()">Instruction Scheduling</a></li>
            <li><a href="#simd-opt" onclick="closeNav()">SIMD Optimization</a></li>
            <li><a href="#profiling" onclick="closeNav()">Profiling Tools</a></li>
        </ol>
    </div>
    <div id="tocOverlay" class="sidenav-overlay" onclick="closeNav()"></div>

    <section class="py-5">
        <div class="container">
            <div class="row">
                <div class="col-lg-8 mx-auto">

                <div id="pipeline" class="blog-content">
                    <h2><i class="fas fa-stream me-2 text-teal"></i>CPU Pipeline</h2>
                    
                    <div class="highlight-box">
                        <i class="fas fa-tachometer-alt me-2"></i>
                        Modern CPUs execute instructions through multiple pipeline stages. Understanding the pipeline helps you write code that keeps it flowing without stalls.
                    </div>

                    <div class="experiment-card">
                        <h4><i class="fas fa-map-signs me-2"></i>Complete Series Navigation</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">25-Part Series</span>
                            <span class="badge bg-crimson">x86 Assembly Mastery</span>
                        </div>
                        <div class="content">
                            <p><strong>Foundation & Environment Setup</strong></p>
                            <ol start="0">
                                <li><a href="asm-part00-environment-setup.html">Development Environment, Tooling & Workflow</a></li>
                                <li><a href="asm-part01-fundamentals.html">Assembly Language Fundamentals & Toolchain Setup</a></li>
                                <li><a href="asm-part02-cpu-architecture.html">x86 CPU Architecture Overview</a></li>
                                <li><a href="asm-part03-registers.html">Registers – Complete Deep Dive</a></li>
                                <li><a href="asm-part04-instruction-encoding.html">Instruction Encoding & Binary Layout</a></li>
                            </ol>
                            <p class="mt-3"><strong>Assemblers, Syntax & Memory</strong></p>
                            <ol start="5">
                                <li><a href="asm-part05-nasm.html">NASM Syntax, Directives & Macros</a></li>
                                <li><a href="asm-part06-masm.html">Complete Assembler Comparison</a></li>
                                <li><a href="asm-part07-memory-addressing.html">Memory Addressing Modes</a></li>
                            </ol>
                            <p class="mt-3"><strong>Control Flow, Stack & Computation</strong></p>
                            <ol start="8">
                                <li><a href="asm-part08-stack-calling.html">Stack Internals & Calling Conventions</a></li>
                                <li><a href="asm-part09-control-flow.html">Control Flow & Procedures</a></li>
                                <li><a href="asm-part10-arithmetic.html">Integer, Bitwise & Arithmetic Operations</a></li>
                            </ol>
                            <p class="mt-3"><strong>Floating Point, SIMD & Performance</strong></p>
                            <ol start="11">
                                <li><a href="asm-part11-floating-point.html">Floating Point & SIMD Foundations</a></li>
                                <li><a href="asm-part12-simd.html">SIMD, Vectorization & Performance</a></li>
                            </ol>
                            <p class="mt-3"><strong>OS Interaction & Debugging</strong></p>
                            <ol start="13">
                                <li><a href="asm-part13-syscalls-interrupts.html">System Calls, Interrupts & Privilege Transitions</a></li>
                                <li><a href="asm-part14-debugging.html">Debugging & Reverse Engineering</a></li>
                                <li><a href="asm-part15-linking.html">Linking, Relocation & Loader Behavior</a></li>
                            </ol>
                            <p class="mt-3"><strong>Advanced Architecture & Interoperability</strong></p>
                            <ol start="16">
                                <li><a href="asm-part16-long-mode.html">x86-64 Long Mode & Advanced Features</a></li>
                                <li><a href="asm-part17-c-interop.html">Assembly + C/C++ Interoperability</a></li>
                                <li><a href="asm-part18-security.html">Memory Protection & Security Concepts</a></li>
                            </ol>
                            <p class="mt-3"><strong>Bare Metal, Kernel & Virtualization</strong></p>
                            <ol start="19">
                                <li><a href="asm-part19-bootloader.html">Bootloaders & Bare-Metal Programming</a></li>
                                <li><a href="asm-part20-kernel.html">Kernel-Level Assembly</a></li>
                                <li><a href="asm-part21-qemu.html">Complete Emulator & Simulator Guide</a></li>
                            </ol>
                            <p class="mt-3"><strong>CPU Microarchitecture & Optimization</strong></p>
                            <ol start="22">
                                <li><strong>Advanced Optimization & CPU Internals (This Guide)</strong></li>
                            </ol>
                            <p class="mt-3"><strong>Real-World Application & Mastery</strong></p>
                            <ol start="23">
                                <li><a href="asm-part23-projects.html">Real-World Assembly Projects</a></li>
                                <li><a href="asm-part24-capstone.html">Assembly Mastery Capstone</a></li>
                            </ol>
                        </div>
                    </div>

                    <div class="experiment-card">
                        <div class="card-meta mb-2"><span class="badge bg-teal text-white">Reference</span></div>
                        <h4>Pipeline Hazards</h4>
                        <pre><code class="language-bash">Hazard Type     Description                 Solution
Data Hazard     Instruction waits for       Register renaming,
                result from previous        out-of-order exec
Control         Branch misprediction        Branch prediction
Hazard          causes pipeline flush
Structural      Resource conflict           Multi-port ALUs</code></pre>
                    </div>
                </div>

                <div id="branch" class="blog-content mt-5">
                    <h2><i class="fas fa-code-branch me-2 text-teal"></i>Branch Prediction</h2>
                    
                    <pre><code class="language-nasm">; Poor: Unpredictable branch
cmp rax, rbx
jg .greater         ; 50/50 branch hard to predict

; Better: Use conditional move (no branch)
cmp rax, rbx
cmovg rcx, rdx      ; No branch, no misprediction

; Unroll loops to reduce branches
; Instead of:
.loop:
    add rax, [rsi]
    add rsi, 8
    dec rcx
    jnz .loop

; Unroll 4x:
.loop_unrolled:
    add rax, [rsi]
    add rax, [rsi+8]
    add rax, [rsi+16]
    add rax, [rsi+24]
    add rsi, 32
    sub rcx, 4
    jnz .loop_unrolled</code></pre>
                </div>

                <div id="cache" class="blog-content mt-5">
                    <h2><i class="fas fa-memory me-2 text-teal"></i>Cache Optimization</h2>
                    
                    <p>The memory hierarchy is a pyramid: small/fast at the top (registers), large/slow at the bottom (RAM). Cache misses are the #1 performance killer in modern code.</p>
                    
<pre><code class="language-plaintext">Memory Hierarchy (typical latency):

┌─────────────────┐
│   Registers    │  ~1 cycle     (hundreds of bytes)
├─────────────────┤
│      L1       │  ~4 cycles    (32-64 KB per core)
├─────────────────┤
│      L2       │  ~12 cycles   (256 KB - 1 MB per core)
├─────────────────┤
│      L3       │  ~40 cycles   (8-64 MB shared)
├─────────────────┤
│     RAM       │  ~200 cycles  (GB-TB)
└─────────────────┘</code></pre>

                    <h3>Cache Line Fundamentals</h3>
                    <div class="highlight-box">
                        <i class="fas fa-info-circle me-2"></i>
                        <strong>Key Concept:</strong> Memory is loaded in 64-byte chunks called cache lines. Access one byte, and the CPU fetches the entire 64-byte line. Sequential access patterns are fast; random access is slow.
                    </div>

<pre><code class="language-nasm">; BAD: Stride-1024 access (cache thrashing)
mov rsi, array
mov rcx, 1024
.bad_loop:
    add eax, [rsi]          ; Load from different cache lines
    add rsi, 1024           ; Huge stride = cache miss every time!
    dec rcx
    jnz .bad_loop

; GOOD: Sequential access (cache-friendly)
mov rsi, array
mov rcx, 1024
.good_loop:
    add eax, [rsi]          ; Sequential: same cache line hit
    add rsi, 4              ; Small stride = ~16 hits per line
    dec rcx
    jnz .good_loop</code></pre>

                    <h3>Software Prefetching</h3>
<pre><code class="language-nasm">; Prefetch data before it's needed
; Hides memory latency behind computation

process_array:
    mov rcx, array_size
    lea rsi, [array]
    
.loop:
    ; Prefetch data 256 bytes ahead
    prefetcht0 [rsi + 256]  ; T0 = all cache levels
    
    ; Process current data (while prefetch completes)
    movdqa xmm0, [rsi]
    ; ... process xmm0 ...
    movdqa [rsi], xmm0
    
    add rsi, 16
    sub rcx, 4              ; 4 floats per iteration
    jnz .loop
    ret

; Prefetch variants:
; prefetcht0 - Fetch to all cache levels
; prefetcht1 - Fetch to L2 and higher
; prefetcht2 - Fetch to L3 and higher
; prefetchnta - Non-temporal (minimize cache pollution)</code></pre>

                    <h3>Data Layout for Cache Efficiency</h3>
<pre><code class="language-plaintext">Array of Structures (AoS) - Poor for SIMD, mixed cache usage:
┌────────────────────────────────────────────────────┐
│ x0 y0 z0 | x1 y1 z1 | x2 y2 z2 | x3 y3 z3 | ... │
└────────────────────────────────────────────────────┘

Structure of Arrays (SoA) - Great for SIMD, efficient cache:
┌────────────────────────────────────────────────────┐
│ x0 x1 x2 x3 x4 x5 x6 x7 ... (all X values)       │
├────────────────────────────────────────────────────┤
│ y0 y1 y2 y3 y4 y5 y6 y7 ... (all Y values)       │
├────────────────────────────────────────────────────┤
│ z0 z1 z2 z3 z4 z5 z6 z7 ... (all Z values)       │
└────────────────────────────────────────────────────┘
SoA lets you load 4/8/16 X values into one SIMD register!</code></pre>
                </div>

                <div id="scheduling" class="blog-content mt-5">
                    <h2><i class="fas fa-clock me-2 text-teal"></i>Instruction Scheduling</h2>
                    
                    <p>Modern CPUs execute multiple instructions simultaneously. Understanding latency and throughput helps you write code that keeps all execution units busy.</p>
                    
                    <h3>Key Concepts</h3>
                    <div class="table-responsive">
                        <table class="table table-bordered">
                            <thead class="table-dark">
                                <tr><th>Term</th><th>Definition</th><th>Example</th></tr>
                            </thead>
                            <tbody>
                                <tr><td><strong>Latency</strong></td><td>Cycles until result is usable</td><td><code>mulsd</code>: 5 cycles</td></tr>
                                <tr><td><strong>Throughput</strong></td><td>Instructions per cycle (IPC)</td><td><code>addsd</code>: 2 per cycle</td></tr>
                                <tr><td><strong>Dependency Chain</strong></td><td>Instructions that depend on earlier results</td><td><code>add rax,rbx; mul rax</code></td></tr>
                            </tbody>
                        </table>
                    </div>

                    <h3>Breaking Dependency Chains</h3>
<pre><code class="language-nasm">; BAD: Serial dependency chain (limited by latency)
mov rax, 0
.slow_sum:
    add rax, [rsi]          ; Each ADD waits for previous result
    add rsi, 8              ; 1 ADD retired per cycle
    dec rcx
    jnz .slow_sum

; GOOD: Parallel accumulators (exploit throughput)
xor eax, eax
xor ebx, ebx
xor r8d, r8d
xor r9d, r9d
.fast_sum:
    add rax, [rsi]          ; 4 independent chains
    add rbx, [rsi+8]        ; CPU executes in parallel
    add r8,  [rsi+16]       ; ~4 ADDs retired per cycle!
    add r9,  [rsi+24]
    add rsi, 32
    sub rcx, 4
    jnz .fast_sum

    add rax, rbx            ; Combine at the end
    add r8, r9
    add rax, r8</code></pre>

                    <h3>Instruction Latency Reference</h3>
                    <div class="table-responsive">
                        <table class="table table-bordered table-sm">
                            <thead class="table-dark">
                                <tr><th>Instruction</th><th>Latency (cycles)</th><th>Throughput (per cycle)</th></tr>
                            </thead>
                            <tbody>
                                <tr><td><code>add/sub</code></td><td>1</td><td>4</td></tr>
                                <tr><td><code>imul r64, r64</code></td><td>3</td><td>1</td></tr>
                                <tr><td><code>div r64</code></td><td>35-90</td><td>1/~30</td></tr>
                                <tr><td><code>addsd</code></td><td>4</td><td>2</td></tr>
                                <tr><td><code>mulsd</code></td><td>5</td><td>2</td></tr>
                                <tr><td><code>divsd</code></td><td>14</td><td>1/4</td></tr>
                                <tr><td><code>vaddps ymm</code></td><td>4</td><td>2</td></tr>
                                <tr><td><code>vmulps ymm</code></td><td>5</td><td>2</td></tr>
                                <tr><td>L1 cache load</td><td>4</td><td>2</td></tr>
                                <tr><td>L2 cache load</td><td>12</td><td>1/2</td></tr>
                            </tbody>
                        </table>
                    </div>

                    <div class="highlight-box">
                        <i class="fas fa-lightbulb me-2"></i>
                        <strong>Rule of Thumb:</strong> If your loop body has N cycles of latency, use N parallel accumulators to fully utilize throughput. For 5-cycle <code>mulsd</code>, use 5 independent multiply chains.
                    </div>
                </div>

                <div id="simd-opt" class="blog-content mt-5">
                    <h2><i class="fas fa-vector-square me-2 text-teal"></i>SIMD Optimization</h2>
                    
                    <p>SIMD (Single Instruction, Multiple Data) processes multiple elements in parallel. A single AVX instruction can perform 8 float operations simultaneously.</p>
                    
                    <h3>Vectorization Strategy</h3>
<pre><code class="language-plaintext">Vectorization Checklist:

1. ☐ Identify the hot loop (profiler shows high cycle count)
2. ☐ Check data alignment (16/32/64-byte for SSE/AVX/AVX-512)
3. ☐ Ensure no loop-carried dependencies (each iteration independent)
4. ☐ Convert branching to masks (avoid jumps in SIMD loops)
5. ☐ Handle remainder elements (when count not divisible by width)</code></pre>

                    <h3>Scalar to SIMD Conversion</h3>
<pre><code class="language-nasm">; SCALAR: Process one float at a time
scalar_add:
    mov rcx, count
.loop:
    movss xmm0, [rdi]       ; Load 1 float
    addss xmm0, [rsi]       ; Add 1 float
    movss [rdi], xmm0       ; Store 1 float
    add rdi, 4
    add rsi, 4
    dec rcx
    jnz .loop
    ret

; SSE: Process 4 floats at a time (4x speedup potential)
sse_add:
    mov rcx, count
    shr rcx, 2              ; count / 4
.sse_loop:
    movaps xmm0, [rdi]      ; Load 4 floats
    addps xmm0, [rsi]       ; Add 4 floats in parallel
    movaps [rdi], xmm0      ; Store 4 floats
    add rdi, 16
    add rsi, 16
    dec rcx
    jnz .sse_loop
    ; Handle remainder...
    ret

; AVX: Process 8 floats at a time (8x speedup potential)
avx_add:
    mov rcx, count
    shr rcx, 3              ; count / 8
.avx_loop:
    vmovaps ymm0, [rdi]     ; Load 8 floats
    vaddps ymm0, ymm0, [rsi] ; Add 8 floats
    vmovaps [rdi], ymm0     ; Store 8 floats
    add rdi, 32
    add rsi, 32
    dec rcx
    jnz .avx_loop
    vzeroupper              ; Clear upper YMM bits (SSE transition)
    ret</code></pre>

                    <h3>Handling Branches with Masks</h3>
<pre><code class="language-nasm">; Scalar: if (a[i] > 0) b[i] = sqrt(a[i])
scalar_conditional:
    movss xmm0, [rdi]       ; Load a[i]
    xorps xmm1, xmm1        ; 0.0
    comiss xmm0, xmm1       ; Compare a[i] > 0
    jbe .skip
    sqrtss xmm0, xmm0       ; sqrt(a[i])
    movss [rsi], xmm0       ; Store to b[i]
.skip:
    ; ... branches are slow in SIMD

; SIMD: Use blend/mask instead of branches
simd_conditional:
    vmovaps ymm0, [rdi]     ; Load 8 floats
    vxorps ymm1, ymm1, ymm1 ; 0.0
    vcmpps ymm2, ymm0, ymm1, 14 ; Compare a > 0 (mask)
    vsqrtps ymm3, ymm0      ; sqrt(a) for all
    vblendvps ymm4, ymm1, ymm3, ymm2  ; Select: mask ? sqrt : 0
    vmovaps [rsi], ymm4     ; Store result
    ; No branches! All 8 elements processed in parallel</code></pre>

                    <div class="experiment-card">
                        <div class="experiment-meta">
                            <span class="badge bg-primary">Exercise</span>
                        </div>
                        <div class="experiment-content">
                            <h4>SIMD Dot Product</h4>
                            <p>Implement a vectorized dot product of two float arrays:</p>
<pre><code class="language-c">// Compute: sum(a[i] * b[i]) for i = 0 to n-1
float dot_product(float* a, float* b, int n);</code></pre>
                            <p><em>Hint: Use <code>vmulps</code> for parallel multiply, <code>vhaddps</code> for horizontal add, or accumulate with <code>vaddps</code> and reduce at the end.</em></p>
                        </div>
                    </div>
                </div>

                <div id="profiling" class="blog-content mt-5">
                    <h2><i class="fas fa-chart-line me-2 text-teal"></i>Profiling Tools</h2>
                    
                    <pre><code class="language-bash"># Linux perf - CPU performance counters
perf stat ./program
perf record ./program
perf report

# Key metrics
perf stat -e cycles,instructions,cache-misses ./program

# Sample output:
#   1,234,567,890   cycles
#     987,654,321   instructions   #  0.80 IPC
#          12,345   cache-misses   #  0.01%</code></pre>
                </div>

                <div class="blog-content mt-5">
                    <div class="related-posts">
                        <h3><i class="fas fa-book-reader me-2"></i>Continue the Series</h3>
                        <div class="related-post-item">
                            <h5 class="mb-2">Part 21: Complete Emulator & Simulator Guide</h5>
                            <p class="text-muted small mb-2">Test code in virtual environments.</p>
                            <a href="asm-part21-qemu.html" class="text-decoration-none">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                        </div>
                        <div class="related-post-item">
                            <h5 class="mb-2">Part 23: Practical Projects</h5>
                            <p class="text-muted small mb-2">Apply skills to real-world projects.</p>
                            <a href="asm-part23-projects.html" class="text-decoration-none">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                        </div>
                        <div class="related-post-item">
                            <h5 class="mb-2">Part 12: SIMD Programming</h5>
                            <p class="text-muted small mb-2">SSE/AVX fundamentals for optimization.</p>
                            <a href="asm-part12-simd.html" class="text-decoration-none">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                        </div>
                    </div>
                </div>

                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer id="social-media" class="bg-dark text-light py-5">
        <div class="container py-5">
            <div class="row mb-4">
                <div class="col-lg-6 mb-4 mb-lg-0">
                    <h5 class="fw-bold mb-3">Let's Connect</h5>
                    <p class="text-light">
                        I'm always interested in sharing content about my interests on different topics. Read disclaimer and feel free to share further.
                    </p>
                </div>
                <div class="col-lg-6">
                    <h5 class="fw-bold mb-3">Follow Me</h5>
                    <div class="social-links d-flex gap-2 flex-wrap">
                        <a href="https://www.facebook.com/wasil.zafar/" target="_blank" class="social-icon" title="Facebook"><i class="fab fa-facebook-f"></i></a>
                        <a href="https://twitter.com/wasilzafar" target="_blank" class="social-icon" title="Twitter"><i class="fab fa-twitter"></i></a>
                        <a href="https://www.linkedin.com/in/wasilzafar" target="_blank" class="social-icon" title="LinkedIn"><i class="fab fa-linkedin-in"></i></a>
                        <a href="https://www.youtube.com/@wasilzafar" target="_blank" class="social-icon" title="YouTube"><i class="fab fa-youtube"></i></a>
                        <a href="https://www.instagram.com/itswzee/" target="_blank" class="social-icon" title="Instagram"><i class="fab fa-instagram"></i></a>
                        <a href="https://in.pinterest.com/wasilz/" target="_blank" class="social-icon" title="Pinterest"><i class="fab fa-pinterest-p"></i></a>
                        <a href="mailto:wasil.zafar@gmail.com" class="social-icon" title="Email"><i class="fas fa-envelope"></i></a>
                    </div>
                </div>
            </div>
            <hr class="bg-secondary">
            <div class="row mt-4">
                <div class="col-md-6">
                    <p class="small"><i class="fas fa-icons me-2"></i>Icons from <a href="https://www.flaticon.com/" target="_blank" class="text-light">Flaticon</a> &amp; <a href="https://fontawesome.com/" target="_blank" class="text-light">Font Awesome</a></p>
                    <p class="small mt-3">
                        <a href="/" class="text-light text-decoration-none">Home</a> | 
                        <a href="/disclaimer.html" class="text-light text-decoration-none">Disclaimer</a> | 
                        <a href="/privacy-policy.html" class="text-light text-decoration-none">Privacy Policy</a>
                    </p>
                </div>
                <div class="col-md-6 text-md-end">
                    <p class="small">Enjoying this content? ☕ <a href="https://buymeacoffee.com/itswzee" target="_blank" class="text-light" style="text-decoration: underline;">Keep me caffeinated</a> to keep the pixels flowing!</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/js/bootstrap.bundle.min.js"></script>
    <button id="scrollToTop" class="scroll-to-top"><i class="fas fa-arrow-up"></i></button>
    <div id="categoryIndicator" class="category-indicator"></div>
    <script src="../../../js/cookie-consent.js"></script>
    <script src="../../../js/main.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-nasm.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/copy-to-clipboard/prism-copy-to-clipboard.min.js"></script>
</body>
</html>
