module ne_detector(
input clk,signal,
output ne
    );
    
    reg previous;
    
    always@(negedge clk) begin
    
    previous <= signal;
     end
    
    assign ne <= previous & ~signal;
    
endmodule