--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml led_Mod.twx led_Mod.ncd -o led_Mod.twr led_Mod.pcf

Design file:              led_Mod.ncd
Physical constraint file: led_Mod.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 687 paths analyzed, 152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.136ns.
--------------------------------------------------------------------------------

Paths for end point clockDivider_9 (SLICE_X23Y19.C4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_4 (FF)
  Destination:          clockDivider_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_4 to clockDivider_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.BQ      Tcko                  0.391   clockDivider<6>
                                                       clockDivider_4
    SLICE_X23Y17.B1      net (fanout=2)        0.747   clockDivider<4>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.C4      net (fanout=11)       0.724   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_9_rstpot
                                                       clockDivider_9
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.231ns logic, 1.859ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_0 (FF)
  Destination:          clockDivider_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_0 to clockDivider_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.AQ      Tcko                  0.391   clockDivider<2>
                                                       clockDivider_0
    SLICE_X23Y17.B2      net (fanout=2)        0.737   clockDivider<0>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.C4      net (fanout=11)       0.724   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_9_rstpot
                                                       clockDivider_9
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.231ns logic, 1.849ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_9 (FF)
  Destination:          clockDivider_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_9 to clockDivider_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.CQ      Tcko                  0.391   clockDivider<10>
                                                       clockDivider_9
    SLICE_X23Y17.B4      net (fanout=2)        0.523   clockDivider<9>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.C4      net (fanout=11)       0.724   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_9_rstpot
                                                       clockDivider_9
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.231ns logic, 1.635ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point clockDivider_10 (SLICE_X23Y19.D4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_4 (FF)
  Destination:          clockDivider_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_4 to clockDivider_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.BQ      Tcko                  0.391   clockDivider<6>
                                                       clockDivider_4
    SLICE_X23Y17.B1      net (fanout=2)        0.747   clockDivider<4>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.D4      net (fanout=11)       0.664   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_10_rstpot
                                                       clockDivider_10
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (1.231ns logic, 1.799ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_0 (FF)
  Destination:          clockDivider_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.020ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_0 to clockDivider_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.AQ      Tcko                  0.391   clockDivider<2>
                                                       clockDivider_0
    SLICE_X23Y17.B2      net (fanout=2)        0.737   clockDivider<0>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.D4      net (fanout=11)       0.664   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_10_rstpot
                                                       clockDivider_10
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (1.231ns logic, 1.789ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_9 (FF)
  Destination:          clockDivider_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_9 to clockDivider_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.CQ      Tcko                  0.391   clockDivider<10>
                                                       clockDivider_9
    SLICE_X23Y17.B4      net (fanout=2)        0.523   clockDivider<9>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.D4      net (fanout=11)       0.664   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_10_rstpot
                                                       clockDivider_10
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (1.231ns logic, 1.575ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point clockDivider_8 (SLICE_X23Y19.B5), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_4 (FF)
  Destination:          clockDivider_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_4 to clockDivider_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.BQ      Tcko                  0.391   clockDivider<6>
                                                       clockDivider_4
    SLICE_X23Y17.B1      net (fanout=2)        0.747   clockDivider<4>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.B5      net (fanout=11)       0.620   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_8_rstpot
                                                       clockDivider_8
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (1.231ns logic, 1.755ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_0 (FF)
  Destination:          clockDivider_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_0 to clockDivider_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.AQ      Tcko                  0.391   clockDivider<2>
                                                       clockDivider_0
    SLICE_X23Y17.B2      net (fanout=2)        0.737   clockDivider<0>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.B5      net (fanout=11)       0.620   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_8_rstpot
                                                       clockDivider_8
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (1.231ns logic, 1.745ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockDivider_9 (FF)
  Destination:          clockDivider_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 0.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clockDivider_9 to clockDivider_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.CQ      Tcko                  0.391   clockDivider<10>
                                                       clockDivider_9
    SLICE_X23Y17.B4      net (fanout=2)        0.523   clockDivider<9>
    SLICE_X23Y17.B       Tilo                  0.259   anodeState<1>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>_SW0
    SLICE_X21Y17.B5      net (fanout=3)        0.388   N0
    SLICE_X21Y17.B       Tilo                  0.259   clockDivider<2>
                                                       clockDivider[10]_PWR_1_o_equal_30_o<10>
    SLICE_X23Y19.B5      net (fanout=11)       0.620   clockDivider[10]_PWR_1_o_equal_30_o
    SLICE_X23Y19.CLK     Tas                   0.322   clockDivider<10>
                                                       clockDivider_8_rstpot
                                                       clockDivider_8
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (1.231ns logic, 1.531ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_28 (SLICE_X20Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_28 (FF)
  Destination:          counter_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_28 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.200   counter<28>
                                                       counter_28
    SLICE_X20Y20.A6      net (fanout=3)        0.025   counter<28>
    SLICE_X20Y20.CLK     Tah         (-Th)    -0.238   counter<28>
                                                       counter<28>_rt
                                                       Mcount_counter_xor<28>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.438ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X20Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.BQ      Tcko                  0.200   counter<3>
                                                       counter_1
    SLICE_X20Y13.B5      net (fanout=1)        0.070   counter<1>
    SLICE_X20Y13.CLK     Tah         (-Th)    -0.234   counter<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X20Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         x1_BUFGP rising at 10.000ns
  Destination Clock:    x1_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.BQ      Tcko                  0.200   counter<7>
                                                       counter_5
    SLICE_X20Y14.B5      net (fanout=1)        0.070   counter<5>
    SLICE_X20Y14.CLK     Tah         (-Th)    -0.234   counter<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: x1_BUFGP/BUFG/I0
  Logical resource: x1_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: x1_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: x1_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: x1_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock x1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
x1             |    3.136|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 687 paths, 0 nets, and 154 connections

Design statistics:
   Minimum period:   3.136ns{1}   (Maximum frequency: 318.878MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 30 09:27:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



