-- ACTIVE-CAD-2-VHDL, 2.5.5.70, Thu Nov 23 23:02:17 2000

library IEEE;
use IEEE.std_logic_1164.all;
-- Simulation netlist only
-- synopsys translate_off
library UNISIM;
use UNISIM.vcomponents.all;
-- synopsys translate_on

entity moo is
end moo;

architecture SCHEMATIC of MOO is

--COMPONENTS

component VCC port (
	P : out STD_LOGIC
); end component;

--SIGNALS


--ATRIBUTES





begin


--COMPONENT INSTANCES


end SCHEMATIC;