

================================================================
== Vivado HLS Report for 'SHA1ProcessMessageBlock'
================================================================
* Date:           Tue Sep 13 00:41:01 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        sha1_hls
* Solution:       dataflow_inline_stream
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  412|  412|  243|  243| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+---------+
        |                                                   |                                         |  Latency  |  Interval | Pipeline|
        |                      Instance                     |                  Module                 | min | max | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+---------+
        |grp_SHA1ProcessMessageBlock_Loop_loop1_proc_fu_37  |SHA1ProcessMessageBlock_Loop_loop1_proc  |  242|  242|  242|  242|   none  |
        |grp_SHA1ProcessMessageBlock_Block_proc_fu_28       |SHA1ProcessMessageBlock_Block_proc       |  169|  169|  169|  169|   none  |
        +---------------------------------------------------+-----------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    1060|   2086|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1062|   2093|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+------+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+------+
    |SHA1ProcessMessageBlock_Block_proc_U0       |SHA1ProcessMessageBlock_Block_proc       |        0|      0|  948|  1820|
    |SHA1ProcessMessageBlock_Loop_loop1_proc_U0  |SHA1ProcessMessageBlock_Loop_loop1_proc  |        0|      0|  112|   266|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+------+
    |Total                                       |                                         |        0|      0| 1060|  2086|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------------------------+---------+---+----+------+-----+------+-------------+
    | Memory|           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------+---------+---+----+------+-----+------+-------------+
    |W_U    |SHA1ProcessMessageBlock_W  |        4|  0|   0|    80|   32|     2|         5120|
    +-------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                           |        4|  0|   0|    80|   32|     2|         5120|
    +-------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |SHA1ProcessMessageBlock_Block_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|   1|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_SHA1ProcessMessageBlock_Block_proc_U0_ap_ready       |   1|          2|    1|          2|
    |ap_reg_SHA1ProcessMessageBlock_Loop_loop1_proc_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sig_SHA1ProcessMessageBlock_Block_proc_U0_ap_ready       |   1|          2|    1|          2|
    |ap_sig_SHA1ProcessMessageBlock_Block_proc_U0_ap_start       |   1|          2|    1|          2|
    |ap_sig_SHA1ProcessMessageBlock_Loop_loop1_proc_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sig_SHA1ProcessMessageBlock_Loop_loop1_proc_U0_ap_start  |   1|          2|    1|          2|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       |   6|         12|    6|         12|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_reg_SHA1ProcessMessageBlock_Block_proc_U0_ap_ready       |  1|   0|    1|          0|
    |ap_reg_SHA1ProcessMessageBlock_Loop_loop1_proc_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  2|   0|    2|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |   SHA1ProcessMessageBlock   | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |   SHA1ProcessMessageBlock   | return value |
|ap_done                             | out |    1| ap_ctrl_hs |   SHA1ProcessMessageBlock   | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |   SHA1ProcessMessageBlock   | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |   SHA1ProcessMessageBlock   | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |   SHA1ProcessMessageBlock   | return value |
|context_Intermediate_Hash_address0  | out |    3|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_ce0       | out |    1|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_d0        | out |   32|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_q0        |  in |   32|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_we0       | out |    1|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_address1  | out |    3|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_ce1       | out |    1|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_d1        | out |   32|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_q1        |  in |   32|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Intermediate_Hash_we1       | out |    1|  ap_memory |  context_Intermediate_Hash  |     array    |
|context_Message_Block_Index         | out |   16|   ap_vld   | context_Message_Block_Index |    pointer   |
|context_Message_Block_Index_ap_vld  | out |    1|   ap_vld   | context_Message_Block_Index |    pointer   |
|context_Message_Block_address0      | out |    6|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_ce0           | out |    1|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_d0            | out |    8|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_q0            |  in |    8|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_we0           | out |    1|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_address1      | out |    6|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_ce1           | out |    1|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_d1            | out |    8|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_q1            |  in |    8|  ap_memory |    context_Message_Block    |     array    |
|context_Message_Block_we1           | out |    1|  ap_memory |    context_Message_Block    |     array    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: W [1/1] 2.71ns
codeRepl:5  %W = alloca [80 x i32], align 16

ST_1: stg_6 [2/2] 0.00ns
codeRepl:6  call fastcc void @SHA1ProcessMessageBlock_Loop_loop1_proc([64 x i8]* %context_Message_Block, [80 x i32]* %W)


 <State 2>: 0.00ns
ST_2: stg_7 [1/2] 0.00ns
codeRepl:6  call fastcc void @SHA1ProcessMessageBlock_Loop_loop1_proc([64 x i8]* %context_Message_Block, [80 x i32]* %W)


 <State 3>: 0.00ns
ST_3: stg_8 [2/2] 0.00ns
codeRepl:7  call fastcc void @SHA1ProcessMessageBlock_Block__proc([5 x i32]* %context_Intermediate_Hash, [80 x i32]* %W, i16* %context_Message_Block_Index)


 <State 4>: 0.00ns
ST_4: stg_9 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_4: stg_10 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %context_Intermediate_Hash), !map !19

ST_4: stg_11 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %context_Message_Block_Index), !map !25

ST_4: stg_12 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %context_Message_Block), !map !31

ST_4: stg_13 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @SHA1ProcessMessageBlock_str) nounwind

ST_4: stg_14 [1/2] 0.00ns
codeRepl:7  call fastcc void @SHA1ProcessMessageBlock_Block__proc([5 x i32]* %context_Intermediate_Hash, [80 x i32]* %W, i16* %context_Message_Block_Index)

ST_4: stg_15 [1/1] 0.00ns
codeRepl:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ context_Intermediate_Hash]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ context_Message_Block_Index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ context_Message_Block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
W      (alloca              ) [ 00111]
stg_7  (call                ) [ 00000]
stg_9  (specdataflowpipeline) [ 00000]
stg_10 (specbitsmap         ) [ 00000]
stg_11 (specbitsmap         ) [ 00000]
stg_12 (specbitsmap         ) [ 00000]
stg_13 (spectopmodule       ) [ 00000]
stg_14 (call                ) [ 00000]
stg_15 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="context_Intermediate_Hash">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_Intermediate_Hash"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="context_Message_Block_Index">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_Message_Block_Index"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="context_Message_Block">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_Message_Block"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_Loop_loop1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="W_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="W/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_SHA1ProcessMessageBlock_Block_proc_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="32" dir="0" index="3" bw="16" slack="0"/>
<pin id="33" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_8/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_SHA1ProcessMessageBlock_Loop_loop1_proc_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="0" slack="0"/>
<pin id="39" dir="0" index="1" bw="8" slack="0"/>
<pin id="40" dir="0" index="2" bw="32" slack="0"/>
<pin id="41" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="24" pin="1"/><net_sink comp="37" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: context_Intermediate_Hash | {3 4 }
	Port: context_Message_Block_Index | {3 4 }
 - Input state : 
	Port: SHA1ProcessMessageBlock : context_Intermediate_Hash | {3 4 }
	Port: SHA1ProcessMessageBlock : context_Message_Block | {1 2 }
  - Chain level:
	State 1
		stg_6 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   |    grp_SHA1ProcessMessageBlock_Block_proc_fu_28   |  18.753 |   980   |   1179  |
|          | grp_SHA1ProcessMessageBlock_Loop_loop1_proc_fu_37 |  14.875 |   110   |   238   |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  33.628 |   1090  |   1417  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  W |    4   |    0   |    0   |
+----+--------+--------+--------+
|Total|    4   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   33   |  1090  |  1417  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   33   |  1090  |  1417  |
+-----------+--------+--------+--------+--------+
