m255
K4
z2
!s11f vlog 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FETEL_WorkDir/Y4S2_DMA_InternReport/software/DMANiosII/obj/default/runtime/sim/mentor
valtera_avalon_sc_fifo
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1742285279
!i10b 1
!s100 @<enCm^HCbAEh:dIl70AK3
IHP<_lJ=B3AOeYnZ<SS=Ol3
S1
R0
Z3 w1742284934
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v
!i122 14
L0 21 895
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.1;79
r1
!s85 0
31
Z6 !s108 1742285279.000000
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-sv|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v|-L|altera_common_sv_packages|-work|DMA_Controller_avalon_master_limiter|
!i113 0
Z7 o-sv -L altera_common_sv_packages -work DMA_Controller_avalon_master_limiter -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
R1
R2
!i10b 1
!s100 B`Yjz6P[R<;Yl[CKNl]`<2
ITcCCSWA@<WNJbX2`^S?zj0
S1
R0
R3
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
!i122 15
L0 22 118
R4
R5
r1
!s85 0
31
R6
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|-L|altera_common_sv_packages|-work|DMA_Controller_avalon_master_limiter|
!i113 0
R7
R8
valtera_merlin_reorder_memory
Z9 2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv
R1
R2
!i10b 1
!s100 Fg7H2g8<53DhBfbZ][=k>2
ISSIe6;gm9L@N3[=[Vja==0
S1
R0
R3
Z10 8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv
Z11 FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv
!i122 13
L0 28 155
R4
R5
r1
!s85 0
31
R6
Z12 !s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv|
Z13 !s90 -reportprogress|300|-sv|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv|-L|altera_common_sv_packages|-work|DMA_Controller_avalon_master_limiter|
!i113 0
R7
R8
valtera_merlin_traffic_limiter
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
R1
R2
!i10b 1
!s100 OR49VbMDTNI[MDi8?H5e20
IJ3jV[fIlX_E3:<_;@T@`;3
S1
R0
R3
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
!i122 12
L0 49 737
R4
R5
r1
!s85 0
31
R6
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|-L|altera_common_sv_packages|-work|DMA_Controller_avalon_master_limiter|
!i113 0
R7
R8
vmemory_pointer_controller
R9
R1
R2
!i10b 1
!s100 Jn57m6_oRI3hA`8PYgIa63
I2Vg04[e1lEeFJK4TcNHc62
S1
R0
R3
R10
R11
!i122 13
L0 185 112
R4
R5
r1
!s85 0
31
R6
R12
R13
!i113 0
R7
R8
