
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7dc  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  0800c9a4  0800c9a4  0001c9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cb20  0800cb20  0001cb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cb28  0800cb28  0001cb28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cb2c  0800cb2c  0001cb2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  0800cb30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000029d8  20000074  0800cba4  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20002a4c  0800cba4  00022a4c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024063  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004017  00000000  00000000  00044107  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001ad8  00000000  00000000  00048120  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001910  00000000  00000000  00049bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d3ad  00000000  00000000  0004b508  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000776b  00000000  00000000  000588b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00060020  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007664  00000000  00000000  0006009c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000074 	.word	0x20000074
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800c98c 	.word	0x0800c98c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000078 	.word	0x20000078
 8000204:	0800c98c 	.word	0x0800c98c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_ldivmod>:
 8000b78:	b97b      	cbnz	r3, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7a:	b972      	cbnz	r2, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bfbe      	ittt	lt
 8000b80:	2000      	movlt	r0, #0
 8000b82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b86:	e006      	blt.n	8000b96 <__aeabi_ldivmod+0x1e>
 8000b88:	bf08      	it	eq
 8000b8a:	2800      	cmpeq	r0, #0
 8000b8c:	bf1c      	itt	ne
 8000b8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b92:	f04f 30ff 	movne.w	r0, #4294967295
 8000b96:	f000 b9c5 	b.w	8000f24 <__aeabi_idiv0>
 8000b9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	db09      	blt.n	8000bba <__aeabi_ldivmod+0x42>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db1a      	blt.n	8000be0 <__aeabi_ldivmod+0x68>
 8000baa:	f000 f84d 	bl	8000c48 <__udivmoddi4>
 8000bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb6:	b004      	add	sp, #16
 8000bb8:	4770      	bx	lr
 8000bba:	4240      	negs	r0, r0
 8000bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	db1b      	blt.n	8000bfc <__aeabi_ldivmod+0x84>
 8000bc4:	f000 f840 	bl	8000c48 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	4770      	bx	lr
 8000be0:	4252      	negs	r2, r2
 8000be2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be6:	f000 f82f 	bl	8000c48 <__udivmoddi4>
 8000bea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf2:	b004      	add	sp, #16
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bfa:	4770      	bx	lr
 8000bfc:	4252      	negs	r2, r2
 8000bfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c02:	f000 f821 	bl	8000c48 <__udivmoddi4>
 8000c06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0e:	b004      	add	sp, #16
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b97a 	b.w	8000f24 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	468c      	mov	ip, r1
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	9e08      	ldr	r6, [sp, #32]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d151      	bne.n	8000cfc <__udivmoddi4+0xb4>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d96d      	bls.n	8000d3a <__udivmoddi4+0xf2>
 8000c5e:	fab2 fe82 	clz	lr, r2
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d00b      	beq.n	8000c80 <__udivmoddi4+0x38>
 8000c68:	f1ce 0c20 	rsb	ip, lr, #32
 8000c6c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c70:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c74:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c78:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c7c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c80:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c84:	0c25      	lsrs	r5, r4, #16
 8000c86:	fbbc f8fa 	udiv	r8, ip, sl
 8000c8a:	fa1f f987 	uxth.w	r9, r7
 8000c8e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c92:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c96:	fb08 f309 	mul.w	r3, r8, r9
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x6c>
 8000c9e:	19ed      	adds	r5, r5, r7
 8000ca0:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ca4:	f080 8123 	bcs.w	8000eee <__udivmoddi4+0x2a6>
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	f240 8120 	bls.w	8000eee <__udivmoddi4+0x2a6>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	443d      	add	r5, r7
 8000cb4:	1aed      	subs	r5, r5, r3
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cbc:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc4:	fb00 f909 	mul.w	r9, r0, r9
 8000cc8:	45a1      	cmp	r9, r4
 8000cca:	d909      	bls.n	8000ce0 <__udivmoddi4+0x98>
 8000ccc:	19e4      	adds	r4, r4, r7
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd2:	f080 810a 	bcs.w	8000eea <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8107 	bls.w	8000eea <__udivmoddi4+0x2a2>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	443c      	add	r4, r7
 8000ce0:	eba4 0409 	sub.w	r4, r4, r9
 8000ce4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d061      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000cee:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	6034      	str	r4, [r6, #0]
 8000cf6:	6073      	str	r3, [r6, #4]
 8000cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0xc8>
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d054      	beq.n	8000dae <__udivmoddi4+0x166>
 8000d04:	2100      	movs	r1, #0
 8000d06:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	fab3 f183 	clz	r1, r3
 8000d14:	2900      	cmp	r1, #0
 8000d16:	f040 808e 	bne.w	8000e36 <__udivmoddi4+0x1ee>
 8000d1a:	42ab      	cmp	r3, r5
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0xdc>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80fa 	bhi.w	8000f18 <__udivmoddi4+0x2d0>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb65 0503 	sbc.w	r5, r5, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	46ac      	mov	ip, r5
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d03f      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000d32:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	b912      	cbnz	r2, 8000d42 <__udivmoddi4+0xfa>
 8000d3c:	2701      	movs	r7, #1
 8000d3e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d42:	fab7 fe87 	clz	lr, r7
 8000d46:	f1be 0f00 	cmp.w	lr, #0
 8000d4a:	d134      	bne.n	8000db6 <__udivmoddi4+0x16e>
 8000d4c:	1beb      	subs	r3, r5, r7
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	2101      	movs	r1, #1
 8000d56:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d5a:	0c25      	lsrs	r5, r4, #16
 8000d5c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d64:	fb0c f308 	mul.w	r3, ip, r8
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x134>
 8000d6c:	19ed      	adds	r5, r5, r7
 8000d6e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x132>
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	f200 80d1 	bhi.w	8000f1c <__udivmoddi4+0x2d4>
 8000d7a:	4680      	mov	r8, r0
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d84:	fb02 5510 	mls	r5, r2, r0, r5
 8000d88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d8c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x15c>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x15a>
 8000d9c:	45a4      	cmp	ip, r4
 8000d9e:	f200 80b8 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 040c 	sub.w	r4, r4, ip
 8000da8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dac:	e79d      	b.n	8000cea <__udivmoddi4+0xa2>
 8000dae:	4631      	mov	r1, r6
 8000db0:	4630      	mov	r0, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	f1ce 0420 	rsb	r4, lr, #32
 8000dba:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dbe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dc2:	fa20 f804 	lsr.w	r8, r0, r4
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa25 f404 	lsr.w	r4, r5, r4
 8000dcc:	ea48 0803 	orr.w	r8, r8, r3
 8000dd0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dd4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd8:	fb02 4411 	mls	r4, r2, r1, r4
 8000ddc:	fa1f fc87 	uxth.w	ip, r7
 8000de0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000de4:	fb01 f30c 	mul.w	r3, r1, ip
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x1bc>
 8000df0:	19ed      	adds	r5, r5, r7
 8000df2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000df6:	f080 808a 	bcs.w	8000f0e <__udivmoddi4+0x2c6>
 8000dfa:	42ab      	cmp	r3, r5
 8000dfc:	f240 8087 	bls.w	8000f0e <__udivmoddi4+0x2c6>
 8000e00:	3902      	subs	r1, #2
 8000e02:	443d      	add	r5, r7
 8000e04:	1aeb      	subs	r3, r5, r3
 8000e06:	fa1f f588 	uxth.w	r5, r8
 8000e0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e0e:	fb02 3310 	mls	r3, r2, r0, r3
 8000e12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e16:	fb00 f30c 	mul.w	r3, r0, ip
 8000e1a:	42ab      	cmp	r3, r5
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x1e6>
 8000e1e:	19ed      	adds	r5, r5, r7
 8000e20:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e24:	d26f      	bcs.n	8000f06 <__udivmoddi4+0x2be>
 8000e26:	42ab      	cmp	r3, r5
 8000e28:	d96d      	bls.n	8000f06 <__udivmoddi4+0x2be>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	443d      	add	r5, r7
 8000e2e:	1aeb      	subs	r3, r5, r3
 8000e30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e34:	e78f      	b.n	8000d56 <__udivmoddi4+0x10e>
 8000e36:	f1c1 0720 	rsb	r7, r1, #32
 8000e3a:	fa22 f807 	lsr.w	r8, r2, r7
 8000e3e:	408b      	lsls	r3, r1
 8000e40:	fa05 f401 	lsl.w	r4, r5, r1
 8000e44:	ea48 0303 	orr.w	r3, r8, r3
 8000e48:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e50:	40fd      	lsrs	r5, r7
 8000e52:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e56:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e5e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e62:	fa1f f883 	uxth.w	r8, r3
 8000e66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e6a:	fb09 f408 	mul.w	r4, r9, r8
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	fa02 f201 	lsl.w	r2, r2, r1
 8000e74:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x244>
 8000e7a:	18ed      	adds	r5, r5, r3
 8000e7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e80:	d243      	bcs.n	8000f0a <__udivmoddi4+0x2c2>
 8000e82:	42ac      	cmp	r4, r5
 8000e84:	d941      	bls.n	8000f0a <__udivmoddi4+0x2c2>
 8000e86:	f1a9 0902 	sub.w	r9, r9, #2
 8000e8a:	441d      	add	r5, r3
 8000e8c:	1b2d      	subs	r5, r5, r4
 8000e8e:	fa1f fe8e 	uxth.w	lr, lr
 8000e92:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e96:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x26e>
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eac:	d229      	bcs.n	8000f02 <__udivmoddi4+0x2ba>
 8000eae:	45a0      	cmp	r8, r4
 8000eb0:	d927      	bls.n	8000f02 <__udivmoddi4+0x2ba>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	441c      	add	r4, r3
 8000eb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eba:	eba4 0408 	sub.w	r4, r4, r8
 8000ebe:	fba0 8902 	umull	r8, r9, r0, r2
 8000ec2:	454c      	cmp	r4, r9
 8000ec4:	46c6      	mov	lr, r8
 8000ec6:	464d      	mov	r5, r9
 8000ec8:	d315      	bcc.n	8000ef6 <__udivmoddi4+0x2ae>
 8000eca:	d012      	beq.n	8000ef2 <__udivmoddi4+0x2aa>
 8000ecc:	b156      	cbz	r6, 8000ee4 <__udivmoddi4+0x29c>
 8000ece:	ebba 030e 	subs.w	r3, sl, lr
 8000ed2:	eb64 0405 	sbc.w	r4, r4, r5
 8000ed6:	fa04 f707 	lsl.w	r7, r4, r7
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431f      	orrs	r7, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	6037      	str	r7, [r6, #0]
 8000ee2:	6074      	str	r4, [r6, #4]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	4618      	mov	r0, r3
 8000eec:	e6f8      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000eee:	4690      	mov	r8, r2
 8000ef0:	e6e0      	b.n	8000cb4 <__udivmoddi4+0x6c>
 8000ef2:	45c2      	cmp	sl, r8
 8000ef4:	d2ea      	bcs.n	8000ecc <__udivmoddi4+0x284>
 8000ef6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000efa:	eb69 0503 	sbc.w	r5, r9, r3
 8000efe:	3801      	subs	r0, #1
 8000f00:	e7e4      	b.n	8000ecc <__udivmoddi4+0x284>
 8000f02:	4628      	mov	r0, r5
 8000f04:	e7d7      	b.n	8000eb6 <__udivmoddi4+0x26e>
 8000f06:	4640      	mov	r0, r8
 8000f08:	e791      	b.n	8000e2e <__udivmoddi4+0x1e6>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e7be      	b.n	8000e8c <__udivmoddi4+0x244>
 8000f0e:	4601      	mov	r1, r0
 8000f10:	e778      	b.n	8000e04 <__udivmoddi4+0x1bc>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	e745      	b.n	8000da4 <__udivmoddi4+0x15c>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e708      	b.n	8000d2e <__udivmoddi4+0xe6>
 8000f1c:	f1a8 0802 	sub.w	r8, r8, #2
 8000f20:	443d      	add	r5, r7
 8000f22:	e72b      	b.n	8000d7c <__udivmoddi4+0x134>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <HAL_Init>:
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f42:	6013      	str	r3, [r2, #0]
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f4e:	6013      	str	r3, [r2, #0]
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 fbe1 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f808 	bl	8000f6c <HAL_InitTick>
 8000f5c:	f00a fe42 	bl	800bbe4 <HAL_MspInit>
 8000f60:	2300      	movs	r3, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023c00 	.word	0x40023c00

08000f6c <HAL_InitTick>:
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_InitTick+0x54>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_InitTick+0x58>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fc07 	bl	800179e <HAL_SYSTICK_Config>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_InitTick+0x2e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00e      	b.n	8000fb8 <HAL_InitTick+0x4c>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d80a      	bhi.n	8000fb6 <HAL_InitTick+0x4a>
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 fbc1 	bl	800172e <HAL_NVIC_SetPriority>
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <HAL_InitTick+0x5c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x4c>
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000004 	.word	0x20000004
 8000fc8:	20000000 	.word	0x20000000

08000fcc <HAL_IncTick>:
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <HAL_IncTick+0x20>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	200002f4 	.word	0x200002f4

08000ff4 <HAL_GetTick>:
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <HAL_GetTick+0x14>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	200002f4 	.word	0x200002f4

0800100c <HAL_Delay>:
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	f7ff ffee 	bl	8000ff4 <HAL_GetTick>
 8001018:	60b8      	str	r0, [r7, #8]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001024:	d005      	beq.n	8001032 <HAL_Delay+0x26>
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <HAL_Delay+0x40>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4413      	add	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	bf00      	nop
 8001034:	f7ff ffde 	bl	8000ff4 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1ad2      	subs	r2, r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	429a      	cmp	r2, r3
 8001042:	d3f7      	bcc.n	8001034 <HAL_Delay+0x28>
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000004 	.word	0x20000004

08001050 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e033      	b.n	80010ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	2b00      	cmp	r3, #0
 800106c:	d109      	bne.n	8001082 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f00a fde0 	bl	800bc34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	f003 0310 	and.w	r3, r3, #16
 800108a:	2b00      	cmp	r3, #0
 800108c:	d118      	bne.n	80010c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001096:	f023 0302 	bic.w	r3, r3, #2
 800109a:	f043 0202 	orr.w	r2, r3, #2
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 f94c 	bl	8001340 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f023 0303 	bic.w	r3, r3, #3
 80010b6:	f043 0201 	orr.w	r2, r3, #1
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
 80010be:	e001      	b.n	80010c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010d8:	b490      	push	{r4, r7}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d101      	bne.n	80010f4 <HAL_ADC_ConfigChannel+0x1c>
 80010f0:	2302      	movs	r3, #2
 80010f2:	e115      	b.n	8001320 <HAL_ADC_ConfigChannel+0x248>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b09      	cmp	r3, #9
 8001102:	d926      	bls.n	8001152 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68d9      	ldr	r1, [r3, #12]
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	b29b      	uxth	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	4603      	mov	r3, r0
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4403      	add	r3, r0
 800111c:	3b1e      	subs	r3, #30
 800111e:	2007      	movs	r0, #7
 8001120:	fa00 f303 	lsl.w	r3, r0, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	400b      	ands	r3, r1
 8001128:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	68d9      	ldr	r1, [r3, #12]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	6898      	ldr	r0, [r3, #8]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	b29b      	uxth	r3, r3
 800113e:	461c      	mov	r4, r3
 8001140:	4623      	mov	r3, r4
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4423      	add	r3, r4
 8001146:	3b1e      	subs	r3, #30
 8001148:	fa00 f303 	lsl.w	r3, r0, r3
 800114c:	430b      	orrs	r3, r1
 800114e:	60d3      	str	r3, [r2, #12]
 8001150:	e023      	b.n	800119a <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6919      	ldr	r1, [r3, #16]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	b29b      	uxth	r3, r3
 8001162:	4618      	mov	r0, r3
 8001164:	4603      	mov	r3, r0
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	4403      	add	r3, r0
 800116a:	2007      	movs	r0, #7
 800116c:	fa00 f303 	lsl.w	r3, r0, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	400b      	ands	r3, r1
 8001174:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6919      	ldr	r1, [r3, #16]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	6898      	ldr	r0, [r3, #8]
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	b29b      	uxth	r3, r3
 800118a:	461c      	mov	r4, r3
 800118c:	4623      	mov	r3, r4
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	4423      	add	r3, r4
 8001192:	fa00 f303 	lsl.w	r3, r0, r3
 8001196:	430b      	orrs	r3, r1
 8001198:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d824      	bhi.n	80011ec <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6819      	ldr	r1, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4613      	mov	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	3b05      	subs	r3, #5
 80011b8:	221f      	movs	r2, #31
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	4003      	ands	r3, r0
 80011c2:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	461c      	mov	r4, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685a      	ldr	r2, [r3, #4]
 80011da:	4613      	mov	r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	4413      	add	r3, r2
 80011e0:	3b05      	subs	r3, #5
 80011e2:	fa04 f303 	lsl.w	r3, r4, r3
 80011e6:	4303      	orrs	r3, r0
 80011e8:	634b      	str	r3, [r1, #52]	; 0x34
 80011ea:	e04c      	b.n	8001286 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b0c      	cmp	r3, #12
 80011f2:	d824      	bhi.n	800123e <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6819      	ldr	r1, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	3b23      	subs	r3, #35	; 0x23
 800120a:	221f      	movs	r2, #31
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	4003      	ands	r3, r0
 8001214:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6819      	ldr	r1, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	461c      	mov	r4, r3
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3b23      	subs	r3, #35	; 0x23
 8001234:	fa04 f303 	lsl.w	r3, r4, r3
 8001238:	4303      	orrs	r3, r0
 800123a:	630b      	str	r3, [r1, #48]	; 0x30
 800123c:	e023      	b.n	8001286 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6819      	ldr	r1, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	3b41      	subs	r3, #65	; 0x41
 8001254:	221f      	movs	r2, #31
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	4003      	ands	r3, r0
 800125e:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6819      	ldr	r1, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	b29b      	uxth	r3, r3
 8001270:	461c      	mov	r4, r3
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	3b41      	subs	r3, #65	; 0x41
 800127e:	fa04 f303 	lsl.w	r3, r4, r3
 8001282:	4303      	orrs	r3, r0
 8001284:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001286:	4b29      	ldr	r3, [pc, #164]	; (800132c <HAL_ADC_ConfigChannel+0x254>)
 8001288:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a28      	ldr	r2, [pc, #160]	; (8001330 <HAL_ADC_ConfigChannel+0x258>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d10f      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x1dc>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b12      	cmp	r3, #18
 800129a:	d10b      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a1d      	ldr	r2, [pc, #116]	; (8001330 <HAL_ADC_ConfigChannel+0x258>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d12b      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a1c      	ldr	r2, [pc, #112]	; (8001334 <HAL_ADC_ConfigChannel+0x25c>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d003      	beq.n	80012d0 <HAL_ADC_ConfigChannel+0x1f8>
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b11      	cmp	r3, #17
 80012ce:	d122      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a11      	ldr	r2, [pc, #68]	; (8001334 <HAL_ADC_ConfigChannel+0x25c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d111      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <HAL_ADC_ConfigChannel+0x260>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a11      	ldr	r2, [pc, #68]	; (800133c <HAL_ADC_ConfigChannel+0x264>)
 80012f8:	fba2 2303 	umull	r2, r3, r2, r3
 80012fc:	0c9a      	lsrs	r2, r3, #18
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001308:	e002      	b.n	8001310 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	3b01      	subs	r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f9      	bne.n	800130a <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bc90      	pop	{r4, r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40012300 	.word	0x40012300
 8001330:	40012000 	.word	0x40012000
 8001334:	10000012 	.word	0x10000012
 8001338:	20000008 	.word	0x20000008
 800133c:	431bde83 	.word	0x431bde83

08001340 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001348:	4b79      	ldr	r3, [pc, #484]	; (8001530 <ADC_Init+0x1f0>)
 800134a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	431a      	orrs	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	6812      	ldr	r2, [r2, #0]
 800136e:	6852      	ldr	r2, [r2, #4]
 8001370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	6851      	ldr	r1, [r2, #4]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6912      	ldr	r2, [r2, #16]
 8001384:	0212      	lsls	r2, r2, #8
 8001386:	430a      	orrs	r2, r1
 8001388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6812      	ldr	r2, [r2, #0]
 8001392:	6852      	ldr	r2, [r2, #4]
 8001394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	6851      	ldr	r1, [r2, #4]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6892      	ldr	r2, [r2, #8]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6892      	ldr	r2, [r2, #8]
 80013b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	6891      	ldr	r1, [r2, #8]
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68d2      	ldr	r2, [r2, #12]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d2:	4a58      	ldr	r2, [pc, #352]	; (8001534 <ADC_Init+0x1f4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d022      	beq.n	800141e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	6892      	ldr	r2, [r2, #8]
 80013e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	6891      	ldr	r1, [r2, #8]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80013f6:	430a      	orrs	r2, r1
 80013f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	6892      	ldr	r2, [r2, #8]
 8001404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	6891      	ldr	r1, [r2, #8]
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001418:	430a      	orrs	r2, r1
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	e00f      	b.n	800143e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6812      	ldr	r2, [r2, #0]
 8001426:	6892      	ldr	r2, [r2, #8]
 8001428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800142c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	6892      	ldr	r2, [r2, #8]
 8001438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800143c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	6892      	ldr	r2, [r2, #8]
 8001448:	f022 0202 	bic.w	r2, r2, #2
 800144c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6812      	ldr	r2, [r2, #0]
 8001456:	6891      	ldr	r1, [r2, #8]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	7e12      	ldrb	r2, [r2, #24]
 800145c:	0052      	lsls	r2, r2, #1
 800145e:	430a      	orrs	r2, r1
 8001460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d01b      	beq.n	80014a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6812      	ldr	r2, [r2, #0]
 8001474:	6852      	ldr	r2, [r2, #4]
 8001476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800147a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	6852      	ldr	r2, [r2, #4]
 8001486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800148a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	6851      	ldr	r1, [r2, #4]
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800149a:	3a01      	subs	r2, #1
 800149c:	0352      	lsls	r2, r2, #13
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e007      	b.n	80014b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	6852      	ldr	r2, [r2, #4]
 80014ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80014be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	69d2      	ldr	r2, [r2, #28]
 80014d2:	3a01      	subs	r2, #1
 80014d4:	0512      	lsls	r2, r2, #20
 80014d6:	430a      	orrs	r2, r1
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6892      	ldr	r2, [r2, #8]
 80014e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	6812      	ldr	r2, [r2, #0]
 80014f2:	6891      	ldr	r1, [r2, #8]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80014fa:	0252      	lsls	r2, r2, #9
 80014fc:	430a      	orrs	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6892      	ldr	r2, [r2, #8]
 800150a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800150e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	6891      	ldr	r1, [r2, #8]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6952      	ldr	r2, [r2, #20]
 800151e:	0292      	lsls	r2, r2, #10
 8001520:	430a      	orrs	r2, r1
 8001522:	609a      	str	r2, [r3, #8]
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40012300 	.word	0x40012300
 8001534:	0f000001 	.word	0x0f000001

08001538 <__NVIC_SetPriorityGrouping>:
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	4b0c      	ldr	r3, [pc, #48]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001554:	4013      	ands	r3, r2
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	021a      	lsls	r2, r3, #8
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	4313      	orrs	r3, r2
 8001560:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	60d3      	str	r3, [r2, #12]
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_GetPriorityGrouping>:
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
 8001584:	4b04      	ldr	r3, [pc, #16]	; (8001598 <__NVIC_GetPriorityGrouping+0x18>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_EnableIRQ>:
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db0b      	blt.n	80015c6 <__NVIC_EnableIRQ+0x2a>
 80015ae:	4909      	ldr	r1, [pc, #36]	; (80015d4 <__NVIC_EnableIRQ+0x38>)
 80015b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b4:	095b      	lsrs	r3, r3, #5
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	f002 021f 	and.w	r2, r2, #31
 80015bc:	2001      	movs	r0, #1
 80015be:	fa00 f202 	lsl.w	r2, r0, r2
 80015c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <__NVIC_DisableIRQ>:
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db10      	blt.n	800160c <__NVIC_DisableIRQ+0x34>
 80015ea:	490b      	ldr	r1, [pc, #44]	; (8001618 <__NVIC_DisableIRQ+0x40>)
 80015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f0:	095b      	lsrs	r3, r3, #5
 80015f2:	79fa      	ldrb	r2, [r7, #7]
 80015f4:	f002 021f 	and.w	r2, r2, #31
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	3320      	adds	r3, #32
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001604:	f3bf 8f4f 	dsb	sy
 8001608:	f3bf 8f6f 	isb	sy
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100

0800161c <__NVIC_SetPriority>:
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	6039      	str	r1, [r7, #0]
 8001626:	71fb      	strb	r3, [r7, #7]
 8001628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162c:	2b00      	cmp	r3, #0
 800162e:	db0a      	blt.n	8001646 <__NVIC_SetPriority+0x2a>
 8001630:	490d      	ldr	r1, [pc, #52]	; (8001668 <__NVIC_SetPriority+0x4c>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	b2d2      	uxtb	r2, r2
 800163a:	0112      	lsls	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	440b      	add	r3, r1
 8001640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8001644:	e00a      	b.n	800165c <__NVIC_SetPriority+0x40>
 8001646:	4909      	ldr	r1, [pc, #36]	; (800166c <__NVIC_SetPriority+0x50>)
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	3b04      	subs	r3, #4
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	0112      	lsls	r2, r2, #4
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	440b      	add	r3, r1
 800165a:	761a      	strb	r2, [r3, #24]
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000e100 	.word	0xe000e100
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <NVIC_EncodePriority>:
 8001670:	b480      	push	{r7}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	61fb      	str	r3, [r7, #28]
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f1c3 0307 	rsb	r3, r3, #7
 800168a:	2b04      	cmp	r3, #4
 800168c:	bf28      	it	cs
 800168e:	2304      	movcs	r3, #4
 8001690:	61bb      	str	r3, [r7, #24]
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3304      	adds	r3, #4
 8001696:	2b06      	cmp	r3, #6
 8001698:	d902      	bls.n	80016a0 <NVIC_EncodePriority+0x30>
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3b03      	subs	r3, #3
 800169e:	e000      	b.n	80016a2 <NVIC_EncodePriority+0x32>
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	2201      	movs	r2, #1
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	1e5a      	subs	r2, r3, #1
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	401a      	ands	r2, r3
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	409a      	lsls	r2, r3
 80016b6:	2101      	movs	r1, #1
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	fa01 f303 	lsl.w	r3, r1, r3
 80016be:	1e59      	subs	r1, r3, #1
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	400b      	ands	r3, r1
 80016c4:	4313      	orrs	r3, r2
 80016c6:	4618      	mov	r0, r3
 80016c8:	3724      	adds	r7, #36	; 0x24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <SysTick_Config>:
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016e4:	d301      	bcc.n	80016ea <SysTick_Config+0x16>
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00f      	b.n	800170a <SysTick_Config+0x36>
 80016ea:	4a0a      	ldr	r2, [pc, #40]	; (8001714 <SysTick_Config+0x40>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	6053      	str	r3, [r2, #4]
 80016f2:	210f      	movs	r1, #15
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f7ff ff90 	bl	800161c <__NVIC_SetPriority>
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <SysTick_Config+0x40>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	4b04      	ldr	r3, [pc, #16]	; (8001714 <SysTick_Config+0x40>)
 8001704:	2207      	movs	r2, #7
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	2300      	movs	r3, #0
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	e000e010 	.word	0xe000e010

08001718 <HAL_NVIC_SetPriorityGrouping>:
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff09 	bl	8001538 <__NVIC_SetPriorityGrouping>
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_SetPriority>:
 800172e:	b580      	push	{r7, lr}
 8001730:	b086      	sub	sp, #24
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	f7ff ff1e 	bl	8001580 <__NVIC_GetPriorityGrouping>
 8001744:	6178      	str	r0, [r7, #20]
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	68b9      	ldr	r1, [r7, #8]
 800174a:	6978      	ldr	r0, [r7, #20]
 800174c:	f7ff ff90 	bl	8001670 <NVIC_EncodePriority>
 8001750:	4602      	mov	r2, r0
 8001752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff5f 	bl	800161c <__NVIC_SetPriority>
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_NVIC_EnableIRQ>:
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	71fb      	strb	r3, [r7, #7]
 8001770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff11 	bl	800159c <__NVIC_EnableIRQ>
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_NVIC_DisableIRQ>:
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	4603      	mov	r3, r0
 800178a:	71fb      	strb	r3, [r7, #7]
 800178c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff21 	bl	80015d8 <__NVIC_DisableIRQ>
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_SYSTICK_Config>:
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ff94 	bl	80016d4 <SysTick_Config>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_DMA_Init>:
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	f7ff fc16 	bl	8000ff4 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_DMA_Init+0x1c>
 80017d0:	2301      	movs	r3, #1
 80017d2:	e099      	b.n	8001908 <HAL_DMA_Init+0x150>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2202      	movs	r2, #2
 80017e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	6812      	ldr	r2, [r2, #0]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	f022 0201 	bic.w	r2, r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	e00f      	b.n	8001816 <HAL_DMA_Init+0x5e>
 80017f6:	f7ff fbfd 	bl	8000ff4 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b05      	cmp	r3, #5
 8001802:	d908      	bls.n	8001816 <HAL_DMA_Init+0x5e>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2220      	movs	r2, #32
 8001808:	655a      	str	r2, [r3, #84]	; 0x54
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2203      	movs	r2, #3
 800180e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001812:	2303      	movs	r3, #3
 8001814:	e078      	b.n	8001908 <HAL_DMA_Init+0x150>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1e8      	bne.n	80017f6 <HAL_DMA_Init+0x3e>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	4b38      	ldr	r3, [pc, #224]	; (8001910 <HAL_DMA_Init+0x158>)
 8001830:	4013      	ands	r3, r2
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	431a      	orrs	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	431a      	orrs	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	431a      	orrs	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	4313      	orrs	r3, r2
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	4313      	orrs	r3, r2
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	2b04      	cmp	r3, #4
 800186e:	d107      	bne.n	8001880 <HAL_DMA_Init+0xc8>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001878:	4313      	orrs	r3, r2
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4313      	orrs	r3, r2
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	f023 0307 	bic.w	r3, r3, #7
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	4313      	orrs	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d117      	bne.n	80018da <HAL_DMA_Init+0x122>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00e      	beq.n	80018da <HAL_DMA_Init+0x122>
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 fa99 	bl	8001df4 <DMA_CheckFifoParam>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_DMA_Init+0x122>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2240      	movs	r2, #64	; 0x40
 80018cc:	655a      	str	r2, [r3, #84]	; 0x54
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80018d6:	2301      	movs	r3, #1
 80018d8:	e016      	b.n	8001908 <HAL_DMA_Init+0x150>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	615a      	str	r2, [r3, #20]
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 fa50 	bl	8001d88 <DMA_CalcBaseAndBitshift>
 80018e8:	4603      	mov	r3, r0
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f0:	223f      	movs	r2, #63	; 0x3f
 80018f2:	409a      	lsls	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	655a      	str	r2, [r3, #84]	; 0x54
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001906:	2300      	movs	r3, #0
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	f010803f 	.word	0xf010803f

08001914 <HAL_DMA_Start_IT>:
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	2300      	movs	r3, #0
 8001924:	75fb      	strb	r3, [r7, #23]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_DMA_Start_IT+0x26>
 8001936:	2302      	movs	r3, #2
 8001938:	e048      	b.n	80019cc <HAL_DMA_Start_IT+0xb8>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b01      	cmp	r3, #1
 800194c:	d137      	bne.n	80019be <HAL_DMA_Start_IT+0xaa>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2202      	movs	r2, #2
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	655a      	str	r2, [r3, #84]	; 0x54
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 f9e2 	bl	8001d2c <DMA_SetConfig>
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800196c:	223f      	movs	r2, #63	; 0x3f
 800196e:	409a      	lsls	r2, r3
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	f042 0216 	orr.w	r2, r2, #22
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	6952      	ldr	r2, [r2, #20]
 800198e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001992:	615a      	str	r2, [r3, #20]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <HAL_DMA_Start_IT+0x98>
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	f042 0208 	orr.w	r2, r2, #8
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	f042 0201 	orr.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	e005      	b.n	80019ca <HAL_DMA_Start_IT+0xb6>
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 80019c6:	2302      	movs	r3, #2
 80019c8:	75fb      	strb	r3, [r7, #23]
 80019ca:	7dfb      	ldrb	r3, [r7, #23]
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_DMA_Abort_IT>:
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d004      	beq.n	80019f2 <HAL_DMA_Abort_IT+0x1e>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2280      	movs	r2, #128	; 0x80
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00c      	b.n	8001a0c <HAL_DMA_Abort_IT+0x38>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2205      	movs	r2, #5
 80019f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6812      	ldr	r2, [r2, #0]
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	f022 0201 	bic.w	r2, r2, #1
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_DMA_IRQHandler>:
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	4b92      	ldr	r3, [pc, #584]	; (8001c70 <HAL_DMA_IRQHandler+0x258>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a92      	ldr	r2, [pc, #584]	; (8001c74 <HAL_DMA_IRQHandler+0x25c>)
 8001a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2e:	0a9b      	lsrs	r3, r3, #10
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a42:	2208      	movs	r2, #8
 8001a44:	409a      	lsls	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d01a      	beq.n	8001a84 <HAL_DMA_IRQHandler+0x6c>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d013      	beq.n	8001a84 <HAL_DMA_IRQHandler+0x6c>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	6812      	ldr	r2, [r2, #0]
 8001a64:	6812      	ldr	r2, [r2, #0]
 8001a66:	f022 0204 	bic.w	r2, r2, #4
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a70:	2208      	movs	r2, #8
 8001a72:	409a      	lsls	r2, r3
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a7c:	f043 0201 	orr.w	r2, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	655a      	str	r2, [r3, #84]	; 0x54
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a88:	2201      	movs	r2, #1
 8001a8a:	409a      	lsls	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d012      	beq.n	8001aba <HAL_DMA_IRQHandler+0xa2>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00b      	beq.n	8001aba <HAL_DMA_IRQHandler+0xa2>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	409a      	lsls	r2, r3
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab2:	f043 0202 	orr.w	r2, r3, #2
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	655a      	str	r2, [r3, #84]	; 0x54
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001abe:	2204      	movs	r2, #4
 8001ac0:	409a      	lsls	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d012      	beq.n	8001af0 <HAL_DMA_IRQHandler+0xd8>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00b      	beq.n	8001af0 <HAL_DMA_IRQHandler+0xd8>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001adc:	2204      	movs	r2, #4
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ae8:	f043 0204 	orr.w	r2, r3, #4
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	655a      	str	r2, [r3, #84]	; 0x54
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001af4:	2210      	movs	r2, #16
 8001af6:	409a      	lsls	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d043      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d03c      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b12:	2210      	movs	r2, #16
 8001b14:	409a      	lsls	r2, r3
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d018      	beq.n	8001b5a <HAL_DMA_IRQHandler+0x142>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d108      	bne.n	8001b48 <HAL_DMA_IRQHandler+0x130>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d024      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	4798      	blx	r3
 8001b46:	e01f      	b.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d01b      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
 8001b58:	e016      	b.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d107      	bne.n	8001b78 <HAL_DMA_IRQHandler+0x160>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6812      	ldr	r2, [r2, #0]
 8001b70:	6812      	ldr	r2, [r2, #0]
 8001b72:	f022 0208 	bic.w	r2, r2, #8
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x170>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	4798      	blx	r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 808e 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0310 	and.w	r3, r3, #16
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f000 8086 	beq.w	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bae:	2220      	movs	r2, #32
 8001bb0:	409a      	lsls	r2, r3
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b05      	cmp	r3, #5
 8001bc0:	d136      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x218>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6812      	ldr	r2, [r2, #0]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	f022 0216 	bic.w	r2, r2, #22
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	6812      	ldr	r2, [r2, #0]
 8001bda:	6952      	ldr	r2, [r2, #20]
 8001bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001be0:	615a      	str	r2, [r3, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d103      	bne.n	8001bf2 <HAL_DMA_IRQHandler+0x1da>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d007      	beq.n	8001c02 <HAL_DMA_IRQHandler+0x1ea>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6812      	ldr	r2, [r2, #0]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	f022 0208 	bic.w	r2, r2, #8
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c06:	223f      	movs	r2, #63	; 0x3f
 8001c08:	409a      	lsls	r2, r3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d07d      	beq.n	8001d22 <HAL_DMA_IRQHandler+0x30a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	4798      	blx	r3
 8001c2e:	e078      	b.n	8001d22 <HAL_DMA_IRQHandler+0x30a>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d01c      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x260>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d108      	bne.n	8001c5e <HAL_DMA_IRQHandler+0x246>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d030      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	4798      	blx	r3
 8001c5c:	e02b      	b.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d027      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	4798      	blx	r3
 8001c6e:	e022      	b.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001c70:	20000008 	.word	0x20000008
 8001c74:	1b4e81b5 	.word	0x1b4e81b5
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10f      	bne.n	8001ca6 <HAL_DMA_IRQHandler+0x28e>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	f022 0210 	bic.w	r2, r2, #16
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x29e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	4798      	blx	r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d032      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d022      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x2f8>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2205      	movs	r2, #5
 8001cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	6812      	ldr	r2, [r2, #0]
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d807      	bhi.n	8001cfe <HAL_DMA_IRQHandler+0x2e6>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1f2      	bne.n	8001ce2 <HAL_DMA_IRQHandler+0x2ca>
 8001cfc:	e000      	b.n	8001d00 <HAL_DMA_IRQHandler+0x2e8>
 8001cfe:	bf00      	nop
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	4798      	blx	r3
 8001d20:	e000      	b.n	8001d24 <HAL_DMA_IRQHandler+0x30c>
 8001d22:	bf00      	nop
 8001d24:	3718      	adds	r7, #24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop

08001d2c <DMA_SetConfig>:
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
 8001d38:	603b      	str	r3, [r7, #0]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	6812      	ldr	r2, [r2, #0]
 8001d44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b40      	cmp	r3, #64	; 0x40
 8001d58:	d108      	bne.n	8001d6c <DMA_SetConfig+0x40>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	e007      	b.n	8001d7c <DMA_SetConfig+0x50>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68ba      	ldr	r2, [r7, #8]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	60da      	str	r2, [r3, #12]
 8001d7c:	bf00      	nop
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <DMA_CalcBaseAndBitshift>:
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	3b10      	subs	r3, #16
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <DMA_CalcBaseAndBitshift+0x64>)
 8001d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9e:	091b      	lsrs	r3, r3, #4
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4a13      	ldr	r2, [pc, #76]	; (8001df0 <DMA_CalcBaseAndBitshift+0x68>)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4413      	add	r3, r2
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	461a      	mov	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	65da      	str	r2, [r3, #92]	; 0x5c
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d909      	bls.n	8001dca <DMA_CalcBaseAndBitshift+0x42>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001dbe:	f023 0303 	bic.w	r3, r3, #3
 8001dc2:	1d1a      	adds	r2, r3, #4
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	659a      	str	r2, [r3, #88]	; 0x58
 8001dc8:	e007      	b.n	8001dda <DMA_CalcBaseAndBitshift+0x52>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001dd2:	f023 0303 	bic.w	r3, r3, #3
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	6593      	str	r3, [r2, #88]	; 0x58
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	aaaaaaab 	.word	0xaaaaaaab
 8001df0:	0800ca04 	.word	0x0800ca04

08001df4 <DMA_CheckFifoParam>:
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	73fb      	strb	r3, [r7, #15]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d11f      	bne.n	8001e4e <DMA_CheckFifoParam+0x5a>
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	d855      	bhi.n	8001ec0 <DMA_CheckFifoParam+0xcc>
 8001e14:	a201      	add	r2, pc, #4	; (adr r2, 8001e1c <DMA_CheckFifoParam+0x28>)
 8001e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1a:	bf00      	nop
 8001e1c:	08001e2d 	.word	0x08001e2d
 8001e20:	08001e3f 	.word	0x08001e3f
 8001e24:	08001e2d 	.word	0x08001e2d
 8001e28:	08001ec1 	.word	0x08001ec1
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d045      	beq.n	8001ec4 <DMA_CheckFifoParam+0xd0>
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
 8001e3c:	e042      	b.n	8001ec4 <DMA_CheckFifoParam+0xd0>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e42:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e46:	d13f      	bne.n	8001ec8 <DMA_CheckFifoParam+0xd4>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e03c      	b.n	8001ec8 <DMA_CheckFifoParam+0xd4>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e56:	d121      	bne.n	8001e9c <DMA_CheckFifoParam+0xa8>
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b03      	cmp	r3, #3
 8001e5c:	d836      	bhi.n	8001ecc <DMA_CheckFifoParam+0xd8>
 8001e5e:	a201      	add	r2, pc, #4	; (adr r2, 8001e64 <DMA_CheckFifoParam+0x70>)
 8001e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e64:	08001e75 	.word	0x08001e75
 8001e68:	08001e7b 	.word	0x08001e7b
 8001e6c:	08001e75 	.word	0x08001e75
 8001e70:	08001e8d 	.word	0x08001e8d
 8001e74:	2301      	movs	r3, #1
 8001e76:	73fb      	strb	r3, [r7, #15]
 8001e78:	e02f      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d024      	beq.n	8001ed0 <DMA_CheckFifoParam+0xdc>
 8001e86:	2301      	movs	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
 8001e8a:	e021      	b.n	8001ed0 <DMA_CheckFifoParam+0xdc>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e94:	d11e      	bne.n	8001ed4 <DMA_CheckFifoParam+0xe0>
 8001e96:	2301      	movs	r3, #1
 8001e98:	73fb      	strb	r3, [r7, #15]
 8001e9a:	e01b      	b.n	8001ed4 <DMA_CheckFifoParam+0xe0>
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d902      	bls.n	8001ea8 <DMA_CheckFifoParam+0xb4>
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d003      	beq.n	8001eae <DMA_CheckFifoParam+0xba>
 8001ea6:	e018      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	73fb      	strb	r3, [r7, #15]
 8001eac:	e015      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00e      	beq.n	8001ed8 <DMA_CheckFifoParam+0xe4>
 8001eba:	2301      	movs	r3, #1
 8001ebc:	73fb      	strb	r3, [r7, #15]
 8001ebe:	e00b      	b.n	8001ed8 <DMA_CheckFifoParam+0xe4>
 8001ec0:	bf00      	nop
 8001ec2:	e00a      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ec4:	bf00      	nop
 8001ec6:	e008      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ec8:	bf00      	nop
 8001eca:	e006      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ecc:	bf00      	nop
 8001ece:	e004      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ed0:	bf00      	nop
 8001ed2:	e002      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ed4:	bf00      	nop
 8001ed6:	e000      	b.n	8001eda <DMA_CheckFifoParam+0xe6>
 8001ed8:	bf00      	nop
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b089      	sub	sp, #36	; 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]
 8001f02:	e165      	b.n	80021d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f04:	2201      	movs	r2, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	f040 8154 	bne.w	80021ca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x4a>
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b12      	cmp	r3, #18
 8001f30:	d123      	bne.n	8001f7a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	08da      	lsrs	r2, r3, #3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3208      	adds	r2, #8
 8001f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	220f      	movs	r2, #15
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	4013      	ands	r3, r2
 8001f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	691a      	ldr	r2, [r3, #16]
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	08da      	lsrs	r2, r3, #3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3208      	adds	r2, #8
 8001f74:	69b9      	ldr	r1, [r7, #24]
 8001f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	2203      	movs	r2, #3
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f003 0203 	and.w	r2, r3, #3
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d00b      	beq.n	8001fce <HAL_GPIO_Init+0xe6>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d007      	beq.n	8001fce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fc2:	2b11      	cmp	r3, #17
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b12      	cmp	r3, #18
 8001fcc:	d130      	bne.n	8002030 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	2203      	movs	r2, #3
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002004:	2201      	movs	r2, #1
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	091b      	lsrs	r3, r3, #4
 800201a:	f003 0201 	and.w	r2, r3, #1
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4313      	orrs	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	2203      	movs	r2, #3
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4013      	ands	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 80ae 	beq.w	80021ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	4a5c      	ldr	r2, [pc, #368]	; (80021e4 <HAL_GPIO_Init+0x2fc>)
 8002074:	4b5b      	ldr	r3, [pc, #364]	; (80021e4 <HAL_GPIO_Init+0x2fc>)
 8002076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800207c:	6453      	str	r3, [r2, #68]	; 0x44
 800207e:	4b59      	ldr	r3, [pc, #356]	; (80021e4 <HAL_GPIO_Init+0x2fc>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800208a:	4a57      	ldr	r2, [pc, #348]	; (80021e8 <HAL_GPIO_Init+0x300>)
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	089b      	lsrs	r3, r3, #2
 8002090:	3302      	adds	r3, #2
 8002092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	220f      	movs	r2, #15
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a4e      	ldr	r2, [pc, #312]	; (80021ec <HAL_GPIO_Init+0x304>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d025      	beq.n	8002102 <HAL_GPIO_Init+0x21a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a4d      	ldr	r2, [pc, #308]	; (80021f0 <HAL_GPIO_Init+0x308>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d01f      	beq.n	80020fe <HAL_GPIO_Init+0x216>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a4c      	ldr	r2, [pc, #304]	; (80021f4 <HAL_GPIO_Init+0x30c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d019      	beq.n	80020fa <HAL_GPIO_Init+0x212>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a4b      	ldr	r2, [pc, #300]	; (80021f8 <HAL_GPIO_Init+0x310>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d013      	beq.n	80020f6 <HAL_GPIO_Init+0x20e>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a4a      	ldr	r2, [pc, #296]	; (80021fc <HAL_GPIO_Init+0x314>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d00d      	beq.n	80020f2 <HAL_GPIO_Init+0x20a>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a49      	ldr	r2, [pc, #292]	; (8002200 <HAL_GPIO_Init+0x318>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d007      	beq.n	80020ee <HAL_GPIO_Init+0x206>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a48      	ldr	r2, [pc, #288]	; (8002204 <HAL_GPIO_Init+0x31c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d101      	bne.n	80020ea <HAL_GPIO_Init+0x202>
 80020e6:	2306      	movs	r3, #6
 80020e8:	e00c      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020ea:	2307      	movs	r3, #7
 80020ec:	e00a      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020ee:	2305      	movs	r3, #5
 80020f0:	e008      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020f2:	2304      	movs	r3, #4
 80020f4:	e006      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020f6:	2303      	movs	r3, #3
 80020f8:	e004      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020fa:	2302      	movs	r3, #2
 80020fc:	e002      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <HAL_GPIO_Init+0x21c>
 8002102:	2300      	movs	r3, #0
 8002104:	69fa      	ldr	r2, [r7, #28]
 8002106:	f002 0203 	and.w	r2, r2, #3
 800210a:	0092      	lsls	r2, r2, #2
 800210c:	4093      	lsls	r3, r2
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4313      	orrs	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002114:	4934      	ldr	r1, [pc, #208]	; (80021e8 <HAL_GPIO_Init+0x300>)
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	089b      	lsrs	r3, r3, #2
 800211a:	3302      	adds	r3, #2
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002122:	4b39      	ldr	r3, [pc, #228]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	43db      	mvns	r3, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4013      	ands	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002146:	4a30      	ldr	r2, [pc, #192]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800214c:	4b2e      	ldr	r3, [pc, #184]	; (8002208 <HAL_GPIO_Init+0x320>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	43db      	mvns	r3, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4013      	ands	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d003      	beq.n	8002170 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	4313      	orrs	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002170:	4a25      	ldr	r2, [pc, #148]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002176:	4b24      	ldr	r3, [pc, #144]	; (8002208 <HAL_GPIO_Init+0x320>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	43db      	mvns	r3, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4013      	ands	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	4313      	orrs	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800219a:	4a1b      	ldr	r2, [pc, #108]	; (8002208 <HAL_GPIO_Init+0x320>)
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_GPIO_Init+0x320>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4013      	ands	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021c4:	4a10      	ldr	r2, [pc, #64]	; (8002208 <HAL_GPIO_Init+0x320>)
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3301      	adds	r3, #1
 80021ce:	61fb      	str	r3, [r7, #28]
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	2b0f      	cmp	r3, #15
 80021d4:	f67f ae96 	bls.w	8001f04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021d8:	bf00      	nop
 80021da:	3724      	adds	r7, #36	; 0x24
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40013800 	.word	0x40013800
 80021ec:	40020000 	.word	0x40020000
 80021f0:	40020400 	.word	0x40020400
 80021f4:	40020800 	.word	0x40020800
 80021f8:	40020c00 	.word	0x40020c00
 80021fc:	40021000 	.word	0x40021000
 8002200:	40021400 	.word	0x40021400
 8002204:	40021800 	.word	0x40021800
 8002208:	40013c00 	.word	0x40013c00

0800220c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	807b      	strh	r3, [r7, #2]
 8002218:	4613      	mov	r3, r2
 800221a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800221c:	787b      	ldrb	r3, [r7, #1]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002222:	887a      	ldrh	r2, [r7, #2]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002228:	e003      	b.n	8002232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	041a      	lsls	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	619a      	str	r2, [r3, #24]
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
	...

08002240 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800224c:	695a      	ldr	r2, [r3, #20]
 800224e:	88fb      	ldrh	r3, [r7, #6]
 8002250:	4013      	ands	r3, r2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d006      	beq.n	8002264 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002256:	4a05      	ldr	r2, [pc, #20]	; (800226c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f806 	bl	8002270 <HAL_GPIO_EXTI_Callback>
  }
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40013c00 	.word	0x40013c00

08002270 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
	...

08002288 <HAL_I2C_Init>:
 8002288:	b590      	push	{r4, r7, lr}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_I2C_Init+0x12>
 8002296:	2301      	movs	r3, #1
 8002298:	e10f      	b.n	80024ba <HAL_I2C_Init+0x232>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_I2C_Init+0x2c>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f009 fd9c 	bl	800bdec <HAL_I2C_MspInit>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2224      	movs	r2, #36	; 0x24
 80022b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	f022 0201 	bic.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	f000 f9f2 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80022d0:	60f8      	str	r0, [r7, #12]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4a7b      	ldr	r2, [pc, #492]	; (80024c4 <HAL_I2C_Init+0x23c>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d807      	bhi.n	80022ec <HAL_I2C_Init+0x64>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	4a7a      	ldr	r2, [pc, #488]	; (80024c8 <HAL_I2C_Init+0x240>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	bf94      	ite	ls
 80022e4:	2301      	movls	r3, #1
 80022e6:	2300      	movhi	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	e006      	b.n	80022fa <HAL_I2C_Init+0x72>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4a77      	ldr	r2, [pc, #476]	; (80024cc <HAL_I2C_Init+0x244>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	bf94      	ite	ls
 80022f4:	2301      	movls	r3, #1
 80022f6:	2300      	movhi	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_I2C_Init+0x7a>
 80022fe:	2301      	movs	r3, #1
 8002300:	e0db      	b.n	80024ba <HAL_I2C_Init+0x232>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4a72      	ldr	r2, [pc, #456]	; (80024d0 <HAL_I2C_Init+0x248>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	0c9b      	lsrs	r3, r3, #18
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	6852      	ldr	r2, [r2, #4]
 8002318:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	430a      	orrs	r2, r1
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	4863      	ldr	r0, [pc, #396]	; (80024c4 <HAL_I2C_Init+0x23c>)
 8002336:	4283      	cmp	r3, r0
 8002338:	d802      	bhi.n	8002340 <HAL_I2C_Init+0xb8>
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	3301      	adds	r3, #1
 800233e:	e009      	b.n	8002354 <HAL_I2C_Init+0xcc>
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002346:	fb00 f303 	mul.w	r3, r0, r3
 800234a:	4862      	ldr	r0, [pc, #392]	; (80024d4 <HAL_I2C_Init+0x24c>)
 800234c:	fba0 0303 	umull	r0, r3, r0, r3
 8002350:	099b      	lsrs	r3, r3, #6
 8002352:	3301      	adds	r3, #1
 8002354:	430b      	orrs	r3, r1
 8002356:	6213      	str	r3, [r2, #32]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002366:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	4955      	ldr	r1, [pc, #340]	; (80024c4 <HAL_I2C_Init+0x23c>)
 8002370:	428b      	cmp	r3, r1
 8002372:	d80d      	bhi.n	8002390 <HAL_I2C_Init+0x108>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	1e59      	subs	r1, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002382:	3301      	adds	r3, #1
 8002384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002388:	2b04      	cmp	r3, #4
 800238a:	bf38      	it	cc
 800238c:	2304      	movcc	r3, #4
 800238e:	e04f      	b.n	8002430 <HAL_I2C_Init+0x1a8>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d111      	bne.n	80023bc <HAL_I2C_Init+0x134>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	1e5c      	subs	r4, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6859      	ldr	r1, [r3, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	440b      	add	r3, r1
 80023a6:	fbb4 f3f3 	udiv	r3, r4, r3
 80023aa:	3301      	adds	r3, #1
 80023ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	bf0c      	ite	eq
 80023b4:	2301      	moveq	r3, #1
 80023b6:	2300      	movne	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	e012      	b.n	80023e2 <HAL_I2C_Init+0x15a>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1e5c      	subs	r4, r3, #1
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6859      	ldr	r1, [r3, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	0099      	lsls	r1, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	fbb4 f3f3 	udiv	r3, r4, r3
 80023d2:	3301      	adds	r3, #1
 80023d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_I2C_Init+0x162>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e022      	b.n	8002430 <HAL_I2C_Init+0x1a8>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10e      	bne.n	8002410 <HAL_I2C_Init+0x188>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	1e5c      	subs	r4, r3, #1
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6859      	ldr	r1, [r3, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	440b      	add	r3, r1
 8002400:	fbb4 f3f3 	udiv	r3, r4, r3
 8002404:	3301      	adds	r3, #1
 8002406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800240a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800240e:	e00f      	b.n	8002430 <HAL_I2C_Init+0x1a8>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1e5c      	subs	r4, r3, #1
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6859      	ldr	r1, [r3, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	0099      	lsls	r1, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	fbb4 f3f3 	udiv	r3, r4, r3
 8002426:	3301      	adds	r3, #1
 8002428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800242c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002430:	4313      	orrs	r3, r2
 8002432:	61c3      	str	r3, [r0, #28]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	6812      	ldr	r2, [r2, #0]
 800243c:	6812      	ldr	r2, [r2, #0]
 800243e:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	69d0      	ldr	r0, [r2, #28]
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	6a12      	ldr	r2, [r2, #32]
 800244a:	4302      	orrs	r2, r0
 800244c:	430a      	orrs	r2, r1
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800245e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	6908      	ldr	r0, [r1, #16]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	68c9      	ldr	r1, [r1, #12]
 800246a:	4301      	orrs	r1, r0
 800246c:	430b      	orrs	r3, r1
 800246e:	6093      	str	r3, [r2, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6812      	ldr	r2, [r2, #0]
 8002478:	68d2      	ldr	r2, [r2, #12]
 800247a:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6950      	ldr	r0, [r2, #20]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6992      	ldr	r2, [r2, #24]
 8002486:	4302      	orrs	r2, r0
 8002488:	430a      	orrs	r2, r1
 800248a:	60da      	str	r2, [r3, #12]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	641a      	str	r2, [r3, #64]	; 0x40
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2220      	movs	r2, #32
 80024a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024b8:	2300      	movs	r3, #0
 80024ba:	4618      	mov	r0, r3
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd90      	pop	{r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	000186a0 	.word	0x000186a0
 80024c8:	001e847f 	.word	0x001e847f
 80024cc:	003d08ff 	.word	0x003d08ff
 80024d0:	431bde83 	.word	0x431bde83
 80024d4:	10624dd3 	.word	0x10624dd3

080024d8 <HAL_RCC_ClockConfig>:
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_RCC_ClockConfig+0x14>
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0ca      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 80024ec:	4b67      	ldr	r3, [pc, #412]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 020f 	and.w	r2, r3, #15
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d20c      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x3c>
 80024fa:	4b64      	ldr	r3, [pc, #400]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	4b62      	ldr	r3, [pc, #392]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 020f 	and.w	r2, r3, #15
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x3c>
 8002510:	2301      	movs	r3, #1
 8002512:	e0b6      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d020      	beq.n	8002562 <HAL_RCC_ClockConfig+0x8a>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_RCC_ClockConfig+0x60>
 800252c:	4a58      	ldr	r2, [pc, #352]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800252e:	4b58      	ldr	r3, [pc, #352]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002536:	6093      	str	r3, [r2, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0308 	and.w	r3, r3, #8
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <HAL_RCC_ClockConfig+0x78>
 8002544:	4a52      	ldr	r2, [pc, #328]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002546:	4b52      	ldr	r3, [pc, #328]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800254e:	6093      	str	r3, [r2, #8]
 8002550:	494f      	ldr	r1, [pc, #316]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002552:	4b4f      	ldr	r3, [pc, #316]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	4313      	orrs	r3, r2
 8002560:	608b      	str	r3, [r1, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d044      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x120>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d107      	bne.n	8002586 <HAL_RCC_ClockConfig+0xae>
 8002576:	4b46      	ldr	r3, [pc, #280]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d119      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
 8002582:	2301      	movs	r3, #1
 8002584:	e07d      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d003      	beq.n	8002596 <HAL_RCC_ClockConfig+0xbe>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b03      	cmp	r3, #3
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xce>
 8002596:	4b3e      	ldr	r3, [pc, #248]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e06d      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 80025a6:	4b3a      	ldr	r3, [pc, #232]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xde>
 80025b2:	2301      	movs	r3, #1
 80025b4:	e065      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 80025b6:	4936      	ldr	r1, [pc, #216]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025b8:	4b35      	ldr	r3, [pc, #212]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f023 0203 	bic.w	r2, r3, #3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	608b      	str	r3, [r1, #8]
 80025c8:	f7fe fd14 	bl	8000ff4 <HAL_GetTick>
 80025cc:	60f8      	str	r0, [r7, #12]
 80025ce:	e00a      	b.n	80025e6 <HAL_RCC_ClockConfig+0x10e>
 80025d0:	f7fe fd10 	bl	8000ff4 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f241 3288 	movw	r2, #5000	; 0x1388
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_ClockConfig+0x10e>
 80025e2:	2303      	movs	r3, #3
 80025e4:	e04d      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 80025e6:	4b2a      	ldr	r3, [pc, #168]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 020c 	and.w	r2, r3, #12
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d1eb      	bne.n	80025d0 <HAL_RCC_ClockConfig+0xf8>
 80025f8:	4b24      	ldr	r3, [pc, #144]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 020f 	and.w	r2, r3, #15
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d90c      	bls.n	8002620 <HAL_RCC_ClockConfig+0x148>
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]
 800260e:	4b1f      	ldr	r3, [pc, #124]	; (800268c <HAL_RCC_ClockConfig+0x1b4>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 020f 	and.w	r2, r3, #15
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_ClockConfig+0x148>
 800261c:	2301      	movs	r3, #1
 800261e:	e030      	b.n	8002682 <HAL_RCC_ClockConfig+0x1aa>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	d008      	beq.n	800263e <HAL_RCC_ClockConfig+0x166>
 800262c:	4918      	ldr	r1, [pc, #96]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800262e:	4b18      	ldr	r3, [pc, #96]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	608b      	str	r3, [r1, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <HAL_RCC_ClockConfig+0x186>
 800264a:	4911      	ldr	r1, [pc, #68]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800264c:	4b10      	ldr	r3, [pc, #64]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
 800265e:	f000 fb7b 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002662:	4601      	mov	r1, r0
 8002664:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_RCC_ClockConfig+0x1b8>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	091b      	lsrs	r3, r3, #4
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	4a09      	ldr	r2, [pc, #36]	; (8002694 <HAL_RCC_ClockConfig+0x1bc>)
 8002670:	5cd3      	ldrb	r3, [r2, r3]
 8002672:	fa21 f303 	lsr.w	r3, r1, r3
 8002676:	4a08      	ldr	r2, [pc, #32]	; (8002698 <HAL_RCC_ClockConfig+0x1c0>)
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	2000      	movs	r0, #0
 800267c:	f7fe fc76 	bl	8000f6c <HAL_InitTick>
 8002680:	2300      	movs	r3, #0
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40023c00 	.word	0x40023c00
 8002690:	40023800 	.word	0x40023800
 8002694:	0800caa0 	.word	0x0800caa0
 8002698:	20000008 	.word	0x20000008

0800269c <HAL_RCC_GetHCLKFreq>:
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
 80026a0:	4b03      	ldr	r3, [pc, #12]	; (80026b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20000008 	.word	0x20000008

080026b4 <HAL_RCC_GetPCLK1Freq>:
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	f7ff fff0 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026bc:	4601      	mov	r1, r0
 80026be:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	0a9b      	lsrs	r3, r3, #10
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	4a03      	ldr	r2, [pc, #12]	; (80026d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026ca:	5cd3      	ldrb	r3, [r2, r3]
 80026cc:	fa21 f303 	lsr.w	r3, r1, r3
 80026d0:	4618      	mov	r0, r3
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	0800cab0 	.word	0x0800cab0

080026dc <HAL_RCC_GetPCLK2Freq>:
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
 80026e0:	f7ff ffdc 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026e4:	4601      	mov	r1, r0
 80026e6:	4b05      	ldr	r3, [pc, #20]	; (80026fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	0b5b      	lsrs	r3, r3, #13
 80026ec:	f003 0307 	and.w	r3, r3, #7
 80026f0:	4a03      	ldr	r2, [pc, #12]	; (8002700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026f2:	5cd3      	ldrb	r3, [r2, r3]
 80026f4:	fa21 f303 	lsr.w	r3, r1, r3
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40023800 	.word	0x40023800
 8002700:	0800cab0 	.word	0x0800cab0

08002704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08c      	sub	sp, #48	; 0x30
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b00      	cmp	r3, #0
 800273a:	d010      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800273c:	496f      	ldr	r1, [pc, #444]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800273e:	4b6f      	ldr	r3, [pc, #444]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002740:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002744:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800275a:	2301      	movs	r3, #1
 800275c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d010      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800276a:	4964      	ldr	r1, [pc, #400]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800276c:	4b63      	ldr	r3, [pc, #396]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800276e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002772:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002788:	2301      	movs	r3, #1
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	d017      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002798:	4958      	ldr	r1, [pc, #352]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800279a:	4b58      	ldr	r3, [pc, #352]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800279c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a8:	4313      	orrs	r3, r2
 80027aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027b6:	d101      	bne.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80027b8:	2301      	movs	r3, #1
 80027ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80027c4:	2301      	movs	r3, #1
 80027c6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0308 	and.w	r3, r3, #8
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d017      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027d4:	4949      	ldr	r1, [pc, #292]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027d6:	4b49      	ldr	r3, [pc, #292]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80027d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027f2:	d101      	bne.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80027f4:	2301      	movs	r3, #1
 80027f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002800:	2301      	movs	r3, #1
 8002802:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 808a 	beq.w	8002926 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	4a39      	ldr	r2, [pc, #228]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002818:	4b38      	ldr	r3, [pc, #224]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800281a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002820:	6413      	str	r3, [r2, #64]	; 0x40
 8002822:	4b36      	ldr	r3, [pc, #216]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282a:	60bb      	str	r3, [r7, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800282e:	4a34      	ldr	r2, [pc, #208]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002830:	4b33      	ldr	r3, [pc, #204]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002838:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800283a:	f7fe fbdb 	bl	8000ff4 <HAL_GetTick>
 800283e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002840:	e008      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002842:	f7fe fbd7 	bl	8000ff4 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e278      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002854:	4b2a      	ldr	r3, [pc, #168]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0f0      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002860:	4b26      	ldr	r3, [pc, #152]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002868:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800286a:	6a3b      	ldr	r3, [r7, #32]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d02f      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002874:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	429a      	cmp	r2, r3
 800287c:	d028      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800287e:	4b1f      	ldr	r3, [pc, #124]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002886:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002888:	4b1e      	ldr	r3, [pc, #120]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800288a:	2201      	movs	r2, #1
 800288c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800288e:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002894:	4a19      	ldr	r2, [pc, #100]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800289a:	4b18      	ldr	r3, [pc, #96]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800289c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d114      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80028a6:	f7fe fba5 	bl	8000ff4 <HAL_GetTick>
 80028aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ac:	e00a      	b.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ae:	f7fe fba1 	bl	8000ff4 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d901      	bls.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e240      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c4:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0ee      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028dc:	d114      	bne.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80028de:	4907      	ldr	r1, [pc, #28]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028e0:	4b06      	ldr	r3, [pc, #24]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80028f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028f4:	4313      	orrs	r3, r2
 80028f6:	608b      	str	r3, [r1, #8]
 80028f8:	e00c      	b.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80028fa:	bf00      	nop
 80028fc:	40023800 	.word	0x40023800
 8002900:	40007000 	.word	0x40007000
 8002904:	42470e40 	.word	0x42470e40
 8002908:	4a4a      	ldr	r2, [pc, #296]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800290a:	4b4a      	ldr	r3, [pc, #296]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002912:	6093      	str	r3, [r2, #8]
 8002914:	4947      	ldr	r1, [pc, #284]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002916:	4b47      	ldr	r3, [pc, #284]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002918:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002922:	4313      	orrs	r3, r2
 8002924:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0310 	and.w	r3, r3, #16
 800292e:	2b00      	cmp	r3, #0
 8002930:	d004      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002932:	4a41      	ldr	r2, [pc, #260]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800293a:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002948:	493a      	ldr	r1, [pc, #232]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800294a:	4b3a      	ldr	r3, [pc, #232]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800294c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002950:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002958:	4313      	orrs	r3, r2
 800295a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800296a:	4932      	ldr	r1, [pc, #200]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800296c:	4b31      	ldr	r3, [pc, #196]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002972:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d011      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800298c:	4929      	ldr	r1, [pc, #164]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800298e:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002990:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002994:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029aa:	d101      	bne.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80029ac:	2301      	movs	r3, #1
 80029ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00a      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80029bc:	491d      	ldr	r1, [pc, #116]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029be:	4b1d      	ldr	r3, [pc, #116]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029c4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029cc:	4313      	orrs	r3, r2
 80029ce:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d011      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80029de:	4915      	ldr	r1, [pc, #84]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029e0:	4b14      	ldr	r3, [pc, #80]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ee:	4313      	orrs	r3, r2
 80029f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029fc:	d101      	bne.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80029fe:	2301      	movs	r3, #1
 8002a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d005      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a10:	f040 80ff 	bne.w	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a14:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a1a:	f7fe faeb 	bl	8000ff4 <HAL_GetTick>
 8002a1e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a20:	e00e      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002a22:	f7fe fae7 	bl	8000ff4 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d907      	bls.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e188      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002a34:	40023800 	.word	0x40023800
 8002a38:	424711e0 	.word	0x424711e0
 8002a3c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a40:	4b7e      	ldr	r3, [pc, #504]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1ea      	bne.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d009      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d028      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d124      	bne.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002a74:	4b71      	ldr	r3, [pc, #452]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a7a:	0c1b      	lsrs	r3, r3, #16
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	3301      	adds	r3, #1
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a86:	4b6d      	ldr	r3, [pc, #436]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a8c:	0e1b      	lsrs	r3, r3, #24
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a94:	4969      	ldr	r1, [pc, #420]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	019b      	lsls	r3, r3, #6
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	085b      	lsrs	r3, r3, #1
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	041b      	lsls	r3, r3, #16
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	061b      	lsls	r3, r3, #24
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	071b      	lsls	r3, r3, #28
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0304 	and.w	r3, r3, #4
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d004      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ad2:	d00a      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d035      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ae8:	d130      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002aea:	4b54      	ldr	r3, [pc, #336]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002af0:	0c1b      	lsrs	r3, r3, #16
 8002af2:	f003 0303 	and.w	r3, r3, #3
 8002af6:	3301      	adds	r3, #1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002afc:	4b4f      	ldr	r3, [pc, #316]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b02:	0f1b      	lsrs	r3, r3, #28
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002b0a:	494c      	ldr	r1, [pc, #304]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	019b      	lsls	r3, r3, #6
 8002b16:	431a      	orrs	r2, r3
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	041b      	lsls	r3, r3, #16
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	061b      	lsls	r3, r3, #24
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	071b      	lsls	r3, r3, #28
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002b34:	4941      	ldr	r1, [pc, #260]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b36:	4b41      	ldr	r3, [pc, #260]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b3c:	f023 021f 	bic.w	r2, r3, #31
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	3b01      	subs	r3, #1
 8002b46:	4313      	orrs	r3, r2
 8002b48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d029      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b60:	d124      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b62:	4b36      	ldr	r3, [pc, #216]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b68:	0c1b      	lsrs	r3, r3, #16
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	3301      	adds	r3, #1
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002b74:	4b31      	ldr	r3, [pc, #196]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b7a:	0f1b      	lsrs	r3, r3, #28
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002b82:	492e      	ldr	r1, [pc, #184]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	019b      	lsls	r3, r3, #6
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	085b      	lsrs	r3, r3, #1
 8002b96:	3b01      	subs	r3, #1
 8002b98:	041b      	lsls	r3, r3, #16
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	061b      	lsls	r3, r3, #24
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	071b      	lsls	r3, r3, #28
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d016      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bb8:	4920      	ldr	r1, [pc, #128]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	019b      	lsls	r3, r3, #6
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	085b      	lsrs	r3, r3, #1
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	041b      	lsls	r3, r3, #16
 8002bd0:	431a      	orrs	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	061b      	lsls	r3, r3, #24
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	071b      	lsls	r3, r3, #28
 8002be0:	4313      	orrs	r3, r2
 8002be2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002be6:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002be8:	2201      	movs	r2, #1
 8002bea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002bec:	f7fe fa02 	bl	8000ff4 <HAL_GetTick>
 8002bf0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002bf4:	f7fe f9fe 	bl	8000ff4 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e09f      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c06:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	f040 8095 	bne.w	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002c1a:	4b0a      	ldr	r3, [pc, #40]	; (8002c44 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c20:	f7fe f9e8 	bl	8000ff4 <HAL_GetTick>
 8002c24:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c26:	e00f      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002c28:	f7fe f9e4 	bl	8000ff4 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d908      	bls.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e085      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002c3a:	bf00      	nop
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	42470068 	.word	0x42470068
 8002c44:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c48:	4b41      	ldr	r3, [pc, #260]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c54:	d0e8      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d02b      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d127      	bne.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002c7e:	4b34      	ldr	r3, [pc, #208]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c84:	0c1b      	lsrs	r3, r3, #16
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002c90:	492f      	ldr	r1, [pc, #188]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699a      	ldr	r2, [r3, #24]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	019b      	lsls	r3, r3, #6
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	085b      	lsrs	r3, r3, #1
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	041b      	lsls	r3, r3, #16
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	061b      	lsls	r3, r3, #24
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002cb4:	4926      	ldr	r1, [pc, #152]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cb6:	4b26      	ldr	r3, [pc, #152]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cbc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	021b      	lsls	r3, r3, #8
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01d      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ce2:	d118      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cea:	0e1b      	lsrs	r3, r3, #24
 8002cec:	f003 030f 	and.w	r3, r3, #15
 8002cf0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002cf2:	4917      	ldr	r1, [pc, #92]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	019b      	lsls	r3, r3, #6
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	085b      	lsrs	r3, r3, #1
 8002d06:	3b01      	subs	r3, #1
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	061b      	lsls	r3, r3, #24
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002d16:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d1c:	f7fe f96a 	bl	8000ff4 <HAL_GetTick>
 8002d20:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002d24:	f7fe f966 	bl	8000ff4 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e007      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d36:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d42:	d1ef      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3730      	adds	r7, #48	; 0x30
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023800 	.word	0x40023800
 8002d54:	42470070 	.word	0x42470070

08002d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d5c:	b091      	sub	sp, #68	; 0x44
 8002d5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d74:	4b9e      	ldr	r3, [pc, #632]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 030c 	and.w	r3, r3, #12
 8002d7c:	2b0c      	cmp	r3, #12
 8002d7e:	f200 812d 	bhi.w	8002fdc <HAL_RCC_GetSysClockFreq+0x284>
 8002d82:	a201      	add	r2, pc, #4	; (adr r2, 8002d88 <HAL_RCC_GetSysClockFreq+0x30>)
 8002d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d88:	08002dbd 	.word	0x08002dbd
 8002d8c:	08002fdd 	.word	0x08002fdd
 8002d90:	08002fdd 	.word	0x08002fdd
 8002d94:	08002fdd 	.word	0x08002fdd
 8002d98:	08002dc3 	.word	0x08002dc3
 8002d9c:	08002fdd 	.word	0x08002fdd
 8002da0:	08002fdd 	.word	0x08002fdd
 8002da4:	08002fdd 	.word	0x08002fdd
 8002da8:	08002dc9 	.word	0x08002dc9
 8002dac:	08002fdd 	.word	0x08002fdd
 8002db0:	08002fdd 	.word	0x08002fdd
 8002db4:	08002fdd 	.word	0x08002fdd
 8002db8:	08002edf 	.word	0x08002edf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dbc:	4b8d      	ldr	r3, [pc, #564]	; (8002ff4 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002dbe:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002dc0:	e10f      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dc2:	4b8d      	ldr	r3, [pc, #564]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002dc4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dc6:	e10c      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dc8:	4b89      	ldr	r3, [pc, #548]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002dd0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dd2:	4b87      	ldr	r3, [pc, #540]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d023      	beq.n	8002e26 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dde:	4b84      	ldr	r3, [pc, #528]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	099b      	lsrs	r3, r3, #6
 8002de4:	f04f 0400 	mov.w	r4, #0
 8002de8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	ea03 0301 	and.w	r3, r3, r1
 8002df4:	ea04 0402 	and.w	r4, r4, r2
 8002df8:	4a7f      	ldr	r2, [pc, #508]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002dfa:	fb02 f104 	mul.w	r1, r2, r4
 8002dfe:	2200      	movs	r2, #0
 8002e00:	fb02 f203 	mul.w	r2, r2, r3
 8002e04:	440a      	add	r2, r1
 8002e06:	497c      	ldr	r1, [pc, #496]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002e08:	fba3 0101 	umull	r0, r1, r3, r1
 8002e0c:	1853      	adds	r3, r2, r1
 8002e0e:	4619      	mov	r1, r3
 8002e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e12:	f04f 0400 	mov.w	r4, #0
 8002e16:	461a      	mov	r2, r3
 8002e18:	4623      	mov	r3, r4
 8002e1a:	f7fd fefd 	bl	8000c18 <__aeabi_uldivmod>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	460c      	mov	r4, r1
 8002e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e24:	e04d      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e26:	4b72      	ldr	r3, [pc, #456]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	099b      	lsrs	r3, r3, #6
 8002e2c:	f04f 0400 	mov.w	r4, #0
 8002e30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	ea01 0103 	and.w	r1, r1, r3
 8002e3c:	ea02 0204 	and.w	r2, r2, r4
 8002e40:	460b      	mov	r3, r1
 8002e42:	4614      	mov	r4, r2
 8002e44:	0160      	lsls	r0, r4, #5
 8002e46:	6278      	str	r0, [r7, #36]	; 0x24
 8002e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e4a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002e4e:	6278      	str	r0, [r7, #36]	; 0x24
 8002e50:	015b      	lsls	r3, r3, #5
 8002e52:	623b      	str	r3, [r7, #32]
 8002e54:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002e58:	1a5b      	subs	r3, r3, r1
 8002e5a:	eb64 0402 	sbc.w	r4, r4, r2
 8002e5e:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002e62:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002e66:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002e6a:	ebb8 0803 	subs.w	r8, r8, r3
 8002e6e:	eb69 0904 	sbc.w	r9, r9, r4
 8002e72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e76:	61fb      	str	r3, [r7, #28]
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002e8a:	eb18 0801 	adds.w	r8, r8, r1
 8002e8e:	eb49 0902 	adc.w	r9, r9, r2
 8002e92:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002eaa:	4640      	mov	r0, r8
 8002eac:	4649      	mov	r1, r9
 8002eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb0:	f04f 0400 	mov.w	r4, #0
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4623      	mov	r3, r4
 8002eb8:	f7fd feae 	bl	8000c18 <__aeabi_uldivmod>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	460c      	mov	r4, r1
 8002ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ec2:	4b4b      	ldr	r3, [pc, #300]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	0c1b      	lsrs	r3, r3, #16
 8002ec8:	f003 0303 	and.w	r3, r3, #3
 8002ecc:	3301      	adds	r3, #1
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002ed2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eda:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002edc:	e081      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ede:	4b44      	ldr	r3, [pc, #272]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ee6:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ee8:	4b41      	ldr	r3, [pc, #260]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d023      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef4:	4b3e      	ldr	r3, [pc, #248]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	099b      	lsrs	r3, r3, #6
 8002efa:	f04f 0400 	mov.w	r4, #0
 8002efe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f02:	f04f 0200 	mov.w	r2, #0
 8002f06:	ea03 0301 	and.w	r3, r3, r1
 8002f0a:	ea04 0402 	and.w	r4, r4, r2
 8002f0e:	4a3a      	ldr	r2, [pc, #232]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f10:	fb02 f104 	mul.w	r1, r2, r4
 8002f14:	2200      	movs	r2, #0
 8002f16:	fb02 f203 	mul.w	r2, r2, r3
 8002f1a:	440a      	add	r2, r1
 8002f1c:	4936      	ldr	r1, [pc, #216]	; (8002ff8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f1e:	fba3 0101 	umull	r0, r1, r3, r1
 8002f22:	1853      	adds	r3, r2, r1
 8002f24:	4619      	mov	r1, r3
 8002f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f28:	f04f 0400 	mov.w	r4, #0
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4623      	mov	r3, r4
 8002f30:	f7fd fe72 	bl	8000c18 <__aeabi_uldivmod>
 8002f34:	4603      	mov	r3, r0
 8002f36:	460c      	mov	r4, r1
 8002f38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f3a:	e043      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3c:	4b2c      	ldr	r3, [pc, #176]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	099b      	lsrs	r3, r3, #6
 8002f42:	f04f 0400 	mov.w	r4, #0
 8002f46:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	ea01 0103 	and.w	r1, r1, r3
 8002f52:	ea02 0204 	and.w	r2, r2, r4
 8002f56:	460b      	mov	r3, r1
 8002f58:	4614      	mov	r4, r2
 8002f5a:	0160      	lsls	r0, r4, #5
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002f64:	60f8      	str	r0, [r7, #12]
 8002f66:	015b      	lsls	r3, r3, #5
 8002f68:	60bb      	str	r3, [r7, #8]
 8002f6a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002f6e:	1a5b      	subs	r3, r3, r1
 8002f70:	eb64 0402 	sbc.w	r4, r4, r2
 8002f74:	01a6      	lsls	r6, r4, #6
 8002f76:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002f7a:	019d      	lsls	r5, r3, #6
 8002f7c:	1aed      	subs	r5, r5, r3
 8002f7e:	eb66 0604 	sbc.w	r6, r6, r4
 8002f82:	00f3      	lsls	r3, r6, #3
 8002f84:	607b      	str	r3, [r7, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002f8c:	607b      	str	r3, [r7, #4]
 8002f8e:	00eb      	lsls	r3, r5, #3
 8002f90:	603b      	str	r3, [r7, #0]
 8002f92:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002f96:	186d      	adds	r5, r5, r1
 8002f98:	eb46 0602 	adc.w	r6, r6, r2
 8002f9c:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002fa0:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002fa4:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002fa8:	4655      	mov	r5, sl
 8002faa:	465e      	mov	r6, fp
 8002fac:	4628      	mov	r0, r5
 8002fae:	4631      	mov	r1, r6
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb2:	f04f 0400 	mov.w	r4, #0
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	4623      	mov	r3, r4
 8002fba:	f7fd fe2d 	bl	8000c18 <__aeabi_uldivmod>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	460c      	mov	r4, r1
 8002fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002fc4:	4b0a      	ldr	r3, [pc, #40]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	0f1b      	lsrs	r3, r3, #28
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 8002fd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fda:	e002      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fdc:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002fde:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002fe0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3744      	adds	r7, #68	; 0x44
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fee:	bf00      	nop
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	00f42400 	.word	0x00f42400
 8002ff8:	017d7840 	.word	0x017d7840

08002ffc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 8083 	beq.w	800311c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003016:	4b95      	ldr	r3, [pc, #596]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b04      	cmp	r3, #4
 8003020:	d019      	beq.n	8003056 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003022:	4b92      	ldr	r3, [pc, #584]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800302a:	2b08      	cmp	r3, #8
 800302c:	d106      	bne.n	800303c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800302e:	4b8f      	ldr	r3, [pc, #572]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800303a:	d00c      	beq.n	8003056 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800303c:	4b8b      	ldr	r3, [pc, #556]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003044:	2b0c      	cmp	r3, #12
 8003046:	d112      	bne.n	800306e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003048:	4b88      	ldr	r3, [pc, #544]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003050:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003054:	d10b      	bne.n	800306e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003056:	4b85      	ldr	r3, [pc, #532]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d05b      	beq.n	800311a <HAL_RCC_OscConfig+0x11e>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d157      	bne.n	800311a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e216      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003076:	d106      	bne.n	8003086 <HAL_RCC_OscConfig+0x8a>
 8003078:	4a7c      	ldr	r2, [pc, #496]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800307a:	4b7c      	ldr	r3, [pc, #496]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	e01d      	b.n	80030c2 <HAL_RCC_OscConfig+0xc6>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800308e:	d10c      	bne.n	80030aa <HAL_RCC_OscConfig+0xae>
 8003090:	4a76      	ldr	r2, [pc, #472]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003092:	4b76      	ldr	r3, [pc, #472]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	4a73      	ldr	r2, [pc, #460]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800309e:	4b73      	ldr	r3, [pc, #460]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a6:	6013      	str	r3, [r2, #0]
 80030a8:	e00b      	b.n	80030c2 <HAL_RCC_OscConfig+0xc6>
 80030aa:	4a70      	ldr	r2, [pc, #448]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030ac:	4b6f      	ldr	r3, [pc, #444]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	4a6d      	ldr	r2, [pc, #436]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030b8:	4b6c      	ldr	r3, [pc, #432]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d013      	beq.n	80030f2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ca:	f7fd ff93 	bl	8000ff4 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030d2:	f7fd ff8f 	bl	8000ff4 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b64      	cmp	r3, #100	; 0x64
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e1db      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e4:	4b61      	ldr	r3, [pc, #388]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0xd6>
 80030f0:	e014      	b.n	800311c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f2:	f7fd ff7f 	bl	8000ff4 <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030fa:	f7fd ff7b 	bl	8000ff4 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b64      	cmp	r3, #100	; 0x64
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e1c7      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310c:	4b57      	ldr	r3, [pc, #348]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1f0      	bne.n	80030fa <HAL_RCC_OscConfig+0xfe>
 8003118:	e000      	b.n	800311c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d06f      	beq.n	8003208 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003128:	4b50      	ldr	r3, [pc, #320]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 030c 	and.w	r3, r3, #12
 8003130:	2b00      	cmp	r3, #0
 8003132:	d017      	beq.n	8003164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003134:	4b4d      	ldr	r3, [pc, #308]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800313c:	2b08      	cmp	r3, #8
 800313e:	d105      	bne.n	800314c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003140:	4b4a      	ldr	r3, [pc, #296]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00b      	beq.n	8003164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800314c:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003154:	2b0c      	cmp	r3, #12
 8003156:	d11c      	bne.n	8003192 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003158:	4b44      	ldr	r3, [pc, #272]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d116      	bne.n	8003192 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003164:	4b41      	ldr	r3, [pc, #260]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_RCC_OscConfig+0x180>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d001      	beq.n	800317c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e18f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800317c:	493b      	ldr	r1, [pc, #236]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800317e:	4b3b      	ldr	r3, [pc, #236]	; (800326c <HAL_RCC_OscConfig+0x270>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4313      	orrs	r3, r2
 800318e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003190:	e03a      	b.n	8003208 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d020      	beq.n	80031dc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800319a:	4b35      	ldr	r3, [pc, #212]	; (8003270 <HAL_RCC_OscConfig+0x274>)
 800319c:	2201      	movs	r2, #1
 800319e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a0:	f7fd ff28 	bl	8000ff4 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031a8:	f7fd ff24 	bl	8000ff4 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e170      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ba:	4b2c      	ldr	r3, [pc, #176]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c6:	4929      	ldr	r1, [pc, #164]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031c8:	4b28      	ldr	r3, [pc, #160]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]
 80031da:	e015      	b.n	8003208 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031dc:	4b24      	ldr	r3, [pc, #144]	; (8003270 <HAL_RCC_OscConfig+0x274>)
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e2:	f7fd ff07 	bl	8000ff4 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ea:	f7fd ff03 	bl	8000ff4 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e14f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031fc:	4b1b      	ldr	r3, [pc, #108]	; (800326c <HAL_RCC_OscConfig+0x270>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f0      	bne.n	80031ea <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d037      	beq.n	8003284 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	695b      	ldr	r3, [r3, #20]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d016      	beq.n	800324a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800321c:	4b15      	ldr	r3, [pc, #84]	; (8003274 <HAL_RCC_OscConfig+0x278>)
 800321e:	2201      	movs	r2, #1
 8003220:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003222:	f7fd fee7 	bl	8000ff4 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800322a:	f7fd fee3 	bl	8000ff4 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e12f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800323c:	4b0b      	ldr	r3, [pc, #44]	; (800326c <HAL_RCC_OscConfig+0x270>)
 800323e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x22e>
 8003248:	e01c      	b.n	8003284 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800324a:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <HAL_RCC_OscConfig+0x278>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003250:	f7fd fed0 	bl	8000ff4 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003256:	e00f      	b.n	8003278 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003258:	f7fd fecc 	bl	8000ff4 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d908      	bls.n	8003278 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e118      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
 800326a:	bf00      	nop
 800326c:	40023800 	.word	0x40023800
 8003270:	42470000 	.word	0x42470000
 8003274:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003278:	4b8a      	ldr	r3, [pc, #552]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800327a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1e9      	bne.n	8003258 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 8097 	beq.w	80033c0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003296:	4b83      	ldr	r3, [pc, #524]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10f      	bne.n	80032c2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	4a7f      	ldr	r2, [pc, #508]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80032a8:	4b7e      	ldr	r3, [pc, #504]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80032aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032b0:	6413      	str	r3, [r2, #64]	; 0x40
 80032b2:	4b7c      	ldr	r3, [pc, #496]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ba:	60fb      	str	r3, [r7, #12]
 80032bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80032be:	2301      	movs	r3, #1
 80032c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032c2:	4b79      	ldr	r3, [pc, #484]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d118      	bne.n	8003300 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ce:	4a76      	ldr	r2, [pc, #472]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032d0:	4b75      	ldr	r3, [pc, #468]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032da:	f7fd fe8b 	bl	8000ff4 <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032e2:	f7fd fe87 	bl	8000ff4 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e0d3      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f4:	4b6c      	ldr	r3, [pc, #432]	; (80034a8 <HAL_RCC_OscConfig+0x4ac>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0f0      	beq.n	80032e2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d106      	bne.n	8003316 <HAL_RCC_OscConfig+0x31a>
 8003308:	4a66      	ldr	r2, [pc, #408]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800330a:	4b66      	ldr	r3, [pc, #408]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800330c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	6713      	str	r3, [r2, #112]	; 0x70
 8003314:	e01c      	b.n	8003350 <HAL_RCC_OscConfig+0x354>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	2b05      	cmp	r3, #5
 800331c:	d10c      	bne.n	8003338 <HAL_RCC_OscConfig+0x33c>
 800331e:	4a61      	ldr	r2, [pc, #388]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003320:	4b60      	ldr	r3, [pc, #384]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003324:	f043 0304 	orr.w	r3, r3, #4
 8003328:	6713      	str	r3, [r2, #112]	; 0x70
 800332a:	4a5e      	ldr	r2, [pc, #376]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800332c:	4b5d      	ldr	r3, [pc, #372]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800332e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003330:	f043 0301 	orr.w	r3, r3, #1
 8003334:	6713      	str	r3, [r2, #112]	; 0x70
 8003336:	e00b      	b.n	8003350 <HAL_RCC_OscConfig+0x354>
 8003338:	4a5a      	ldr	r2, [pc, #360]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800333a:	4b5a      	ldr	r3, [pc, #360]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	6713      	str	r3, [r2, #112]	; 0x70
 8003344:	4a57      	ldr	r2, [pc, #348]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003346:	4b57      	ldr	r3, [pc, #348]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334a:	f023 0304 	bic.w	r3, r3, #4
 800334e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d015      	beq.n	8003384 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fd fe4c 	bl	8000ff4 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800335e:	e00a      	b.n	8003376 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003360:	f7fd fe48 	bl	8000ff4 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	f241 3288 	movw	r2, #5000	; 0x1388
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e092      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003376:	4b4b      	ldr	r3, [pc, #300]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 8003378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0ee      	beq.n	8003360 <HAL_RCC_OscConfig+0x364>
 8003382:	e014      	b.n	80033ae <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003384:	f7fd fe36 	bl	8000ff4 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800338a:	e00a      	b.n	80033a2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800338c:	f7fd fe32 	bl	8000ff4 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	f241 3288 	movw	r2, #5000	; 0x1388
 800339a:	4293      	cmp	r3, r2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e07c      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a2:	4b40      	ldr	r3, [pc, #256]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1ee      	bne.n	800338c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ae:	7dfb      	ldrb	r3, [r7, #23]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d105      	bne.n	80033c0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b4:	4a3b      	ldr	r2, [pc, #236]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033b6:	4b3b      	ldr	r3, [pc, #236]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d068      	beq.n	800349a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033c8:	4b36      	ldr	r3, [pc, #216]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 030c 	and.w	r3, r3, #12
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d060      	beq.n	8003496 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d145      	bne.n	8003468 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033dc:	4b33      	ldr	r3, [pc, #204]	; (80034ac <HAL_RCC_OscConfig+0x4b0>)
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7fd fe07 	bl	8000ff4 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ea:	f7fd fe03 	bl	8000ff4 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e04f      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fc:	4b29      	ldr	r3, [pc, #164]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f0      	bne.n	80033ea <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003408:	4926      	ldr	r1, [pc, #152]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	69da      	ldr	r2, [r3, #28]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003418:	019b      	lsls	r3, r3, #6
 800341a:	431a      	orrs	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003420:	085b      	lsrs	r3, r3, #1
 8003422:	3b01      	subs	r3, #1
 8003424:	041b      	lsls	r3, r3, #16
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342c:	061b      	lsls	r3, r3, #24
 800342e:	431a      	orrs	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	071b      	lsls	r3, r3, #28
 8003436:	4313      	orrs	r3, r2
 8003438:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800343a:	4b1c      	ldr	r3, [pc, #112]	; (80034ac <HAL_RCC_OscConfig+0x4b0>)
 800343c:	2201      	movs	r2, #1
 800343e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003440:	f7fd fdd8 	bl	8000ff4 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003448:	f7fd fdd4 	bl	8000ff4 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e020      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345a:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0x44c>
 8003466:	e018      	b.n	800349a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003468:	4b10      	ldr	r3, [pc, #64]	; (80034ac <HAL_RCC_OscConfig+0x4b0>)
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346e:	f7fd fdc1 	bl	8000ff4 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003476:	f7fd fdbd 	bl	8000ff4 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e009      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <HAL_RCC_OscConfig+0x4a8>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1f0      	bne.n	8003476 <HAL_RCC_OscConfig+0x47a>
 8003494:	e001      	b.n	800349a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40023800 	.word	0x40023800
 80034a8:	40007000 	.word	0x40007000
 80034ac:	42470060 	.word	0x42470060

080034b0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e083      	b.n	80035ca <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	7f5b      	ldrb	r3, [r3, #29]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d105      	bne.n	80034d8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f008 fcd2 	bl	800be7c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	22ca      	movs	r2, #202	; 0xca
 80034e4:	625a      	str	r2, [r3, #36]	; 0x24
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2253      	movs	r2, #83	; 0x53
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 faa8 	bl	8003a44 <RTC_EnterInitMode>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	22ff      	movs	r2, #255	; 0xff
 8003500:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2204      	movs	r2, #4
 8003506:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e05e      	b.n	80035ca <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800351a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800351e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	6891      	ldr	r1, [r2, #8]
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6850      	ldr	r0, [r2, #4]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	6912      	ldr	r2, [r2, #16]
 8003532:	4310      	orrs	r0, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6952      	ldr	r2, [r2, #20]
 8003538:	4302      	orrs	r2, r0
 800353a:	430a      	orrs	r2, r1
 800353c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68d2      	ldr	r2, [r2, #12]
 8003546:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	6911      	ldr	r1, [r2, #16]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6892      	ldr	r2, [r2, #8]
 8003556:	0412      	lsls	r2, r2, #16
 8003558:	430a      	orrs	r2, r1
 800355a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	68d2      	ldr	r2, [r2, #12]
 8003566:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800356a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10e      	bne.n	8003598 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 fa3a 	bl	80039f4 <HAL_RTC_WaitForSynchro>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d008      	beq.n	8003598 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	22ff      	movs	r2, #255	; 0xff
 800358c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2204      	movs	r2, #4
 8003592:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e018      	b.n	80035ca <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035a6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6812      	ldr	r2, [r2, #0]
 80035b0:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6992      	ldr	r2, [r2, #24]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	22ff      	movs	r2, #255	; 0xff
 80035c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80035c8:	2300      	movs	r3, #0
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035d2:	b590      	push	{r4, r7, lr}
 80035d4:	b087      	sub	sp, #28
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	7f1b      	ldrb	r3, [r3, #28]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d101      	bne.n	80035ee <HAL_RTC_SetTime+0x1c>
 80035ea:	2302      	movs	r3, #2
 80035ec:	e0aa      	b.n	8003744 <HAL_RTC_SetTime+0x172>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2202      	movs	r2, #2
 80035f8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d126      	bne.n	800364e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800360a:	2b00      	cmp	r3, #0
 800360c:	d102      	bne.n	8003614 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2200      	movs	r2, #0
 8003612:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f000 fa3f 	bl	8003a9c <RTC_ByteToBcd2>
 800361e:	4603      	mov	r3, r0
 8003620:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	785b      	ldrb	r3, [r3, #1]
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fa38 	bl	8003a9c <RTC_ByteToBcd2>
 800362c:	4603      	mov	r3, r0
 800362e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003630:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	789b      	ldrb	r3, [r3, #2]
 8003636:	4618      	mov	r0, r3
 8003638:	f000 fa30 	bl	8003a9c <RTC_ByteToBcd2>
 800363c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800363e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	78db      	ldrb	r3, [r3, #3]
 8003646:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003648:	4313      	orrs	r3, r2
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	e018      	b.n	8003680 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003658:	2b00      	cmp	r3, #0
 800365a:	d102      	bne.n	8003662 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2200      	movs	r2, #0
 8003660:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800366e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003674:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	78db      	ldrb	r3, [r3, #3]
 800367a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800367c:	4313      	orrs	r3, r2
 800367e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	22ca      	movs	r2, #202	; 0xca
 8003686:	625a      	str	r2, [r3, #36]	; 0x24
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2253      	movs	r2, #83	; 0x53
 800368e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 f9d7 	bl	8003a44 <RTC_EnterInitMode>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	22ff      	movs	r2, #255	; 0xff
 80036a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2204      	movs	r2, #4
 80036a8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e047      	b.n	8003744 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80036be:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80036c2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	6812      	ldr	r2, [r2, #0]
 80036cc:	6892      	ldr	r2, [r2, #8]
 80036ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	6891      	ldr	r1, [r2, #8]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	68d0      	ldr	r0, [r2, #12]
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	6912      	ldr	r2, [r2, #16]
 80036e6:	4302      	orrs	r2, r0
 80036e8:	430a      	orrs	r2, r1
 80036ea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	68d2      	ldr	r2, [r2, #12]
 80036f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d111      	bne.n	800372e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f972 	bl	80039f4 <HAL_RTC_WaitForSynchro>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00b      	beq.n	800372e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	22ff      	movs	r2, #255	; 0xff
 800371c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2204      	movs	r2, #4
 8003722:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e00a      	b.n	8003744 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	22ff      	movs	r2, #255	; 0xff
 8003734:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2201      	movs	r2, #1
 800373a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8003742:	2300      	movs	r3, #0
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	371c      	adds	r7, #28
 8003748:	46bd      	mov	sp, r7
 800374a:	bd90      	pop	{r4, r7, pc}

0800374c <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800377e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003782:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	0c1b      	lsrs	r3, r3, #16
 8003788:	b2db      	uxtb	r3, r3
 800378a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800378e:	b2da      	uxtb	r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	b2db      	uxtb	r3, r3
 800379a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	0c1b      	lsrs	r3, r3, #16
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d11a      	bne.n	80037fe <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 f983 	bl	8003ad8 <RTC_Bcd2ToByte>
 80037d2:	4603      	mov	r3, r0
 80037d4:	461a      	mov	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	785b      	ldrb	r3, [r3, #1]
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 f97a 	bl	8003ad8 <RTC_Bcd2ToByte>
 80037e4:	4603      	mov	r3, r0
 80037e6:	461a      	mov	r2, r3
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	789b      	ldrb	r3, [r3, #2]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 f971 	bl	8003ad8 <RTC_Bcd2ToByte>
 80037f6:	4603      	mov	r3, r0
 80037f8:	461a      	mov	r2, r3
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3718      	adds	r7, #24
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003808:	b590      	push	{r4, r7, lr}
 800380a:	b087      	sub	sp, #28
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	7f1b      	ldrb	r3, [r3, #28]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_RTC_SetDate+0x1c>
 8003820:	2302      	movs	r3, #2
 8003822:	e094      	b.n	800394e <HAL_RTC_SetDate+0x146>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2202      	movs	r2, #2
 800382e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10e      	bne.n	8003854 <HAL_RTC_SetDate+0x4c>
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	785b      	ldrb	r3, [r3, #1]
 800383a:	f003 0310 	and.w	r3, r3, #16
 800383e:	2b00      	cmp	r3, #0
 8003840:	d008      	beq.n	8003854 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	785b      	ldrb	r3, [r3, #1]
 8003846:	f023 0310 	bic.w	r3, r3, #16
 800384a:	b2db      	uxtb	r3, r3
 800384c:	330a      	adds	r3, #10
 800384e:	b2da      	uxtb	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d11c      	bne.n	8003894 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	78db      	ldrb	r3, [r3, #3]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 f91c 	bl	8003a9c <RTC_ByteToBcd2>
 8003864:	4603      	mov	r3, r0
 8003866:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	785b      	ldrb	r3, [r3, #1]
 800386c:	4618      	mov	r0, r3
 800386e:	f000 f915 	bl	8003a9c <RTC_ByteToBcd2>
 8003872:	4603      	mov	r3, r0
 8003874:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003876:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	789b      	ldrb	r3, [r3, #2]
 800387c:	4618      	mov	r0, r3
 800387e:	f000 f90d 	bl	8003a9c <RTC_ByteToBcd2>
 8003882:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003884:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800388e:	4313      	orrs	r3, r2
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	e00e      	b.n	80038b2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	78db      	ldrb	r3, [r3, #3]
 8003898:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	785b      	ldrb	r3, [r3, #1]
 800389e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038a0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80038a6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	22ca      	movs	r2, #202	; 0xca
 80038b8:	625a      	str	r2, [r3, #36]	; 0x24
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2253      	movs	r2, #83	; 0x53
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f8be 	bl	8003a44 <RTC_EnterInitMode>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00b      	beq.n	80038e6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	22ff      	movs	r2, #255	; 0xff
 80038d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2204      	movs	r2, #4
 80038da:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e033      	b.n	800394e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80038f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80038f4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	6812      	ldr	r2, [r2, #0]
 80038fe:	68d2      	ldr	r2, [r2, #12]
 8003900:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003904:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 0320 	and.w	r3, r3, #32
 8003910:	2b00      	cmp	r3, #0
 8003912:	d111      	bne.n	8003938 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f86d 	bl	80039f4 <HAL_RTC_WaitForSynchro>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00b      	beq.n	8003938 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	22ff      	movs	r2, #255	; 0xff
 8003926:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2204      	movs	r2, #4
 800392c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e00a      	b.n	800394e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	22ff      	movs	r2, #255	; 0xff
 800393e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2201      	movs	r2, #1
 8003944:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800394c:	2300      	movs	r3, #0
  }
}
 800394e:	4618      	mov	r0, r3
 8003950:	371c      	adds	r7, #28
 8003952:	46bd      	mov	sp, r7
 8003954:	bd90      	pop	{r4, r7, pc}

08003956 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003956:	b580      	push	{r7, lr}
 8003958:	b086      	sub	sp, #24
 800395a:	af00      	add	r7, sp, #0
 800395c:	60f8      	str	r0, [r7, #12]
 800395e:	60b9      	str	r1, [r7, #8]
 8003960:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003970:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003974:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	0c1b      	lsrs	r3, r3, #16
 800397a:	b2da      	uxtb	r2, r3
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	b2db      	uxtb	r3, r3
 8003986:	f003 031f 	and.w	r3, r3, #31
 800398a:	b2da      	uxtb	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	b2db      	uxtb	r3, r3
 8003994:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003998:	b2da      	uxtb	r2, r3
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	0b5b      	lsrs	r3, r3, #13
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d11a      	bne.n	80039ea <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	78db      	ldrb	r3, [r3, #3]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 f88d 	bl	8003ad8 <RTC_Bcd2ToByte>
 80039be:	4603      	mov	r3, r0
 80039c0:	461a      	mov	r2, r3
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	785b      	ldrb	r3, [r3, #1]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 f884 	bl	8003ad8 <RTC_Bcd2ToByte>
 80039d0:	4603      	mov	r3, r0
 80039d2:	461a      	mov	r2, r3
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	789b      	ldrb	r3, [r3, #2]
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 f87b 	bl	8003ad8 <RTC_Bcd2ToByte>
 80039e2:	4603      	mov	r3, r0
 80039e4:	461a      	mov	r2, r3
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039fc:	2300      	movs	r3, #0
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6812      	ldr	r2, [r2, #0]
 8003a08:	68d2      	ldr	r2, [r2, #12]
 8003a0a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a0e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a10:	f7fd faf0 	bl	8000ff4 <HAL_GetTick>
 8003a14:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003a16:	e009      	b.n	8003a2c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a18:	f7fd faec 	bl	8000ff4 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a26:	d901      	bls.n	8003a2c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e007      	b.n	8003a3c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0ee      	beq.n	8003a18 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d119      	bne.n	8003a92 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f04f 32ff 	mov.w	r2, #4294967295
 8003a66:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a68:	f7fd fac4 	bl	8000ff4 <HAL_GetTick>
 8003a6c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a6e:	e009      	b.n	8003a84 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003a70:	f7fd fac0 	bl	8000ff4 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a7e:	d901      	bls.n	8003a84 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e007      	b.n	8003a94 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0ee      	beq.n	8003a70 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003aaa:	e005      	b.n	8003ab8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003ab2:	79fb      	ldrb	r3, [r7, #7]
 8003ab4:	3b0a      	subs	r3, #10
 8003ab6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003ab8:	79fb      	ldrb	r3, [r7, #7]
 8003aba:	2b09      	cmp	r3, #9
 8003abc:	d8f6      	bhi.n	8003aac <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	b2db      	uxtb	r3, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	461a      	mov	r2, r3
 8003aee:	4613      	mov	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	f003 030f 	and.w	r3, r3, #15
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	4413      	add	r3, r2
 8003b06:	b2db      	uxtb	r3, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e01d      	b.n	8003b62 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d105      	bne.n	8003b3e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f008 f9b5 	bl	800bea8 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2203      	movs	r2, #3
 8003b42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f810 	bl	8003b6c <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003b6c:	b5b0      	push	{r4, r5, r7, lr}
 8003b6e:	b08e      	sub	sp, #56	; 0x38
 8003b70:	af04      	add	r7, sp, #16
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003b74:	2300      	movs	r3, #0
 8003b76:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003b84:	2300      	movs	r3, #0
 8003b86:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003b8c:	2376      	movs	r3, #118	; 0x76
 8003b8e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681d      	ldr	r5, [r3, #0]
 8003b94:	466c      	mov	r4, sp
 8003b96:	f107 0318 	add.w	r3, r7, #24
 8003b9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003b9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003ba2:	f107 030c 	add.w	r3, r7, #12
 8003ba6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ba8:	4628      	mov	r0, r5
 8003baa:	f002 ff6f 	bl	8006a8c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 8003bae:	4b1c      	ldr	r3, [pc, #112]	; (8003c20 <HAL_SD_InitCard+0xb4>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f002 ffb0 	bl	8006b1e <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003bbe:	4b18      	ldr	r3, [pc, #96]	; (8003c20 <HAL_SD_InitCard+0xb4>)
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8003bc4:	2002      	movs	r0, #2
 8003bc6:	f7fd fa21 	bl	800100c <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 ffea 	bl	8004ba4 <SD_PowerON>
 8003bd0:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00b      	beq.n	8003bf0 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e013      	b.n	8003c18 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 ff0e 	bl	8004a12 <SD_InitCard>
 8003bf6:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00b      	beq.n	8003c16 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e000      	b.n	8003c18 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3728      	adds	r7, #40	; 0x28
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8003c20:	422580a0 	.word	0x422580a0

08003c24 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read  
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08c      	sub	sp, #48	; 0x30
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
 8003c30:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003c32:	2300      	movs	r3, #0
 8003c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d107      	bne.n	8003c4c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c40:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e0ab      	b.n	8003da4 <HAL_SD_ReadBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	f040 80a4 	bne.w	8003da2 <HAL_SD_ReadBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	441a      	add	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d907      	bls.n	8003c7e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c72:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e092      	b.n	8003da4 <HAL_SD_ReadBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2203      	movs	r2, #3
 8003c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	62da      	str	r2, [r3, #44]	; 0x2c
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	6812      	ldr	r2, [r2, #0]
 8003c96:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c98:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8003c9c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca2:	4a42      	ldr	r2, [pc, #264]	; (8003dac <HAL_SD_ReadBlocks_DMA+0x188>)
 8003ca4:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003caa:	4a41      	ldr	r2, [pc, #260]	; (8003db0 <HAL_SD_ReadBlocks_DMA+0x18c>)
 8003cac:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	3380      	adds	r3, #128	; 0x80
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	025b      	lsls	r3, r3, #9
 8003cc8:	089b      	lsrs	r3, r3, #2
 8003cca:	f7fd fe23 	bl	8001914 <HAL_DMA_Start_IT>
    
    /* Enable SD DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003cce:	4b39      	ldr	r3, [pc, #228]	; (8003db4 <HAL_SD_ReadBlocks_DMA+0x190>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d002      	beq.n	8003ce2 <HAL_SD_ReadBlocks_DMA+0xbe>
    {
      BlockAdd *= 512U;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	025b      	lsls	r3, r3, #9
 8003ce0:	607b      	str	r3, [r7, #4]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce6:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	025b      	lsls	r3, r3, #9
 8003cec:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003cee:	2390      	movs	r3, #144	; 0x90
 8003cf0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f107 0214 	add.w	r2, r7, #20
 8003d06:	4611      	mov	r1, r2
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f002 ff70 	bl	8006bee <SDIO_ConfigData>

    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d16:	4618      	mov	r0, r3
 8003d18:	f002 ff95 	bl	8006c46 <SDMMC_CmdBlockLength>
 8003d1c:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d010      	beq.n	8003d46 <HAL_SD_ReadBlocks_DMA+0x122>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003d2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e02e      	b.n	8003da4 <HAL_SD_ReadBlocks_DMA+0x180>
    }
        
    /* Read Blocks in DMA mode */
    if(NumberOfBlocks > 1U)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d90a      	bls.n	8003d62 <HAL_SD_ReadBlocks_DMA+0x13e>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2282      	movs	r2, #130	; 0x82
 8003d50:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f002 ffbc 	bl	8006cd6 <SDMMC_CmdReadMultiBlock>
 8003d5e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003d60:	e009      	b.n	8003d76 <HAL_SD_ReadBlocks_DMA+0x152>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2281      	movs	r2, #129	; 0x81
 8003d66:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */ 
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6879      	ldr	r1, [r7, #4]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f002 ff8d 	bl	8006c8e <SDMMC_CmdReadSingleBlock>
 8003d74:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d010      	beq.n	8003d9e <HAL_SD_ReadBlocks_DMA+0x17a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003d84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e002      	b.n	8003da4 <HAL_SD_ReadBlocks_DMA+0x180>
    }

    return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e000      	b.n	8003da4 <HAL_SD_ReadBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003da2:	2302      	movs	r3, #2
  }
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3730      	adds	r7, #48	; 0x30
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	08004823 	.word	0x08004823
 8003db0:	08004891 	.word	0x08004891
 8003db4:	4225858c 	.word	0x4225858c

08003db8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written  
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b08c      	sub	sp, #48	; 0x30
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
 8003dc4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d107      	bne.n	8003de0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0ab      	b.n	8003f38 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	f040 80a4 	bne.w	8003f36 <HAL_SD_WriteBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	441a      	add	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d907      	bls.n	8003e12 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e06:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e092      	b.n	8003f38 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2203      	movs	r2, #3
 8003e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Enable SD Error interrupts */  
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));    
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e2c:	f042 021a 	orr.w	r2, r2, #26
 8003e30:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	4a42      	ldr	r2, [pc, #264]	; (8003f40 <HAL_SD_WriteBlocks_DMA+0x188>)
 8003e38:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	4a41      	ldr	r2, [pc, #260]	; (8003f44 <HAL_SD_WriteBlocks_DMA+0x18c>)
 8003e40:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	2200      	movs	r2, #0
 8003e48:	651a      	str	r2, [r3, #80]	; 0x50
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d002      	beq.n	8003e58 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      BlockAdd *= 512U;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	025b      	lsls	r3, r3, #9
 8003e56:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e60:	4618      	mov	r0, r3
 8003e62:	f002 fef0 	bl	8006c46 <SDMMC_CmdBlockLength>
 8003e66:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d010      	beq.n	8003e90 <HAL_SD_WriteBlocks_DMA+0xd8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003e76:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e053      	b.n	8003f38 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d90a      	bls.n	8003eac <HAL_SD_WriteBlocks_DMA+0xf4>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	22a0      	movs	r2, #160	; 0xa0
 8003e9a:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6879      	ldr	r1, [r7, #4]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f002 ff5f 	bl	8006d66 <SDMMC_CmdWriteMultiBlock>
 8003ea8:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003eaa:	e009      	b.n	8003ec0 <HAL_SD_WriteBlocks_DMA+0x108>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2290      	movs	r2, #144	; 0x90
 8003eb0:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f002 ff30 	bl	8006d1e <SDMMC_CmdWriteSingleBlock>
 8003ebe:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d010      	beq.n	8003ee8 <HAL_SD_WriteBlocks_DMA+0x130>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003ece:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e027      	b.n	8003f38 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003ee8:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <HAL_SD_WriteBlocks_DMA+0x190>)
 8003eea:	2201      	movs	r2, #1
 8003eec:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	3380      	adds	r3, #128	; 0x80
 8003efa:	461a      	mov	r2, r3
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	025b      	lsls	r3, r3, #9
 8003f00:	089b      	lsrs	r3, r3, #2
 8003f02:	f7fd fd07 	bl	8001914 <HAL_DMA_Start_IT>
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003f06:	f04f 33ff 	mov.w	r3, #4294967295
 8003f0a:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	025b      	lsls	r3, r3, #9
 8003f10:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003f12:	2390      	movs	r3, #144	; 0x90
 8003f14:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003f16:	2300      	movs	r3, #0
 8003f18:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f107 0214 	add.w	r2, r7, #20
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f002 fe5e 	bl	8006bee <SDIO_ConfigData>
    
    return HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e000      	b.n	8003f38 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
  }
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3730      	adds	r7, #48	; 0x30
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	080047f9 	.word	0x080047f9
 8003f44:	08004891 	.word	0x08004891
 8003f48:	4225858c 	.word	0x4225858c

08003f4c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003f54:	2300      	movs	r3, #0
 8003f56:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 808b 	beq.w	800407e <HAL_SD_IRQHandler+0x132>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f70:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6812      	ldr	r2, [r2, #0]
 8003f7a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f7c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003f80:	63da      	str	r2, [r3, #60]	; 0x3c
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d03a      	beq.n	8004004 <HAL_SD_IRQHandler+0xb8>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d105      	bne.n	8003fa6 <HAL_SD_IRQHandler+0x5a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	f003 0320 	and.w	r3, r3, #32
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d011      	beq.n	8003fca <HAL_SD_IRQHandler+0x7e>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f002 ff00 	bl	8006db0 <SDMMC_CmdStopTransfer>
 8003fb0:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_SD_IRQHandler+0x7e>
        {
          hsd->ErrorCode |= errorstate;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f915 	bl	80041f4 <HAL_SD_ErrorCallback>
#endif
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003fd2:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d105      	bne.n	8003ff4 <HAL_SD_IRQHandler+0xa8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_SD_IRQHandler+0xb0>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f006 fa99 	bl	800a52c <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 8003ffa:	e0f3      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
        HAL_SD_TxCpltCallback(hsd);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f006 fa8b 	bl	800a518 <HAL_SD_TxCpltCallback>
}
 8004002:	e0ef      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 80e9 	beq.w	80041e4 <HAL_SD_IRQHandler+0x298>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b00      	cmp	r3, #0
 800401c:	d011      	beq.n	8004042 <HAL_SD_IRQHandler+0xf6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f002 fec4 	bl	8006db0 <SDMMC_CmdStopTransfer>
 8004028:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_SD_IRQHandler+0xf6>
          hsd->ErrorCode |= errorstate;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 f8d9 	bl	80041f4 <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	f040 80ca 	bne.w	80041e4 <HAL_SD_IRQHandler+0x298>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	f040 80c3 	bne.w	80041e4 <HAL_SD_IRQHandler+0x298>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6812      	ldr	r2, [r2, #0]
 8004066:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004068:	f022 0208 	bic.w	r2, r2, #8
 800406c:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f006 fa4e 	bl	800a518 <HAL_SD_TxCpltCallback>
}
 800407c:	e0b2      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004084:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d008      	beq.n	800409e <HAL_SD_IRQHandler+0x152>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004094:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 ffe0 	bl	800505c <SD_Write_IT>
}
 800409c:	e0a2      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d008      	beq.n	80040be <HAL_SD_IRQHandler+0x172>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80040b4:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 ffa8 	bl	800500c <SD_Read_IT>
}
 80040bc:	e092      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR) != RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c4:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 808b 	beq.w	80041e4 <HAL_SD_IRQHandler+0x298>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_SD_IRQHandler+0x19c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e0:	f043 0202 	orr.w	r2, r3, #2
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d005      	beq.n	8004102 <HAL_SD_IRQHandler+0x1b6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fa:	f043 0208 	orr.w	r2, r3, #8
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004108:	f003 0320 	and.w	r3, r3, #32
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_SD_IRQHandler+0x1d0>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004114:	f043 0220 	orr.w	r2, r3, #32
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004122:	f003 0310 	and.w	r3, r3, #16
 8004126:	2b00      	cmp	r3, #0
 8004128:	d005      	beq.n	8004136 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412e:	f043 0210 	orr.w	r2, r3, #16
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800413e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	6812      	ldr	r2, [r2, #0]
 8004148:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800414a:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800414e:	63da      	str	r2, [r3, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004158:	2b00      	cmp	r3, #0
 800415a:	d036      	beq.n	80041ca <HAL_SD_IRQHandler+0x27e>
      if(hsd->hdmatx != NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004160:	2b00      	cmp	r3, #0
 8004162:	d011      	beq.n	8004188 <HAL_SD_IRQHandler+0x23c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	4a20      	ldr	r2, [pc, #128]	; (80041ec <HAL_SD_IRQHandler+0x2a0>)
 800416a:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	4618      	mov	r0, r3
 8004172:	f7fd fc2f 	bl	80019d4 <HAL_DMA_Abort_IT>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d033      	beq.n	80041e4 <HAL_SD_IRQHandler+0x298>
          SD_DMATxAbort(hsd->hdmatx);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	4618      	mov	r0, r3
 8004182:	f000 fbca 	bl	800491a <SD_DMATxAbort>
}
 8004186:	e02d      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
      else if(hsd->hdmarx != NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418c:	2b00      	cmp	r3, #0
 800418e:	d011      	beq.n	80041b4 <HAL_SD_IRQHandler+0x268>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004194:	4a16      	ldr	r2, [pc, #88]	; (80041f0 <HAL_SD_IRQHandler+0x2a4>)
 8004196:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419c:	4618      	mov	r0, r3
 800419e:	f7fd fc19 	bl	80019d4 <HAL_DMA_Abort_IT>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d01d      	beq.n	80041e4 <HAL_SD_IRQHandler+0x298>
          SD_DMARxAbort(hsd->hdmarx);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fbf2 	bl	8004996 <SD_DMARxAbort>
}
 80041b2:	e017      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f006 f99e 	bl	800a504 <HAL_SD_AbortCallback>
}
 80041c8:	e00c      	b.n	80041e4 <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d006      	beq.n	80041e4 <HAL_SD_IRQHandler+0x298>
      hsd->State = HAL_SD_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f808 	bl	80041f4 <HAL_SD_ErrorCallback>
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	0800491b 	.word	0x0800491b
 80041f0:	08004997 	.word	0x08004997

080041f4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004208:	b490      	push	{r4, r7}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800421a:	0e1b      	lsrs	r3, r3, #24
 800421c:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	099b      	lsrs	r3, r3, #6
 8004222:	b2db      	uxtb	r3, r3
 8004224:	f003 0303 	and.w	r3, r3, #3
 8004228:	b2da      	uxtb	r2, r3
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	089b      	lsrs	r3, r3, #2
 8004232:	b2db      	uxtb	r3, r3
 8004234:	f003 030f 	and.w	r3, r3, #15
 8004238:	b2da      	uxtb	r2, r3
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	b2da      	uxtb	r2, r3
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004250:	0c1b      	lsrs	r3, r3, #16
 8004252:	b2db      	uxtb	r3, r3
 8004254:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	b2da      	uxtb	r2, r3
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004262:	0a1b      	lsrs	r3, r3, #8
 8004264:	b2db      	uxtb	r3, r3
 8004266:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	b2da      	uxtb	r2, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004274:	b2db      	uxtb	r3, r3
 8004276:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	b2da      	uxtb	r2, r3
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004284:	0e1b      	lsrs	r3, r3, #24
 8004286:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	b29b      	uxth	r3, r3
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	b29a      	uxth	r2, r3
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004298:	0c1b      	lsrs	r3, r3, #16
 800429a:	b2db      	uxtb	r3, r3
 800429c:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	88db      	ldrh	r3, [r3, #6]
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	091b      	lsrs	r3, r3, #4
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	4313      	orrs	r3, r2
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	f003 030f 	and.w	r3, r3, #15
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042ca:	0a1b      	lsrs	r3, r3, #8
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	09db      	lsrs	r3, r3, #7
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	095b      	lsrs	r3, r3, #5
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	091b      	lsrs	r3, r3, #4
 8004304:	b2db      	uxtb	r3, r3
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	b2da      	uxtb	r2, r3
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	2200      	movs	r2, #0
 8004314:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431a:	2b00      	cmp	r3, #0
 800431c:	f040 8086 	bne.w	800442c <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	029b      	lsls	r3, r3, #10
 8004324:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004330:	b2db      	uxtb	r3, r3
 8004332:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	691a      	ldr	r2, [r3, #16]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	431a      	orrs	r2, r3
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004346:	0e1b      	lsrs	r3, r3, #24
 8004348:	b2db      	uxtb	r3, r3
 800434a:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	691a      	ldr	r2, [r3, #16]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	099b      	lsrs	r3, r3, #6
 8004354:	f003 0303 	and.w	r3, r3, #3
 8004358:	431a      	orrs	r2, r3
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	b2db      	uxtb	r3, r3
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	b2da      	uxtb	r2, r3
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	b2da      	uxtb	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004380:	0c1b      	lsrs	r3, r3, #16
 8004382:	b2db      	uxtb	r3, r3
 8004384:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	095b      	lsrs	r3, r3, #5
 800438a:	b2db      	uxtb	r3, r3
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	b2da      	uxtb	r2, r3
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	b2db      	uxtb	r3, r3
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	f003 0306 	and.w	r3, r3, #6
 80043b2:	b2da      	uxtb	r2, r3
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043bc:	0a1b      	lsrs	r3, r3, #8
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	7e1b      	ldrb	r3, [r3, #24]
 80043c6:	b2da      	uxtb	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	09db      	lsrs	r3, r3, #7
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	4313      	orrs	r3, r2
 80043d6:	b2da      	uxtb	r2, r3
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	7e1b      	ldrb	r3, [r3, #24]
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	3302      	adds	r3, #2
 80043ee:	2201      	movs	r2, #1
 80043f0:	409a      	lsls	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f6:	fb02 f203 	mul.w	r2, r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	7a1b      	ldrb	r3, [r3, #8]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	461a      	mov	r2, r3
 8004406:	2301      	movs	r3, #1
 8004408:	fa03 f202 	lsl.w	r2, r3, r2
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004418:	0a52      	lsrs	r2, r2, #9
 800441a:	fb02 f203 	mul.w	r2, r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004428:	661a      	str	r2, [r3, #96]	; 0x60
 800442a:	e051      	b.n	80044d0 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004430:	2b01      	cmp	r3, #1
 8004432:	d13c      	bne.n	80044ae <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004438:	b2db      	uxtb	r3, r3
 800443a:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	041b      	lsls	r3, r3, #16
 8004440:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800444c:	0e1b      	lsrs	r3, r3, #24
 800444e:	b2db      	uxtb	r3, r3
 8004450:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	691a      	ldr	r2, [r3, #16]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	021b      	lsls	r3, r3, #8
 800445a:	431a      	orrs	r2, r3
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004464:	0c1b      	lsrs	r3, r3, #16
 8004466:	b2db      	uxtb	r3, r3
 8004468:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	431a      	orrs	r2, r3
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800447a:	0a1b      	lsrs	r3, r3, #8
 800447c:	b2db      	uxtb	r3, r3
 800447e:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	f04f 0400 	mov.w	r4, #0
 8004488:	3301      	adds	r3, #1
 800448a:	f144 0400 	adc.w	r4, r4, #0
 800448e:	029a      	lsls	r2, r3, #10
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	655a      	str	r2, [r3, #84]	; 0x54
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044a2:	659a      	str	r2, [r3, #88]	; 0x58
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	661a      	str	r2, [r3, #96]	; 0x60
 80044ac:	e010      	b.n	80044d0 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80044b6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044bc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0c1      	b.n	8004654 <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	099b      	lsrs	r3, r3, #6
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	7e9b      	ldrb	r3, [r3, #26]
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	09db      	lsrs	r3, r3, #7
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	b2db      	uxtb	r3, r3
 800450c:	4313      	orrs	r3, r2
 800450e:	b2da      	uxtb	r2, r3
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	b2db      	uxtb	r3, r3
 8004518:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800451c:	b2da      	uxtb	r2, r3
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004526:	0e1b      	lsrs	r3, r3, #24
 8004528:	b2db      	uxtb	r3, r3
 800452a:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	09db      	lsrs	r3, r3, #7
 8004530:	b2db      	uxtb	r3, r3
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	b2da      	uxtb	r2, r3
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	095b      	lsrs	r3, r3, #5
 8004540:	b2db      	uxtb	r3, r3
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	b2da      	uxtb	r2, r3
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	089b      	lsrs	r3, r3, #2
 8004550:	b2db      	uxtb	r3, r3
 8004552:	f003 0307 	and.w	r3, r3, #7
 8004556:	b2da      	uxtb	r2, r3
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	b2db      	uxtb	r3, r3
 8004564:	f003 030c 	and.w	r3, r3, #12
 8004568:	b2da      	uxtb	r2, r3
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004572:	0c1b      	lsrs	r3, r3, #16
 8004574:	b2db      	uxtb	r3, r3
 8004576:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	7fdb      	ldrb	r3, [r3, #31]
 800457c:	b2da      	uxtb	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	099b      	lsrs	r3, r3, #6
 8004582:	b2db      	uxtb	r3, r3
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	b2db      	uxtb	r3, r3
 800458a:	4313      	orrs	r3, r2
 800458c:	b2da      	uxtb	r2, r3
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	b2db      	uxtb	r3, r3
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	b2da      	uxtb	r2, r3
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c0:	0a1b      	lsrs	r3, r3, #8
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	09db      	lsrs	r3, r3, #7
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	099b      	lsrs	r3, r3, #6
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	095b      	lsrs	r3, r3, #5
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	b2db      	uxtb	r3, r3
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	b2da      	uxtb	r2, r3
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	089b      	lsrs	r3, r3, #2
 8004612:	b2db      	uxtb	r3, r3
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	b2da      	uxtb	r2, r3
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	b2db      	uxtb	r3, r3
 8004624:	f003 0303 	and.w	r3, r3, #3
 8004628:	b2da      	uxtb	r2, r3
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	b2db      	uxtb	r3, r3
 8004636:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	085b      	lsrs	r3, r3, #1
 800463c:	b2db      	uxtb	r3, r3
 800463e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004642:	b2da      	uxtb	r2, r3
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bc90      	pop	{r4, r7}
 800465c:	4770      	bx	lr

0800465e <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
 8004666:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80046b6:	b5b0      	push	{r4, r5, r7, lr}
 80046b8:	b08e      	sub	sp, #56	; 0x38
 80046ba:	af04      	add	r7, sp, #16
 80046bc:	6078      	str	r0, [r7, #4]
 80046be:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80046c0:	2300      	movs	r3, #0
 80046c2:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2203      	movs	r2, #3
 80046c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d02e      	beq.n	8004732 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046da:	d106      	bne.n	80046ea <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	639a      	str	r2, [r3, #56]	; 0x38
 80046e8:	e029      	b.n	800473e <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046f0:	d10a      	bne.n	8004708 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 fb28 	bl	8004d48 <SD_WideBus_Enable>
 80046f8:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	639a      	str	r2, [r3, #56]	; 0x38
 8004706:	e01a      	b.n	800473e <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10a      	bne.n	8004724 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fb67 	bl	8004de2 <SD_WideBus_Disable>
 8004714:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800471a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	639a      	str	r2, [r3, #56]	; 0x38
 8004722:	e00c      	b.n	800473e <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004728:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	639a      	str	r2, [r3, #56]	; 0x38
 8004730:	e005      	b.n	800473e <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004736:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00a      	beq.n	800475c <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800474e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e024      	b.n	80047a6 <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681d      	ldr	r5, [r3, #0]
 8004782:	466c      	mov	r4, sp
 8004784:	f107 0318 	add.w	r3, r7, #24
 8004788:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800478c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004790:	f107 030c 	add.w	r3, r7, #12
 8004794:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004796:	4628      	mov	r0, r5
 8004798:	f002 f978 	bl	8006a8c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3728      	adds	r7, #40	; 0x28
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bdb0      	pop	{r4, r5, r7, pc}

080047ae <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b086      	sub	sp, #24
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 80047b6:	2304      	movs	r3, #4
 80047b8:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80047ba:	2300      	movs	r3, #0
 80047bc:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 80047be:	2300      	movs	r3, #0
 80047c0:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 80047c2:	f107 030c 	add.w	r3, r7, #12
 80047c6:	4619      	mov	r1, r3
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 fa93 	bl	8004cf4 <SD_SendStatus>
 80047ce:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	431a      	orrs	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	0a5b      	lsrs	r3, r3, #9
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	f003 030f 	and.w	r3, r3, #15
 80047ec:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 80047ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004804:	60fb      	str	r3, [r7, #12]
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	6812      	ldr	r2, [r2, #0]
 800480e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004814:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b084      	sub	sp, #16
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004830:	2300      	movs	r3, #0
 8004832:	60bb      	str	r3, [r7, #8]
  
  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004838:	2b82      	cmp	r3, #130	; 0x82
 800483a:	d111      	bne.n	8004860 <SD_DMAReceiveCplt+0x3e>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f002 fab5 	bl	8006db0 <SDMMC_CmdStopTransfer>
 8004846:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d008      	beq.n	8004860 <SD_DMAReceiveCplt+0x3e>
    {
      hsd->ErrorCode |= errorstate;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	431a      	orrs	r2, r3
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f7ff fcca 	bl	80041f4 <HAL_SD_ErrorCallback>
    }
  }
  
  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800486a:	f022 0208 	bic.w	r2, r2, #8
 800486e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004878:	639a      	str	r2, [r3, #56]	; 0x38
  
  hsd->State = HAL_SD_STATE_READY;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f005 fe52 	bl	800a52c <HAL_SD_RxCpltCallback>
#endif
}
 8004888:	bf00      	nop
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <SD_DMAError>:
  * @brief  DMA SD communication error callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d004      	beq.n	80048b2 <SD_DMAError+0x22>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d12c      	bne.n	800490c <SD_DMAError+0x7c>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80048ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	6812      	ldr	r2, [r2, #0]
 80048c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80048c6:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80048ca:	63da      	str	r2, [r3, #60]	; 0x3c
      SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
    
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f7ff ff68 	bl	80047ae <HAL_SD_GetCardState>
 80048de:	4603      	mov	r3, r0
 80048e0:	72fb      	strb	r3, [r7, #11]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80048e2:	7afb      	ldrb	r3, [r7, #11]
 80048e4:	2b06      	cmp	r3, #6
 80048e6:	d002      	beq.n	80048ee <SD_DMAError+0x5e>
 80048e8:	7afb      	ldrb	r3, [r7, #11]
 80048ea:	2b05      	cmp	r3, #5
 80048ec:	d10a      	bne.n	8004904 <SD_DMAError+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f002 fa5c 	bl	8006db0 <SDMMC_CmdStopTransfer>
 80048f8:	4602      	mov	r2, r0
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fe:	431a      	orrs	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    hsd->State= HAL_SD_STATE_READY;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f7ff fc71 	bl	80041f4 <HAL_SD_ErrorCallback>
#endif
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b084      	sub	sp, #16
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004926:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492c:	2b00      	cmp	r3, #0
 800492e:	d002      	beq.n	8004936 <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493a:	2b00      	cmp	r3, #0
 800493c:	d127      	bne.n	800498e <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f7ff ff35 	bl	80047ae <HAL_SD_GetCardState>
 8004944:	4603      	mov	r3, r0
 8004946:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004956:	7afb      	ldrb	r3, [r7, #11]
 8004958:	2b06      	cmp	r3, #6
 800495a:	d002      	beq.n	8004962 <SD_DMATxAbort+0x48>
 800495c:	7afb      	ldrb	r3, [r7, #11]
 800495e:	2b05      	cmp	r3, #5
 8004960:	d115      	bne.n	800498e <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4618      	mov	r0, r3
 8004968:	f002 fa22 	bl	8006db0 <SDMMC_CmdStopTransfer>
 800496c:	4602      	mov	r2, r0
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004972:	431a      	orrs	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <SD_DMATxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f005 fdbf 	bl	800a504 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004986:	e002      	b.n	800498e <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f7ff fc33 	bl	80041f4 <HAL_SD_ErrorCallback>
}
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d002      	beq.n	80049b2 <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d127      	bne.n	8004a0a <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f7ff fef7 	bl	80047ae <HAL_SD_GetCardState>
 80049c0:	4603      	mov	r3, r0
 80049c2:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80049d2:	7afb      	ldrb	r3, [r7, #11]
 80049d4:	2b06      	cmp	r3, #6
 80049d6:	d002      	beq.n	80049de <SD_DMARxAbort+0x48>
 80049d8:	7afb      	ldrb	r3, [r7, #11]
 80049da:	2b05      	cmp	r3, #5
 80049dc:	d115      	bne.n	8004a0a <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f002 f9e4 	bl	8006db0 <SDMMC_CmdStopTransfer>
 80049e8:	4602      	mov	r2, r0
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ee:	431a      	orrs	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <SD_DMARxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f005 fd81 	bl	800a504 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004a02:	e002      	b.n	8004a0a <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f7ff fbf5 	bl	80041f4 <HAL_SD_ErrorCallback>
}
 8004a0a:	bf00      	nop
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004a12:	b5b0      	push	{r4, r5, r7, lr}
 8004a14:	b094      	sub	sp, #80	; 0x50
 8004a16:	af04      	add	r7, sp, #16
 8004a18:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f002 f887 	bl	8006b3a <SDIO_GetPowerState>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d102      	bne.n	8004a38 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004a32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004a36:	e0b1      	b.n	8004b9c <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d02f      	beq.n	8004aa0 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f002 facd 	bl	8006fe4 <SDMMC_CmdSendCID>
 8004a4a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <SD_InitCard+0x44>
    {
      return errorstate;
 8004a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a54:	e0a2      	b.n	8004b9c <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f002 f8b1 	bl	8006bc4 <SDIO_GetResponse>
 8004a62:	4602      	mov	r2, r0
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2104      	movs	r1, #4
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f002 f8a8 	bl	8006bc4 <SDIO_GetResponse>
 8004a74:	4602      	mov	r2, r0
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2108      	movs	r1, #8
 8004a80:	4618      	mov	r0, r3
 8004a82:	f002 f89f 	bl	8006bc4 <SDIO_GetResponse>
 8004a86:	4602      	mov	r2, r0
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	210c      	movs	r1, #12
 8004a92:	4618      	mov	r0, r3
 8004a94:	f002 f896 	bl	8006bc4 <SDIO_GetResponse>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d00d      	beq.n	8004ac4 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f107 020e 	add.w	r2, r7, #14
 8004ab0:	4611      	mov	r1, r2
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f002 fad7 	bl	8007066 <SDMMC_CmdSetRelAdd>
 8004ab8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004aba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d001      	beq.n	8004ac4 <SD_InitCard+0xb2>
    {
      return errorstate;
 8004ac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ac2:	e06b      	b.n	8004b9c <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac8:	2b03      	cmp	r3, #3
 8004aca:	d036      	beq.n	8004b3a <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004acc:	89fb      	ldrh	r3, [r7, #14]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004adc:	041b      	lsls	r3, r3, #16
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	f002 fa9f 	bl	8007024 <SDMMC_CmdSendCSD>
 8004ae6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <SD_InitCard+0xe0>
    {
      return errorstate;
 8004aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004af0:	e054      	b.n	8004b9c <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2100      	movs	r1, #0
 8004af8:	4618      	mov	r0, r3
 8004afa:	f002 f863 	bl	8006bc4 <SDIO_GetResponse>
 8004afe:	4602      	mov	r2, r0
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2104      	movs	r1, #4
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f002 f85a 	bl	8006bc4 <SDIO_GetResponse>
 8004b10:	4602      	mov	r2, r0
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2108      	movs	r1, #8
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f002 f851 	bl	8006bc4 <SDIO_GetResponse>
 8004b22:	4602      	mov	r2, r0
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	210c      	movs	r1, #12
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f002 f848 	bl	8006bc4 <SDIO_GetResponse>
 8004b34:	4602      	mov	r2, r0
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2104      	movs	r1, #4
 8004b40:	4618      	mov	r0, r3
 8004b42:	f002 f83f 	bl	8006bc4 <SDIO_GetResponse>
 8004b46:	4603      	mov	r3, r0
 8004b48:	0d1a      	lsrs	r2, r3, #20
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8004b4e:	f107 0310 	add.w	r3, r7, #16
 8004b52:	4619      	mov	r1, r3
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f7ff fb57 	bl	8004208 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6819      	ldr	r1, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b62:	041b      	lsls	r3, r3, #16
 8004b64:	f04f 0400 	mov.w	r4, #0
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4623      	mov	r3, r4
 8004b6c:	4608      	mov	r0, r1
 8004b6e:	f002 f943 	bl	8006df8 <SDMMC_CmdSelDesel>
 8004b72:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <SD_InitCard+0x16c>
  {
    return errorstate;
 8004b7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b7c:	e00e      	b.n	8004b9c <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681d      	ldr	r5, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	466c      	mov	r4, sp
 8004b86:	f103 0210 	add.w	r2, r3, #16
 8004b8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b90:	3304      	adds	r3, #4
 8004b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b94:	4628      	mov	r0, r5
 8004b96:	f001 ff79 	bl	8006a8c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3740      	adds	r7, #64	; 0x40
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bdb0      	pop	{r4, r5, r7, pc}

08004ba4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f002 f93e 	bl	8006e42 <SDMMC_CmdGoIdleState>
 8004bc6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <SD_PowerON+0x2e>
  {
    return errorstate;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	e08c      	b.n	8004cec <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f002 f953 	bl	8006e82 <SDMMC_CmdOperCond>
 8004bdc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d03d      	beq.n	8004c60 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004bea:	e032      	b.n	8004c52 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	60ba      	str	r2, [r7, #8]
 8004bf2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d102      	bne.n	8004c00 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004bfa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bfe:	e075      	b.n	8004cec <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2100      	movs	r1, #0
 8004c06:	4618      	mov	r0, r3
 8004c08:	f002 f95c 	bl	8006ec4 <SDMMC_CmdAppCommand>
 8004c0c:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004c18:	e068      	b.n	8004cec <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2100      	movs	r1, #0
 8004c20:	4618      	mov	r0, r3
 8004c22:	f002 f973 	bl	8006f0c <SDMMC_CmdAppOperCommand>
 8004c26:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c2e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004c32:	e05b      	b.n	8004cec <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2100      	movs	r1, #0
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f001 ffc2 	bl	8006bc4 <SDIO_GetResponse>
 8004c40:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	0fdb      	lsrs	r3, r3, #31
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <SD_PowerON+0xaa>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e000      	b.n	8004c50 <SD_PowerON+0xac>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0c9      	beq.n	8004bec <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	645a      	str	r2, [r3, #68]	; 0x44
 8004c5e:	e044      	b.n	8004cea <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004c66:	e031      	b.n	8004ccc <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	1c5a      	adds	r2, r3, #1
 8004c6c:	60ba      	str	r2, [r7, #8]
 8004c6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d102      	bne.n	8004c7c <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004c76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c7a:	e037      	b.n	8004cec <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2100      	movs	r1, #0
 8004c82:	4618      	mov	r0, r3
 8004c84:	f002 f91e 	bl	8006ec4 <SDMMC_CmdAppCommand>
 8004c88:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <SD_PowerON+0xf0>
      {
        return errorstate;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	e02b      	b.n	8004cec <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f002 f935 	bl	8006f0c <SDMMC_CmdAppOperCommand>
 8004ca2:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <SD_PowerON+0x10a>
      {
        return errorstate;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	e01e      	b.n	8004cec <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f001 ff85 	bl	8006bc4 <SDIO_GetResponse>
 8004cba:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	0fdb      	lsrs	r3, r3, #31
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <SD_PowerON+0x124>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e000      	b.n	8004cca <SD_PowerON+0x126>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0ca      	beq.n	8004c68 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	645a      	str	r2, [r3, #68]	; 0x44
 8004ce2:	e002      	b.n	8004cea <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 8004d08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004d0c:	e018      	b.n	8004d40 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d16:	041b      	lsls	r3, r3, #16
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4610      	mov	r0, r2
 8004d1c:	f002 f9c6 	bl	80070ac <SDMMC_CmdSendStatus>
 8004d20:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <SD_SendStatus+0x38>
  {
    return errorstate;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	e009      	b.n	8004d40 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2100      	movs	r1, #0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f001 ff46 	bl	8006bc4 <SDIO_GetResponse>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004d50:	2300      	movs	r3, #0
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	2300      	movs	r3, #0
 8004d56:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2100      	movs	r1, #0
 8004d62:	4618      	mov	r0, r3
 8004d64:	f001 ff2e 	bl	8006bc4 <SDIO_GetResponse>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d6e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d72:	d102      	bne.n	8004d7a <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004d74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004d78:	e02f      	b.n	8004dda <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004d7a:	f107 030c 	add.w	r3, r7, #12
 8004d7e:	4619      	mov	r1, r3
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f87b 	bl	8004e7c <SD_FindSCR>
 8004d86:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	e023      	b.n	8004dda <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01c      	beq.n	8004dd6 <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da4:	041b      	lsls	r3, r3, #16
 8004da6:	4619      	mov	r1, r3
 8004da8:	4610      	mov	r0, r2
 8004daa:	f002 f88b 	bl	8006ec4 <SDMMC_CmdAppCommand>
 8004dae:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	e00f      	b.n	8004dda <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2102      	movs	r1, #2
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f002 f8c8 	bl	8006f56 <SDMMC_CmdBusWidth>
 8004dc6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	e003      	b.n	8004dda <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	e001      	b.n	8004dda <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004dd6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3718      	adds	r7, #24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004de2:	b580      	push	{r7, lr}
 8004de4:	b086      	sub	sp, #24
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004dea:	2300      	movs	r3, #0
 8004dec:	60fb      	str	r3, [r7, #12]
 8004dee:	2300      	movs	r3, #0
 8004df0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f001 fee1 	bl	8006bc4 <SDIO_GetResponse>
 8004e02:	4603      	mov	r3, r0
 8004e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e08:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e0c:	d102      	bne.n	8004e14 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004e0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e12:	e02f      	b.n	8004e74 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004e14:	f107 030c 	add.w	r3, r7, #12
 8004e18:	4619      	mov	r1, r3
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f82e 	bl	8004e7c <SD_FindSCR>
 8004e20:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d001      	beq.n	8004e2c <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	e023      	b.n	8004e74 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d01c      	beq.n	8004e70 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e3e:	041b      	lsls	r3, r3, #16
 8004e40:	4619      	mov	r1, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	f002 f83e 	bl	8006ec4 <SDMMC_CmdAppCommand>
 8004e48:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	e00f      	b.n	8004e74 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2100      	movs	r1, #0
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f002 f87b 	bl	8006f56 <SDMMC_CmdBusWidth>
 8004e60:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	e003      	b.n	8004e74 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e001      	b.n	8004e74 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004e70:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3718      	adds	r7, #24
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004e7c:	b590      	push	{r4, r7, lr}
 8004e7e:	b08f      	sub	sp, #60	; 0x3c
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004e86:	2300      	movs	r3, #0
 8004e88:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8004e8a:	f7fc f8b3 	bl	8000ff4 <HAL_GetTick>
 8004e8e:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004e94:	2300      	movs	r3, #0
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	2300      	movs	r3, #0
 8004e9a:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2108      	movs	r1, #8
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f001 fecf 	bl	8006c46 <SDMMC_CmdBlockLength>
 8004ea8:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d001      	beq.n	8004eb4 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb2:	e0a7      	b.n	8005004 <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ebc:	041b      	lsls	r3, r3, #16
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	f001 ffff 	bl	8006ec4 <SDMMC_CmdAppCommand>
 8004ec6:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <SD_FindSCR+0x56>
  {
    return errorstate;
 8004ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed0:	e098      	b.n	8005004 <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed6:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 8004ed8:	2308      	movs	r3, #8
 8004eda:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004edc:	2330      	movs	r3, #48	; 0x30
 8004ede:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f107 0214 	add.w	r2, r7, #20
 8004ef4:	4611      	mov	r1, r2
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f001 fe79 	bl	8006bee <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f002 f84c 	bl	8006f9e <SDMMC_CmdSendSCR>
 8004f06:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d022      	beq.n	8004f54 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	e078      	b.n	8005004 <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d00e      	beq.n	8004f3e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	f107 020c 	add.w	r2, r7, #12
 8004f28:	18d4      	adds	r4, r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f001 fdd7 	bl	8006ae2 <SDIO_ReadFIFO>
 8004f34:	4603      	mov	r3, r0
 8004f36:	6023      	str	r3, [r4, #0]
      index++;
 8004f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004f3e:	f7fc f859 	bl	8000ff4 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d102      	bne.n	8004f54 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004f4e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004f52:	e057      	b.n	8005004 <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f5a:	f240 432a 	movw	r3, #1066	; 0x42a
 8004f5e:	4013      	ands	r3, r2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0d6      	beq.n	8004f12 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f6a:	f003 0308 	and.w	r3, r3, #8
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d005      	beq.n	8004f7e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2208      	movs	r2, #8
 8004f78:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	e042      	b.n	8005004 <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d005      	beq.n	8004f98 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2202      	movs	r2, #2
 8004f92:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004f94:	2302      	movs	r3, #2
 8004f96:	e035      	b.n	8005004 <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f9e:	f003 0320 	and.w	r3, r3, #32
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d005      	beq.n	8004fb2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2220      	movs	r2, #32
 8004fac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8004fae:	2320      	movs	r3, #32
 8004fb0:	e028      	b.n	8005004 <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004fba:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	0611      	lsls	r1, r2, #24
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	0212      	lsls	r2, r2, #8
 8004fc8:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8004fcc:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	0a12      	lsrs	r2, r2, #8
 8004fd2:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8004fd6:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	0e12      	lsrs	r2, r2, #24
 8004fdc:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8004fde:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	061a      	lsls	r2, r3, #24
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	021b      	lsls	r3, r3, #8
 8004fe8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004fec:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	0a1b      	lsrs	r3, r3, #8
 8004ff2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8004ff6:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	0e1b      	lsrs	r3, r3, #24
 8004ffc:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	373c      	adds	r7, #60	; 0x3c
 8005008:	46bd      	mov	sp, r7
 800500a:	bd90      	pop	{r4, r7, pc}

0800500c <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800500c:	b590      	push	{r4, r7, lr}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	e00d      	b.n	8005040 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	18d4      	adds	r4, r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4618      	mov	r0, r3
 8005032:	f001 fd56 	bl	8006ae2 <SDIO_ReadFIFO>
 8005036:	4603      	mov	r3, r0
 8005038:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	3301      	adds	r3, #1
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2b07      	cmp	r3, #7
 8005044:	d9ee      	bls.n	8005024 <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504a:	f103 0220 	add.w	r2, r3, #32
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	bd90      	pop	{r4, r7, pc}

0800505c <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	e00b      	b.n	800508c <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6818      	ldr	r0, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	4413      	add	r3, r2
 8005080:	4619      	mov	r1, r3
 8005082:	f001 fd3b 	bl	8006afc <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	3301      	adds	r3, #1
 800508a:	60fb      	str	r3, [r7, #12]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b07      	cmp	r3, #7
 8005090:	d9f0      	bls.n	8005074 <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	f103 0220 	add.w	r2, r3, #32
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_SPI_Init>:
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_SPI_Init+0x12>
 80050b6:	2301      	movs	r3, #1
 80050b8:	e055      	b.n	8005166 <HAL_SPI_Init+0xbe>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	629a      	str	r2, [r3, #40]	; 0x28
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d106      	bne.n	80050da <HAL_SPI_Init+0x32>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f006 ffd7 	bl	800c088 <HAL_SPI_MspInit>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2202      	movs	r2, #2
 80050de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	6812      	ldr	r2, [r2, #0]
 80050ea:	6812      	ldr	r2, [r2, #0]
 80050ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6851      	ldr	r1, [r2, #4]
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	6892      	ldr	r2, [r2, #8]
 80050fe:	4311      	orrs	r1, r2
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	68d2      	ldr	r2, [r2, #12]
 8005104:	4311      	orrs	r1, r2
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6912      	ldr	r2, [r2, #16]
 800510a:	4311      	orrs	r1, r2
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6952      	ldr	r2, [r2, #20]
 8005110:	4311      	orrs	r1, r2
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	6992      	ldr	r2, [r2, #24]
 8005116:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800511a:	4311      	orrs	r1, r2
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	69d2      	ldr	r2, [r2, #28]
 8005120:	4311      	orrs	r1, r2
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6a12      	ldr	r2, [r2, #32]
 8005126:	4311      	orrs	r1, r2
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800512c:	430a      	orrs	r2, r1
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6992      	ldr	r2, [r2, #24]
 8005138:	0c12      	lsrs	r2, r2, #16
 800513a:	f002 0104 	and.w	r1, r2, #4
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6812      	ldr	r2, [r2, #0]
 800514e:	69d2      	ldr	r2, [r2, #28]
 8005150:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005154:	61da      	str	r2, [r3, #28]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	655a      	str	r2, [r3, #84]	; 0x54
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005164:	2300      	movs	r3, #0
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_SPI_Transmit>:
 800516e:	b580      	push	{r7, lr}
 8005170:	b088      	sub	sp, #32
 8005172:	af00      	add	r7, sp, #0
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	603b      	str	r3, [r7, #0]
 800517a:	4613      	mov	r3, r2
 800517c:	80fb      	strh	r3, [r7, #6]
 800517e:	2300      	movs	r3, #0
 8005180:	77fb      	strb	r3, [r7, #31]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_SPI_Transmit+0x22>
 800518c:	2302      	movs	r3, #2
 800518e:	e11c      	b.n	80053ca <HAL_SPI_Transmit+0x25c>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005198:	f7fb ff2c 	bl	8000ff4 <HAL_GetTick>
 800519c:	61b8      	str	r0, [r7, #24]
 800519e:	88fb      	ldrh	r3, [r7, #6]
 80051a0:	82fb      	strh	r3, [r7, #22]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d002      	beq.n	80051b4 <HAL_SPI_Transmit+0x46>
 80051ae:	2302      	movs	r3, #2
 80051b0:	77fb      	strb	r3, [r7, #31]
 80051b2:	e101      	b.n	80053b8 <HAL_SPI_Transmit+0x24a>
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <HAL_SPI_Transmit+0x52>
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d102      	bne.n	80051c6 <HAL_SPI_Transmit+0x58>
 80051c0:	2301      	movs	r3, #1
 80051c2:	77fb      	strb	r3, [r7, #31]
 80051c4:	e0f8      	b.n	80053b8 <HAL_SPI_Transmit+0x24a>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2203      	movs	r2, #3
 80051ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	655a      	str	r2, [r3, #84]	; 0x54
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	631a      	str	r2, [r3, #48]	; 0x30
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	88fa      	ldrh	r2, [r7, #6]
 80051de:	869a      	strh	r2, [r3, #52]	; 0x34
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	88fa      	ldrh	r2, [r7, #6]
 80051e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	639a      	str	r2, [r3, #56]	; 0x38
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	879a      	strh	r2, [r3, #60]	; 0x3c
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	645a      	str	r2, [r3, #68]	; 0x44
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	641a      	str	r2, [r3, #64]	; 0x40
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800520c:	d107      	bne.n	800521e <HAL_SPI_Transmit+0xb0>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	6812      	ldr	r2, [r2, #0]
 8005216:	6812      	ldr	r2, [r2, #0]
 8005218:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005228:	2b40      	cmp	r3, #64	; 0x40
 800522a:	d007      	beq.n	800523c <HAL_SPI_Transmit+0xce>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	6812      	ldr	r2, [r2, #0]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800523a:	601a      	str	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005244:	d14b      	bne.n	80052de <HAL_SPI_Transmit+0x170>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <HAL_SPI_Transmit+0xe6>
 800524e:	8afb      	ldrh	r3, [r7, #22]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d13e      	bne.n	80052d2 <HAL_SPI_Transmit+0x164>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800525c:	8812      	ldrh	r2, [r2, #0]
 800525e:	60da      	str	r2, [r3, #12]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005264:	1c9a      	adds	r2, r3, #2
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	631a      	str	r2, [r3, #48]	; 0x30
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	86da      	strh	r2, [r3, #54]	; 0x36
 8005278:	e02b      	b.n	80052d2 <HAL_SPI_Transmit+0x164>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b02      	cmp	r3, #2
 8005286:	d112      	bne.n	80052ae <HAL_SPI_Transmit+0x140>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005290:	8812      	ldrh	r2, [r2, #0]
 8005292:	60da      	str	r2, [r3, #12]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005298:	1c9a      	adds	r2, r3, #2
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	631a      	str	r2, [r3, #48]	; 0x30
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	3b01      	subs	r3, #1
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80052ac:	e011      	b.n	80052d2 <HAL_SPI_Transmit+0x164>
 80052ae:	f7fb fea1 	bl	8000ff4 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	1ad2      	subs	r2, r2, r3
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d303      	bcc.n	80052c6 <HAL_SPI_Transmit+0x158>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c4:	d102      	bne.n	80052cc <HAL_SPI_Transmit+0x15e>
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d102      	bne.n	80052d2 <HAL_SPI_Transmit+0x164>
 80052cc:	2303      	movs	r3, #3
 80052ce:	77fb      	strb	r3, [r7, #31]
 80052d0:	e072      	b.n	80053b8 <HAL_SPI_Transmit+0x24a>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1ce      	bne.n	800527a <HAL_SPI_Transmit+0x10c>
 80052dc:	e04c      	b.n	8005378 <HAL_SPI_Transmit+0x20a>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d002      	beq.n	80052ec <HAL_SPI_Transmit+0x17e>
 80052e6:	8afb      	ldrh	r3, [r7, #22]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d140      	bne.n	800536e <HAL_SPI_Transmit+0x200>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	330c      	adds	r3, #12
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80052f6:	7812      	ldrb	r2, [r2, #0]
 80052f8:	701a      	strb	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	631a      	str	r2, [r3, #48]	; 0x30
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005308:	b29b      	uxth	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b29a      	uxth	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	86da      	strh	r2, [r3, #54]	; 0x36
 8005312:	e02c      	b.n	800536e <HAL_SPI_Transmit+0x200>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b02      	cmp	r3, #2
 8005320:	d113      	bne.n	800534a <HAL_SPI_Transmit+0x1dc>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	330c      	adds	r3, #12
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800532c:	7812      	ldrb	r2, [r2, #0]
 800532e:	701a      	strb	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005334:	1c5a      	adds	r2, r3, #1
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	631a      	str	r2, [r3, #48]	; 0x30
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800533e:	b29b      	uxth	r3, r3
 8005340:	3b01      	subs	r3, #1
 8005342:	b29a      	uxth	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	86da      	strh	r2, [r3, #54]	; 0x36
 8005348:	e011      	b.n	800536e <HAL_SPI_Transmit+0x200>
 800534a:	f7fb fe53 	bl	8000ff4 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	1ad2      	subs	r2, r2, r3
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	429a      	cmp	r2, r3
 8005358:	d303      	bcc.n	8005362 <HAL_SPI_Transmit+0x1f4>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005360:	d102      	bne.n	8005368 <HAL_SPI_Transmit+0x1fa>
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d102      	bne.n	800536e <HAL_SPI_Transmit+0x200>
 8005368:	2303      	movs	r3, #3
 800536a:	77fb      	strb	r3, [r7, #31]
 800536c:	e024      	b.n	80053b8 <HAL_SPI_Transmit+0x24a>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005372:	b29b      	uxth	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1cd      	bne.n	8005314 <HAL_SPI_Transmit+0x1a6>
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	6839      	ldr	r1, [r7, #0]
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f000 fd85 	bl	8005e8c <SPI_EndRxTxTransaction>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <HAL_SPI_Transmit+0x220>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2220      	movs	r2, #32
 800538c:	655a      	str	r2, [r3, #84]	; 0x54
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10a      	bne.n	80053ac <HAL_SPI_Transmit+0x23e>
 8005396:	2300      	movs	r3, #0
 8005398:	613b      	str	r3, [r7, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	613b      	str	r3, [r7, #16]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <HAL_SPI_Transmit+0x24a>
 80053b4:	2301      	movs	r3, #1
 80053b6:	77fb      	strb	r3, [r7, #31]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80053c8:	7ffb      	ldrb	r3, [r7, #31]
 80053ca:	4618      	mov	r0, r3
 80053cc:	3720      	adds	r7, #32
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <HAL_SPI_Receive>:
 80053d2:	b580      	push	{r7, lr}
 80053d4:	b088      	sub	sp, #32
 80053d6:	af02      	add	r7, sp, #8
 80053d8:	60f8      	str	r0, [r7, #12]
 80053da:	60b9      	str	r1, [r7, #8]
 80053dc:	603b      	str	r3, [r7, #0]
 80053de:	4613      	mov	r3, r2
 80053e0:	80fb      	strh	r3, [r7, #6]
 80053e2:	2300      	movs	r3, #0
 80053e4:	75fb      	strb	r3, [r7, #23]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053ee:	d112      	bne.n	8005416 <HAL_SPI_Receive+0x44>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10e      	bne.n	8005416 <HAL_SPI_Receive+0x44>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2204      	movs	r2, #4
 80053fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005400:	88fa      	ldrh	r2, [r7, #6]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	4613      	mov	r3, r2
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	68b9      	ldr	r1, [r7, #8]
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 f8e6 	bl	80055de <HAL_SPI_TransmitReceive>
 8005412:	4603      	mov	r3, r0
 8005414:	e0df      	b.n	80055d6 <HAL_SPI_Receive+0x204>
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_SPI_Receive+0x52>
 8005420:	2302      	movs	r3, #2
 8005422:	e0d8      	b.n	80055d6 <HAL_SPI_Receive+0x204>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800542c:	f7fb fde2 	bl	8000ff4 <HAL_GetTick>
 8005430:	6138      	str	r0, [r7, #16]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b01      	cmp	r3, #1
 800543c:	d002      	beq.n	8005444 <HAL_SPI_Receive+0x72>
 800543e:	2302      	movs	r3, #2
 8005440:	75fb      	strb	r3, [r7, #23]
 8005442:	e0bf      	b.n	80055c4 <HAL_SPI_Receive+0x1f2>
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d002      	beq.n	8005450 <HAL_SPI_Receive+0x7e>
 800544a:	88fb      	ldrh	r3, [r7, #6]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d102      	bne.n	8005456 <HAL_SPI_Receive+0x84>
 8005450:	2301      	movs	r3, #1
 8005452:	75fb      	strb	r3, [r7, #23]
 8005454:	e0b6      	b.n	80055c4 <HAL_SPI_Receive+0x1f2>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2204      	movs	r2, #4
 800545a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	655a      	str	r2, [r3, #84]	; 0x54
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	639a      	str	r2, [r3, #56]	; 0x38
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	88fa      	ldrh	r2, [r7, #6]
 800546e:	879a      	strh	r2, [r3, #60]	; 0x3c
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	88fa      	ldrh	r2, [r7, #6]
 8005474:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	631a      	str	r2, [r3, #48]	; 0x30
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	869a      	strh	r2, [r3, #52]	; 0x34
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	86da      	strh	r2, [r3, #54]	; 0x36
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	641a      	str	r2, [r3, #64]	; 0x40
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	645a      	str	r2, [r3, #68]	; 0x44
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800549c:	d107      	bne.n	80054ae <HAL_SPI_Receive+0xdc>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	6812      	ldr	r2, [r2, #0]
 80054a6:	6812      	ldr	r2, [r2, #0]
 80054a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b8:	2b40      	cmp	r3, #64	; 0x40
 80054ba:	d007      	beq.n	80054cc <HAL_SPI_Receive+0xfa>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	6812      	ldr	r2, [r2, #0]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d161      	bne.n	8005598 <HAL_SPI_Receive+0x1c6>
 80054d4:	e02d      	b.n	8005532 <HAL_SPI_Receive+0x160>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d114      	bne.n	800550e <HAL_SPI_Receive+0x13c>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	6812      	ldr	r2, [r2, #0]
 80054ec:	320c      	adds	r2, #12
 80054ee:	7812      	ldrb	r2, [r2, #0]
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	639a      	str	r2, [r3, #56]	; 0x38
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005502:	b29b      	uxth	r3, r3
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800550c:	e011      	b.n	8005532 <HAL_SPI_Receive+0x160>
 800550e:	f7fb fd71 	bl	8000ff4 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	1ad2      	subs	r2, r2, r3
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d303      	bcc.n	8005526 <HAL_SPI_Receive+0x154>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005524:	d102      	bne.n	800552c <HAL_SPI_Receive+0x15a>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d102      	bne.n	8005532 <HAL_SPI_Receive+0x160>
 800552c:	2303      	movs	r3, #3
 800552e:	75fb      	strb	r3, [r7, #23]
 8005530:	e048      	b.n	80055c4 <HAL_SPI_Receive+0x1f2>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005536:	b29b      	uxth	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1cc      	bne.n	80054d6 <HAL_SPI_Receive+0x104>
 800553c:	e031      	b.n	80055a2 <HAL_SPI_Receive+0x1d0>
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b01      	cmp	r3, #1
 800554a:	d113      	bne.n	8005574 <HAL_SPI_Receive+0x1a2>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	6812      	ldr	r2, [r2, #0]
 8005554:	68d2      	ldr	r2, [r2, #12]
 8005556:	b292      	uxth	r2, r2
 8005558:	801a      	strh	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555e:	1c9a      	adds	r2, r3, #2
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	639a      	str	r2, [r3, #56]	; 0x38
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005572:	e011      	b.n	8005598 <HAL_SPI_Receive+0x1c6>
 8005574:	f7fb fd3e 	bl	8000ff4 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad2      	subs	r2, r2, r3
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d303      	bcc.n	800558c <HAL_SPI_Receive+0x1ba>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558a:	d102      	bne.n	8005592 <HAL_SPI_Receive+0x1c0>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d102      	bne.n	8005598 <HAL_SPI_Receive+0x1c6>
 8005592:	2303      	movs	r3, #3
 8005594:	75fb      	strb	r3, [r7, #23]
 8005596:	e015      	b.n	80055c4 <HAL_SPI_Receive+0x1f2>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1cd      	bne.n	800553e <HAL_SPI_Receive+0x16c>
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	6839      	ldr	r1, [r7, #0]
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f000 fc0a 	bl	8005dc0 <SPI_EndRxTransaction>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d002      	beq.n	80055b8 <HAL_SPI_Receive+0x1e6>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2220      	movs	r2, #32
 80055b6:	655a      	str	r2, [r3, #84]	; 0x54
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d001      	beq.n	80055c4 <HAL_SPI_Receive+0x1f2>
 80055c0:	2301      	movs	r3, #1
 80055c2:	75fb      	strb	r3, [r7, #23]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80055d4:	7dfb      	ldrb	r3, [r7, #23]
 80055d6:	4618      	mov	r0, r3
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_SPI_TransmitReceive>:
 80055de:	b580      	push	{r7, lr}
 80055e0:	b08c      	sub	sp, #48	; 0x30
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	60f8      	str	r0, [r7, #12]
 80055e6:	60b9      	str	r1, [r7, #8]
 80055e8:	607a      	str	r2, [r7, #4]
 80055ea:	807b      	strh	r3, [r7, #2]
 80055ec:	2301      	movs	r3, #1
 80055ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055f0:	2300      	movs	r3, #0
 80055f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d101      	bne.n	8005604 <HAL_SPI_TransmitReceive+0x26>
 8005600:	2302      	movs	r3, #2
 8005602:	e188      	b.n	8005916 <HAL_SPI_TransmitReceive+0x338>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800560c:	f7fb fcf2 	bl	8000ff4 <HAL_GetTick>
 8005610:	6278      	str	r0, [r7, #36]	; 0x24
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005618:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	61fb      	str	r3, [r7, #28]
 8005622:	887b      	ldrh	r3, [r7, #2]
 8005624:	837b      	strh	r3, [r7, #26]
 8005626:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800562a:	2b01      	cmp	r3, #1
 800562c:	d00f      	beq.n	800564e <HAL_SPI_TransmitReceive+0x70>
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005634:	d107      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x68>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d103      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x68>
 800563e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005642:	2b04      	cmp	r3, #4
 8005644:	d003      	beq.n	800564e <HAL_SPI_TransmitReceive+0x70>
 8005646:	2302      	movs	r3, #2
 8005648:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800564c:	e159      	b.n	8005902 <HAL_SPI_TransmitReceive+0x324>
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d005      	beq.n	8005660 <HAL_SPI_TransmitReceive+0x82>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d002      	beq.n	8005660 <HAL_SPI_TransmitReceive+0x82>
 800565a:	887b      	ldrh	r3, [r7, #2]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d103      	bne.n	8005668 <HAL_SPI_TransmitReceive+0x8a>
 8005660:	2301      	movs	r3, #1
 8005662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005666:	e14c      	b.n	8005902 <HAL_SPI_TransmitReceive+0x324>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b04      	cmp	r3, #4
 8005672:	d003      	beq.n	800567c <HAL_SPI_TransmitReceive+0x9e>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2205      	movs	r2, #5
 8005678:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	655a      	str	r2, [r3, #84]	; 0x54
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	639a      	str	r2, [r3, #56]	; 0x38
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	887a      	ldrh	r2, [r7, #2]
 800568c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	887a      	ldrh	r2, [r7, #2]
 8005692:	879a      	strh	r2, [r3, #60]	; 0x3c
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	631a      	str	r2, [r3, #48]	; 0x30
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	887a      	ldrh	r2, [r7, #2]
 800569e:	86da      	strh	r2, [r3, #54]	; 0x36
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	887a      	ldrh	r2, [r7, #2]
 80056a4:	869a      	strh	r2, [r3, #52]	; 0x34
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	641a      	str	r2, [r3, #64]	; 0x40
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	645a      	str	r2, [r3, #68]	; 0x44
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056bc:	2b40      	cmp	r3, #64	; 0x40
 80056be:	d007      	beq.n	80056d0 <HAL_SPI_TransmitReceive+0xf2>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	6812      	ldr	r2, [r2, #0]
 80056ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056d8:	d178      	bne.n	80057cc <HAL_SPI_TransmitReceive+0x1ee>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_SPI_TransmitReceive+0x10a>
 80056e2:	8b7b      	ldrh	r3, [r7, #26]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d166      	bne.n	80057b6 <HAL_SPI_TransmitReceive+0x1d8>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80056f0:	8812      	ldrh	r2, [r2, #0]
 80056f2:	60da      	str	r2, [r3, #12]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f8:	1c9a      	adds	r2, r3, #2
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	631a      	str	r2, [r3, #48]	; 0x30
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005702:	b29b      	uxth	r3, r3
 8005704:	3b01      	subs	r3, #1
 8005706:	b29a      	uxth	r2, r3
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	86da      	strh	r2, [r3, #54]	; 0x36
 800570c:	e053      	b.n	80057b6 <HAL_SPI_TransmitReceive+0x1d8>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b02      	cmp	r3, #2
 800571a:	d11b      	bne.n	8005754 <HAL_SPI_TransmitReceive+0x176>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d016      	beq.n	8005754 <HAL_SPI_TransmitReceive+0x176>
 8005726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005728:	2b01      	cmp	r3, #1
 800572a:	d113      	bne.n	8005754 <HAL_SPI_TransmitReceive+0x176>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005734:	8812      	ldrh	r2, [r2, #0]
 8005736:	60da      	str	r2, [r3, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573c:	1c9a      	adds	r2, r3, #2
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	631a      	str	r2, [r3, #48]	; 0x30
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005750:	2300      	movs	r3, #0
 8005752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b01      	cmp	r3, #1
 8005760:	d119      	bne.n	8005796 <HAL_SPI_TransmitReceive+0x1b8>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005766:	b29b      	uxth	r3, r3
 8005768:	2b00      	cmp	r3, #0
 800576a:	d014      	beq.n	8005796 <HAL_SPI_TransmitReceive+0x1b8>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	6812      	ldr	r2, [r2, #0]
 8005774:	68d2      	ldr	r2, [r2, #12]
 8005776:	b292      	uxth	r2, r2
 8005778:	801a      	strh	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577e:	1c9a      	adds	r2, r3, #2
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	639a      	str	r2, [r3, #56]	; 0x38
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005788:	b29b      	uxth	r3, r3
 800578a:	3b01      	subs	r3, #1
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005792:	2301      	movs	r3, #1
 8005794:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005796:	f7fb fc2d 	bl	8000ff4 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579e:	1ad2      	subs	r2, r2, r3
 80057a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d307      	bcc.n	80057b6 <HAL_SPI_TransmitReceive+0x1d8>
 80057a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ac:	d003      	beq.n	80057b6 <HAL_SPI_TransmitReceive+0x1d8>
 80057ae:	2303      	movs	r3, #3
 80057b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057b4:	e0a5      	b.n	8005902 <HAL_SPI_TransmitReceive+0x324>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1a6      	bne.n	800570e <HAL_SPI_TransmitReceive+0x130>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1a1      	bne.n	800570e <HAL_SPI_TransmitReceive+0x130>
 80057ca:	e07c      	b.n	80058c6 <HAL_SPI_TransmitReceive+0x2e8>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <HAL_SPI_TransmitReceive+0x1fc>
 80057d4:	8b7b      	ldrh	r3, [r7, #26]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d16b      	bne.n	80058b2 <HAL_SPI_TransmitReceive+0x2d4>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	330c      	adds	r3, #12
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80057e4:	7812      	ldrb	r2, [r2, #0]
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ec:	1c5a      	adds	r2, r3, #1
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	631a      	str	r2, [r3, #48]	; 0x30
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005800:	e057      	b.n	80058b2 <HAL_SPI_TransmitReceive+0x2d4>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b02      	cmp	r3, #2
 800580e:	d11c      	bne.n	800584a <HAL_SPI_TransmitReceive+0x26c>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d017      	beq.n	800584a <HAL_SPI_TransmitReceive+0x26c>
 800581a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800581c:	2b01      	cmp	r3, #1
 800581e:	d114      	bne.n	800584a <HAL_SPI_TransmitReceive+0x26c>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	330c      	adds	r3, #12
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800582a:	7812      	ldrb	r2, [r2, #0]
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005832:	1c5a      	adds	r2, r3, #1
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	631a      	str	r2, [r3, #48]	; 0x30
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800583c:	b29b      	uxth	r3, r3
 800583e:	3b01      	subs	r3, #1
 8005840:	b29a      	uxth	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	86da      	strh	r2, [r3, #54]	; 0x36
 8005846:	2300      	movs	r3, #0
 8005848:	62fb      	str	r3, [r7, #44]	; 0x2c
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b01      	cmp	r3, #1
 8005856:	d119      	bne.n	800588c <HAL_SPI_TransmitReceive+0x2ae>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d014      	beq.n	800588c <HAL_SPI_TransmitReceive+0x2ae>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	6812      	ldr	r2, [r2, #0]
 800586a:	68d2      	ldr	r2, [r2, #12]
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005874:	1c5a      	adds	r2, r3, #1
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	639a      	str	r2, [r3, #56]	; 0x38
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587e:	b29b      	uxth	r3, r3
 8005880:	3b01      	subs	r3, #1
 8005882:	b29a      	uxth	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005888:	2301      	movs	r3, #1
 800588a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800588c:	f7fb fbb2 	bl	8000ff4 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	1ad2      	subs	r2, r2, r3
 8005896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005898:	429a      	cmp	r2, r3
 800589a:	d303      	bcc.n	80058a4 <HAL_SPI_TransmitReceive+0x2c6>
 800589c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800589e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a2:	d102      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x2cc>
 80058a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d103      	bne.n	80058b2 <HAL_SPI_TransmitReceive+0x2d4>
 80058aa:	2303      	movs	r3, #3
 80058ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058b0:	e027      	b.n	8005902 <HAL_SPI_TransmitReceive+0x324>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1a2      	bne.n	8005802 <HAL_SPI_TransmitReceive+0x224>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d19d      	bne.n	8005802 <HAL_SPI_TransmitReceive+0x224>
 80058c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f000 fade 	bl	8005e8c <SPI_EndRxTxTransaction>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d006      	beq.n	80058e4 <HAL_SPI_TransmitReceive+0x306>
 80058d6:	2301      	movs	r3, #1
 80058d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2220      	movs	r2, #32
 80058e0:	655a      	str	r2, [r3, #84]	; 0x54
 80058e2:	e00e      	b.n	8005902 <HAL_SPI_TransmitReceive+0x324>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d10a      	bne.n	8005902 <HAL_SPI_TransmitReceive+0x324>
 80058ec:	2300      	movs	r3, #0
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	617b      	str	r3, [r7, #20]
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005912:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005916:	4618      	mov	r0, r3
 8005918:	3730      	adds	r7, #48	; 0x30
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
	...

08005920 <HAL_SPI_TransmitReceive_DMA>:
 8005920:	b580      	push	{r7, lr}
 8005922:	b086      	sub	sp, #24
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
 800592c:	807b      	strh	r3, [r7, #2]
 800592e:	2300      	movs	r3, #0
 8005930:	75fb      	strb	r3, [r7, #23]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_SPI_TransmitReceive_DMA+0x20>
 800593c:	2302      	movs	r3, #2
 800593e:	e0e3      	b.n	8005b08 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800594e:	75bb      	strb	r3, [r7, #22]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	7dbb      	ldrb	r3, [r7, #22]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d00d      	beq.n	8005978 <HAL_SPI_TransmitReceive_DMA+0x58>
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005962:	d106      	bne.n	8005972 <HAL_SPI_TransmitReceive_DMA+0x52>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d102      	bne.n	8005972 <HAL_SPI_TransmitReceive_DMA+0x52>
 800596c:	7dbb      	ldrb	r3, [r7, #22]
 800596e:	2b04      	cmp	r3, #4
 8005970:	d002      	beq.n	8005978 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005972:	2302      	movs	r3, #2
 8005974:	75fb      	strb	r3, [r7, #23]
 8005976:	e0c2      	b.n	8005afe <HAL_SPI_TransmitReceive_DMA+0x1de>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d005      	beq.n	800598a <HAL_SPI_TransmitReceive_DMA+0x6a>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d002      	beq.n	800598a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005984:	887b      	ldrh	r3, [r7, #2]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d102      	bne.n	8005990 <HAL_SPI_TransmitReceive_DMA+0x70>
 800598a:	2301      	movs	r3, #1
 800598c:	75fb      	strb	r3, [r7, #23]
 800598e:	e0b6      	b.n	8005afe <HAL_SPI_TransmitReceive_DMA+0x1de>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b04      	cmp	r3, #4
 800599a:	d003      	beq.n	80059a4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2205      	movs	r2, #5
 80059a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	655a      	str	r2, [r3, #84]	; 0x54
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	68ba      	ldr	r2, [r7, #8]
 80059ae:	631a      	str	r2, [r3, #48]	; 0x30
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	887a      	ldrh	r2, [r7, #2]
 80059b4:	869a      	strh	r2, [r3, #52]	; 0x34
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	887a      	ldrh	r2, [r7, #2]
 80059ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	639a      	str	r2, [r3, #56]	; 0x38
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	887a      	ldrh	r2, [r7, #2]
 80059c6:	879a      	strh	r2, [r3, #60]	; 0x3c
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	887a      	ldrh	r2, [r7, #2]
 80059cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	641a      	str	r2, [r3, #64]	; 0x40
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	645a      	str	r2, [r3, #68]	; 0x44
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b04      	cmp	r3, #4
 80059e4:	d108      	bne.n	80059f8 <HAL_SPI_TransmitReceive_DMA+0xd8>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ea:	4a49      	ldr	r2, [pc, #292]	; (8005b10 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80059ec:	641a      	str	r2, [r3, #64]	; 0x40
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059f2:	4a48      	ldr	r2, [pc, #288]	; (8005b14 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80059f4:	63da      	str	r2, [r3, #60]	; 0x3c
 80059f6:	e007      	b.n	8005a08 <HAL_SPI_TransmitReceive_DMA+0xe8>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059fc:	4a46      	ldr	r2, [pc, #280]	; (8005b18 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 80059fe:	641a      	str	r2, [r3, #64]	; 0x40
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a04:	4a45      	ldr	r2, [pc, #276]	; (8005b1c <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005a06:	63da      	str	r2, [r3, #60]	; 0x3c
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a0c:	4a44      	ldr	r2, [pc, #272]	; (8005b20 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005a0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a14:	2200      	movs	r2, #0
 8005a16:	651a      	str	r2, [r3, #80]	; 0x50
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	4619      	mov	r1, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	461a      	mov	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	f7fb ff70 	bl	8001914 <HAL_DMA_Start_IT>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00c      	beq.n	8005a54 <HAL_SPI_TransmitReceive_DMA+0x134>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3e:	f043 0210 	orr.w	r2, r3, #16
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	655a      	str	r2, [r3, #84]	; 0x54
 8005a46:	2301      	movs	r3, #1
 8005a48:	75fb      	strb	r3, [r7, #23]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005a52:	e054      	b.n	8005afe <HAL_SPI_TransmitReceive_DMA+0x1de>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	6852      	ldr	r2, [r2, #4]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	605a      	str	r2, [r3, #4]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a68:	2200      	movs	r2, #0
 8005a6a:	641a      	str	r2, [r3, #64]	; 0x40
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a70:	2200      	movs	r2, #0
 8005a72:	63da      	str	r2, [r3, #60]	; 0x3c
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a78:	2200      	movs	r2, #0
 8005a7a:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a80:	2200      	movs	r2, #0
 8005a82:	651a      	str	r2, [r3, #80]	; 0x50
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	330c      	adds	r3, #12
 8005a94:	461a      	mov	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	f7fb ff3a 	bl	8001914 <HAL_DMA_Start_IT>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00c      	beq.n	8005ac0 <HAL_SPI_TransmitReceive_DMA+0x1a0>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aaa:	f043 0210 	orr.w	r2, r3, #16
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	655a      	str	r2, [r3, #84]	; 0x54
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	75fb      	strb	r3, [r7, #23]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005abe:	e01e      	b.n	8005afe <HAL_SPI_TransmitReceive_DMA+0x1de>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aca:	2b40      	cmp	r3, #64	; 0x40
 8005acc:	d007      	beq.n	8005ade <HAL_SPI_TransmitReceive_DMA+0x1be>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	6812      	ldr	r2, [r2, #0]
 8005ad6:	6812      	ldr	r2, [r2, #0]
 8005ad8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	6812      	ldr	r2, [r2, #0]
 8005ae6:	6852      	ldr	r2, [r2, #4]
 8005ae8:	f042 0220 	orr.w	r2, r2, #32
 8005aec:	605a      	str	r2, [r3, #4]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	6812      	ldr	r2, [r2, #0]
 8005af6:	6852      	ldr	r2, [r2, #4]
 8005af8:	f042 0202 	orr.w	r2, r2, #2
 8005afc:	605a      	str	r2, [r3, #4]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005b06:	7dfb      	ldrb	r3, [r7, #23]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3718      	adds	r7, #24
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	08005c75 	.word	0x08005c75
 8005b14:	08005b61 	.word	0x08005b61
 8005b18:	08005c91 	.word	0x08005c91
 8005b1c:	08005be5 	.word	0x08005be5
 8005b20:	08005cad 	.word	0x08005cad

08005b24 <HAL_SPI_RxCpltCallback>:
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <HAL_SPI_RxHalfCpltCallback>:
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <HAL_SPI_TxRxHalfCpltCallback>:
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <SPI_DMAReceiveCplt>:
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	f7fb fa41 	bl	8000ff4 <HAL_GetTick>
 8005b72:	60b8      	str	r0, [r7, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b82:	d029      	beq.n	8005bd8 <SPI_DMAReceiveCplt+0x78>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	6812      	ldr	r2, [r2, #0]
 8005b8c:	6852      	ldr	r2, [r2, #4]
 8005b8e:	f022 0220 	bic.w	r2, r2, #32
 8005b92:	605a      	str	r2, [r3, #4]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	6812      	ldr	r2, [r2, #0]
 8005b9c:	6852      	ldr	r2, [r2, #4]
 8005b9e:	f022 0203 	bic.w	r2, r2, #3
 8005ba2:	605a      	str	r2, [r3, #4]
 8005ba4:	68ba      	ldr	r2, [r7, #8]
 8005ba6:	2164      	movs	r1, #100	; 0x64
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f000 f909 	bl	8005dc0 <SPI_EndRxTransaction>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <SPI_DMAReceiveCplt+0x5a>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	655a      	str	r2, [r3, #84]	; 0x54
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <SPI_DMAReceiveCplt+0x78>
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f005 fd19 	bl	800b608 <HAL_SPI_ErrorCallback>
 8005bd6:	e002      	b.n	8005bde <SPI_DMAReceiveCplt+0x7e>
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f7ff ffa3 	bl	8005b24 <HAL_SPI_RxCpltCallback>
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <SPI_DMATransmitReceiveCplt>:
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf0:	60fb      	str	r3, [r7, #12]
 8005bf2:	f7fb f9ff 	bl	8000ff4 <HAL_GetTick>
 8005bf6:	60b8      	str	r0, [r7, #8]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c06:	d02f      	beq.n	8005c68 <SPI_DMATransmitReceiveCplt+0x84>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	6812      	ldr	r2, [r2, #0]
 8005c10:	6852      	ldr	r2, [r2, #4]
 8005c12:	f022 0220 	bic.w	r2, r2, #32
 8005c16:	605a      	str	r2, [r3, #4]
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	2164      	movs	r1, #100	; 0x64
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 f935 	bl	8005e8c <SPI_EndRxTxTransaction>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <SPI_DMATransmitReceiveCplt+0x50>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2c:	f043 0220 	orr.w	r2, r3, #32
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	655a      	str	r2, [r3, #84]	; 0x54
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	6812      	ldr	r2, [r2, #0]
 8005c3c:	6852      	ldr	r2, [r2, #4]
 8005c3e:	f022 0203 	bic.w	r2, r2, #3
 8005c42:	605a      	str	r2, [r3, #4]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <SPI_DMATransmitReceiveCplt+0x84>
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f005 fcd1 	bl	800b608 <HAL_SPI_ErrorCallback>
 8005c66:	e002      	b.n	8005c6e <SPI_DMATransmitReceiveCplt+0x8a>
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f005 fc95 	bl	800b598 <HAL_SPI_TxRxCpltCallback>
 8005c6e:	3710      	adds	r7, #16
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <SPI_DMAHalfReceiveCplt>:
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c80:	60fb      	str	r3, [r7, #12]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f7ff ff58 	bl	8005b38 <HAL_SPI_RxHalfCpltCallback>
 8005c88:	bf00      	nop
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <SPI_DMAHalfTransmitReceiveCplt>:
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9c:	60fb      	str	r3, [r7, #12]
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f7ff ff54 	bl	8005b4c <HAL_SPI_TxRxHalfCpltCallback>
 8005ca4:	bf00      	nop
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <SPI_DMAError>:
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	6812      	ldr	r2, [r2, #0]
 8005cc2:	6852      	ldr	r2, [r2, #4]
 8005cc4:	f022 0203 	bic.w	r2, r2, #3
 8005cc8:	605a      	str	r2, [r3, #4]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cce:	f043 0210 	orr.w	r2, r3, #16
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	655a      	str	r2, [r3, #84]	; 0x54
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f005 fc92 	bl	800b608 <HAL_SPI_ErrorCallback>
 8005ce4:	bf00      	nop
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <SPI_WaitFlagStateUntilTimeout>:
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	71fb      	strb	r3, [r7, #7]
 8005cfc:	e04c      	b.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0xac>
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d04:	d048      	beq.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0xac>
 8005d06:	f7fb f975 	bl	8000ff4 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	1ad2      	subs	r2, r2, r3
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d202      	bcs.n	8005d1c <SPI_WaitFlagStateUntilTimeout+0x30>
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d13d      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0xac>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	6812      	ldr	r2, [r2, #0]
 8005d24:	6852      	ldr	r2, [r2, #4]
 8005d26:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d2a:	605a      	str	r2, [r3, #4]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d34:	d111      	bne.n	8005d5a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d3e:	d004      	beq.n	8005d4a <SPI_WaitFlagStateUntilTimeout+0x5e>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d48:	d107      	bne.n	8005d5a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	6812      	ldr	r2, [r2, #0]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d58:	601a      	str	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d62:	d10f      	bne.n	8005d84 <SPI_WaitFlagStateUntilTimeout+0x98>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	6812      	ldr	r2, [r2, #0]
 8005d6c:	6812      	ldr	r2, [r2, #0]
 8005d6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	6812      	ldr	r2, [r2, #0]
 8005d7c:	6812      	ldr	r2, [r2, #0]
 8005d7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d82:	601a      	str	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005d94:	2303      	movs	r3, #3
 8005d96:	e00f      	b.n	8005db8 <SPI_WaitFlagStateUntilTimeout+0xcc>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	689a      	ldr	r2, [r3, #8]
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	401a      	ands	r2, r3
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	bf0c      	ite	eq
 8005da8:	2301      	moveq	r3, #1
 8005daa:	2300      	movne	r3, #0
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	461a      	mov	r2, r3
 8005db0:	79fb      	ldrb	r3, [r7, #7]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d1a3      	bne.n	8005cfe <SPI_WaitFlagStateUntilTimeout+0x12>
 8005db6:	2300      	movs	r3, #0
 8005db8:	4618      	mov	r0, r3
 8005dba:	3710      	adds	r7, #16
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <SPI_EndRxTransaction>:
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dd4:	d111      	bne.n	8005dfa <SPI_EndRxTransaction+0x3a>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dde:	d004      	beq.n	8005dea <SPI_EndRxTransaction+0x2a>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005de8:	d107      	bne.n	8005dfa <SPI_EndRxTransaction+0x3a>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	6812      	ldr	r2, [r2, #0]
 8005df2:	6812      	ldr	r2, [r2, #0]
 8005df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e02:	d12a      	bne.n	8005e5a <SPI_EndRxTransaction+0x9a>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e0c:	d012      	beq.n	8005e34 <SPI_EndRxTransaction+0x74>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	9300      	str	r3, [sp, #0]
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2200      	movs	r2, #0
 8005e16:	2180      	movs	r1, #128	; 0x80
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f7ff ff67 	bl	8005cec <SPI_WaitFlagStateUntilTimeout>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d02d      	beq.n	8005e80 <SPI_EndRxTransaction+0xc0>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e28:	f043 0220 	orr.w	r2, r3, #32
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	655a      	str	r2, [r3, #84]	; 0x54
 8005e30:	2303      	movs	r3, #3
 8005e32:	e026      	b.n	8005e82 <SPI_EndRxTransaction+0xc2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	2101      	movs	r1, #1
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f7ff ff54 	bl	8005cec <SPI_WaitFlagStateUntilTimeout>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d01a      	beq.n	8005e80 <SPI_EndRxTransaction+0xc0>
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e4e:	f043 0220 	orr.w	r2, r3, #32
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	655a      	str	r2, [r3, #84]	; 0x54
 8005e56:	2303      	movs	r3, #3
 8005e58:	e013      	b.n	8005e82 <SPI_EndRxTransaction+0xc2>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	2200      	movs	r2, #0
 8005e62:	2101      	movs	r1, #1
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f7ff ff41 	bl	8005cec <SPI_WaitFlagStateUntilTimeout>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d007      	beq.n	8005e80 <SPI_EndRxTransaction+0xc0>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e74:	f043 0220 	orr.w	r2, r3, #32
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	655a      	str	r2, [r3, #84]	; 0x54
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e000      	b.n	8005e82 <SPI_EndRxTransaction+0xc2>
 8005e80:	2300      	movs	r3, #0
 8005e82:	4618      	mov	r0, r3
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
	...

08005e8c <SPI_EndRxTxTransaction>:
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b088      	sub	sp, #32
 8005e90:	af02      	add	r7, sp, #8
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
 8005e98:	4b1b      	ldr	r3, [pc, #108]	; (8005f08 <SPI_EndRxTxTransaction+0x7c>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	; (8005f0c <SPI_EndRxTxTransaction+0x80>)
 8005e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea2:	0d5b      	lsrs	r3, r3, #21
 8005ea4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ea8:	fb02 f303 	mul.w	r3, r2, r3
 8005eac:	617b      	str	r3, [r7, #20]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005eb6:	d112      	bne.n	8005ede <SPI_EndRxTxTransaction+0x52>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	9300      	str	r3, [sp, #0]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	2180      	movs	r1, #128	; 0x80
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f7ff ff12 	bl	8005cec <SPI_WaitFlagStateUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d016      	beq.n	8005efc <SPI_EndRxTxTransaction+0x70>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ed2:	f043 0220 	orr.w	r2, r3, #32
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	655a      	str	r2, [r3, #84]	; 0x54
 8005eda:	2303      	movs	r3, #3
 8005edc:	e00f      	b.n	8005efe <SPI_EndRxTxTransaction+0x72>
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00a      	beq.n	8005efa <SPI_EndRxTxTransaction+0x6e>
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	617b      	str	r3, [r7, #20]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ef4:	2b80      	cmp	r3, #128	; 0x80
 8005ef6:	d0f2      	beq.n	8005ede <SPI_EndRxTxTransaction+0x52>
 8005ef8:	e000      	b.n	8005efc <SPI_EndRxTxTransaction+0x70>
 8005efa:	bf00      	nop
 8005efc:	2300      	movs	r3, #0
 8005efe:	4618      	mov	r0, r3
 8005f00:	3718      	adds	r7, #24
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	20000008 	.word	0x20000008
 8005f0c:	165e9f81 	.word	0x165e9f81

08005f10 <HAL_TIM_Base_Init>:
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <HAL_TIM_Base_Init+0x12>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e01d      	b.n	8005f5e <HAL_TIM_Base_Init+0x4e>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d106      	bne.n	8005f3c <HAL_TIM_Base_Init+0x2c>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f006 f9ec 	bl	800c314 <HAL_TIM_Base_MspInit>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	f000 f8e4 	bl	800611c <TIM_Base_SetConfig>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3708      	adds	r7, #8
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <HAL_TIM_Base_Start_IT>:
 8005f66:	b480      	push	{r7}
 8005f68:	b085      	sub	sp, #20
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6812      	ldr	r2, [r2, #0]
 8005f76:	68d2      	ldr	r2, [r2, #12]
 8005f78:	f042 0201 	orr.w	r2, r2, #1
 8005f7c:	60da      	str	r2, [r3, #12]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	60fb      	str	r3, [r7, #12]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2b06      	cmp	r3, #6
 8005f8e:	d007      	beq.n	8005fa0 <HAL_TIM_Base_Start_IT+0x3a>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	6812      	ldr	r2, [r2, #0]
 8005f98:	6812      	ldr	r2, [r2, #0]
 8005f9a:	f042 0201 	orr.w	r2, r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <HAL_TIM_ConfigClockSource>:
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b084      	sub	sp, #16
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
 8005fb6:	6039      	str	r1, [r7, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d101      	bne.n	8005fc6 <HAL_TIM_ConfigClockSource+0x18>
 8005fc2:	2302      	movs	r3, #2
 8005fc4:	e0a6      	b.n	8006114 <HAL_TIM_ConfigClockSource+0x166>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005fe4:	60fb      	str	r3, [r7, #12]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fec:	60fb      	str	r3, [r7, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	609a      	str	r2, [r3, #8]
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2b40      	cmp	r3, #64	; 0x40
 8005ffc:	d067      	beq.n	80060ce <HAL_TIM_ConfigClockSource+0x120>
 8005ffe:	2b40      	cmp	r3, #64	; 0x40
 8006000:	d80b      	bhi.n	800601a <HAL_TIM_ConfigClockSource+0x6c>
 8006002:	2b10      	cmp	r3, #16
 8006004:	d073      	beq.n	80060ee <HAL_TIM_ConfigClockSource+0x140>
 8006006:	2b10      	cmp	r3, #16
 8006008:	d802      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x62>
 800600a:	2b00      	cmp	r3, #0
 800600c:	d06f      	beq.n	80060ee <HAL_TIM_ConfigClockSource+0x140>
 800600e:	e078      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 8006010:	2b20      	cmp	r3, #32
 8006012:	d06c      	beq.n	80060ee <HAL_TIM_ConfigClockSource+0x140>
 8006014:	2b30      	cmp	r3, #48	; 0x30
 8006016:	d06a      	beq.n	80060ee <HAL_TIM_ConfigClockSource+0x140>
 8006018:	e073      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 800601a:	2b70      	cmp	r3, #112	; 0x70
 800601c:	d00d      	beq.n	800603a <HAL_TIM_ConfigClockSource+0x8c>
 800601e:	2b70      	cmp	r3, #112	; 0x70
 8006020:	d804      	bhi.n	800602c <HAL_TIM_ConfigClockSource+0x7e>
 8006022:	2b50      	cmp	r3, #80	; 0x50
 8006024:	d033      	beq.n	800608e <HAL_TIM_ConfigClockSource+0xe0>
 8006026:	2b60      	cmp	r3, #96	; 0x60
 8006028:	d041      	beq.n	80060ae <HAL_TIM_ConfigClockSource+0x100>
 800602a:	e06a      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 800602c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006030:	d066      	beq.n	8006100 <HAL_TIM_ConfigClockSource+0x152>
 8006032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006036:	d017      	beq.n	8006068 <HAL_TIM_ConfigClockSource+0xba>
 8006038:	e063      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6899      	ldr	r1, [r3, #8]
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	f000 f981 	bl	8006350 <TIM_ETR_SetConfig>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	60fb      	str	r3, [r7, #12]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	609a      	str	r2, [r3, #8]
 8006066:	e04c      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6818      	ldr	r0, [r3, #0]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	6899      	ldr	r1, [r3, #8]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f000 f96a 	bl	8006350 <TIM_ETR_SetConfig>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	6812      	ldr	r2, [r2, #0]
 8006084:	6892      	ldr	r2, [r2, #8]
 8006086:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800608a:	609a      	str	r2, [r3, #8]
 800608c:	e039      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6818      	ldr	r0, [r3, #0]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	6859      	ldr	r1, [r3, #4]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	461a      	mov	r2, r3
 800609c:	f000 f8de 	bl	800625c <TIM_TI1_ConfigInputStage>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2150      	movs	r1, #80	; 0x50
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 f937 	bl	800631a <TIM_ITRx_SetConfig>
 80060ac:	e029      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6818      	ldr	r0, [r3, #0]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	6859      	ldr	r1, [r3, #4]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	461a      	mov	r2, r3
 80060bc:	f000 f8fd 	bl	80062ba <TIM_TI2_ConfigInputStage>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2160      	movs	r1, #96	; 0x60
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 f927 	bl	800631a <TIM_ITRx_SetConfig>
 80060cc:	e019      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	6859      	ldr	r1, [r3, #4]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	461a      	mov	r2, r3
 80060dc:	f000 f8be 	bl	800625c <TIM_TI1_ConfigInputStage>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2140      	movs	r1, #64	; 0x40
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 f917 	bl	800631a <TIM_ITRx_SetConfig>
 80060ec:	e009      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4619      	mov	r1, r3
 80060f8:	4610      	mov	r0, r2
 80060fa:	f000 f90e 	bl	800631a <TIM_ITRx_SetConfig>
 80060fe:	e000      	b.n	8006102 <HAL_TIM_ConfigClockSource+0x154>
 8006100:	bf00      	nop
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006112:	2300      	movs	r3, #0
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <TIM_Base_SetConfig>:
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a40      	ldr	r2, [pc, #256]	; (8006230 <TIM_Base_SetConfig+0x114>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d013      	beq.n	800615c <TIM_Base_SetConfig+0x40>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800613a:	d00f      	beq.n	800615c <TIM_Base_SetConfig+0x40>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a3d      	ldr	r2, [pc, #244]	; (8006234 <TIM_Base_SetConfig+0x118>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00b      	beq.n	800615c <TIM_Base_SetConfig+0x40>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a3c      	ldr	r2, [pc, #240]	; (8006238 <TIM_Base_SetConfig+0x11c>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d007      	beq.n	800615c <TIM_Base_SetConfig+0x40>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a3b      	ldr	r2, [pc, #236]	; (800623c <TIM_Base_SetConfig+0x120>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d003      	beq.n	800615c <TIM_Base_SetConfig+0x40>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a3a      	ldr	r2, [pc, #232]	; (8006240 <TIM_Base_SetConfig+0x124>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d108      	bne.n	800616e <TIM_Base_SetConfig+0x52>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	4313      	orrs	r3, r2
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a2f      	ldr	r2, [pc, #188]	; (8006230 <TIM_Base_SetConfig+0x114>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d02b      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800617c:	d027      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a2c      	ldr	r2, [pc, #176]	; (8006234 <TIM_Base_SetConfig+0x118>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d023      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a2b      	ldr	r2, [pc, #172]	; (8006238 <TIM_Base_SetConfig+0x11c>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d01f      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a2a      	ldr	r2, [pc, #168]	; (800623c <TIM_Base_SetConfig+0x120>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d01b      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a29      	ldr	r2, [pc, #164]	; (8006240 <TIM_Base_SetConfig+0x124>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d017      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a28      	ldr	r2, [pc, #160]	; (8006244 <TIM_Base_SetConfig+0x128>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d013      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a27      	ldr	r2, [pc, #156]	; (8006248 <TIM_Base_SetConfig+0x12c>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d00f      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a26      	ldr	r2, [pc, #152]	; (800624c <TIM_Base_SetConfig+0x130>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d00b      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a25      	ldr	r2, [pc, #148]	; (8006250 <TIM_Base_SetConfig+0x134>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d007      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a24      	ldr	r2, [pc, #144]	; (8006254 <TIM_Base_SetConfig+0x138>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d003      	beq.n	80061ce <TIM_Base_SetConfig+0xb2>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a23      	ldr	r2, [pc, #140]	; (8006258 <TIM_Base_SetConfig+0x13c>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d108      	bne.n	80061e0 <TIM_Base_SetConfig+0xc4>
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061d4:	60fb      	str	r3, [r7, #12]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	4313      	orrs	r3, r2
 80061de:	60fb      	str	r3, [r7, #12]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	689a      	ldr	r2, [r3, #8]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	629a      	str	r2, [r3, #40]	; 0x28
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a0a      	ldr	r2, [pc, #40]	; (8006230 <TIM_Base_SetConfig+0x114>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d003      	beq.n	8006214 <TIM_Base_SetConfig+0xf8>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a0c      	ldr	r2, [pc, #48]	; (8006240 <TIM_Base_SetConfig+0x124>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d103      	bne.n	800621c <TIM_Base_SetConfig+0x100>
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	691a      	ldr	r2, [r3, #16]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	631a      	str	r2, [r3, #48]	; 0x30
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	615a      	str	r2, [r3, #20]
 8006222:	bf00      	nop
 8006224:	3714      	adds	r7, #20
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	40010000 	.word	0x40010000
 8006234:	40000400 	.word	0x40000400
 8006238:	40000800 	.word	0x40000800
 800623c:	40000c00 	.word	0x40000c00
 8006240:	40010400 	.word	0x40010400
 8006244:	40014000 	.word	0x40014000
 8006248:	40014400 	.word	0x40014400
 800624c:	40014800 	.word	0x40014800
 8006250:	40001800 	.word	0x40001800
 8006254:	40001c00 	.word	0x40001c00
 8006258:	40002000 	.word	0x40002000

0800625c <TIM_TI1_ConfigInputStage>:
 800625c:	b480      	push	{r7}
 800625e:	b087      	sub	sp, #28
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	617b      	str	r3, [r7, #20]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	f023 0201 	bic.w	r2, r3, #1
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	621a      	str	r2, [r3, #32]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	613b      	str	r3, [r7, #16]
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006286:	613b      	str	r3, [r7, #16]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	4313      	orrs	r3, r2
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	f023 030a 	bic.w	r3, r3, #10
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	4313      	orrs	r3, r2
 80062a0:	617b      	str	r3, [r7, #20]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	619a      	str	r2, [r3, #24]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	621a      	str	r2, [r3, #32]
 80062ae:	bf00      	nop
 80062b0:	371c      	adds	r7, #28
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <TIM_TI2_ConfigInputStage>:
 80062ba:	b480      	push	{r7}
 80062bc:	b087      	sub	sp, #28
 80062be:	af00      	add	r7, sp, #0
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	607a      	str	r2, [r7, #4]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	f023 0210 	bic.w	r2, r3, #16
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	621a      	str	r2, [r3, #32]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	617b      	str	r3, [r7, #20]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	613b      	str	r3, [r7, #16]
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062e4:	617b      	str	r3, [r7, #20]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	031b      	lsls	r3, r3, #12
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062f6:	613b      	str	r3, [r7, #16]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	613b      	str	r3, [r7, #16]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	619a      	str	r2, [r3, #24]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	621a      	str	r2, [r3, #32]
 800630e:	bf00      	nop
 8006310:	371c      	adds	r7, #28
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <TIM_ITRx_SetConfig>:
 800631a:	b480      	push	{r7}
 800631c:	b085      	sub	sp, #20
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	6039      	str	r1, [r7, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	60fb      	str	r3, [r7, #12]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4313      	orrs	r3, r2
 8006338:	f043 0307 	orr.w	r3, r3, #7
 800633c:	60fb      	str	r3, [r7, #12]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	609a      	str	r2, [r3, #8]
 8006344:	bf00      	nop
 8006346:	3714      	adds	r7, #20
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <TIM_ETR_SetConfig>:
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	603b      	str	r3, [r7, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	021a      	lsls	r2, r3, #8
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	431a      	orrs	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	4313      	orrs	r3, r2
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	4313      	orrs	r3, r2
 800637c:	617b      	str	r3, [r7, #20]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	609a      	str	r2, [r3, #8]
 8006384:	bf00      	nop
 8006386:	371c      	adds	r7, #28
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d101      	bne.n	80063a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063a4:	2302      	movs	r3, #2
 80063a6:	e032      	b.n	800640e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2202      	movs	r2, #2
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063e0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3714      	adds	r7, #20
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr

0800641a <HAL_UART_Init>:
 800641a:	b580      	push	{r7, lr}
 800641c:	b082      	sub	sp, #8
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d101      	bne.n	800642c <HAL_UART_Init+0x12>
 8006428:	2301      	movs	r3, #1
 800642a:	e03f      	b.n	80064ac <HAL_UART_Init+0x92>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b00      	cmp	r3, #0
 8006436:	d106      	bne.n	8006446 <HAL_UART_Init+0x2c>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f005 ff9d 	bl	800c380 <HAL_UART_MspInit>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2224      	movs	r2, #36	; 0x24
 800644a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6812      	ldr	r2, [r2, #0]
 8006456:	68d2      	ldr	r2, [r2, #12]
 8006458:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800645c:	60da      	str	r2, [r3, #12]
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f90a 	bl	8006678 <UART_SetConfig>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6812      	ldr	r2, [r2, #0]
 800646c:	6912      	ldr	r2, [r2, #16]
 800646e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006472:	611a      	str	r2, [r3, #16]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	6812      	ldr	r2, [r2, #0]
 800647c:	6952      	ldr	r2, [r2, #20]
 800647e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006482:	615a      	str	r2, [r3, #20]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	6812      	ldr	r2, [r2, #0]
 800648c:	68d2      	ldr	r2, [r2, #12]
 800648e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006492:	60da      	str	r2, [r3, #12]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	63da      	str	r2, [r3, #60]	; 0x3c
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2220      	movs	r2, #32
 80064a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80064aa:	2300      	movs	r3, #0
 80064ac:	4618      	mov	r0, r3
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <HAL_UART_Transmit>:
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b088      	sub	sp, #32
 80064b8:	af02      	add	r7, sp, #8
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	603b      	str	r3, [r7, #0]
 80064c0:	4613      	mov	r3, r2
 80064c2:	80fb      	strh	r3, [r7, #6]
 80064c4:	2300      	movs	r3, #0
 80064c6:	617b      	str	r3, [r7, #20]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b20      	cmp	r3, #32
 80064d2:	f040 8082 	bne.w	80065da <HAL_UART_Transmit+0x126>
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d002      	beq.n	80064e2 <HAL_UART_Transmit+0x2e>
 80064dc:	88fb      	ldrh	r3, [r7, #6]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_UART_Transmit+0x32>
 80064e2:	2301      	movs	r3, #1
 80064e4:	e07a      	b.n	80065dc <HAL_UART_Transmit+0x128>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d101      	bne.n	80064f4 <HAL_UART_Transmit+0x40>
 80064f0:	2302      	movs	r3, #2
 80064f2:	e073      	b.n	80065dc <HAL_UART_Transmit+0x128>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	63da      	str	r2, [r3, #60]	; 0x3c
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2221      	movs	r2, #33	; 0x21
 8006506:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800650a:	f7fa fd73 	bl	8000ff4 <HAL_GetTick>
 800650e:	6178      	str	r0, [r7, #20]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	88fa      	ldrh	r2, [r7, #6]
 8006514:	849a      	strh	r2, [r3, #36]	; 0x24
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	88fa      	ldrh	r2, [r7, #6]
 800651a:	84da      	strh	r2, [r3, #38]	; 0x26
 800651c:	e041      	b.n	80065a2 <HAL_UART_Transmit+0xee>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006522:	b29b      	uxth	r3, r3
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	84da      	strh	r2, [r3, #38]	; 0x26
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006534:	d121      	bne.n	800657a <HAL_UART_Transmit+0xc6>
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	2200      	movs	r2, #0
 800653e:	2180      	movs	r1, #128	; 0x80
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 f84f 	bl	80065e4 <UART_WaitOnFlagUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d001      	beq.n	8006550 <HAL_UART_Transmit+0x9c>
 800654c:	2303      	movs	r3, #3
 800654e:	e045      	b.n	80065dc <HAL_UART_Transmit+0x128>
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	613b      	str	r3, [r7, #16]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	8812      	ldrh	r2, [r2, #0]
 800655c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006560:	605a      	str	r2, [r3, #4]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d103      	bne.n	8006572 <HAL_UART_Transmit+0xbe>
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	3302      	adds	r3, #2
 800656e:	60bb      	str	r3, [r7, #8]
 8006570:	e017      	b.n	80065a2 <HAL_UART_Transmit+0xee>
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	3301      	adds	r3, #1
 8006576:	60bb      	str	r3, [r7, #8]
 8006578:	e013      	b.n	80065a2 <HAL_UART_Transmit+0xee>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2200      	movs	r2, #0
 8006582:	2180      	movs	r1, #128	; 0x80
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 f82d 	bl	80065e4 <UART_WaitOnFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <HAL_UART_Transmit+0xe0>
 8006590:	2303      	movs	r3, #3
 8006592:	e023      	b.n	80065dc <HAL_UART_Transmit+0x128>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	1c59      	adds	r1, r3, #1
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	6053      	str	r3, [r2, #4]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1b8      	bne.n	800651e <HAL_UART_Transmit+0x6a>
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2200      	movs	r2, #0
 80065b4:	2140      	movs	r1, #64	; 0x40
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	f000 f814 	bl	80065e4 <UART_WaitOnFlagUntilTimeout>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <HAL_UART_Transmit+0x112>
 80065c2:	2303      	movs	r3, #3
 80065c4:	e00a      	b.n	80065dc <HAL_UART_Transmit+0x128>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80065d6:	2300      	movs	r3, #0
 80065d8:	e000      	b.n	80065dc <HAL_UART_Transmit+0x128>
 80065da:	2302      	movs	r3, #2
 80065dc:	4618      	mov	r0, r3
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <UART_WaitOnFlagUntilTimeout>:
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	603b      	str	r3, [r7, #0]
 80065f0:	4613      	mov	r3, r2
 80065f2:	71fb      	strb	r3, [r7, #7]
 80065f4:	e02c      	b.n	8006650 <UART_WaitOnFlagUntilTimeout+0x6c>
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d028      	beq.n	8006650 <UART_WaitOnFlagUntilTimeout+0x6c>
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d007      	beq.n	8006614 <UART_WaitOnFlagUntilTimeout+0x30>
 8006604:	f7fa fcf6 	bl	8000ff4 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	1ad2      	subs	r2, r2, r3
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	429a      	cmp	r2, r3
 8006612:	d91d      	bls.n	8006650 <UART_WaitOnFlagUntilTimeout+0x6c>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	6812      	ldr	r2, [r2, #0]
 800661c:	68d2      	ldr	r2, [r2, #12]
 800661e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006622:	60da      	str	r2, [r3, #12]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	6812      	ldr	r2, [r2, #0]
 800662c:	6952      	ldr	r2, [r2, #20]
 800662e:	f022 0201 	bic.w	r2, r2, #1
 8006632:	615a      	str	r2, [r3, #20]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2220      	movs	r2, #32
 8006638:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2220      	movs	r2, #32
 8006640:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 800664c:	2303      	movs	r3, #3
 800664e:	e00f      	b.n	8006670 <UART_WaitOnFlagUntilTimeout+0x8c>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	401a      	ands	r2, r3
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	429a      	cmp	r2, r3
 800665e:	bf0c      	ite	eq
 8006660:	2301      	moveq	r3, #1
 8006662:	2300      	movne	r3, #0
 8006664:	b2db      	uxtb	r3, r3
 8006666:	461a      	mov	r2, r3
 8006668:	79fb      	ldrb	r3, [r7, #7]
 800666a:	429a      	cmp	r2, r3
 800666c:	d0c3      	beq.n	80065f6 <UART_WaitOnFlagUntilTimeout+0x12>
 800666e:	2300      	movs	r3, #0
 8006670:	4618      	mov	r0, r3
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <UART_SetConfig>:
 8006678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	6812      	ldr	r2, [r2, #0]
 8006688:	6912      	ldr	r2, [r2, #16]
 800668a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	68d2      	ldr	r2, [r2, #12]
 8006692:	430a      	orrs	r2, r1
 8006694:	611a      	str	r2, [r3, #16]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	689a      	ldr	r2, [r3, #8]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	431a      	orrs	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	431a      	orrs	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	69db      	ldr	r3, [r3, #28]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80066bc:	f023 030c 	bic.w	r3, r3, #12
 80066c0:	68f9      	ldr	r1, [r7, #12]
 80066c2:	430b      	orrs	r3, r1
 80066c4:	60d3      	str	r3, [r2, #12]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	6812      	ldr	r2, [r2, #0]
 80066ce:	6952      	ldr	r2, [r2, #20]
 80066d0:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	6992      	ldr	r2, [r2, #24]
 80066d8:	430a      	orrs	r2, r1
 80066da:	615a      	str	r2, [r3, #20]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	69db      	ldr	r3, [r3, #28]
 80066e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066e4:	f040 80e4 	bne.w	80068b0 <UART_SetConfig+0x238>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4aab      	ldr	r2, [pc, #684]	; (800699c <UART_SetConfig+0x324>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d004      	beq.n	80066fc <UART_SetConfig+0x84>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4aaa      	ldr	r2, [pc, #680]	; (80069a0 <UART_SetConfig+0x328>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d16c      	bne.n	80067d6 <UART_SetConfig+0x15e>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681c      	ldr	r4, [r3, #0]
 8006700:	f7fb ffec 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006704:	4602      	mov	r2, r0
 8006706:	4613      	mov	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	009a      	lsls	r2, r3, #2
 800670e:	441a      	add	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	005b      	lsls	r3, r3, #1
 8006716:	fbb2 f3f3 	udiv	r3, r2, r3
 800671a:	4aa2      	ldr	r2, [pc, #648]	; (80069a4 <UART_SetConfig+0x32c>)
 800671c:	fba2 2303 	umull	r2, r3, r2, r3
 8006720:	095b      	lsrs	r3, r3, #5
 8006722:	011d      	lsls	r5, r3, #4
 8006724:	f7fb ffda 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006728:	4602      	mov	r2, r0
 800672a:	4613      	mov	r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	4413      	add	r3, r2
 8006730:	009a      	lsls	r2, r3, #2
 8006732:	441a      	add	r2, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	005b      	lsls	r3, r3, #1
 800673a:	fbb2 f6f3 	udiv	r6, r2, r3
 800673e:	f7fb ffcd 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006742:	4602      	mov	r2, r0
 8006744:	4613      	mov	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	009a      	lsls	r2, r3, #2
 800674c:	441a      	add	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	005b      	lsls	r3, r3, #1
 8006754:	fbb2 f3f3 	udiv	r3, r2, r3
 8006758:	4a92      	ldr	r2, [pc, #584]	; (80069a4 <UART_SetConfig+0x32c>)
 800675a:	fba2 2303 	umull	r2, r3, r2, r3
 800675e:	095b      	lsrs	r3, r3, #5
 8006760:	2264      	movs	r2, #100	; 0x64
 8006762:	fb02 f303 	mul.w	r3, r2, r3
 8006766:	1af3      	subs	r3, r6, r3
 8006768:	00db      	lsls	r3, r3, #3
 800676a:	3332      	adds	r3, #50	; 0x32
 800676c:	4a8d      	ldr	r2, [pc, #564]	; (80069a4 <UART_SetConfig+0x32c>)
 800676e:	fba2 2303 	umull	r2, r3, r2, r3
 8006772:	095b      	lsrs	r3, r3, #5
 8006774:	005b      	lsls	r3, r3, #1
 8006776:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800677a:	441d      	add	r5, r3
 800677c:	f7fb ffae 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006780:	4602      	mov	r2, r0
 8006782:	4613      	mov	r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4413      	add	r3, r2
 8006788:	009a      	lsls	r2, r3, #2
 800678a:	441a      	add	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	005b      	lsls	r3, r3, #1
 8006792:	fbb2 f6f3 	udiv	r6, r2, r3
 8006796:	f7fb ffa1 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 800679a:	4602      	mov	r2, r0
 800679c:	4613      	mov	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	009a      	lsls	r2, r3, #2
 80067a4:	441a      	add	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	005b      	lsls	r3, r3, #1
 80067ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b0:	4a7c      	ldr	r2, [pc, #496]	; (80069a4 <UART_SetConfig+0x32c>)
 80067b2:	fba2 2303 	umull	r2, r3, r2, r3
 80067b6:	095b      	lsrs	r3, r3, #5
 80067b8:	2264      	movs	r2, #100	; 0x64
 80067ba:	fb02 f303 	mul.w	r3, r2, r3
 80067be:	1af3      	subs	r3, r6, r3
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	3332      	adds	r3, #50	; 0x32
 80067c4:	4a77      	ldr	r2, [pc, #476]	; (80069a4 <UART_SetConfig+0x32c>)
 80067c6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ca:	095b      	lsrs	r3, r3, #5
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	442b      	add	r3, r5
 80067d2:	60a3      	str	r3, [r4, #8]
 80067d4:	e154      	b.n	8006a80 <UART_SetConfig+0x408>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681c      	ldr	r4, [r3, #0]
 80067da:	f7fb ff6b 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80067de:	4602      	mov	r2, r0
 80067e0:	4613      	mov	r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	4413      	add	r3, r2
 80067e6:	009a      	lsls	r2, r3, #2
 80067e8:	441a      	add	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f4:	4a6b      	ldr	r2, [pc, #428]	; (80069a4 <UART_SetConfig+0x32c>)
 80067f6:	fba2 2303 	umull	r2, r3, r2, r3
 80067fa:	095b      	lsrs	r3, r3, #5
 80067fc:	011d      	lsls	r5, r3, #4
 80067fe:	f7fb ff59 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8006802:	4602      	mov	r2, r0
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009a      	lsls	r2, r3, #2
 800680c:	441a      	add	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	005b      	lsls	r3, r3, #1
 8006814:	fbb2 f6f3 	udiv	r6, r2, r3
 8006818:	f7fb ff4c 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800681c:	4602      	mov	r2, r0
 800681e:	4613      	mov	r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	009a      	lsls	r2, r3, #2
 8006826:	441a      	add	r2, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006832:	4a5c      	ldr	r2, [pc, #368]	; (80069a4 <UART_SetConfig+0x32c>)
 8006834:	fba2 2303 	umull	r2, r3, r2, r3
 8006838:	095b      	lsrs	r3, r3, #5
 800683a:	2264      	movs	r2, #100	; 0x64
 800683c:	fb02 f303 	mul.w	r3, r2, r3
 8006840:	1af3      	subs	r3, r6, r3
 8006842:	00db      	lsls	r3, r3, #3
 8006844:	3332      	adds	r3, #50	; 0x32
 8006846:	4a57      	ldr	r2, [pc, #348]	; (80069a4 <UART_SetConfig+0x32c>)
 8006848:	fba2 2303 	umull	r2, r3, r2, r3
 800684c:	095b      	lsrs	r3, r3, #5
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006854:	441d      	add	r5, r3
 8006856:	f7fb ff2d 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800685a:	4602      	mov	r2, r0
 800685c:	4613      	mov	r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	4413      	add	r3, r2
 8006862:	009a      	lsls	r2, r3, #2
 8006864:	441a      	add	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	005b      	lsls	r3, r3, #1
 800686c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006870:	f7fb ff20 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8006874:	4602      	mov	r2, r0
 8006876:	4613      	mov	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	009a      	lsls	r2, r3, #2
 800687e:	441a      	add	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	fbb2 f3f3 	udiv	r3, r2, r3
 800688a:	4a46      	ldr	r2, [pc, #280]	; (80069a4 <UART_SetConfig+0x32c>)
 800688c:	fba2 2303 	umull	r2, r3, r2, r3
 8006890:	095b      	lsrs	r3, r3, #5
 8006892:	2264      	movs	r2, #100	; 0x64
 8006894:	fb02 f303 	mul.w	r3, r2, r3
 8006898:	1af3      	subs	r3, r6, r3
 800689a:	00db      	lsls	r3, r3, #3
 800689c:	3332      	adds	r3, #50	; 0x32
 800689e:	4a41      	ldr	r2, [pc, #260]	; (80069a4 <UART_SetConfig+0x32c>)
 80068a0:	fba2 2303 	umull	r2, r3, r2, r3
 80068a4:	095b      	lsrs	r3, r3, #5
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	442b      	add	r3, r5
 80068ac:	60a3      	str	r3, [r4, #8]
 80068ae:	e0e7      	b.n	8006a80 <UART_SetConfig+0x408>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a39      	ldr	r2, [pc, #228]	; (800699c <UART_SetConfig+0x324>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d004      	beq.n	80068c4 <UART_SetConfig+0x24c>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a38      	ldr	r2, [pc, #224]	; (80069a0 <UART_SetConfig+0x328>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d171      	bne.n	80069a8 <UART_SetConfig+0x330>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681c      	ldr	r4, [r3, #0]
 80068c8:	f7fb ff08 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80068cc:	4602      	mov	r2, r0
 80068ce:	4613      	mov	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	4413      	add	r3, r2
 80068d4:	009a      	lsls	r2, r3, #2
 80068d6:	441a      	add	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e2:	4a30      	ldr	r2, [pc, #192]	; (80069a4 <UART_SetConfig+0x32c>)
 80068e4:	fba2 2303 	umull	r2, r3, r2, r3
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	011d      	lsls	r5, r3, #4
 80068ec:	f7fb fef6 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 80068f0:	4602      	mov	r2, r0
 80068f2:	4613      	mov	r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4413      	add	r3, r2
 80068f8:	009a      	lsls	r2, r3, #2
 80068fa:	441a      	add	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	fbb2 f6f3 	udiv	r6, r2, r3
 8006906:	f7fb fee9 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 800690a:	4602      	mov	r2, r0
 800690c:	4613      	mov	r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	009a      	lsls	r2, r3, #2
 8006914:	441a      	add	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006920:	4a20      	ldr	r2, [pc, #128]	; (80069a4 <UART_SetConfig+0x32c>)
 8006922:	fba2 2303 	umull	r2, r3, r2, r3
 8006926:	095b      	lsrs	r3, r3, #5
 8006928:	2264      	movs	r2, #100	; 0x64
 800692a:	fb02 f303 	mul.w	r3, r2, r3
 800692e:	1af3      	subs	r3, r6, r3
 8006930:	011b      	lsls	r3, r3, #4
 8006932:	3332      	adds	r3, #50	; 0x32
 8006934:	4a1b      	ldr	r2, [pc, #108]	; (80069a4 <UART_SetConfig+0x32c>)
 8006936:	fba2 2303 	umull	r2, r3, r2, r3
 800693a:	095b      	lsrs	r3, r3, #5
 800693c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006940:	441d      	add	r5, r3
 8006942:	f7fb fecb 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006946:	4602      	mov	r2, r0
 8006948:	4613      	mov	r3, r2
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	4413      	add	r3, r2
 800694e:	009a      	lsls	r2, r3, #2
 8006950:	441a      	add	r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	fbb2 f6f3 	udiv	r6, r2, r3
 800695c:	f7fb febe 	bl	80026dc <HAL_RCC_GetPCLK2Freq>
 8006960:	4602      	mov	r2, r0
 8006962:	4613      	mov	r3, r2
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	4413      	add	r3, r2
 8006968:	009a      	lsls	r2, r3, #2
 800696a:	441a      	add	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	fbb2 f3f3 	udiv	r3, r2, r3
 8006976:	4a0b      	ldr	r2, [pc, #44]	; (80069a4 <UART_SetConfig+0x32c>)
 8006978:	fba2 2303 	umull	r2, r3, r2, r3
 800697c:	095b      	lsrs	r3, r3, #5
 800697e:	2264      	movs	r2, #100	; 0x64
 8006980:	fb02 f303 	mul.w	r3, r2, r3
 8006984:	1af3      	subs	r3, r6, r3
 8006986:	011b      	lsls	r3, r3, #4
 8006988:	3332      	adds	r3, #50	; 0x32
 800698a:	4a06      	ldr	r2, [pc, #24]	; (80069a4 <UART_SetConfig+0x32c>)
 800698c:	fba2 2303 	umull	r2, r3, r2, r3
 8006990:	095b      	lsrs	r3, r3, #5
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	442b      	add	r3, r5
 8006998:	60a3      	str	r3, [r4, #8]
 800699a:	e071      	b.n	8006a80 <UART_SetConfig+0x408>
 800699c:	40011000 	.word	0x40011000
 80069a0:	40011400 	.word	0x40011400
 80069a4:	51eb851f 	.word	0x51eb851f
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681c      	ldr	r4, [r3, #0]
 80069ac:	f7fb fe82 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80069b0:	4602      	mov	r2, r0
 80069b2:	4613      	mov	r3, r2
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	4413      	add	r3, r2
 80069b8:	009a      	lsls	r2, r3, #2
 80069ba:	441a      	add	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069c6:	4a30      	ldr	r2, [pc, #192]	; (8006a88 <UART_SetConfig+0x410>)
 80069c8:	fba2 2303 	umull	r2, r3, r2, r3
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	011d      	lsls	r5, r3, #4
 80069d0:	f7fb fe70 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80069d4:	4602      	mov	r2, r0
 80069d6:	4613      	mov	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4413      	add	r3, r2
 80069dc:	009a      	lsls	r2, r3, #2
 80069de:	441a      	add	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80069ea:	f7fb fe63 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 80069ee:	4602      	mov	r2, r0
 80069f0:	4613      	mov	r3, r2
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	4413      	add	r3, r2
 80069f6:	009a      	lsls	r2, r3, #2
 80069f8:	441a      	add	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a04:	4a20      	ldr	r2, [pc, #128]	; (8006a88 <UART_SetConfig+0x410>)
 8006a06:	fba2 2303 	umull	r2, r3, r2, r3
 8006a0a:	095b      	lsrs	r3, r3, #5
 8006a0c:	2264      	movs	r2, #100	; 0x64
 8006a0e:	fb02 f303 	mul.w	r3, r2, r3
 8006a12:	1af3      	subs	r3, r6, r3
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	3332      	adds	r3, #50	; 0x32
 8006a18:	4a1b      	ldr	r2, [pc, #108]	; (8006a88 <UART_SetConfig+0x410>)
 8006a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a1e:	095b      	lsrs	r3, r3, #5
 8006a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a24:	441d      	add	r5, r3
 8006a26:	f7fb fe45 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	4413      	add	r3, r2
 8006a32:	009a      	lsls	r2, r3, #2
 8006a34:	441a      	add	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a40:	f7fb fe38 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8006a44:	4602      	mov	r2, r0
 8006a46:	4613      	mov	r3, r2
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	4413      	add	r3, r2
 8006a4c:	009a      	lsls	r2, r3, #2
 8006a4e:	441a      	add	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5a:	4a0b      	ldr	r2, [pc, #44]	; (8006a88 <UART_SetConfig+0x410>)
 8006a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a60:	095b      	lsrs	r3, r3, #5
 8006a62:	2264      	movs	r2, #100	; 0x64
 8006a64:	fb02 f303 	mul.w	r3, r2, r3
 8006a68:	1af3      	subs	r3, r6, r3
 8006a6a:	011b      	lsls	r3, r3, #4
 8006a6c:	3332      	adds	r3, #50	; 0x32
 8006a6e:	4a06      	ldr	r2, [pc, #24]	; (8006a88 <UART_SetConfig+0x410>)
 8006a70:	fba2 2303 	umull	r2, r3, r2, r3
 8006a74:	095b      	lsrs	r3, r3, #5
 8006a76:	f003 030f 	and.w	r3, r3, #15
 8006a7a:	442b      	add	r3, r5
 8006a7c:	60a3      	str	r3, [r4, #8]
 8006a7e:	e7ff      	b.n	8006a80 <UART_SetConfig+0x408>
 8006a80:	bf00      	nop
 8006a82:	3714      	adds	r7, #20
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a88:	51eb851f 	.word	0x51eb851f

08006a8c <SDIO_Init>:
 8006a8c:	b084      	sub	sp, #16
 8006a8e:	b480      	push	{r7}
 8006a90:	b085      	sub	sp, #20
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
 8006a96:	f107 001c 	add.w	r0, r7, #28
 8006a9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60fb      	str	r3, [r7, #12]
 8006aa2:	69fa      	ldr	r2, [r7, #28]
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aae:	431a      	orrs	r2, r3
 8006ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab2:	431a      	orrs	r2, r3
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	68fa      	ldr	r2, [r7, #12]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	60fb      	str	r3, [r7, #12]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006ac6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	431a      	orrs	r2, r3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	605a      	str	r2, [r3, #4]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	b004      	add	sp, #16
 8006ae0:	4770      	bx	lr

08006ae2 <SDIO_ReadFIFO>:
 8006ae2:	b480      	push	{r7}
 8006ae4:	b083      	sub	sp, #12
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006af0:	4618      	mov	r0, r3
 8006af2:	370c      	adds	r7, #12
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <SDIO_WriteFIFO>:
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8006b10:	2300      	movs	r3, #0
 8006b12:	4618      	mov	r0, r3
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr

08006b1e <SDIO_PowerState_ON>:
 8006b1e:	b480      	push	{r7}
 8006b20:	b083      	sub	sp, #12
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2203      	movs	r2, #3
 8006b2a:	601a      	str	r2, [r3, #0]
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	4618      	mov	r0, r3
 8006b30:	370c      	adds	r7, #12
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <SDIO_GetPowerState>:
 8006b3a:	b480      	push	{r7}
 8006b3c:	b083      	sub	sp, #12
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0303 	and.w	r3, r3, #3
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <SDIO_SendCommand>:
 8006b56:	b480      	push	{r7}
 8006b58:	b085      	sub	sp, #20
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
 8006b5e:	6039      	str	r1, [r7, #0]
 8006b60:	2300      	movs	r3, #0
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	609a      	str	r2, [r3, #8]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	431a      	orrs	r2, r3
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006b90:	f023 030f 	bic.w	r3, r3, #15
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	431a      	orrs	r2, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	60da      	str	r2, [r3, #12]
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <SDIO_GetCommandResponse>:
 8006baa:	b480      	push	{r7}
 8006bac:	b083      	sub	sp, #12
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	4618      	mov	r0, r3
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <SDIO_GetResponse>:
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60fb      	str	r3, [r7, #12]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	3314      	adds	r3, #20
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	4413      	add	r3, r2
 8006bdc:	60fb      	str	r3, [r7, #12]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <SDIO_ConfigData>:
 8006bee:	b480      	push	{r7}
 8006bf0:	b085      	sub	sp, #20
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
 8006bf6:	6039      	str	r1, [r7, #0]
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	625a      	str	r2, [r3, #36]	; 0x24
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	629a      	str	r2, [r3, #40]	; 0x28
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	431a      	orrs	r2, r3
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c2c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	431a      	orrs	r2, r3
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	62da      	str	r2, [r3, #44]	; 0x2c
 8006c38:	2300      	movs	r3, #0
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <SDMMC_CmdBlockLength>:
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b088      	sub	sp, #32
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]
 8006c50:	2300      	movs	r3, #0
 8006c52:	61fb      	str	r3, [r7, #28]
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	60bb      	str	r3, [r7, #8]
 8006c58:	2310      	movs	r3, #16
 8006c5a:	60fb      	str	r3, [r7, #12]
 8006c5c:	2340      	movs	r3, #64	; 0x40
 8006c5e:	613b      	str	r3, [r7, #16]
 8006c60:	2300      	movs	r3, #0
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c68:	61bb      	str	r3, [r7, #24]
 8006c6a:	f107 0308 	add.w	r3, r7, #8
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff ff70 	bl	8006b56 <SDIO_SendCommand>
 8006c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c7a:	2110      	movs	r1, #16
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 fa63 	bl	8007148 <SDMMC_GetCmdResp1>
 8006c82:	61f8      	str	r0, [r7, #28]
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	4618      	mov	r0, r3
 8006c88:	3720      	adds	r7, #32
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <SDMMC_CmdReadSingleBlock>:
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b088      	sub	sp, #32
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
 8006c98:	2300      	movs	r3, #0
 8006c9a:	61fb      	str	r3, [r7, #28]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	60bb      	str	r3, [r7, #8]
 8006ca0:	2311      	movs	r3, #17
 8006ca2:	60fb      	str	r3, [r7, #12]
 8006ca4:	2340      	movs	r3, #64	; 0x40
 8006ca6:	613b      	str	r3, [r7, #16]
 8006ca8:	2300      	movs	r3, #0
 8006caa:	617b      	str	r3, [r7, #20]
 8006cac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cb0:	61bb      	str	r3, [r7, #24]
 8006cb2:	f107 0308 	add.w	r3, r7, #8
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f7ff ff4c 	bl	8006b56 <SDIO_SendCommand>
 8006cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cc2:	2111      	movs	r1, #17
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fa3f 	bl	8007148 <SDMMC_GetCmdResp1>
 8006cca:	61f8      	str	r0, [r7, #28]
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3720      	adds	r7, #32
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <SDMMC_CmdReadMultiBlock>:
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b088      	sub	sp, #32
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
 8006cde:	6039      	str	r1, [r7, #0]
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	61fb      	str	r3, [r7, #28]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	60bb      	str	r3, [r7, #8]
 8006ce8:	2312      	movs	r3, #18
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	2340      	movs	r3, #64	; 0x40
 8006cee:	613b      	str	r3, [r7, #16]
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	617b      	str	r3, [r7, #20]
 8006cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cf8:	61bb      	str	r3, [r7, #24]
 8006cfa:	f107 0308 	add.w	r3, r7, #8
 8006cfe:	4619      	mov	r1, r3
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f7ff ff28 	bl	8006b56 <SDIO_SendCommand>
 8006d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d0a:	2112      	movs	r1, #18
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 fa1b 	bl	8007148 <SDMMC_GetCmdResp1>
 8006d12:	61f8      	str	r0, [r7, #28]
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	4618      	mov	r0, r3
 8006d18:	3720      	adds	r7, #32
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <SDMMC_CmdWriteSingleBlock>:
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b088      	sub	sp, #32
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
 8006d26:	6039      	str	r1, [r7, #0]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61fb      	str	r3, [r7, #28]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	60bb      	str	r3, [r7, #8]
 8006d30:	2318      	movs	r3, #24
 8006d32:	60fb      	str	r3, [r7, #12]
 8006d34:	2340      	movs	r3, #64	; 0x40
 8006d36:	613b      	str	r3, [r7, #16]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	617b      	str	r3, [r7, #20]
 8006d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d40:	61bb      	str	r3, [r7, #24]
 8006d42:	f107 0308 	add.w	r3, r7, #8
 8006d46:	4619      	mov	r1, r3
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f7ff ff04 	bl	8006b56 <SDIO_SendCommand>
 8006d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d52:	2118      	movs	r1, #24
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f9f7 	bl	8007148 <SDMMC_GetCmdResp1>
 8006d5a:	61f8      	str	r0, [r7, #28]
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3720      	adds	r7, #32
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <SDMMC_CmdWriteMultiBlock>:
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b088      	sub	sp, #32
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
 8006d6e:	6039      	str	r1, [r7, #0]
 8006d70:	2300      	movs	r3, #0
 8006d72:	61fb      	str	r3, [r7, #28]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	60bb      	str	r3, [r7, #8]
 8006d78:	2319      	movs	r3, #25
 8006d7a:	60fb      	str	r3, [r7, #12]
 8006d7c:	2340      	movs	r3, #64	; 0x40
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	2300      	movs	r3, #0
 8006d82:	617b      	str	r3, [r7, #20]
 8006d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d88:	61bb      	str	r3, [r7, #24]
 8006d8a:	f107 0308 	add.w	r3, r7, #8
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff fee0 	bl	8006b56 <SDIO_SendCommand>
 8006d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d9a:	2119      	movs	r1, #25
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 f9d3 	bl	8007148 <SDMMC_GetCmdResp1>
 8006da2:	61f8      	str	r0, [r7, #28]
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	4618      	mov	r0, r3
 8006da8:	3720      	adds	r7, #32
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
	...

08006db0 <SDMMC_CmdStopTransfer>:
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b088      	sub	sp, #32
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	2300      	movs	r3, #0
 8006dba:	61fb      	str	r3, [r7, #28]
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60bb      	str	r3, [r7, #8]
 8006dc0:	230c      	movs	r3, #12
 8006dc2:	60fb      	str	r3, [r7, #12]
 8006dc4:	2340      	movs	r3, #64	; 0x40
 8006dc6:	613b      	str	r3, [r7, #16]
 8006dc8:	2300      	movs	r3, #0
 8006dca:	617b      	str	r3, [r7, #20]
 8006dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dd0:	61bb      	str	r3, [r7, #24]
 8006dd2:	f107 0308 	add.w	r3, r7, #8
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7ff febc 	bl	8006b56 <SDIO_SendCommand>
 8006dde:	4a05      	ldr	r2, [pc, #20]	; (8006df4 <SDMMC_CmdStopTransfer+0x44>)
 8006de0:	210c      	movs	r1, #12
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f9b0 	bl	8007148 <SDMMC_GetCmdResp1>
 8006de8:	61f8      	str	r0, [r7, #28]
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	4618      	mov	r0, r3
 8006dee:	3720      	adds	r7, #32
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	05f5e100 	.word	0x05f5e100

08006df8 <SDMMC_CmdSelDesel>:
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b08a      	sub	sp, #40	; 0x28
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	e9c7 2300 	strd	r2, r3, [r7]
 8006e04:	2300      	movs	r3, #0
 8006e06:	627b      	str	r3, [r7, #36]	; 0x24
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	613b      	str	r3, [r7, #16]
 8006e0c:	2307      	movs	r3, #7
 8006e0e:	617b      	str	r3, [r7, #20]
 8006e10:	2340      	movs	r3, #64	; 0x40
 8006e12:	61bb      	str	r3, [r7, #24]
 8006e14:	2300      	movs	r3, #0
 8006e16:	61fb      	str	r3, [r7, #28]
 8006e18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e1c:	623b      	str	r3, [r7, #32]
 8006e1e:	f107 0310 	add.w	r3, r7, #16
 8006e22:	4619      	mov	r1, r3
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f7ff fe96 	bl	8006b56 <SDIO_SendCommand>
 8006e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e2e:	2107      	movs	r1, #7
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f000 f989 	bl	8007148 <SDMMC_GetCmdResp1>
 8006e36:	6278      	str	r0, [r7, #36]	; 0x24
 8006e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3728      	adds	r7, #40	; 0x28
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <SDMMC_CmdGoIdleState>:
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b088      	sub	sp, #32
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61fb      	str	r3, [r7, #28]
 8006e4e:	2300      	movs	r3, #0
 8006e50:	60bb      	str	r3, [r7, #8]
 8006e52:	2300      	movs	r3, #0
 8006e54:	60fb      	str	r3, [r7, #12]
 8006e56:	2300      	movs	r3, #0
 8006e58:	613b      	str	r3, [r7, #16]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	617b      	str	r3, [r7, #20]
 8006e5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e62:	61bb      	str	r3, [r7, #24]
 8006e64:	f107 0308 	add.w	r3, r7, #8
 8006e68:	4619      	mov	r1, r3
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f7ff fe73 	bl	8006b56 <SDIO_SendCommand>
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f93f 	bl	80070f4 <SDMMC_GetCmdError>
 8006e76:	61f8      	str	r0, [r7, #28]
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3720      	adds	r7, #32
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <SDMMC_CmdOperCond>:
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b088      	sub	sp, #32
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61fb      	str	r3, [r7, #28]
 8006e8e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006e92:	60bb      	str	r3, [r7, #8]
 8006e94:	2308      	movs	r3, #8
 8006e96:	60fb      	str	r3, [r7, #12]
 8006e98:	2340      	movs	r3, #64	; 0x40
 8006e9a:	613b      	str	r3, [r7, #16]
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	617b      	str	r3, [r7, #20]
 8006ea0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ea4:	61bb      	str	r3, [r7, #24]
 8006ea6:	f107 0308 	add.w	r3, r7, #8
 8006eaa:	4619      	mov	r1, r3
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff fe52 	bl	8006b56 <SDIO_SendCommand>
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fb10 	bl	80074d8 <SDMMC_GetCmdResp7>
 8006eb8:	61f8      	str	r0, [r7, #28]
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3720      	adds	r7, #32
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <SDMMC_CmdAppCommand>:
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b088      	sub	sp, #32
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
 8006ece:	2300      	movs	r3, #0
 8006ed0:	61fb      	str	r3, [r7, #28]
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	60bb      	str	r3, [r7, #8]
 8006ed6:	2337      	movs	r3, #55	; 0x37
 8006ed8:	60fb      	str	r3, [r7, #12]
 8006eda:	2340      	movs	r3, #64	; 0x40
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]
 8006ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ee6:	61bb      	str	r3, [r7, #24]
 8006ee8:	f107 0308 	add.w	r3, r7, #8
 8006eec:	4619      	mov	r1, r3
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7ff fe31 	bl	8006b56 <SDIO_SendCommand>
 8006ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ef8:	2137      	movs	r1, #55	; 0x37
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f924 	bl	8007148 <SDMMC_GetCmdResp1>
 8006f00:	61f8      	str	r0, [r7, #28]
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	4618      	mov	r0, r3
 8006f06:	3720      	adds	r7, #32
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <SDMMC_CmdAppOperCommand>:
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b088      	sub	sp, #32
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
 8006f16:	2300      	movs	r3, #0
 8006f18:	61fb      	str	r3, [r7, #28]
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006f20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f24:	60bb      	str	r3, [r7, #8]
 8006f26:	2329      	movs	r3, #41	; 0x29
 8006f28:	60fb      	str	r3, [r7, #12]
 8006f2a:	2340      	movs	r3, #64	; 0x40
 8006f2c:	613b      	str	r3, [r7, #16]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	617b      	str	r3, [r7, #20]
 8006f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f36:	61bb      	str	r3, [r7, #24]
 8006f38:	f107 0308 	add.w	r3, r7, #8
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7ff fe09 	bl	8006b56 <SDIO_SendCommand>
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fa25 	bl	8007394 <SDMMC_GetCmdResp3>
 8006f4a:	61f8      	str	r0, [r7, #28]
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3720      	adds	r7, #32
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <SDMMC_CmdBusWidth>:
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b088      	sub	sp, #32
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	6039      	str	r1, [r7, #0]
 8006f60:	2300      	movs	r3, #0
 8006f62:	61fb      	str	r3, [r7, #28]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	60bb      	str	r3, [r7, #8]
 8006f68:	2306      	movs	r3, #6
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	2340      	movs	r3, #64	; 0x40
 8006f6e:	613b      	str	r3, [r7, #16]
 8006f70:	2300      	movs	r3, #0
 8006f72:	617b      	str	r3, [r7, #20]
 8006f74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f78:	61bb      	str	r3, [r7, #24]
 8006f7a:	f107 0308 	add.w	r3, r7, #8
 8006f7e:	4619      	mov	r1, r3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f7ff fde8 	bl	8006b56 <SDIO_SendCommand>
 8006f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f8a:	2106      	movs	r1, #6
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 f8db 	bl	8007148 <SDMMC_GetCmdResp1>
 8006f92:	61f8      	str	r0, [r7, #28]
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	4618      	mov	r0, r3
 8006f98:	3720      	adds	r7, #32
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <SDMMC_CmdSendSCR>:
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b088      	sub	sp, #32
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61fb      	str	r3, [r7, #28]
 8006faa:	2300      	movs	r3, #0
 8006fac:	60bb      	str	r3, [r7, #8]
 8006fae:	2333      	movs	r3, #51	; 0x33
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	2340      	movs	r3, #64	; 0x40
 8006fb4:	613b      	str	r3, [r7, #16]
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	617b      	str	r3, [r7, #20]
 8006fba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	f107 0308 	add.w	r3, r7, #8
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f7ff fdc5 	bl	8006b56 <SDIO_SendCommand>
 8006fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fd0:	2133      	movs	r1, #51	; 0x33
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f8b8 	bl	8007148 <SDMMC_GetCmdResp1>
 8006fd8:	61f8      	str	r0, [r7, #28]
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3720      	adds	r7, #32
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <SDMMC_CmdSendCID>:
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b088      	sub	sp, #32
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	2300      	movs	r3, #0
 8006fee:	61fb      	str	r3, [r7, #28]
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	60bb      	str	r3, [r7, #8]
 8006ff4:	2302      	movs	r3, #2
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	23c0      	movs	r3, #192	; 0xc0
 8006ffa:	613b      	str	r3, [r7, #16]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007004:	61bb      	str	r3, [r7, #24]
 8007006:	f107 0308 	add.w	r3, r7, #8
 800700a:	4619      	mov	r1, r3
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff fda2 	bl	8006b56 <SDIO_SendCommand>
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f97e 	bl	8007314 <SDMMC_GetCmdResp2>
 8007018:	61f8      	str	r0, [r7, #28]
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	4618      	mov	r0, r3
 800701e:	3720      	adds	r7, #32
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <SDMMC_CmdSendCSD>:
 8007024:	b580      	push	{r7, lr}
 8007026:	b088      	sub	sp, #32
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
 800702e:	2300      	movs	r3, #0
 8007030:	61fb      	str	r3, [r7, #28]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	60bb      	str	r3, [r7, #8]
 8007036:	2309      	movs	r3, #9
 8007038:	60fb      	str	r3, [r7, #12]
 800703a:	23c0      	movs	r3, #192	; 0xc0
 800703c:	613b      	str	r3, [r7, #16]
 800703e:	2300      	movs	r3, #0
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007046:	61bb      	str	r3, [r7, #24]
 8007048:	f107 0308 	add.w	r3, r7, #8
 800704c:	4619      	mov	r1, r3
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7ff fd81 	bl	8006b56 <SDIO_SendCommand>
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f95d 	bl	8007314 <SDMMC_GetCmdResp2>
 800705a:	61f8      	str	r0, [r7, #28]
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	4618      	mov	r0, r3
 8007060:	3720      	adds	r7, #32
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <SDMMC_CmdSetRelAdd>:
 8007066:	b580      	push	{r7, lr}
 8007068:	b088      	sub	sp, #32
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	6039      	str	r1, [r7, #0]
 8007070:	2300      	movs	r3, #0
 8007072:	61fb      	str	r3, [r7, #28]
 8007074:	2300      	movs	r3, #0
 8007076:	60bb      	str	r3, [r7, #8]
 8007078:	2303      	movs	r3, #3
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	2340      	movs	r3, #64	; 0x40
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	2300      	movs	r3, #0
 8007082:	617b      	str	r3, [r7, #20]
 8007084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	f107 0308 	add.w	r3, r7, #8
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7ff fd60 	bl	8006b56 <SDIO_SendCommand>
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	2103      	movs	r1, #3
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f9ae 	bl	80073fc <SDMMC_GetCmdResp6>
 80070a0:	61f8      	str	r0, [r7, #28]
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	4618      	mov	r0, r3
 80070a6:	3720      	adds	r7, #32
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <SDMMC_CmdSendStatus>:
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
 80070b6:	2300      	movs	r3, #0
 80070b8:	61fb      	str	r3, [r7, #28]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	60bb      	str	r3, [r7, #8]
 80070be:	230d      	movs	r3, #13
 80070c0:	60fb      	str	r3, [r7, #12]
 80070c2:	2340      	movs	r3, #64	; 0x40
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	2300      	movs	r3, #0
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070ce:	61bb      	str	r3, [r7, #24]
 80070d0:	f107 0308 	add.w	r3, r7, #8
 80070d4:	4619      	mov	r1, r3
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7ff fd3d 	bl	8006b56 <SDIO_SendCommand>
 80070dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80070e0:	210d      	movs	r1, #13
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f830 	bl	8007148 <SDMMC_GetCmdResp1>
 80070e8:	61f8      	str	r0, [r7, #28]
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	4618      	mov	r0, r3
 80070ee:	3720      	adds	r7, #32
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <SDMMC_GetCmdError>:
 80070f4:	b490      	push	{r4, r7}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	4b10      	ldr	r3, [pc, #64]	; (8007140 <SDMMC_GetCmdError+0x4c>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a10      	ldr	r2, [pc, #64]	; (8007144 <SDMMC_GetCmdError+0x50>)
 8007102:	fba2 2303 	umull	r2, r3, r2, r3
 8007106:	0a5b      	lsrs	r3, r3, #9
 8007108:	f241 3288 	movw	r2, #5000	; 0x1388
 800710c:	fb02 f403 	mul.w	r4, r2, r3
 8007110:	4623      	mov	r3, r4
 8007112:	1e5c      	subs	r4, r3, #1
 8007114:	2b00      	cmp	r3, #0
 8007116:	d102      	bne.n	800711e <SDMMC_GetCmdError+0x2a>
 8007118:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800711c:	e00a      	b.n	8007134 <SDMMC_GetCmdError+0x40>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007126:	2b00      	cmp	r3, #0
 8007128:	d0f2      	beq.n	8007110 <SDMMC_GetCmdError+0x1c>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007130:	639a      	str	r2, [r3, #56]	; 0x38
 8007132:	2300      	movs	r3, #0
 8007134:	4618      	mov	r0, r3
 8007136:	3708      	adds	r7, #8
 8007138:	46bd      	mov	sp, r7
 800713a:	bc90      	pop	{r4, r7}
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	20000008 	.word	0x20000008
 8007144:	10624dd3 	.word	0x10624dd3

08007148 <SDMMC_GetCmdResp1>:
 8007148:	b590      	push	{r4, r7, lr}
 800714a:	b087      	sub	sp, #28
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	460b      	mov	r3, r1
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	72fb      	strb	r3, [r7, #11]
 8007156:	4b6c      	ldr	r3, [pc, #432]	; (8007308 <SDMMC_GetCmdResp1+0x1c0>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a6c      	ldr	r2, [pc, #432]	; (800730c <SDMMC_GetCmdResp1+0x1c4>)
 800715c:	fba2 2303 	umull	r2, r3, r2, r3
 8007160:	0a5b      	lsrs	r3, r3, #9
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	fb02 f403 	mul.w	r4, r2, r3
 8007168:	4623      	mov	r3, r4
 800716a:	1e5c      	subs	r4, r3, #1
 800716c:	2b00      	cmp	r3, #0
 800716e:	d102      	bne.n	8007176 <SDMMC_GetCmdResp1+0x2e>
 8007170:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007174:	e0c3      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800717a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800717e:	2b00      	cmp	r3, #0
 8007180:	d0f2      	beq.n	8007168 <SDMMC_GetCmdResp1+0x20>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007186:	f003 0304 	and.w	r3, r3, #4
 800718a:	2b00      	cmp	r3, #0
 800718c:	d004      	beq.n	8007198 <SDMMC_GetCmdResp1+0x50>
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2204      	movs	r2, #4
 8007192:	639a      	str	r2, [r3, #56]	; 0x38
 8007194:	2304      	movs	r3, #4
 8007196:	e0b2      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d004      	beq.n	80071ae <SDMMC_GetCmdResp1+0x66>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2201      	movs	r2, #1
 80071a8:	639a      	str	r2, [r3, #56]	; 0x38
 80071aa:	2301      	movs	r3, #1
 80071ac:	e0a7      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f7ff fcfb 	bl	8006baa <SDIO_GetCommandResponse>
 80071b4:	4603      	mov	r3, r0
 80071b6:	461a      	mov	r2, r3
 80071b8:	7afb      	ldrb	r3, [r7, #11]
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d001      	beq.n	80071c2 <SDMMC_GetCmdResp1+0x7a>
 80071be:	2301      	movs	r3, #1
 80071c0:	e09d      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80071c8:	639a      	str	r2, [r3, #56]	; 0x38
 80071ca:	2100      	movs	r1, #0
 80071cc:	68f8      	ldr	r0, [r7, #12]
 80071ce:	f7ff fcf9 	bl	8006bc4 <SDIO_GetResponse>
 80071d2:	6178      	str	r0, [r7, #20]
 80071d4:	697a      	ldr	r2, [r7, #20]
 80071d6:	4b4e      	ldr	r3, [pc, #312]	; (8007310 <SDMMC_GetCmdResp1+0x1c8>)
 80071d8:	4013      	ands	r3, r2
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d101      	bne.n	80071e2 <SDMMC_GetCmdResp1+0x9a>
 80071de:	2300      	movs	r3, #0
 80071e0:	e08d      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	da02      	bge.n	80071ee <SDMMC_GetCmdResp1+0xa6>
 80071e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071ec:	e087      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d001      	beq.n	80071fc <SDMMC_GetCmdResp1+0xb4>
 80071f8:	2340      	movs	r3, #64	; 0x40
 80071fa:	e080      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <SDMMC_GetCmdResp1+0xc2>
 8007206:	2380      	movs	r3, #128	; 0x80
 8007208:	e079      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d002      	beq.n	800721a <SDMMC_GetCmdResp1+0xd2>
 8007214:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007218:	e071      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <SDMMC_GetCmdResp1+0xe2>
 8007224:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007228:	e069      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d002      	beq.n	800723a <SDMMC_GetCmdResp1+0xf2>
 8007234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007238:	e061      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <SDMMC_GetCmdResp1+0x102>
 8007244:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007248:	e059      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d002      	beq.n	800725a <SDMMC_GetCmdResp1+0x112>
 8007254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007258:	e051      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <SDMMC_GetCmdResp1+0x122>
 8007264:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007268:	e049      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <SDMMC_GetCmdResp1+0x132>
 8007274:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007278:	e041      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d002      	beq.n	800728a <SDMMC_GetCmdResp1+0x142>
 8007284:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007288:	e039      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <SDMMC_GetCmdResp1+0x152>
 8007294:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007298:	e031      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d002      	beq.n	80072aa <SDMMC_GetCmdResp1+0x162>
 80072a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80072a8:	e029      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d002      	beq.n	80072ba <SDMMC_GetCmdResp1+0x172>
 80072b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80072b8:	e021      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <SDMMC_GetCmdResp1+0x182>
 80072c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80072c8:	e019      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d002      	beq.n	80072da <SDMMC_GetCmdResp1+0x192>
 80072d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80072d8:	e011      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d002      	beq.n	80072ea <SDMMC_GetCmdResp1+0x1a2>
 80072e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072e8:	e009      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f003 0308 	and.w	r3, r3, #8
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d002      	beq.n	80072fa <SDMMC_GetCmdResp1+0x1b2>
 80072f4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80072f8:	e001      	b.n	80072fe <SDMMC_GetCmdResp1+0x1b6>
 80072fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80072fe:	4618      	mov	r0, r3
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	bd90      	pop	{r4, r7, pc}
 8007306:	bf00      	nop
 8007308:	20000008 	.word	0x20000008
 800730c:	10624dd3 	.word	0x10624dd3
 8007310:	fdffe008 	.word	0xfdffe008

08007314 <SDMMC_GetCmdResp2>:
 8007314:	b490      	push	{r4, r7}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	4b1b      	ldr	r3, [pc, #108]	; (800738c <SDMMC_GetCmdResp2+0x78>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a1b      	ldr	r2, [pc, #108]	; (8007390 <SDMMC_GetCmdResp2+0x7c>)
 8007322:	fba2 2303 	umull	r2, r3, r2, r3
 8007326:	0a5b      	lsrs	r3, r3, #9
 8007328:	f241 3288 	movw	r2, #5000	; 0x1388
 800732c:	fb02 f403 	mul.w	r4, r2, r3
 8007330:	4623      	mov	r3, r4
 8007332:	1e5c      	subs	r4, r3, #1
 8007334:	2b00      	cmp	r3, #0
 8007336:	d102      	bne.n	800733e <SDMMC_GetCmdResp2+0x2a>
 8007338:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800733c:	e020      	b.n	8007380 <SDMMC_GetCmdResp2+0x6c>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007342:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007346:	2b00      	cmp	r3, #0
 8007348:	d0f2      	beq.n	8007330 <SDMMC_GetCmdResp2+0x1c>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800734e:	f003 0304 	and.w	r3, r3, #4
 8007352:	2b00      	cmp	r3, #0
 8007354:	d004      	beq.n	8007360 <SDMMC_GetCmdResp2+0x4c>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2204      	movs	r2, #4
 800735a:	639a      	str	r2, [r3, #56]	; 0x38
 800735c:	2304      	movs	r3, #4
 800735e:	e00f      	b.n	8007380 <SDMMC_GetCmdResp2+0x6c>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b00      	cmp	r3, #0
 800736a:	d004      	beq.n	8007376 <SDMMC_GetCmdResp2+0x62>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	639a      	str	r2, [r3, #56]	; 0x38
 8007372:	2301      	movs	r3, #1
 8007374:	e004      	b.n	8007380 <SDMMC_GetCmdResp2+0x6c>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800737c:	639a      	str	r2, [r3, #56]	; 0x38
 800737e:	2300      	movs	r3, #0
 8007380:	4618      	mov	r0, r3
 8007382:	3708      	adds	r7, #8
 8007384:	46bd      	mov	sp, r7
 8007386:	bc90      	pop	{r4, r7}
 8007388:	4770      	bx	lr
 800738a:	bf00      	nop
 800738c:	20000008 	.word	0x20000008
 8007390:	10624dd3 	.word	0x10624dd3

08007394 <SDMMC_GetCmdResp3>:
 8007394:	b490      	push	{r4, r7}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	4b15      	ldr	r3, [pc, #84]	; (80073f4 <SDMMC_GetCmdResp3+0x60>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a15      	ldr	r2, [pc, #84]	; (80073f8 <SDMMC_GetCmdResp3+0x64>)
 80073a2:	fba2 2303 	umull	r2, r3, r2, r3
 80073a6:	0a5b      	lsrs	r3, r3, #9
 80073a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80073ac:	fb02 f403 	mul.w	r4, r2, r3
 80073b0:	4623      	mov	r3, r4
 80073b2:	1e5c      	subs	r4, r3, #1
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d102      	bne.n	80073be <SDMMC_GetCmdResp3+0x2a>
 80073b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80073bc:	e015      	b.n	80073ea <SDMMC_GetCmdResp3+0x56>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d0f2      	beq.n	80073b0 <SDMMC_GetCmdResp3+0x1c>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ce:	f003 0304 	and.w	r3, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d004      	beq.n	80073e0 <SDMMC_GetCmdResp3+0x4c>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2204      	movs	r2, #4
 80073da:	639a      	str	r2, [r3, #56]	; 0x38
 80073dc:	2304      	movs	r3, #4
 80073de:	e004      	b.n	80073ea <SDMMC_GetCmdResp3+0x56>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80073e6:	639a      	str	r2, [r3, #56]	; 0x38
 80073e8:	2300      	movs	r3, #0
 80073ea:	4618      	mov	r0, r3
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bc90      	pop	{r4, r7}
 80073f2:	4770      	bx	lr
 80073f4:	20000008 	.word	0x20000008
 80073f8:	10624dd3 	.word	0x10624dd3

080073fc <SDMMC_GetCmdResp6>:
 80073fc:	b590      	push	{r4, r7, lr}
 80073fe:	b087      	sub	sp, #28
 8007400:	af00      	add	r7, sp, #0
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	460b      	mov	r3, r1
 8007406:	607a      	str	r2, [r7, #4]
 8007408:	72fb      	strb	r3, [r7, #11]
 800740a:	4b31      	ldr	r3, [pc, #196]	; (80074d0 <SDMMC_GetCmdResp6+0xd4>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a31      	ldr	r2, [pc, #196]	; (80074d4 <SDMMC_GetCmdResp6+0xd8>)
 8007410:	fba2 2303 	umull	r2, r3, r2, r3
 8007414:	0a5b      	lsrs	r3, r3, #9
 8007416:	f241 3288 	movw	r2, #5000	; 0x1388
 800741a:	fb02 f403 	mul.w	r4, r2, r3
 800741e:	4623      	mov	r3, r4
 8007420:	1e5c      	subs	r4, r3, #1
 8007422:	2b00      	cmp	r3, #0
 8007424:	d102      	bne.n	800742c <SDMMC_GetCmdResp6+0x30>
 8007426:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800742a:	e04c      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007430:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007434:	2b00      	cmp	r3, #0
 8007436:	d0f2      	beq.n	800741e <SDMMC_GetCmdResp6+0x22>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800743c:	f003 0304 	and.w	r3, r3, #4
 8007440:	2b00      	cmp	r3, #0
 8007442:	d004      	beq.n	800744e <SDMMC_GetCmdResp6+0x52>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2204      	movs	r2, #4
 8007448:	639a      	str	r2, [r3, #56]	; 0x38
 800744a:	2304      	movs	r3, #4
 800744c:	e03b      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d004      	beq.n	8007464 <SDMMC_GetCmdResp6+0x68>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2201      	movs	r2, #1
 800745e:	639a      	str	r2, [r3, #56]	; 0x38
 8007460:	2301      	movs	r3, #1
 8007462:	e030      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f7ff fba0 	bl	8006baa <SDIO_GetCommandResponse>
 800746a:	4603      	mov	r3, r0
 800746c:	461a      	mov	r2, r3
 800746e:	7afb      	ldrb	r3, [r7, #11]
 8007470:	4293      	cmp	r3, r2
 8007472:	d001      	beq.n	8007478 <SDMMC_GetCmdResp6+0x7c>
 8007474:	2301      	movs	r3, #1
 8007476:	e026      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800747e:	639a      	str	r2, [r3, #56]	; 0x38
 8007480:	2100      	movs	r1, #0
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	f7ff fb9e 	bl	8006bc4 <SDIO_GetResponse>
 8007488:	6178      	str	r0, [r7, #20]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d106      	bne.n	80074a2 <SDMMC_GetCmdResp6+0xa6>
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	0c1b      	lsrs	r3, r3, #16
 8007498:	b29a      	uxth	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	801a      	strh	r2, [r3, #0]
 800749e:	2300      	movs	r3, #0
 80074a0:	e011      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d002      	beq.n	80074b2 <SDMMC_GetCmdResp6+0xb6>
 80074ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80074b0:	e009      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d002      	beq.n	80074c2 <SDMMC_GetCmdResp6+0xc6>
 80074bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80074c0:	e001      	b.n	80074c6 <SDMMC_GetCmdResp6+0xca>
 80074c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80074c6:	4618      	mov	r0, r3
 80074c8:	371c      	adds	r7, #28
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd90      	pop	{r4, r7, pc}
 80074ce:	bf00      	nop
 80074d0:	20000008 	.word	0x20000008
 80074d4:	10624dd3 	.word	0x10624dd3

080074d8 <SDMMC_GetCmdResp7>:
 80074d8:	b490      	push	{r4, r7}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	4b18      	ldr	r3, [pc, #96]	; (8007544 <SDMMC_GetCmdResp7+0x6c>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a18      	ldr	r2, [pc, #96]	; (8007548 <SDMMC_GetCmdResp7+0x70>)
 80074e6:	fba2 2303 	umull	r2, r3, r2, r3
 80074ea:	0a5b      	lsrs	r3, r3, #9
 80074ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80074f0:	fb02 f403 	mul.w	r4, r2, r3
 80074f4:	4623      	mov	r3, r4
 80074f6:	1e5c      	subs	r4, r3, #1
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d102      	bne.n	8007502 <SDMMC_GetCmdResp7+0x2a>
 80074fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007500:	e01a      	b.n	8007538 <SDMMC_GetCmdResp7+0x60>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007506:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800750a:	2b00      	cmp	r3, #0
 800750c:	d0f2      	beq.n	80074f4 <SDMMC_GetCmdResp7+0x1c>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007512:	f003 0304 	and.w	r3, r3, #4
 8007516:	2b00      	cmp	r3, #0
 8007518:	d004      	beq.n	8007524 <SDMMC_GetCmdResp7+0x4c>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2240      	movs	r2, #64	; 0x40
 800751e:	639a      	str	r2, [r3, #56]	; 0x38
 8007520:	2304      	movs	r3, #4
 8007522:	e009      	b.n	8007538 <SDMMC_GetCmdResp7+0x60>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <SDMMC_GetCmdResp7+0x5e>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2240      	movs	r2, #64	; 0x40
 8007534:	639a      	str	r2, [r3, #56]	; 0x38
 8007536:	2300      	movs	r3, #0
 8007538:	4618      	mov	r0, r3
 800753a:	3708      	adds	r7, #8
 800753c:	46bd      	mov	sp, r7
 800753e:	bc90      	pop	{r4, r7}
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	20000008 	.word	0x20000008
 8007548:	10624dd3 	.word	0x10624dd3

0800754c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	4603      	mov	r3, r0
 8007554:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007556:	79fb      	ldrb	r3, [r7, #7]
 8007558:	4a08      	ldr	r2, [pc, #32]	; (800757c <disk_status+0x30>)
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4413      	add	r3, r2
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	79fa      	ldrb	r2, [r7, #7]
 8007564:	4905      	ldr	r1, [pc, #20]	; (800757c <disk_status+0x30>)
 8007566:	440a      	add	r2, r1
 8007568:	7a12      	ldrb	r2, [r2, #8]
 800756a:	4610      	mov	r0, r2
 800756c:	4798      	blx	r3
 800756e:	4603      	mov	r3, r0
 8007570:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007572:	7bfb      	ldrb	r3, [r7, #15]
}
 8007574:	4618      	mov	r0, r3
 8007576:	3710      	adds	r7, #16
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}
 800757c:	200000b8 	.word	0x200000b8

08007580 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	4603      	mov	r3, r0
 8007588:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800758a:	2300      	movs	r3, #0
 800758c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800758e:	79fb      	ldrb	r3, [r7, #7]
 8007590:	4a0d      	ldr	r2, [pc, #52]	; (80075c8 <disk_initialize+0x48>)
 8007592:	5cd3      	ldrb	r3, [r2, r3]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d111      	bne.n	80075bc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007598:	79fb      	ldrb	r3, [r7, #7]
 800759a:	4a0b      	ldr	r2, [pc, #44]	; (80075c8 <disk_initialize+0x48>)
 800759c:	2101      	movs	r1, #1
 800759e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80075a0:	79fb      	ldrb	r3, [r7, #7]
 80075a2:	4a09      	ldr	r2, [pc, #36]	; (80075c8 <disk_initialize+0x48>)
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4413      	add	r3, r2
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	79fa      	ldrb	r2, [r7, #7]
 80075ae:	4906      	ldr	r1, [pc, #24]	; (80075c8 <disk_initialize+0x48>)
 80075b0:	440a      	add	r2, r1
 80075b2:	7a12      	ldrb	r2, [r2, #8]
 80075b4:	4610      	mov	r0, r2
 80075b6:	4798      	blx	r3
 80075b8:	4603      	mov	r3, r0
 80075ba:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	200000b8 	.word	0x200000b8

080075cc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80075cc:	b590      	push	{r4, r7, lr}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60b9      	str	r1, [r7, #8]
 80075d4:	607a      	str	r2, [r7, #4]
 80075d6:	603b      	str	r3, [r7, #0]
 80075d8:	4603      	mov	r3, r0
 80075da:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
 80075de:	4a0a      	ldr	r2, [pc, #40]	; (8007608 <disk_read+0x3c>)
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	4413      	add	r3, r2
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	689c      	ldr	r4, [r3, #8]
 80075e8:	7bfb      	ldrb	r3, [r7, #15]
 80075ea:	4a07      	ldr	r2, [pc, #28]	; (8007608 <disk_read+0x3c>)
 80075ec:	4413      	add	r3, r2
 80075ee:	7a18      	ldrb	r0, [r3, #8]
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	68b9      	ldr	r1, [r7, #8]
 80075f6:	47a0      	blx	r4
 80075f8:	4603      	mov	r3, r0
 80075fa:	75fb      	strb	r3, [r7, #23]
  return res;
 80075fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	371c      	adds	r7, #28
 8007602:	46bd      	mov	sp, r7
 8007604:	bd90      	pop	{r4, r7, pc}
 8007606:	bf00      	nop
 8007608:	200000b8 	.word	0x200000b8

0800760c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800760c:	b590      	push	{r4, r7, lr}
 800760e:	b087      	sub	sp, #28
 8007610:	af00      	add	r7, sp, #0
 8007612:	60b9      	str	r1, [r7, #8]
 8007614:	607a      	str	r2, [r7, #4]
 8007616:	603b      	str	r3, [r7, #0]
 8007618:	4603      	mov	r3, r0
 800761a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800761c:	7bfb      	ldrb	r3, [r7, #15]
 800761e:	4a0a      	ldr	r2, [pc, #40]	; (8007648 <disk_write+0x3c>)
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	4413      	add	r3, r2
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	68dc      	ldr	r4, [r3, #12]
 8007628:	7bfb      	ldrb	r3, [r7, #15]
 800762a:	4a07      	ldr	r2, [pc, #28]	; (8007648 <disk_write+0x3c>)
 800762c:	4413      	add	r3, r2
 800762e:	7a18      	ldrb	r0, [r3, #8]
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	68b9      	ldr	r1, [r7, #8]
 8007636:	47a0      	blx	r4
 8007638:	4603      	mov	r3, r0
 800763a:	75fb      	strb	r3, [r7, #23]
  return res;
 800763c:	7dfb      	ldrb	r3, [r7, #23]
}
 800763e:	4618      	mov	r0, r3
 8007640:	371c      	adds	r7, #28
 8007642:	46bd      	mov	sp, r7
 8007644:	bd90      	pop	{r4, r7, pc}
 8007646:	bf00      	nop
 8007648:	200000b8 	.word	0x200000b8

0800764c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b084      	sub	sp, #16
 8007650:	af00      	add	r7, sp, #0
 8007652:	4603      	mov	r3, r0
 8007654:	603a      	str	r2, [r7, #0]
 8007656:	71fb      	strb	r3, [r7, #7]
 8007658:	460b      	mov	r3, r1
 800765a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800765c:	79fb      	ldrb	r3, [r7, #7]
 800765e:	4a09      	ldr	r2, [pc, #36]	; (8007684 <disk_ioctl+0x38>)
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4413      	add	r3, r2
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	79fa      	ldrb	r2, [r7, #7]
 800766a:	4906      	ldr	r1, [pc, #24]	; (8007684 <disk_ioctl+0x38>)
 800766c:	440a      	add	r2, r1
 800766e:	7a10      	ldrb	r0, [r2, #8]
 8007670:	79b9      	ldrb	r1, [r7, #6]
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	4798      	blx	r3
 8007676:	4603      	mov	r3, r0
 8007678:	73fb      	strb	r3, [r7, #15]
  return res;
 800767a:	7bfb      	ldrb	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	200000b8 	.word	0x200000b8

08007688 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	3301      	adds	r3, #1
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007698:	89fb      	ldrh	r3, [r7, #14]
 800769a:	021b      	lsls	r3, r3, #8
 800769c:	b21a      	sxth	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	b21b      	sxth	r3, r3
 80076a4:	4313      	orrs	r3, r2
 80076a6:	b21b      	sxth	r3, r3
 80076a8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80076aa:	89fb      	ldrh	r3, [r7, #14]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3714      	adds	r7, #20
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	3303      	adds	r3, #3
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	021b      	lsls	r3, r3, #8
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	3202      	adds	r2, #2
 80076d0:	7812      	ldrb	r2, [r2, #0]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	021b      	lsls	r3, r3, #8
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	3201      	adds	r2, #1
 80076de:	7812      	ldrb	r2, [r2, #0]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	021b      	lsls	r3, r3, #8
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	7812      	ldrb	r2, [r2, #0]
 80076ec:	4313      	orrs	r3, r2
 80076ee:	60fb      	str	r3, [r7, #12]
	return rv;
 80076f0:	68fb      	ldr	r3, [r7, #12]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3714      	adds	r7, #20
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80076fe:	b480      	push	{r7}
 8007700:	b083      	sub	sp, #12
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	460b      	mov	r3, r1
 8007708:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	1c5a      	adds	r2, r3, #1
 800770e:	607a      	str	r2, [r7, #4]
 8007710:	887a      	ldrh	r2, [r7, #2]
 8007712:	b2d2      	uxtb	r2, r2
 8007714:	701a      	strb	r2, [r3, #0]
 8007716:	887b      	ldrh	r3, [r7, #2]
 8007718:	0a1b      	lsrs	r3, r3, #8
 800771a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	1c5a      	adds	r2, r3, #1
 8007720:	607a      	str	r2, [r7, #4]
 8007722:	887a      	ldrh	r2, [r7, #2]
 8007724:	b2d2      	uxtb	r2, r2
 8007726:	701a      	strb	r2, [r3, #0]
}
 8007728:	bf00      	nop
 800772a:	370c      	adds	r7, #12
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	607a      	str	r2, [r7, #4]
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	b2d2      	uxtb	r2, r2
 8007748:	701a      	strb	r2, [r3, #0]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	0a1b      	lsrs	r3, r3, #8
 800774e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	1c5a      	adds	r2, r3, #1
 8007754:	607a      	str	r2, [r7, #4]
 8007756:	683a      	ldr	r2, [r7, #0]
 8007758:	b2d2      	uxtb	r2, r2
 800775a:	701a      	strb	r2, [r3, #0]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	0a1b      	lsrs	r3, r3, #8
 8007760:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	1c5a      	adds	r2, r3, #1
 8007766:	607a      	str	r2, [r7, #4]
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	b2d2      	uxtb	r2, r2
 800776c:	701a      	strb	r2, [r3, #0]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	0a1b      	lsrs	r3, r3, #8
 8007772:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	1c5a      	adds	r2, r3, #1
 8007778:	607a      	str	r2, [r7, #4]
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	b2d2      	uxtb	r2, r2
 800777e:	701a      	strb	r2, [r3, #0]
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800778c:	b480      	push	{r7}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d00d      	beq.n	80077c2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	1c5a      	adds	r2, r3, #1
 80077aa:	617a      	str	r2, [r7, #20]
 80077ac:	693a      	ldr	r2, [r7, #16]
 80077ae:	1c51      	adds	r1, r2, #1
 80077b0:	6139      	str	r1, [r7, #16]
 80077b2:	7812      	ldrb	r2, [r2, #0]
 80077b4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	3b01      	subs	r3, #1
 80077ba:	607b      	str	r3, [r7, #4]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1f1      	bne.n	80077a6 <mem_cpy+0x1a>
	}
}
 80077c2:	bf00      	nop
 80077c4:	371c      	adds	r7, #28
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80077ce:	b480      	push	{r7}
 80077d0:	b087      	sub	sp, #28
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	60f8      	str	r0, [r7, #12]
 80077d6:	60b9      	str	r1, [r7, #8]
 80077d8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	1c5a      	adds	r2, r3, #1
 80077e2:	617a      	str	r2, [r7, #20]
 80077e4:	68ba      	ldr	r2, [r7, #8]
 80077e6:	b2d2      	uxtb	r2, r2
 80077e8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	3b01      	subs	r3, #1
 80077ee:	607b      	str	r3, [r7, #4]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1f3      	bne.n	80077de <mem_set+0x10>
}
 80077f6:	bf00      	nop
 80077f8:	371c      	adds	r7, #28
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr

08007802 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007802:	b480      	push	{r7}
 8007804:	b089      	sub	sp, #36	; 0x24
 8007806:	af00      	add	r7, sp, #0
 8007808:	60f8      	str	r0, [r7, #12]
 800780a:	60b9      	str	r1, [r7, #8]
 800780c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	61fb      	str	r3, [r7, #28]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007816:	2300      	movs	r3, #0
 8007818:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	61fa      	str	r2, [r7, #28]
 8007820:	781b      	ldrb	r3, [r3, #0]
 8007822:	4619      	mov	r1, r3
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	1c5a      	adds	r2, r3, #1
 8007828:	61ba      	str	r2, [r7, #24]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	1acb      	subs	r3, r1, r3
 800782e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	3b01      	subs	r3, #1
 8007834:	607b      	str	r3, [r7, #4]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <mem_cmp+0x40>
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d0eb      	beq.n	800781a <mem_cmp+0x18>

	return r;
 8007842:	697b      	ldr	r3, [r7, #20]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3724      	adds	r7, #36	; 0x24
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800785a:	e002      	b.n	8007862 <chk_chr+0x12>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3301      	adds	r3, #1
 8007860:	607b      	str	r3, [r7, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d005      	beq.n	8007876 <chk_chr+0x26>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	461a      	mov	r2, r3
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	429a      	cmp	r2, r3
 8007874:	d1f2      	bne.n	800785c <chk_chr+0xc>
	return *str;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	781b      	ldrb	r3, [r3, #0]
}
 800787a:	4618      	mov	r0, r3
 800787c:	370c      	adds	r7, #12
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
	...

08007888 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007892:	2300      	movs	r3, #0
 8007894:	60bb      	str	r3, [r7, #8]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	e029      	b.n	80078f0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800789c:	4a27      	ldr	r2, [pc, #156]	; (800793c <chk_lock+0xb4>)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	011b      	lsls	r3, r3, #4
 80078a2:	4413      	add	r3, r2
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d01d      	beq.n	80078e6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80078aa:	4a24      	ldr	r2, [pc, #144]	; (800793c <chk_lock+0xb4>)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	011b      	lsls	r3, r3, #4
 80078b0:	4413      	add	r3, r2
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d116      	bne.n	80078ea <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80078bc:	4a1f      	ldr	r2, [pc, #124]	; (800793c <chk_lock+0xb4>)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	011b      	lsls	r3, r3, #4
 80078c2:	4413      	add	r3, r2
 80078c4:	3304      	adds	r3, #4
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d10c      	bne.n	80078ea <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80078d0:	4a1a      	ldr	r2, [pc, #104]	; (800793c <chk_lock+0xb4>)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	011b      	lsls	r3, r3, #4
 80078d6:	4413      	add	r3, r2
 80078d8:	3308      	adds	r3, #8
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d102      	bne.n	80078ea <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80078e4:	e007      	b.n	80078f6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80078e6:	2301      	movs	r3, #1
 80078e8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	3301      	adds	r3, #1
 80078ee:	60fb      	str	r3, [r7, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d9d2      	bls.n	800789c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d109      	bne.n	8007910 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d102      	bne.n	8007908 <chk_lock+0x80>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d101      	bne.n	800790c <chk_lock+0x84>
 8007908:	2300      	movs	r3, #0
 800790a:	e010      	b.n	800792e <chk_lock+0xa6>
 800790c:	2312      	movs	r3, #18
 800790e:	e00e      	b.n	800792e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d108      	bne.n	8007928 <chk_lock+0xa0>
 8007916:	4a09      	ldr	r2, [pc, #36]	; (800793c <chk_lock+0xb4>)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	011b      	lsls	r3, r3, #4
 800791c:	4413      	add	r3, r2
 800791e:	330c      	adds	r3, #12
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007926:	d101      	bne.n	800792c <chk_lock+0xa4>
 8007928:	2310      	movs	r3, #16
 800792a:	e000      	b.n	800792e <chk_lock+0xa6>
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	20000098 	.word	0x20000098

08007940 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007946:	2300      	movs	r3, #0
 8007948:	607b      	str	r3, [r7, #4]
 800794a:	e002      	b.n	8007952 <enq_lock+0x12>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	3301      	adds	r3, #1
 8007950:	607b      	str	r3, [r7, #4]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d806      	bhi.n	8007966 <enq_lock+0x26>
 8007958:	4a09      	ldr	r2, [pc, #36]	; (8007980 <enq_lock+0x40>)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	011b      	lsls	r3, r3, #4
 800795e:	4413      	add	r3, r2
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1f2      	bne.n	800794c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b02      	cmp	r3, #2
 800796a:	bf14      	ite	ne
 800796c:	2301      	movne	r3, #1
 800796e:	2300      	moveq	r3, #0
 8007970:	b2db      	uxtb	r3, r3
}
 8007972:	4618      	mov	r0, r3
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	20000098 	.word	0x20000098

08007984 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800798e:	2300      	movs	r3, #0
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	e01f      	b.n	80079d4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007994:	4a41      	ldr	r2, [pc, #260]	; (8007a9c <inc_lock+0x118>)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	011b      	lsls	r3, r3, #4
 800799a:	4413      	add	r3, r2
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d113      	bne.n	80079ce <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80079a6:	4a3d      	ldr	r2, [pc, #244]	; (8007a9c <inc_lock+0x118>)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	4413      	add	r3, r2
 80079ae:	3304      	adds	r3, #4
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d109      	bne.n	80079ce <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80079ba:	4a38      	ldr	r2, [pc, #224]	; (8007a9c <inc_lock+0x118>)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	011b      	lsls	r3, r3, #4
 80079c0:	4413      	add	r3, r2
 80079c2:	3308      	adds	r3, #8
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d006      	beq.n	80079dc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	3301      	adds	r3, #1
 80079d2:	60fb      	str	r3, [r7, #12]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d9dc      	bls.n	8007994 <inc_lock+0x10>
 80079da:	e000      	b.n	80079de <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80079dc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b02      	cmp	r3, #2
 80079e2:	d132      	bne.n	8007a4a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80079e4:	2300      	movs	r3, #0
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	e002      	b.n	80079f0 <inc_lock+0x6c>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	3301      	adds	r3, #1
 80079ee:	60fb      	str	r3, [r7, #12]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d806      	bhi.n	8007a04 <inc_lock+0x80>
 80079f6:	4a29      	ldr	r2, [pc, #164]	; (8007a9c <inc_lock+0x118>)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	011b      	lsls	r3, r3, #4
 80079fc:	4413      	add	r3, r2
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d1f2      	bne.n	80079ea <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d101      	bne.n	8007a0e <inc_lock+0x8a>
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	e040      	b.n	8007a90 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	4922      	ldr	r1, [pc, #136]	; (8007a9c <inc_lock+0x118>)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	440b      	add	r3, r1
 8007a1a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	689a      	ldr	r2, [r3, #8]
 8007a20:	491e      	ldr	r1, [pc, #120]	; (8007a9c <inc_lock+0x118>)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	011b      	lsls	r3, r3, #4
 8007a26:	440b      	add	r3, r1
 8007a28:	3304      	adds	r3, #4
 8007a2a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	695a      	ldr	r2, [r3, #20]
 8007a30:	491a      	ldr	r1, [pc, #104]	; (8007a9c <inc_lock+0x118>)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	440b      	add	r3, r1
 8007a38:	3308      	adds	r3, #8
 8007a3a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007a3c:	4a17      	ldr	r2, [pc, #92]	; (8007a9c <inc_lock+0x118>)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	011b      	lsls	r3, r3, #4
 8007a42:	4413      	add	r3, r2
 8007a44:	330c      	adds	r3, #12
 8007a46:	2200      	movs	r2, #0
 8007a48:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d009      	beq.n	8007a64 <inc_lock+0xe0>
 8007a50:	4a12      	ldr	r2, [pc, #72]	; (8007a9c <inc_lock+0x118>)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	4413      	add	r3, r2
 8007a58:	330c      	adds	r3, #12
 8007a5a:	881b      	ldrh	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d001      	beq.n	8007a64 <inc_lock+0xe0>
 8007a60:	2300      	movs	r3, #0
 8007a62:	e015      	b.n	8007a90 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d108      	bne.n	8007a7c <inc_lock+0xf8>
 8007a6a:	4a0c      	ldr	r2, [pc, #48]	; (8007a9c <inc_lock+0x118>)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	4413      	add	r3, r2
 8007a72:	330c      	adds	r3, #12
 8007a74:	881b      	ldrh	r3, [r3, #0]
 8007a76:	3301      	adds	r3, #1
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	e001      	b.n	8007a80 <inc_lock+0xfc>
 8007a7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a80:	4906      	ldr	r1, [pc, #24]	; (8007a9c <inc_lock+0x118>)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	011b      	lsls	r3, r3, #4
 8007a86:	440b      	add	r3, r1
 8007a88:	330c      	adds	r3, #12
 8007a8a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	3301      	adds	r3, #1
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3714      	adds	r7, #20
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	20000098 	.word	0x20000098

08007aa0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b085      	sub	sp, #20
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	e010      	b.n	8007ad0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007aae:	4a0d      	ldr	r2, [pc, #52]	; (8007ae4 <clear_lock+0x44>)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	4413      	add	r3, r2
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d105      	bne.n	8007aca <clear_lock+0x2a>
 8007abe:	4a09      	ldr	r2, [pc, #36]	; (8007ae4 <clear_lock+0x44>)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	011b      	lsls	r3, r3, #4
 8007ac4:	4413      	add	r3, r2
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	3301      	adds	r3, #1
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d9eb      	bls.n	8007aae <clear_lock+0xe>
	}
}
 8007ad6:	bf00      	nop
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	20000098 	.word	0x20000098

08007ae8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007af0:	2300      	movs	r3, #0
 8007af2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	78db      	ldrb	r3, [r3, #3]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d034      	beq.n	8007b66 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b00:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	7858      	ldrb	r0, [r3, #1]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	f7ff fd7c 	bl	800760c <disk_write>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d002      	beq.n	8007b20 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	73fb      	strb	r3, [r7, #15]
 8007b1e:	e022      	b.n	8007b66 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2a:	697a      	ldr	r2, [r7, #20]
 8007b2c:	1ad2      	subs	r2, r2, r3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	69db      	ldr	r3, [r3, #28]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d217      	bcs.n	8007b66 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	789b      	ldrb	r3, [r3, #2]
 8007b3a:	613b      	str	r3, [r7, #16]
 8007b3c:	e010      	b.n	8007b60 <sync_window+0x78>
					wsect += fs->fsize;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	69db      	ldr	r3, [r3, #28]
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	4413      	add	r3, r2
 8007b46:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	7858      	ldrb	r0, [r3, #1]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007b52:	2301      	movs	r3, #1
 8007b54:	697a      	ldr	r2, [r7, #20]
 8007b56:	f7ff fd59 	bl	800760c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	613b      	str	r3, [r7, #16]
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d8eb      	bhi.n	8007b3e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3718      	adds	r7, #24
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d01b      	beq.n	8007bc0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f7ff ffad 	bl	8007ae8 <sync_window>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007b92:	7bfb      	ldrb	r3, [r7, #15]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d113      	bne.n	8007bc0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	7858      	ldrb	r0, [r3, #1]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	683a      	ldr	r2, [r7, #0]
 8007ba6:	f7ff fd11 	bl	80075cc <disk_read>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d004      	beq.n	8007bba <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	683a      	ldr	r2, [r7, #0]
 8007bbe:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8007bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3710      	adds	r7, #16
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007bca:	b480      	push	{r7}
 8007bcc:	b083      	sub	sp, #12
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
 8007bd2:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	3b02      	subs	r3, #2
 8007bd8:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	1e9a      	subs	r2, r3, #2
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d801      	bhi.n	8007bea <clust2sect+0x20>
 8007be6:	2300      	movs	r3, #0
 8007be8:	e008      	b.n	8007bfc <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	895b      	ldrh	r3, [r3, #10]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	fb03 f202 	mul.w	r2, r3, r2
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfa:	4413      	add	r3, r2
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d904      	bls.n	8007c28 <get_fat+0x20>
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	699a      	ldr	r2, [r3, #24]
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d802      	bhi.n	8007c2e <get_fat+0x26>
		val = 1;	/* Internal error */
 8007c28:	2301      	movs	r3, #1
 8007c2a:	617b      	str	r3, [r7, #20]
 8007c2c:	e0b7      	b.n	8007d9e <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c32:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d05a      	beq.n	8007cf2 <get_fat+0xea>
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d07d      	beq.n	8007d3c <get_fat+0x134>
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	f040 80a2 	bne.w	8007d8a <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	60fb      	str	r3, [r7, #12]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	085b      	lsrs	r3, r3, #1
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	4413      	add	r3, r2
 8007c52:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	899b      	ldrh	r3, [r3, #12]
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c64:	4413      	add	r3, r2
 8007c66:	4619      	mov	r1, r3
 8007c68:	6938      	ldr	r0, [r7, #16]
 8007c6a:	f7ff ff81 	bl	8007b70 <move_window>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f040 808d 	bne.w	8007d90 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	1c5a      	adds	r2, r3, #1
 8007c7a:	60fa      	str	r2, [r7, #12]
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	8992      	ldrh	r2, [r2, #12]
 8007c80:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c84:	fb02 f201 	mul.w	r2, r2, r1
 8007c88:	1a9b      	subs	r3, r3, r2
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007c92:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	899b      	ldrh	r3, [r3, #12]
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ca4:	4413      	add	r3, r2
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	6938      	ldr	r0, [r7, #16]
 8007caa:	f7ff ff61 	bl	8007b70 <move_window>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d16f      	bne.n	8007d94 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	899b      	ldrh	r3, [r3, #12]
 8007cb8:	461a      	mov	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cc0:	fb02 f201 	mul.w	r2, r2, r1
 8007cc4:	1a9b      	subs	r3, r3, r2
 8007cc6:	693a      	ldr	r2, [r7, #16]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007cce:	021b      	lsls	r3, r3, #8
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	f003 0301 	and.w	r3, r3, #1
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d002      	beq.n	8007ce8 <get_fat+0xe0>
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	091b      	lsrs	r3, r3, #4
 8007ce6:	e002      	b.n	8007cee <get_fat+0xe6>
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cee:	617b      	str	r3, [r7, #20]
			break;
 8007cf0:	e055      	b.n	8007d9e <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	899b      	ldrh	r3, [r3, #12]
 8007cfa:	085b      	lsrs	r3, r3, #1
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	4619      	mov	r1, r3
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d06:	4413      	add	r3, r2
 8007d08:	4619      	mov	r1, r3
 8007d0a:	6938      	ldr	r0, [r7, #16]
 8007d0c:	f7ff ff30 	bl	8007b70 <move_window>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d140      	bne.n	8007d98 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	005b      	lsls	r3, r3, #1
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	8992      	ldrh	r2, [r2, #12]
 8007d24:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d28:	fb02 f200 	mul.w	r2, r2, r0
 8007d2c:	1a9b      	subs	r3, r3, r2
 8007d2e:	440b      	add	r3, r1
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff fca9 	bl	8007688 <ld_word>
 8007d36:	4603      	mov	r3, r0
 8007d38:	617b      	str	r3, [r7, #20]
			break;
 8007d3a:	e030      	b.n	8007d9e <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	899b      	ldrh	r3, [r3, #12]
 8007d44:	089b      	lsrs	r3, r3, #2
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	4619      	mov	r1, r3
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d50:	4413      	add	r3, r2
 8007d52:	4619      	mov	r1, r3
 8007d54:	6938      	ldr	r0, [r7, #16]
 8007d56:	f7ff ff0b 	bl	8007b70 <move_window>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d11d      	bne.n	8007d9c <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	8992      	ldrh	r2, [r2, #12]
 8007d6e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d72:	fb02 f200 	mul.w	r2, r2, r0
 8007d76:	1a9b      	subs	r3, r3, r2
 8007d78:	440b      	add	r3, r1
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7ff fc9c 	bl	80076b8 <ld_dword>
 8007d80:	4603      	mov	r3, r0
 8007d82:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007d86:	617b      	str	r3, [r7, #20]
			break;
 8007d88:	e009      	b.n	8007d9e <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	617b      	str	r3, [r7, #20]
 8007d8e:	e006      	b.n	8007d9e <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007d90:	bf00      	nop
 8007d92:	e004      	b.n	8007d9e <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007d94:	bf00      	nop
 8007d96:	e002      	b.n	8007d9e <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007d98:	bf00      	nop
 8007d9a:	e000      	b.n	8007d9e <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007d9c:	bf00      	nop
		}
	}

	return val;
 8007d9e:	697b      	ldr	r3, [r7, #20]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3718      	adds	r7, #24
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007da8:	b590      	push	{r4, r7, lr}
 8007daa:	b089      	sub	sp, #36	; 0x24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007db4:	2302      	movs	r3, #2
 8007db6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	f240 8106 	bls.w	8007fcc <put_fat+0x224>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	699a      	ldr	r2, [r3, #24]
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	f240 8100 	bls.w	8007fcc <put_fat+0x224>
		switch (fs->fs_type) {
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	f000 8088 	beq.w	8007ee6 <put_fat+0x13e>
 8007dd6:	2b03      	cmp	r3, #3
 8007dd8:	f000 80b0 	beq.w	8007f3c <put_fat+0x194>
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	f040 80f5 	bne.w	8007fcc <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	61bb      	str	r3, [r7, #24]
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	085b      	lsrs	r3, r3, #1
 8007dea:	69ba      	ldr	r2, [r7, #24]
 8007dec:	4413      	add	r3, r2
 8007dee:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	899b      	ldrh	r3, [r3, #12]
 8007df8:	4619      	mov	r1, r3
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e00:	4413      	add	r3, r2
 8007e02:	4619      	mov	r1, r3
 8007e04:	68f8      	ldr	r0, [r7, #12]
 8007e06:	f7ff feb3 	bl	8007b70 <move_window>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e0e:	7ffb      	ldrb	r3, [r7, #31]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f040 80d4 	bne.w	8007fbe <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e1c:	69bb      	ldr	r3, [r7, #24]
 8007e1e:	1c5a      	adds	r2, r3, #1
 8007e20:	61ba      	str	r2, [r7, #24]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	8992      	ldrh	r2, [r2, #12]
 8007e26:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e2a:	fb02 f200 	mul.w	r2, r2, r0
 8007e2e:	1a9b      	subs	r3, r3, r2
 8007e30:	440b      	add	r3, r1
 8007e32:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00d      	beq.n	8007e5a <put_fat+0xb2>
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	b25b      	sxtb	r3, r3
 8007e44:	f003 030f 	and.w	r3, r3, #15
 8007e48:	b25a      	sxtb	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	b25b      	sxtb	r3, r3
 8007e52:	4313      	orrs	r3, r2
 8007e54:	b25b      	sxtb	r3, r3
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	e001      	b.n	8007e5e <put_fat+0xb6>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2201      	movs	r2, #1
 8007e66:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	899b      	ldrh	r3, [r3, #12]
 8007e70:	4619      	mov	r1, r3
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e78:	4413      	add	r3, r2
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f7ff fe77 	bl	8007b70 <move_window>
 8007e82:	4603      	mov	r3, r0
 8007e84:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e86:	7ffb      	ldrb	r3, [r7, #31]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f040 809a 	bne.w	8007fc2 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	899b      	ldrh	r3, [r3, #12]
 8007e98:	461a      	mov	r2, r3
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ea0:	fb02 f200 	mul.w	r2, r2, r0
 8007ea4:	1a9b      	subs	r3, r3, r2
 8007ea6:	440b      	add	r3, r1
 8007ea8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	f003 0301 	and.w	r3, r3, #1
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d003      	beq.n	8007ebc <put_fat+0x114>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	091b      	lsrs	r3, r3, #4
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	e00e      	b.n	8007eda <put_fat+0x132>
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	b25b      	sxtb	r3, r3
 8007ec2:	f023 030f 	bic.w	r3, r3, #15
 8007ec6:	b25a      	sxtb	r2, r3
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	0a1b      	lsrs	r3, r3, #8
 8007ecc:	b25b      	sxtb	r3, r3
 8007ece:	f003 030f 	and.w	r3, r3, #15
 8007ed2:	b25b      	sxtb	r3, r3
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	b25b      	sxtb	r3, r3
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	70da      	strb	r2, [r3, #3]
			break;
 8007ee4:	e072      	b.n	8007fcc <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	899b      	ldrh	r3, [r3, #12]
 8007eee:	085b      	lsrs	r3, r3, #1
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8007efa:	4413      	add	r3, r2
 8007efc:	4619      	mov	r1, r3
 8007efe:	68f8      	ldr	r0, [r7, #12]
 8007f00:	f7ff fe36 	bl	8007b70 <move_window>
 8007f04:	4603      	mov	r3, r0
 8007f06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f08:	7ffb      	ldrb	r3, [r7, #31]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d15b      	bne.n	8007fc6 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	68fa      	ldr	r2, [r7, #12]
 8007f1a:	8992      	ldrh	r2, [r2, #12]
 8007f1c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f20:	fb02 f200 	mul.w	r2, r2, r0
 8007f24:	1a9b      	subs	r3, r3, r2
 8007f26:	440b      	add	r3, r1
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	b292      	uxth	r2, r2
 8007f2c:	4611      	mov	r1, r2
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f7ff fbe5 	bl	80076fe <st_word>
			fs->wflag = 1;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2201      	movs	r2, #1
 8007f38:	70da      	strb	r2, [r3, #3]
			break;
 8007f3a:	e047      	b.n	8007fcc <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	899b      	ldrh	r3, [r3, #12]
 8007f44:	089b      	lsrs	r3, r3, #2
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	4619      	mov	r1, r3
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f50:	4413      	add	r3, r2
 8007f52:	4619      	mov	r1, r3
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f7ff fe0b 	bl	8007b70 <move_window>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f5e:	7ffb      	ldrb	r3, [r7, #31]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d132      	bne.n	8007fca <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	8992      	ldrh	r2, [r2, #12]
 8007f78:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f7c:	fb02 f200 	mul.w	r2, r2, r0
 8007f80:	1a9b      	subs	r3, r3, r2
 8007f82:	440b      	add	r3, r1
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7ff fb97 	bl	80076b8 <ld_dword>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007f90:	4323      	orrs	r3, r4
 8007f92:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	8992      	ldrh	r2, [r2, #12]
 8007fa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8007fa6:	fb02 f200 	mul.w	r2, r2, r0
 8007faa:	1a9b      	subs	r3, r3, r2
 8007fac:	440b      	add	r3, r1
 8007fae:	6879      	ldr	r1, [r7, #4]
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f7ff fbbf 	bl	8007734 <st_dword>
			fs->wflag = 1;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	70da      	strb	r2, [r3, #3]
			break;
 8007fbc:	e006      	b.n	8007fcc <put_fat+0x224>
			if (res != FR_OK) break;
 8007fbe:	bf00      	nop
 8007fc0:	e004      	b.n	8007fcc <put_fat+0x224>
			if (res != FR_OK) break;
 8007fc2:	bf00      	nop
 8007fc4:	e002      	b.n	8007fcc <put_fat+0x224>
			if (res != FR_OK) break;
 8007fc6:	bf00      	nop
 8007fc8:	e000      	b.n	8007fcc <put_fat+0x224>
			if (res != FR_OK) break;
 8007fca:	bf00      	nop
		}
	}
	return res;
 8007fcc:	7ffb      	ldrb	r3, [r7, #31]
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3724      	adds	r7, #36	; 0x24
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd90      	pop	{r4, r7, pc}

08007fd6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	b088      	sub	sp, #32
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	60f8      	str	r0, [r7, #12]
 8007fde:	60b9      	str	r1, [r7, #8]
 8007fe0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d904      	bls.n	8007ffc <remove_chain+0x26>
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	699a      	ldr	r2, [r3, #24]
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d801      	bhi.n	8008000 <remove_chain+0x2a>
 8007ffc:	2302      	movs	r3, #2
 8007ffe:	e04b      	b.n	8008098 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00c      	beq.n	8008020 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008006:	f04f 32ff 	mov.w	r2, #4294967295
 800800a:	6879      	ldr	r1, [r7, #4]
 800800c:	69b8      	ldr	r0, [r7, #24]
 800800e:	f7ff fecb 	bl	8007da8 <put_fat>
 8008012:	4603      	mov	r3, r0
 8008014:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008016:	7ffb      	ldrb	r3, [r7, #31]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d001      	beq.n	8008020 <remove_chain+0x4a>
 800801c:	7ffb      	ldrb	r3, [r7, #31]
 800801e:	e03b      	b.n	8008098 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008020:	68b9      	ldr	r1, [r7, #8]
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f7ff fdf0 	bl	8007c08 <get_fat>
 8008028:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d031      	beq.n	8008094 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	2b01      	cmp	r3, #1
 8008034:	d101      	bne.n	800803a <remove_chain+0x64>
 8008036:	2302      	movs	r3, #2
 8008038:	e02e      	b.n	8008098 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008040:	d101      	bne.n	8008046 <remove_chain+0x70>
 8008042:	2301      	movs	r3, #1
 8008044:	e028      	b.n	8008098 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008046:	2200      	movs	r2, #0
 8008048:	68b9      	ldr	r1, [r7, #8]
 800804a:	69b8      	ldr	r0, [r7, #24]
 800804c:	f7ff feac 	bl	8007da8 <put_fat>
 8008050:	4603      	mov	r3, r0
 8008052:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008054:	7ffb      	ldrb	r3, [r7, #31]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <remove_chain+0x88>
 800805a:	7ffb      	ldrb	r3, [r7, #31]
 800805c:	e01c      	b.n	8008098 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	695a      	ldr	r2, [r3, #20]
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	3b02      	subs	r3, #2
 8008068:	429a      	cmp	r2, r3
 800806a:	d20b      	bcs.n	8008084 <remove_chain+0xae>
			fs->free_clst++;
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	695b      	ldr	r3, [r3, #20]
 8008070:	1c5a      	adds	r2, r3, #1
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	791b      	ldrb	r3, [r3, #4]
 800807a:	f043 0301 	orr.w	r3, r3, #1
 800807e:	b2da      	uxtb	r2, r3
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	699a      	ldr	r2, [r3, #24]
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	429a      	cmp	r2, r3
 8008090:	d8c6      	bhi.n	8008020 <remove_chain+0x4a>
 8008092:	e000      	b.n	8008096 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008094:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3720      	adds	r7, #32
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b088      	sub	sp, #32
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10d      	bne.n	80080d2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d004      	beq.n	80080cc <create_chain+0x2c>
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	699a      	ldr	r2, [r3, #24]
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d81b      	bhi.n	8008104 <create_chain+0x64>
 80080cc:	2301      	movs	r3, #1
 80080ce:	61bb      	str	r3, [r7, #24]
 80080d0:	e018      	b.n	8008104 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7ff fd97 	bl	8007c08 <get_fat>
 80080da:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d801      	bhi.n	80080e6 <create_chain+0x46>
 80080e2:	2301      	movs	r3, #1
 80080e4:	e070      	b.n	80081c8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ec:	d101      	bne.n	80080f2 <create_chain+0x52>
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	e06a      	b.n	80081c8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	699a      	ldr	r2, [r3, #24]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d901      	bls.n	8008100 <create_chain+0x60>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	e063      	b.n	80081c8 <create_chain+0x128>
		scl = clst;
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	3301      	adds	r3, #1
 800810c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	699a      	ldr	r2, [r3, #24]
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	429a      	cmp	r2, r3
 8008116:	d807      	bhi.n	8008128 <create_chain+0x88>
				ncl = 2;
 8008118:	2302      	movs	r3, #2
 800811a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800811c:	69fa      	ldr	r2, [r7, #28]
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	429a      	cmp	r2, r3
 8008122:	d901      	bls.n	8008128 <create_chain+0x88>
 8008124:	2300      	movs	r3, #0
 8008126:	e04f      	b.n	80081c8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008128:	69f9      	ldr	r1, [r7, #28]
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f7ff fd6c 	bl	8007c08 <get_fat>
 8008130:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00e      	beq.n	8008156 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2b01      	cmp	r3, #1
 800813c:	d003      	beq.n	8008146 <create_chain+0xa6>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008144:	d101      	bne.n	800814a <create_chain+0xaa>
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	e03e      	b.n	80081c8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800814a:	69fa      	ldr	r2, [r7, #28]
 800814c:	69bb      	ldr	r3, [r7, #24]
 800814e:	429a      	cmp	r2, r3
 8008150:	d1da      	bne.n	8008108 <create_chain+0x68>
 8008152:	2300      	movs	r3, #0
 8008154:	e038      	b.n	80081c8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008156:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008158:	f04f 32ff 	mov.w	r2, #4294967295
 800815c:	69f9      	ldr	r1, [r7, #28]
 800815e:	6938      	ldr	r0, [r7, #16]
 8008160:	f7ff fe22 	bl	8007da8 <put_fat>
 8008164:	4603      	mov	r3, r0
 8008166:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008168:	7dfb      	ldrb	r3, [r7, #23]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d109      	bne.n	8008182 <create_chain+0xe2>
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d006      	beq.n	8008182 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008174:	69fa      	ldr	r2, [r7, #28]
 8008176:	6839      	ldr	r1, [r7, #0]
 8008178:	6938      	ldr	r0, [r7, #16]
 800817a:	f7ff fe15 	bl	8007da8 <put_fat>
 800817e:	4603      	mov	r3, r0
 8008180:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008182:	7dfb      	ldrb	r3, [r7, #23]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d116      	bne.n	80081b6 <create_chain+0x116>
		fs->last_clst = ncl;
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	69fa      	ldr	r2, [r7, #28]
 800818c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	695a      	ldr	r2, [r3, #20]
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	3b02      	subs	r3, #2
 8008198:	429a      	cmp	r2, r3
 800819a:	d804      	bhi.n	80081a6 <create_chain+0x106>
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	695b      	ldr	r3, [r3, #20]
 80081a0:	1e5a      	subs	r2, r3, #1
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	791b      	ldrb	r3, [r3, #4]
 80081aa:	f043 0301 	orr.w	r3, r3, #1
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	711a      	strb	r2, [r3, #4]
 80081b4:	e007      	b.n	80081c6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80081b6:	7dfb      	ldrb	r3, [r7, #23]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d102      	bne.n	80081c2 <create_chain+0x122>
 80081bc:	f04f 33ff 	mov.w	r3, #4294967295
 80081c0:	e000      	b.n	80081c4 <create_chain+0x124>
 80081c2:	2301      	movs	r3, #1
 80081c4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80081c6:	69fb      	ldr	r3, [r7, #28]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3720      	adds	r7, #32
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b086      	sub	sp, #24
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081e6:	d204      	bcs.n	80081f2 <dir_sdi+0x22>
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	f003 031f 	and.w	r3, r3, #31
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d001      	beq.n	80081f6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80081f2:	2302      	movs	r3, #2
 80081f4:	e071      	b.n	80082da <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d106      	bne.n	8008216 <dir_sdi+0x46>
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	2b02      	cmp	r3, #2
 800820e:	d902      	bls.n	8008216 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008214:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10c      	bne.n	8008236 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	095b      	lsrs	r3, r3, #5
 8008220:	693a      	ldr	r2, [r7, #16]
 8008222:	8912      	ldrh	r2, [r2, #8]
 8008224:	4293      	cmp	r3, r2
 8008226:	d301      	bcc.n	800822c <dir_sdi+0x5c>
 8008228:	2302      	movs	r3, #2
 800822a:	e056      	b.n	80082da <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	61da      	str	r2, [r3, #28]
 8008234:	e02d      	b.n	8008292 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	895b      	ldrh	r3, [r3, #10]
 800823a:	461a      	mov	r2, r3
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	899b      	ldrh	r3, [r3, #12]
 8008240:	fb03 f302 	mul.w	r3, r3, r2
 8008244:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008246:	e019      	b.n	800827c <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6979      	ldr	r1, [r7, #20]
 800824c:	4618      	mov	r0, r3
 800824e:	f7ff fcdb 	bl	8007c08 <get_fat>
 8008252:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800825a:	d101      	bne.n	8008260 <dir_sdi+0x90>
 800825c:	2301      	movs	r3, #1
 800825e:	e03c      	b.n	80082da <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	2b01      	cmp	r3, #1
 8008264:	d904      	bls.n	8008270 <dir_sdi+0xa0>
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	699a      	ldr	r2, [r3, #24]
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	429a      	cmp	r2, r3
 800826e:	d801      	bhi.n	8008274 <dir_sdi+0xa4>
 8008270:	2302      	movs	r3, #2
 8008272:	e032      	b.n	80082da <dir_sdi+0x10a>
			ofs -= csz;
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	1ad3      	subs	r3, r2, r3
 800827a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800827c:	683a      	ldr	r2, [r7, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	429a      	cmp	r2, r3
 8008282:	d2e1      	bcs.n	8008248 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008284:	6979      	ldr	r1, [r7, #20]
 8008286:	6938      	ldr	r0, [r7, #16]
 8008288:	f7ff fc9f 	bl	8007bca <clust2sect>
 800828c:	4602      	mov	r2, r0
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	697a      	ldr	r2, [r7, #20]
 8008296:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	69db      	ldr	r3, [r3, #28]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d101      	bne.n	80082a4 <dir_sdi+0xd4>
 80082a0:	2302      	movs	r3, #2
 80082a2:	e01a      	b.n	80082da <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	69da      	ldr	r2, [r3, #28]
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	899b      	ldrh	r3, [r3, #12]
 80082ac:	4619      	mov	r1, r3
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80082b4:	441a      	add	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	899b      	ldrh	r3, [r3, #12]
 80082c4:	461a      	mov	r2, r3
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	fbb3 f0f2 	udiv	r0, r3, r2
 80082cc:	fb02 f200 	mul.w	r2, r2, r0
 80082d0:	1a9b      	subs	r3, r3, r2
 80082d2:	18ca      	adds	r2, r1, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3718      	adds	r7, #24
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b086      	sub	sp, #24
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
 80082ea:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	3320      	adds	r3, #32
 80082f8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d003      	beq.n	800830a <dir_next+0x28>
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008308:	d301      	bcc.n	800830e <dir_next+0x2c>
 800830a:	2304      	movs	r3, #4
 800830c:	e0bb      	b.n	8008486 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	899b      	ldrh	r3, [r3, #12]
 8008312:	461a      	mov	r2, r3
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	fbb3 f1f2 	udiv	r1, r3, r2
 800831a:	fb02 f201 	mul.w	r2, r2, r1
 800831e:	1a9b      	subs	r3, r3, r2
 8008320:	2b00      	cmp	r3, #0
 8008322:	f040 809d 	bne.w	8008460 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	1c5a      	adds	r2, r3, #1
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d10b      	bne.n	8008350 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	095b      	lsrs	r3, r3, #5
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	8912      	ldrh	r2, [r2, #8]
 8008340:	4293      	cmp	r3, r2
 8008342:	f0c0 808d 	bcc.w	8008460 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2200      	movs	r2, #0
 800834a:	61da      	str	r2, [r3, #28]
 800834c:	2304      	movs	r3, #4
 800834e:	e09a      	b.n	8008486 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	899b      	ldrh	r3, [r3, #12]
 8008354:	461a      	mov	r2, r3
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	fbb3 f3f2 	udiv	r3, r3, r2
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	8952      	ldrh	r2, [r2, #10]
 8008360:	3a01      	subs	r2, #1
 8008362:	4013      	ands	r3, r2
 8008364:	2b00      	cmp	r3, #0
 8008366:	d17b      	bne.n	8008460 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	699b      	ldr	r3, [r3, #24]
 800836e:	4619      	mov	r1, r3
 8008370:	4610      	mov	r0, r2
 8008372:	f7ff fc49 	bl	8007c08 <get_fat>
 8008376:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	2b01      	cmp	r3, #1
 800837c:	d801      	bhi.n	8008382 <dir_next+0xa0>
 800837e:	2302      	movs	r3, #2
 8008380:	e081      	b.n	8008486 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008388:	d101      	bne.n	800838e <dir_next+0xac>
 800838a:	2301      	movs	r3, #1
 800838c:	e07b      	b.n	8008486 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	699a      	ldr	r2, [r3, #24]
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	429a      	cmp	r2, r3
 8008396:	d859      	bhi.n	800844c <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d104      	bne.n	80083a8 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	61da      	str	r2, [r3, #28]
 80083a4:	2304      	movs	r3, #4
 80083a6:	e06e      	b.n	8008486 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	4619      	mov	r1, r3
 80083b0:	4610      	mov	r0, r2
 80083b2:	f7ff fe75 	bl	80080a0 <create_chain>
 80083b6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d101      	bne.n	80083c2 <dir_next+0xe0>
 80083be:	2307      	movs	r3, #7
 80083c0:	e061      	b.n	8008486 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d101      	bne.n	80083cc <dir_next+0xea>
 80083c8:	2302      	movs	r3, #2
 80083ca:	e05c      	b.n	8008486 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d2:	d101      	bne.n	80083d8 <dir_next+0xf6>
 80083d4:	2301      	movs	r3, #1
 80083d6:	e056      	b.n	8008486 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f7ff fb85 	bl	8007ae8 <sync_window>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <dir_next+0x106>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e04e      	b.n	8008486 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	899b      	ldrh	r3, [r3, #12]
 80083f2:	461a      	mov	r2, r3
 80083f4:	2100      	movs	r1, #0
 80083f6:	f7ff f9ea 	bl	80077ce <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80083fa:	2300      	movs	r3, #0
 80083fc:	613b      	str	r3, [r7, #16]
 80083fe:	6979      	ldr	r1, [r7, #20]
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f7ff fbe2 	bl	8007bca <clust2sect>
 8008406:	4602      	mov	r2, r0
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	631a      	str	r2, [r3, #48]	; 0x30
 800840c:	e012      	b.n	8008434 <dir_next+0x152>
						fs->wflag = 1;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2201      	movs	r2, #1
 8008412:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008414:	68f8      	ldr	r0, [r7, #12]
 8008416:	f7ff fb67 	bl	8007ae8 <sync_window>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d001      	beq.n	8008424 <dir_next+0x142>
 8008420:	2301      	movs	r3, #1
 8008422:	e030      	b.n	8008486 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	3301      	adds	r3, #1
 8008428:	613b      	str	r3, [r7, #16]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842e:	1c5a      	adds	r2, r3, #1
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	631a      	str	r2, [r3, #48]	; 0x30
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	895b      	ldrh	r3, [r3, #10]
 8008438:	461a      	mov	r2, r3
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	429a      	cmp	r2, r3
 800843e:	d8e6      	bhi.n	800840e <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	1ad2      	subs	r2, r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008452:	6979      	ldr	r1, [r7, #20]
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f7ff fbb8 	bl	8007bca <clust2sect>
 800845a:	4602      	mov	r2, r0
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	899b      	ldrh	r3, [r3, #12]
 8008470:	461a      	mov	r2, r3
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	fbb3 f0f2 	udiv	r0, r3, r2
 8008478:	fb02 f200 	mul.w	r2, r2, r0
 800847c:	1a9b      	subs	r3, r3, r2
 800847e:	18ca      	adds	r2, r1, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3718      	adds	r7, #24
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	b086      	sub	sp, #24
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
 8008496:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800849e:	2100      	movs	r1, #0
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f7ff fe95 	bl	80081d0 <dir_sdi>
 80084a6:	4603      	mov	r3, r0
 80084a8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80084aa:	7dfb      	ldrb	r3, [r7, #23]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d12b      	bne.n	8008508 <dir_alloc+0x7a>
		n = 0;
 80084b0:	2300      	movs	r3, #0
 80084b2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	69db      	ldr	r3, [r3, #28]
 80084b8:	4619      	mov	r1, r3
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	f7ff fb58 	bl	8007b70 <move_window>
 80084c0:	4603      	mov	r3, r0
 80084c2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80084c4:	7dfb      	ldrb	r3, [r7, #23]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d11d      	bne.n	8008506 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2be5      	cmp	r3, #229	; 0xe5
 80084d2:	d004      	beq.n	80084de <dir_alloc+0x50>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d107      	bne.n	80084ee <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	3301      	adds	r3, #1
 80084e2:	613b      	str	r3, [r7, #16]
 80084e4:	693a      	ldr	r2, [r7, #16]
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d102      	bne.n	80084f2 <dir_alloc+0x64>
 80084ec:	e00c      	b.n	8008508 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80084ee:	2300      	movs	r3, #0
 80084f0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80084f2:	2101      	movs	r1, #1
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f7ff fef4 	bl	80082e2 <dir_next>
 80084fa:	4603      	mov	r3, r0
 80084fc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80084fe:	7dfb      	ldrb	r3, [r7, #23]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d0d7      	beq.n	80084b4 <dir_alloc+0x26>
 8008504:	e000      	b.n	8008508 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008506:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008508:	7dfb      	ldrb	r3, [r7, #23]
 800850a:	2b04      	cmp	r3, #4
 800850c:	d101      	bne.n	8008512 <dir_alloc+0x84>
 800850e:	2307      	movs	r3, #7
 8008510:	75fb      	strb	r3, [r7, #23]
	return res;
 8008512:	7dfb      	ldrb	r3, [r7, #23]
}
 8008514:	4618      	mov	r0, r3
 8008516:	3718      	adds	r7, #24
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	331a      	adds	r3, #26
 800852a:	4618      	mov	r0, r3
 800852c:	f7ff f8ac 	bl	8007688 <ld_word>
 8008530:	4603      	mov	r3, r0
 8008532:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	2b03      	cmp	r3, #3
 800853a:	d109      	bne.n	8008550 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	3314      	adds	r3, #20
 8008540:	4618      	mov	r0, r3
 8008542:	f7ff f8a1 	bl	8007688 <ld_word>
 8008546:	4603      	mov	r3, r0
 8008548:	041b      	lsls	r3, r3, #16
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	4313      	orrs	r3, r2
 800854e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008550:	68fb      	ldr	r3, [r7, #12]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b084      	sub	sp, #16
 800855e:	af00      	add	r7, sp, #0
 8008560:	60f8      	str	r0, [r7, #12]
 8008562:	60b9      	str	r1, [r7, #8]
 8008564:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	331a      	adds	r3, #26
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	b292      	uxth	r2, r2
 800856e:	4611      	mov	r1, r2
 8008570:	4618      	mov	r0, r3
 8008572:	f7ff f8c4 	bl	80076fe <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	2b03      	cmp	r3, #3
 800857c:	d109      	bne.n	8008592 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	f103 0214 	add.w	r2, r3, #20
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	0c1b      	lsrs	r3, r3, #16
 8008588:	b29b      	uxth	r3, r3
 800858a:	4619      	mov	r1, r3
 800858c:	4610      	mov	r0, r2
 800858e:	f7ff f8b6 	bl	80076fe <st_word>
	}
}
 8008592:	bf00      	nop
 8008594:	3710      	adds	r7, #16
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b086      	sub	sp, #24
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80085a8:	2100      	movs	r1, #0
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7ff fe10 	bl	80081d0 <dir_sdi>
 80085b0:	4603      	mov	r3, r0
 80085b2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80085b4:	7dfb      	ldrb	r3, [r7, #23]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d001      	beq.n	80085be <dir_find+0x24>
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
 80085bc:	e03e      	b.n	800863c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	69db      	ldr	r3, [r3, #28]
 80085c2:	4619      	mov	r1, r3
 80085c4:	6938      	ldr	r0, [r7, #16]
 80085c6:	f7ff fad3 	bl	8007b70 <move_window>
 80085ca:	4603      	mov	r3, r0
 80085cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80085ce:	7dfb      	ldrb	r3, [r7, #23]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d12f      	bne.n	8008634 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6a1b      	ldr	r3, [r3, #32]
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80085dc:	7bfb      	ldrb	r3, [r7, #15]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d102      	bne.n	80085e8 <dir_find+0x4e>
 80085e2:	2304      	movs	r3, #4
 80085e4:	75fb      	strb	r3, [r7, #23]
 80085e6:	e028      	b.n	800863a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	330b      	adds	r3, #11
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6a1b      	ldr	r3, [r3, #32]
 80085fe:	330b      	adds	r3, #11
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	f003 0308 	and.w	r3, r3, #8
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10a      	bne.n	8008620 <dir_find+0x86>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a18      	ldr	r0, [r3, #32]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	3324      	adds	r3, #36	; 0x24
 8008612:	220b      	movs	r2, #11
 8008614:	4619      	mov	r1, r3
 8008616:	f7ff f8f4 	bl	8007802 <mem_cmp>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d00b      	beq.n	8008638 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008620:	2100      	movs	r1, #0
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7ff fe5d 	bl	80082e2 <dir_next>
 8008628:	4603      	mov	r3, r0
 800862a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800862c:	7dfb      	ldrb	r3, [r7, #23]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0c5      	beq.n	80085be <dir_find+0x24>
 8008632:	e002      	b.n	800863a <dir_find+0xa0>
		if (res != FR_OK) break;
 8008634:	bf00      	nop
 8008636:	e000      	b.n	800863a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008638:	bf00      	nop

	return res;
 800863a:	7dfb      	ldrb	r3, [r7, #23]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008652:	2101      	movs	r1, #1
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f7ff ff1a 	bl	800848e <dir_alloc>
 800865a:	4603      	mov	r3, r0
 800865c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d11c      	bne.n	800869e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	69db      	ldr	r3, [r3, #28]
 8008668:	4619      	mov	r1, r3
 800866a:	68b8      	ldr	r0, [r7, #8]
 800866c:	f7ff fa80 	bl	8007b70 <move_window>
 8008670:	4603      	mov	r3, r0
 8008672:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008674:	7bfb      	ldrb	r3, [r7, #15]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d111      	bne.n	800869e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6a1b      	ldr	r3, [r3, #32]
 800867e:	2220      	movs	r2, #32
 8008680:	2100      	movs	r1, #0
 8008682:	4618      	mov	r0, r3
 8008684:	f7ff f8a3 	bl	80077ce <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a18      	ldr	r0, [r3, #32]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	3324      	adds	r3, #36	; 0x24
 8008690:	220b      	movs	r2, #11
 8008692:	4619      	mov	r1, r3
 8008694:	f7ff f87a 	bl	800778c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	2201      	movs	r2, #1
 800869c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800869e:	7bfb      	ldrb	r3, [r7, #15]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b088      	sub	sp, #32
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60fb      	str	r3, [r7, #12]
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	3324      	adds	r3, #36	; 0x24
 80086bc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80086be:	220b      	movs	r2, #11
 80086c0:	2120      	movs	r1, #32
 80086c2:	68b8      	ldr	r0, [r7, #8]
 80086c4:	f7ff f883 	bl	80077ce <mem_set>
	si = i = 0; ni = 8;
 80086c8:	2300      	movs	r3, #0
 80086ca:	613b      	str	r3, [r7, #16]
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	617b      	str	r3, [r7, #20]
 80086d0:	2308      	movs	r3, #8
 80086d2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	1c5a      	adds	r2, r3, #1
 80086d8:	617a      	str	r2, [r7, #20]
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	4413      	add	r3, r2
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80086e2:	7ffb      	ldrb	r3, [r7, #31]
 80086e4:	2b20      	cmp	r3, #32
 80086e6:	d94e      	bls.n	8008786 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80086e8:	7ffb      	ldrb	r3, [r7, #31]
 80086ea:	2b2f      	cmp	r3, #47	; 0x2f
 80086ec:	d006      	beq.n	80086fc <create_name+0x54>
 80086ee:	7ffb      	ldrb	r3, [r7, #31]
 80086f0:	2b5c      	cmp	r3, #92	; 0x5c
 80086f2:	d110      	bne.n	8008716 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80086f4:	e002      	b.n	80086fc <create_name+0x54>
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	3301      	adds	r3, #1
 80086fa:	617b      	str	r3, [r7, #20]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	4413      	add	r3, r2
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	2b2f      	cmp	r3, #47	; 0x2f
 8008706:	d0f6      	beq.n	80086f6 <create_name+0x4e>
 8008708:	68fa      	ldr	r2, [r7, #12]
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	4413      	add	r3, r2
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	2b5c      	cmp	r3, #92	; 0x5c
 8008712:	d0f0      	beq.n	80086f6 <create_name+0x4e>
			break;
 8008714:	e038      	b.n	8008788 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008716:	7ffb      	ldrb	r3, [r7, #31]
 8008718:	2b2e      	cmp	r3, #46	; 0x2e
 800871a:	d003      	beq.n	8008724 <create_name+0x7c>
 800871c:	693a      	ldr	r2, [r7, #16]
 800871e:	69bb      	ldr	r3, [r7, #24]
 8008720:	429a      	cmp	r2, r3
 8008722:	d30c      	bcc.n	800873e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	2b0b      	cmp	r3, #11
 8008728:	d002      	beq.n	8008730 <create_name+0x88>
 800872a:	7ffb      	ldrb	r3, [r7, #31]
 800872c:	2b2e      	cmp	r3, #46	; 0x2e
 800872e:	d001      	beq.n	8008734 <create_name+0x8c>
 8008730:	2306      	movs	r3, #6
 8008732:	e044      	b.n	80087be <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008734:	2308      	movs	r3, #8
 8008736:	613b      	str	r3, [r7, #16]
 8008738:	230b      	movs	r3, #11
 800873a:	61bb      	str	r3, [r7, #24]
			continue;
 800873c:	e022      	b.n	8008784 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800873e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008742:	2b00      	cmp	r3, #0
 8008744:	da04      	bge.n	8008750 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008746:	7ffb      	ldrb	r3, [r7, #31]
 8008748:	3b80      	subs	r3, #128	; 0x80
 800874a:	4a1f      	ldr	r2, [pc, #124]	; (80087c8 <create_name+0x120>)
 800874c:	5cd3      	ldrb	r3, [r2, r3]
 800874e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008750:	7ffb      	ldrb	r3, [r7, #31]
 8008752:	4619      	mov	r1, r3
 8008754:	481d      	ldr	r0, [pc, #116]	; (80087cc <create_name+0x124>)
 8008756:	f7ff f87b 	bl	8007850 <chk_chr>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d001      	beq.n	8008764 <create_name+0xbc>
 8008760:	2306      	movs	r3, #6
 8008762:	e02c      	b.n	80087be <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008764:	7ffb      	ldrb	r3, [r7, #31]
 8008766:	2b60      	cmp	r3, #96	; 0x60
 8008768:	d905      	bls.n	8008776 <create_name+0xce>
 800876a:	7ffb      	ldrb	r3, [r7, #31]
 800876c:	2b7a      	cmp	r3, #122	; 0x7a
 800876e:	d802      	bhi.n	8008776 <create_name+0xce>
 8008770:	7ffb      	ldrb	r3, [r7, #31]
 8008772:	3b20      	subs	r3, #32
 8008774:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	613a      	str	r2, [r7, #16]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	4413      	add	r3, r2
 8008780:	7ffa      	ldrb	r2, [r7, #31]
 8008782:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008784:	e7a6      	b.n	80086d4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008786:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	441a      	add	r2, r3
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d101      	bne.n	800879c <create_name+0xf4>
 8008798:	2306      	movs	r3, #6
 800879a:	e010      	b.n	80087be <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	2be5      	cmp	r3, #229	; 0xe5
 80087a2:	d102      	bne.n	80087aa <create_name+0x102>
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2205      	movs	r2, #5
 80087a8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	330b      	adds	r3, #11
 80087ae:	7ffa      	ldrb	r2, [r7, #31]
 80087b0:	2a20      	cmp	r2, #32
 80087b2:	d801      	bhi.n	80087b8 <create_name+0x110>
 80087b4:	2204      	movs	r2, #4
 80087b6:	e000      	b.n	80087ba <create_name+0x112>
 80087b8:	2200      	movs	r2, #0
 80087ba:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80087bc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3720      	adds	r7, #32
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	0800ca0c 	.word	0x0800ca0c
 80087cc:	0800c9a4 	.word	0x0800c9a4

080087d0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80087e4:	e002      	b.n	80087ec <follow_path+0x1c>
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	3301      	adds	r3, #1
 80087ea:	603b      	str	r3, [r7, #0]
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	2b2f      	cmp	r3, #47	; 0x2f
 80087f2:	d0f8      	beq.n	80087e6 <follow_path+0x16>
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	2b5c      	cmp	r3, #92	; 0x5c
 80087fa:	d0f4      	beq.n	80087e6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	2200      	movs	r2, #0
 8008800:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	2b1f      	cmp	r3, #31
 8008808:	d80a      	bhi.n	8008820 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2280      	movs	r2, #128	; 0x80
 800880e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008812:	2100      	movs	r1, #0
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f7ff fcdb 	bl	80081d0 <dir_sdi>
 800881a:	4603      	mov	r3, r0
 800881c:	75fb      	strb	r3, [r7, #23]
 800881e:	e048      	b.n	80088b2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008820:	463b      	mov	r3, r7
 8008822:	4619      	mov	r1, r3
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f7ff ff3f 	bl	80086a8 <create_name>
 800882a:	4603      	mov	r3, r0
 800882c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800882e:	7dfb      	ldrb	r3, [r7, #23]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d139      	bne.n	80088a8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f7ff feb0 	bl	800859a <dir_find>
 800883a:	4603      	mov	r3, r0
 800883c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008844:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008846:	7dfb      	ldrb	r3, [r7, #23]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00a      	beq.n	8008862 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800884c:	7dfb      	ldrb	r3, [r7, #23]
 800884e:	2b04      	cmp	r3, #4
 8008850:	d12c      	bne.n	80088ac <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008852:	7afb      	ldrb	r3, [r7, #11]
 8008854:	f003 0304 	and.w	r3, r3, #4
 8008858:	2b00      	cmp	r3, #0
 800885a:	d127      	bne.n	80088ac <follow_path+0xdc>
 800885c:	2305      	movs	r3, #5
 800885e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008860:	e024      	b.n	80088ac <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008862:	7afb      	ldrb	r3, [r7, #11]
 8008864:	f003 0304 	and.w	r3, r3, #4
 8008868:	2b00      	cmp	r3, #0
 800886a:	d121      	bne.n	80088b0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	799b      	ldrb	r3, [r3, #6]
 8008870:	f003 0310 	and.w	r3, r3, #16
 8008874:	2b00      	cmp	r3, #0
 8008876:	d102      	bne.n	800887e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008878:	2305      	movs	r3, #5
 800887a:	75fb      	strb	r3, [r7, #23]
 800887c:	e019      	b.n	80088b2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	695b      	ldr	r3, [r3, #20]
 8008888:	68fa      	ldr	r2, [r7, #12]
 800888a:	8992      	ldrh	r2, [r2, #12]
 800888c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008890:	fb02 f200 	mul.w	r2, r2, r0
 8008894:	1a9b      	subs	r3, r3, r2
 8008896:	440b      	add	r3, r1
 8008898:	4619      	mov	r1, r3
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f7ff fe3e 	bl	800851c <ld_clust>
 80088a0:	4602      	mov	r2, r0
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80088a6:	e7bb      	b.n	8008820 <follow_path+0x50>
			if (res != FR_OK) break;
 80088a8:	bf00      	nop
 80088aa:	e002      	b.n	80088b2 <follow_path+0xe2>
				break;
 80088ac:	bf00      	nop
 80088ae:	e000      	b.n	80088b2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80088b0:	bf00      	nop
			}
		}
	}

	return res;
 80088b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3718      	adds	r7, #24
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80088bc:	b480      	push	{r7}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80088c4:	f04f 33ff 	mov.w	r3, #4294967295
 80088c8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d031      	beq.n	8008936 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	617b      	str	r3, [r7, #20]
 80088d8:	e002      	b.n	80088e0 <get_ldnumber+0x24>
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	3301      	adds	r3, #1
 80088de:	617b      	str	r3, [r7, #20]
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	2b20      	cmp	r3, #32
 80088e6:	d903      	bls.n	80088f0 <get_ldnumber+0x34>
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	2b3a      	cmp	r3, #58	; 0x3a
 80088ee:	d1f4      	bne.n	80088da <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	2b3a      	cmp	r3, #58	; 0x3a
 80088f6:	d11c      	bne.n	8008932 <get_ldnumber+0x76>
			tp = *path;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	1c5a      	adds	r2, r3, #1
 8008902:	60fa      	str	r2, [r7, #12]
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	3b30      	subs	r3, #48	; 0x30
 8008908:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	2b09      	cmp	r3, #9
 800890e:	d80e      	bhi.n	800892e <get_ldnumber+0x72>
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	429a      	cmp	r2, r3
 8008916:	d10a      	bne.n	800892e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d107      	bne.n	800892e <get_ldnumber+0x72>
					vol = (int)i;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	3301      	adds	r3, #1
 8008926:	617b      	str	r3, [r7, #20]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	e002      	b.n	8008938 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008932:	2300      	movs	r3, #0
 8008934:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008936:	693b      	ldr	r3, [r7, #16]
}
 8008938:	4618      	mov	r0, r3
 800893a:	371c      	adds	r7, #28
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	70da      	strb	r2, [r3, #3]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f04f 32ff 	mov.w	r2, #4294967295
 800895a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800895c:	6839      	ldr	r1, [r7, #0]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7ff f906 	bl	8007b70 <move_window>
 8008964:	4603      	mov	r3, r0
 8008966:	2b00      	cmp	r3, #0
 8008968:	d001      	beq.n	800896e <check_fs+0x2a>
 800896a:	2304      	movs	r3, #4
 800896c:	e038      	b.n	80089e0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	3334      	adds	r3, #52	; 0x34
 8008972:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008976:	4618      	mov	r0, r3
 8008978:	f7fe fe86 	bl	8007688 <ld_word>
 800897c:	4603      	mov	r3, r0
 800897e:	461a      	mov	r2, r3
 8008980:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008984:	429a      	cmp	r2, r3
 8008986:	d001      	beq.n	800898c <check_fs+0x48>
 8008988:	2303      	movs	r3, #3
 800898a:	e029      	b.n	80089e0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008992:	2be9      	cmp	r3, #233	; 0xe9
 8008994:	d009      	beq.n	80089aa <check_fs+0x66>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800899c:	2beb      	cmp	r3, #235	; 0xeb
 800899e:	d11e      	bne.n	80089de <check_fs+0x9a>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80089a6:	2b90      	cmp	r3, #144	; 0x90
 80089a8:	d119      	bne.n	80089de <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	3334      	adds	r3, #52	; 0x34
 80089ae:	3336      	adds	r3, #54	; 0x36
 80089b0:	4618      	mov	r0, r3
 80089b2:	f7fe fe81 	bl	80076b8 <ld_dword>
 80089b6:	4603      	mov	r3, r0
 80089b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80089bc:	4a0a      	ldr	r2, [pc, #40]	; (80089e8 <check_fs+0xa4>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d101      	bne.n	80089c6 <check_fs+0x82>
 80089c2:	2300      	movs	r3, #0
 80089c4:	e00c      	b.n	80089e0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	3334      	adds	r3, #52	; 0x34
 80089ca:	3352      	adds	r3, #82	; 0x52
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7fe fe73 	bl	80076b8 <ld_dword>
 80089d2:	4602      	mov	r2, r0
 80089d4:	4b05      	ldr	r3, [pc, #20]	; (80089ec <check_fs+0xa8>)
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d101      	bne.n	80089de <check_fs+0x9a>
 80089da:	2300      	movs	r3, #0
 80089dc:	e000      	b.n	80089e0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80089de:	2302      	movs	r3, #2
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	00544146 	.word	0x00544146
 80089ec:	33544146 	.word	0x33544146

080089f0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b096      	sub	sp, #88	; 0x58
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	4613      	mov	r3, r2
 80089fc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	2200      	movs	r2, #0
 8008a02:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008a04:	68f8      	ldr	r0, [r7, #12]
 8008a06:	f7ff ff59 	bl	80088bc <get_ldnumber>
 8008a0a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	da01      	bge.n	8008a16 <find_volume+0x26>
 8008a12:	230b      	movs	r3, #11
 8008a14:	e265      	b.n	8008ee2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008a16:	4ab0      	ldr	r2, [pc, #704]	; (8008cd8 <find_volume+0x2e8>)
 8008a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a1e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d101      	bne.n	8008a2a <find_volume+0x3a>
 8008a26:	230c      	movs	r3, #12
 8008a28:	e25b      	b.n	8008ee2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a2e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008a30:	79fb      	ldrb	r3, [r7, #7]
 8008a32:	f023 0301 	bic.w	r3, r3, #1
 8008a36:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d01a      	beq.n	8008a76 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a42:	785b      	ldrb	r3, [r3, #1]
 8008a44:	4618      	mov	r0, r3
 8008a46:	f7fe fd81 	bl	800754c <disk_status>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008a50:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a54:	f003 0301 	and.w	r3, r3, #1
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10c      	bne.n	8008a76 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008a5c:	79fb      	ldrb	r3, [r7, #7]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d007      	beq.n	8008a72 <find_volume+0x82>
 8008a62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a66:	f003 0304 	and.w	r3, r3, #4
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d001      	beq.n	8008a72 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008a6e:	230a      	movs	r3, #10
 8008a70:	e237      	b.n	8008ee2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8008a72:	2300      	movs	r3, #0
 8008a74:	e235      	b.n	8008ee2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a78:	2200      	movs	r2, #0
 8008a7a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a7e:	b2da      	uxtb	r2, r3
 8008a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a82:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a86:	785b      	ldrb	r3, [r3, #1]
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7fe fd79 	bl	8007580 <disk_initialize>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008a94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a98:	f003 0301 	and.w	r3, r3, #1
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d001      	beq.n	8008aa4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008aa0:	2303      	movs	r3, #3
 8008aa2:	e21e      	b.n	8008ee2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008aa4:	79fb      	ldrb	r3, [r7, #7]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d007      	beq.n	8008aba <find_volume+0xca>
 8008aaa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008aae:	f003 0304 	and.w	r3, r3, #4
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d001      	beq.n	8008aba <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008ab6:	230a      	movs	r3, #10
 8008ab8:	e213      	b.n	8008ee2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008abc:	7858      	ldrb	r0, [r3, #1]
 8008abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac0:	330c      	adds	r3, #12
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	2102      	movs	r1, #2
 8008ac6:	f7fe fdc1 	bl	800764c <disk_ioctl>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d001      	beq.n	8008ad4 <find_volume+0xe4>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e206      	b.n	8008ee2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad6:	899b      	ldrh	r3, [r3, #12]
 8008ad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008adc:	d80d      	bhi.n	8008afa <find_volume+0x10a>
 8008ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae0:	899b      	ldrh	r3, [r3, #12]
 8008ae2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ae6:	d308      	bcc.n	8008afa <find_volume+0x10a>
 8008ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aea:	899b      	ldrh	r3, [r3, #12]
 8008aec:	461a      	mov	r2, r3
 8008aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af0:	899b      	ldrh	r3, [r3, #12]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	4013      	ands	r3, r2
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d001      	beq.n	8008afe <find_volume+0x10e>
 8008afa:	2301      	movs	r3, #1
 8008afc:	e1f1      	b.n	8008ee2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008afe:	2300      	movs	r3, #0
 8008b00:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008b02:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b06:	f7ff ff1d 	bl	8008944 <check_fs>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008b10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d14b      	bne.n	8008bb0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008b18:	2300      	movs	r3, #0
 8008b1a:	643b      	str	r3, [r7, #64]	; 0x40
 8008b1c:	e01f      	b.n	8008b5e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b20:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8008b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b26:	011b      	lsls	r3, r3, #4
 8008b28:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008b2c:	4413      	add	r3, r2
 8008b2e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b32:	3304      	adds	r3, #4
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d006      	beq.n	8008b48 <find_volume+0x158>
 8008b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b3c:	3308      	adds	r3, #8
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7fe fdba 	bl	80076b8 <ld_dword>
 8008b44:	4602      	mov	r2, r0
 8008b46:	e000      	b.n	8008b4a <find_volume+0x15a>
 8008b48:	2200      	movs	r2, #0
 8008b4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008b52:	440b      	add	r3, r1
 8008b54:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008b58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	643b      	str	r3, [r7, #64]	; 0x40
 8008b5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b60:	2b03      	cmp	r3, #3
 8008b62:	d9dc      	bls.n	8008b1e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008b64:	2300      	movs	r3, #0
 8008b66:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008b68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d002      	beq.n	8008b74 <find_volume+0x184>
 8008b6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b70:	3b01      	subs	r3, #1
 8008b72:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008b7c:	4413      	add	r3, r2
 8008b7e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008b82:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008b84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d005      	beq.n	8008b96 <find_volume+0x1a6>
 8008b8a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008b8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b8e:	f7ff fed9 	bl	8008944 <check_fs>
 8008b92:	4603      	mov	r3, r0
 8008b94:	e000      	b.n	8008b98 <find_volume+0x1a8>
 8008b96:	2303      	movs	r3, #3
 8008b98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008b9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d905      	bls.n	8008bb0 <find_volume+0x1c0>
 8008ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	643b      	str	r3, [r7, #64]	; 0x40
 8008baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bac:	2b03      	cmp	r3, #3
 8008bae:	d9e1      	bls.n	8008b74 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008bb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008bb4:	2b04      	cmp	r3, #4
 8008bb6:	d101      	bne.n	8008bbc <find_volume+0x1cc>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e192      	b.n	8008ee2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008bbc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d901      	bls.n	8008bc8 <find_volume+0x1d8>
 8008bc4:	230d      	movs	r3, #13
 8008bc6:	e18c      	b.n	8008ee2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bca:	3334      	adds	r3, #52	; 0x34
 8008bcc:	330b      	adds	r3, #11
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fe fd5a 	bl	8007688 <ld_word>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bda:	899b      	ldrh	r3, [r3, #12]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d001      	beq.n	8008be4 <find_volume+0x1f4>
 8008be0:	230d      	movs	r3, #13
 8008be2:	e17e      	b.n	8008ee2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be6:	3334      	adds	r3, #52	; 0x34
 8008be8:	3316      	adds	r3, #22
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fe fd4c 	bl	8007688 <ld_word>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008bf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d106      	bne.n	8008c08 <find_volume+0x218>
 8008bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfc:	3334      	adds	r3, #52	; 0x34
 8008bfe:	3324      	adds	r3, #36	; 0x24
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7fe fd59 	bl	80076b8 <ld_dword>
 8008c06:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c0c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c10:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c16:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c1a:	789b      	ldrb	r3, [r3, #2]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d005      	beq.n	8008c2c <find_volume+0x23c>
 8008c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c22:	789b      	ldrb	r3, [r3, #2]
 8008c24:	2b02      	cmp	r3, #2
 8008c26:	d001      	beq.n	8008c2c <find_volume+0x23c>
 8008c28:	230d      	movs	r3, #13
 8008c2a:	e15a      	b.n	8008ee2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c2e:	789b      	ldrb	r3, [r3, #2]
 8008c30:	461a      	mov	r2, r3
 8008c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c34:	fb02 f303 	mul.w	r3, r2, r3
 8008c38:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c44:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c48:	895b      	ldrh	r3, [r3, #10]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d008      	beq.n	8008c60 <find_volume+0x270>
 8008c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c50:	895b      	ldrh	r3, [r3, #10]
 8008c52:	461a      	mov	r2, r3
 8008c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c56:	895b      	ldrh	r3, [r3, #10]
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	4013      	ands	r3, r2
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d001      	beq.n	8008c64 <find_volume+0x274>
 8008c60:	230d      	movs	r3, #13
 8008c62:	e13e      	b.n	8008ee2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c66:	3334      	adds	r3, #52	; 0x34
 8008c68:	3311      	adds	r3, #17
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fe fd0c 	bl	8007688 <ld_word>
 8008c70:	4603      	mov	r3, r0
 8008c72:	461a      	mov	r2, r3
 8008c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c76:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c7a:	891b      	ldrh	r3, [r3, #8]
 8008c7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c7e:	8992      	ldrh	r2, [r2, #12]
 8008c80:	0952      	lsrs	r2, r2, #5
 8008c82:	b292      	uxth	r2, r2
 8008c84:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c88:	fb02 f201 	mul.w	r2, r2, r1
 8008c8c:	1a9b      	subs	r3, r3, r2
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d001      	beq.n	8008c98 <find_volume+0x2a8>
 8008c94:	230d      	movs	r3, #13
 8008c96:	e124      	b.n	8008ee2 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9a:	3334      	adds	r3, #52	; 0x34
 8008c9c:	3313      	adds	r3, #19
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7fe fcf2 	bl	8007688 <ld_word>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008ca8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d106      	bne.n	8008cbc <find_volume+0x2cc>
 8008cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cb0:	3334      	adds	r3, #52	; 0x34
 8008cb2:	3320      	adds	r3, #32
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f7fe fcff 	bl	80076b8 <ld_dword>
 8008cba:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cbe:	3334      	adds	r3, #52	; 0x34
 8008cc0:	330e      	adds	r3, #14
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7fe fce0 	bl	8007688 <ld_word>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008ccc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d104      	bne.n	8008cdc <find_volume+0x2ec>
 8008cd2:	230d      	movs	r3, #13
 8008cd4:	e105      	b.n	8008ee2 <find_volume+0x4f2>
 8008cd6:	bf00      	nop
 8008cd8:	20000090 	.word	0x20000090

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008cdc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008cde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ce0:	4413      	add	r3, r2
 8008ce2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ce4:	8911      	ldrh	r1, [r2, #8]
 8008ce6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ce8:	8992      	ldrh	r2, [r2, #12]
 8008cea:	0952      	lsrs	r2, r2, #5
 8008cec:	b292      	uxth	r2, r2
 8008cee:	fbb1 f2f2 	udiv	r2, r1, r2
 8008cf2:	b292      	uxth	r2, r2
 8008cf4:	4413      	add	r3, r2
 8008cf6:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008cf8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d201      	bcs.n	8008d04 <find_volume+0x314>
 8008d00:	230d      	movs	r3, #13
 8008d02:	e0ee      	b.n	8008ee2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008d04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d08:	1ad3      	subs	r3, r2, r3
 8008d0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d0c:	8952      	ldrh	r2, [r2, #10]
 8008d0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d12:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <find_volume+0x32e>
 8008d1a:	230d      	movs	r3, #13
 8008d1c:	e0e1      	b.n	8008ee2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d26:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d802      	bhi.n	8008d34 <find_volume+0x344>
 8008d2e:	2302      	movs	r3, #2
 8008d30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d36:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d802      	bhi.n	8008d44 <find_volume+0x354>
 8008d3e:	2301      	movs	r3, #1
 8008d40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d46:	1c9a      	adds	r2, r3, #2
 8008d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d50:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008d52:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d56:	441a      	add	r2, r3
 8008d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008d5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d60:	441a      	add	r2, r3
 8008d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d64:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008d66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d11e      	bne.n	8008dac <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d70:	3334      	adds	r3, #52	; 0x34
 8008d72:	332a      	adds	r3, #42	; 0x2a
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7fe fc87 	bl	8007688 <ld_word>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d001      	beq.n	8008d84 <find_volume+0x394>
 8008d80:	230d      	movs	r3, #13
 8008d82:	e0ae      	b.n	8008ee2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d86:	891b      	ldrh	r3, [r3, #8]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d001      	beq.n	8008d90 <find_volume+0x3a0>
 8008d8c:	230d      	movs	r3, #13
 8008d8e:	e0a8      	b.n	8008ee2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d92:	3334      	adds	r3, #52	; 0x34
 8008d94:	332c      	adds	r3, #44	; 0x2c
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7fe fc8e 	bl	80076b8 <ld_dword>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da4:	699b      	ldr	r3, [r3, #24]
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	647b      	str	r3, [r7, #68]	; 0x44
 8008daa:	e01f      	b.n	8008dec <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dae:	891b      	ldrh	r3, [r3, #8]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <find_volume+0x3c8>
 8008db4:	230d      	movs	r3, #13
 8008db6:	e094      	b.n	8008ee2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008dbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dbe:	441a      	add	r2, r3
 8008dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008dc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d103      	bne.n	8008dd4 <find_volume+0x3e4>
 8008dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dce:	699b      	ldr	r3, [r3, #24]
 8008dd0:	005b      	lsls	r3, r3, #1
 8008dd2:	e00a      	b.n	8008dea <find_volume+0x3fa>
 8008dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd6:	699a      	ldr	r2, [r3, #24]
 8008dd8:	4613      	mov	r3, r2
 8008dda:	005b      	lsls	r3, r3, #1
 8008ddc:	4413      	add	r3, r2
 8008dde:	085a      	lsrs	r2, r3, #1
 8008de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de2:	699b      	ldr	r3, [r3, #24]
 8008de4:	f003 0301 	and.w	r3, r3, #1
 8008de8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008dea:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dee:	69da      	ldr	r2, [r3, #28]
 8008df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df2:	899b      	ldrh	r3, [r3, #12]
 8008df4:	4619      	mov	r1, r3
 8008df6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008df8:	440b      	add	r3, r1
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008dfe:	8989      	ldrh	r1, [r1, #12]
 8008e00:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d201      	bcs.n	8008e0c <find_volume+0x41c>
 8008e08:	230d      	movs	r3, #13
 8008e0a:	e06a      	b.n	8008ee2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e12:	615a      	str	r2, [r3, #20]
 8008e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e16:	695a      	ldr	r2, [r3, #20]
 8008e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1e:	2280      	movs	r2, #128	; 0x80
 8008e20:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008e22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d149      	bne.n	8008ebe <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e2c:	3334      	adds	r3, #52	; 0x34
 8008e2e:	3330      	adds	r3, #48	; 0x30
 8008e30:	4618      	mov	r0, r3
 8008e32:	f7fe fc29 	bl	8007688 <ld_word>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d140      	bne.n	8008ebe <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008e3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e3e:	3301      	adds	r3, #1
 8008e40:	4619      	mov	r1, r3
 8008e42:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e44:	f7fe fe94 	bl	8007b70 <move_window>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d137      	bne.n	8008ebe <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8008e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e50:	2200      	movs	r2, #0
 8008e52:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e56:	3334      	adds	r3, #52	; 0x34
 8008e58:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f7fe fc13 	bl	8007688 <ld_word>
 8008e62:	4603      	mov	r3, r0
 8008e64:	461a      	mov	r2, r3
 8008e66:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d127      	bne.n	8008ebe <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e70:	3334      	adds	r3, #52	; 0x34
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7fe fc20 	bl	80076b8 <ld_dword>
 8008e78:	4602      	mov	r2, r0
 8008e7a:	4b1c      	ldr	r3, [pc, #112]	; (8008eec <find_volume+0x4fc>)
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d11e      	bne.n	8008ebe <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e82:	3334      	adds	r3, #52	; 0x34
 8008e84:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7fe fc15 	bl	80076b8 <ld_dword>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	4b17      	ldr	r3, [pc, #92]	; (8008ef0 <find_volume+0x500>)
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d113      	bne.n	8008ebe <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e98:	3334      	adds	r3, #52	; 0x34
 8008e9a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7fe fc0a 	bl	80076b8 <ld_dword>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eac:	3334      	adds	r3, #52	; 0x34
 8008eae:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fe fc00 	bl	80076b8 <ld_dword>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ebc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008ec4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008ec6:	4b0b      	ldr	r3, [pc, #44]	; (8008ef4 <find_volume+0x504>)
 8008ec8:	881b      	ldrh	r3, [r3, #0]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	4b09      	ldr	r3, [pc, #36]	; (8008ef4 <find_volume+0x504>)
 8008ed0:	801a      	strh	r2, [r3, #0]
 8008ed2:	4b08      	ldr	r3, [pc, #32]	; (8008ef4 <find_volume+0x504>)
 8008ed4:	881a      	ldrh	r2, [r3, #0]
 8008ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008eda:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008edc:	f7fe fde0 	bl	8007aa0 <clear_lock>
#endif
	return FR_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3758      	adds	r7, #88	; 0x58
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	41615252 	.word	0x41615252
 8008ef0:	61417272 	.word	0x61417272
 8008ef4:	20000094 	.word	0x20000094

08008ef8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b088      	sub	sp, #32
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60f8      	str	r0, [r7, #12]
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	4613      	mov	r3, r2
 8008f04:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008f0a:	f107 0310 	add.w	r3, r7, #16
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f7ff fcd4 	bl	80088bc <get_ldnumber>
 8008f14:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	da01      	bge.n	8008f20 <f_mount+0x28>
 8008f1c:	230b      	movs	r3, #11
 8008f1e:	e02b      	b.n	8008f78 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008f20:	4a17      	ldr	r2, [pc, #92]	; (8008f80 <f_mount+0x88>)
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f28:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d005      	beq.n	8008f3c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008f30:	69b8      	ldr	r0, [r7, #24]
 8008f32:	f7fe fdb5 	bl	8007aa0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008f36:	69bb      	ldr	r3, [r7, #24]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d002      	beq.n	8008f48 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	490d      	ldr	r1, [pc, #52]	; (8008f80 <f_mount+0x88>)
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d002      	beq.n	8008f5e <f_mount+0x66>
 8008f58:	79fb      	ldrb	r3, [r7, #7]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d001      	beq.n	8008f62 <f_mount+0x6a>
 8008f5e:	2300      	movs	r3, #0
 8008f60:	e00a      	b.n	8008f78 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008f62:	f107 010c 	add.w	r1, r7, #12
 8008f66:	f107 0308 	add.w	r3, r7, #8
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7ff fd3f 	bl	80089f0 <find_volume>
 8008f72:	4603      	mov	r3, r0
 8008f74:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3720      	adds	r7, #32
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	20000090 	.word	0x20000090

08008f84 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b098      	sub	sp, #96	; 0x60
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	4613      	mov	r3, r2
 8008f90:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d101      	bne.n	8008f9c <f_open+0x18>
 8008f98:	2309      	movs	r3, #9
 8008f9a:	e1bb      	b.n	8009314 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008f9c:	79fb      	ldrb	r3, [r7, #7]
 8008f9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008fa2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008fa4:	79fa      	ldrb	r2, [r7, #7]
 8008fa6:	f107 0110 	add.w	r1, r7, #16
 8008faa:	f107 0308 	add.w	r3, r7, #8
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f7ff fd1e 	bl	80089f0 <find_volume>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008fba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	f040 819f 	bne.w	8009302 <f_open+0x37e>
		dj.obj.fs = fs;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	f107 0314 	add.w	r3, r7, #20
 8008fce:	4611      	mov	r1, r2
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7ff fbfd 	bl	80087d0 <follow_path>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008fdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d11a      	bne.n	800901a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008fe4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008fe8:	b25b      	sxtb	r3, r3
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	da03      	bge.n	8008ff6 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008fee:	2306      	movs	r3, #6
 8008ff0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008ff4:	e011      	b.n	800901a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008ff6:	79fb      	ldrb	r3, [r7, #7]
 8008ff8:	f023 0301 	bic.w	r3, r3, #1
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	bf14      	ite	ne
 8009000:	2301      	movne	r3, #1
 8009002:	2300      	moveq	r3, #0
 8009004:	b2db      	uxtb	r3, r3
 8009006:	461a      	mov	r2, r3
 8009008:	f107 0314 	add.w	r3, r7, #20
 800900c:	4611      	mov	r1, r2
 800900e:	4618      	mov	r0, r3
 8009010:	f7fe fc3a 	bl	8007888 <chk_lock>
 8009014:	4603      	mov	r3, r0
 8009016:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800901a:	79fb      	ldrb	r3, [r7, #7]
 800901c:	f003 031c 	and.w	r3, r3, #28
 8009020:	2b00      	cmp	r3, #0
 8009022:	d07f      	beq.n	8009124 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009024:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009028:	2b00      	cmp	r3, #0
 800902a:	d017      	beq.n	800905c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800902c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009030:	2b04      	cmp	r3, #4
 8009032:	d10e      	bne.n	8009052 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009034:	f7fe fc84 	bl	8007940 <enq_lock>
 8009038:	4603      	mov	r3, r0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d006      	beq.n	800904c <f_open+0xc8>
 800903e:	f107 0314 	add.w	r3, r7, #20
 8009042:	4618      	mov	r0, r3
 8009044:	f7ff fafe 	bl	8008644 <dir_register>
 8009048:	4603      	mov	r3, r0
 800904a:	e000      	b.n	800904e <f_open+0xca>
 800904c:	2312      	movs	r3, #18
 800904e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009052:	79fb      	ldrb	r3, [r7, #7]
 8009054:	f043 0308 	orr.w	r3, r3, #8
 8009058:	71fb      	strb	r3, [r7, #7]
 800905a:	e010      	b.n	800907e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800905c:	7ebb      	ldrb	r3, [r7, #26]
 800905e:	f003 0311 	and.w	r3, r3, #17
 8009062:	2b00      	cmp	r3, #0
 8009064:	d003      	beq.n	800906e <f_open+0xea>
					res = FR_DENIED;
 8009066:	2307      	movs	r3, #7
 8009068:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800906c:	e007      	b.n	800907e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800906e:	79fb      	ldrb	r3, [r7, #7]
 8009070:	f003 0304 	and.w	r3, r3, #4
 8009074:	2b00      	cmp	r3, #0
 8009076:	d002      	beq.n	800907e <f_open+0xfa>
 8009078:	2308      	movs	r3, #8
 800907a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800907e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009082:	2b00      	cmp	r3, #0
 8009084:	d168      	bne.n	8009158 <f_open+0x1d4>
 8009086:	79fb      	ldrb	r3, [r7, #7]
 8009088:	f003 0308 	and.w	r3, r3, #8
 800908c:	2b00      	cmp	r3, #0
 800908e:	d063      	beq.n	8009158 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009090:	f001 fa7c 	bl	800a58c <get_fattime>
 8009094:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009098:	330e      	adds	r3, #14
 800909a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800909c:	4618      	mov	r0, r3
 800909e:	f7fe fb49 	bl	8007734 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80090a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090a4:	3316      	adds	r3, #22
 80090a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7fe fb43 	bl	8007734 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80090ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090b0:	330b      	adds	r3, #11
 80090b2:	2220      	movs	r2, #32
 80090b4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090ba:	4611      	mov	r1, r2
 80090bc:	4618      	mov	r0, r3
 80090be:	f7ff fa2d 	bl	800851c <ld_clust>
 80090c2:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80090c8:	2200      	movs	r2, #0
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff fa45 	bl	800855a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80090d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090d2:	331c      	adds	r3, #28
 80090d4:	2100      	movs	r1, #0
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fe fb2c 	bl	8007734 <st_dword>
					fs->wflag = 1;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	2201      	movs	r2, #1
 80090e0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80090e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d037      	beq.n	8009158 <f_open+0x1d4>
						dw = fs->winsect;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ec:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80090ee:	f107 0314 	add.w	r3, r7, #20
 80090f2:	2200      	movs	r2, #0
 80090f4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80090f6:	4618      	mov	r0, r3
 80090f8:	f7fe ff6d 	bl	8007fd6 <remove_chain>
 80090fc:	4603      	mov	r3, r0
 80090fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8009102:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009106:	2b00      	cmp	r3, #0
 8009108:	d126      	bne.n	8009158 <f_open+0x1d4>
							res = move_window(fs, dw);
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800910e:	4618      	mov	r0, r3
 8009110:	f7fe fd2e 	bl	8007b70 <move_window>
 8009114:	4603      	mov	r3, r0
 8009116:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800911e:	3a01      	subs	r2, #1
 8009120:	611a      	str	r2, [r3, #16]
 8009122:	e019      	b.n	8009158 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009124:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009128:	2b00      	cmp	r3, #0
 800912a:	d115      	bne.n	8009158 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800912c:	7ebb      	ldrb	r3, [r7, #26]
 800912e:	f003 0310 	and.w	r3, r3, #16
 8009132:	2b00      	cmp	r3, #0
 8009134:	d003      	beq.n	800913e <f_open+0x1ba>
					res = FR_NO_FILE;
 8009136:	2304      	movs	r3, #4
 8009138:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800913c:	e00c      	b.n	8009158 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800913e:	79fb      	ldrb	r3, [r7, #7]
 8009140:	f003 0302 	and.w	r3, r3, #2
 8009144:	2b00      	cmp	r3, #0
 8009146:	d007      	beq.n	8009158 <f_open+0x1d4>
 8009148:	7ebb      	ldrb	r3, [r7, #26]
 800914a:	f003 0301 	and.w	r3, r3, #1
 800914e:	2b00      	cmp	r3, #0
 8009150:	d002      	beq.n	8009158 <f_open+0x1d4>
						res = FR_DENIED;
 8009152:	2307      	movs	r3, #7
 8009154:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009158:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800915c:	2b00      	cmp	r3, #0
 800915e:	d128      	bne.n	80091b2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009160:	79fb      	ldrb	r3, [r7, #7]
 8009162:	f003 0308 	and.w	r3, r3, #8
 8009166:	2b00      	cmp	r3, #0
 8009168:	d003      	beq.n	8009172 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009170:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800917a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009180:	79fb      	ldrb	r3, [r7, #7]
 8009182:	f023 0301 	bic.w	r3, r3, #1
 8009186:	2b00      	cmp	r3, #0
 8009188:	bf14      	ite	ne
 800918a:	2301      	movne	r3, #1
 800918c:	2300      	moveq	r3, #0
 800918e:	b2db      	uxtb	r3, r3
 8009190:	461a      	mov	r2, r3
 8009192:	f107 0314 	add.w	r3, r7, #20
 8009196:	4611      	mov	r1, r2
 8009198:	4618      	mov	r0, r3
 800919a:	f7fe fbf3 	bl	8007984 <inc_lock>
 800919e:	4602      	mov	r2, r0
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	691b      	ldr	r3, [r3, #16]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d102      	bne.n	80091b2 <f_open+0x22e>
 80091ac:	2302      	movs	r3, #2
 80091ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80091b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f040 80a3 	bne.w	8009302 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091c0:	4611      	mov	r1, r2
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7ff f9aa 	bl	800851c <ld_clust>
 80091c8:	4602      	mov	r2, r0
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80091ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091d0:	331c      	adds	r3, #28
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fe fa70 	bl	80076b8 <ld_dword>
 80091d8:	4602      	mov	r2, r0
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2200      	movs	r2, #0
 80091e2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80091e4:	693a      	ldr	r2, [r7, #16]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	88da      	ldrh	r2, [r3, #6]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	79fa      	ldrb	r2, [r7, #7]
 80091f6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2200      	movs	r2, #0
 8009202:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	3330      	adds	r3, #48	; 0x30
 800920e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009212:	2100      	movs	r1, #0
 8009214:	4618      	mov	r0, r3
 8009216:	f7fe fada 	bl	80077ce <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800921a:	79fb      	ldrb	r3, [r7, #7]
 800921c:	f003 0320 	and.w	r3, r3, #32
 8009220:	2b00      	cmp	r3, #0
 8009222:	d06e      	beq.n	8009302 <f_open+0x37e>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d06a      	beq.n	8009302 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	68da      	ldr	r2, [r3, #12]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	895b      	ldrh	r3, [r3, #10]
 8009238:	461a      	mov	r2, r3
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	899b      	ldrh	r3, [r3, #12]
 800923e:	fb03 f302 	mul.w	r3, r3, r2
 8009242:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	657b      	str	r3, [r7, #84]	; 0x54
 8009250:	e016      	b.n	8009280 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009256:	4618      	mov	r0, r3
 8009258:	f7fe fcd6 	bl	8007c08 <get_fat>
 800925c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800925e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009260:	2b01      	cmp	r3, #1
 8009262:	d802      	bhi.n	800926a <f_open+0x2e6>
 8009264:	2302      	movs	r3, #2
 8009266:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800926a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800926c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009270:	d102      	bne.n	8009278 <f_open+0x2f4>
 8009272:	2301      	movs	r3, #1
 8009274:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009278:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800927a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	657b      	str	r3, [r7, #84]	; 0x54
 8009280:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009284:	2b00      	cmp	r3, #0
 8009286:	d103      	bne.n	8009290 <f_open+0x30c>
 8009288:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800928a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800928c:	429a      	cmp	r2, r3
 800928e:	d8e0      	bhi.n	8009252 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009294:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009296:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800929a:	2b00      	cmp	r3, #0
 800929c:	d131      	bne.n	8009302 <f_open+0x37e>
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	899b      	ldrh	r3, [r3, #12]
 80092a2:	461a      	mov	r2, r3
 80092a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80092aa:	fb02 f201 	mul.w	r2, r2, r1
 80092ae:	1a9b      	subs	r3, r3, r2
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d026      	beq.n	8009302 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80092b8:	4618      	mov	r0, r3
 80092ba:	f7fe fc86 	bl	8007bca <clust2sect>
 80092be:	6478      	str	r0, [r7, #68]	; 0x44
 80092c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d103      	bne.n	80092ce <f_open+0x34a>
						res = FR_INT_ERR;
 80092c6:	2302      	movs	r3, #2
 80092c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80092cc:	e019      	b.n	8009302 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	899b      	ldrh	r3, [r3, #12]
 80092d2:	461a      	mov	r2, r3
 80092d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80092da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092dc:	441a      	add	r2, r3
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	7858      	ldrb	r0, [r3, #1]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6a1a      	ldr	r2, [r3, #32]
 80092f0:	2301      	movs	r3, #1
 80092f2:	f7fe f96b 	bl	80075cc <disk_read>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d002      	beq.n	8009302 <f_open+0x37e>
 80092fc:	2301      	movs	r3, #1
 80092fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009302:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009306:	2b00      	cmp	r3, #0
 8009308:	d002      	beq.n	8009310 <f_open+0x38c>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009310:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009314:	4618      	mov	r0, r3
 8009316:	3760      	adds	r7, #96	; 0x60
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	4613      	mov	r3, r2
 8009328:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800932a:	2301      	movs	r3, #1
 800932c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800932e:	2300      	movs	r3, #0
 8009330:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009332:	4b1f      	ldr	r3, [pc, #124]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 8009334:	7a5b      	ldrb	r3, [r3, #9]
 8009336:	b2db      	uxtb	r3, r3
 8009338:	2b00      	cmp	r3, #0
 800933a:	d131      	bne.n	80093a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800933c:	4b1c      	ldr	r3, [pc, #112]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 800933e:	7a5b      	ldrb	r3, [r3, #9]
 8009340:	b2db      	uxtb	r3, r3
 8009342:	461a      	mov	r2, r3
 8009344:	4b1a      	ldr	r3, [pc, #104]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 8009346:	2100      	movs	r1, #0
 8009348:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800934a:	4b19      	ldr	r3, [pc, #100]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 800934c:	7a5b      	ldrb	r3, [r3, #9]
 800934e:	b2db      	uxtb	r3, r3
 8009350:	4a17      	ldr	r2, [pc, #92]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	4413      	add	r3, r2
 8009356:	68fa      	ldr	r2, [r7, #12]
 8009358:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800935a:	4b15      	ldr	r3, [pc, #84]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 800935c:	7a5b      	ldrb	r3, [r3, #9]
 800935e:	b2db      	uxtb	r3, r3
 8009360:	461a      	mov	r2, r3
 8009362:	4b13      	ldr	r3, [pc, #76]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 8009364:	4413      	add	r3, r2
 8009366:	79fa      	ldrb	r2, [r7, #7]
 8009368:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800936a:	4b11      	ldr	r3, [pc, #68]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 800936c:	7a5b      	ldrb	r3, [r3, #9]
 800936e:	b2db      	uxtb	r3, r3
 8009370:	1c5a      	adds	r2, r3, #1
 8009372:	b2d1      	uxtb	r1, r2
 8009374:	4a0e      	ldr	r2, [pc, #56]	; (80093b0 <FATFS_LinkDriverEx+0x94>)
 8009376:	7251      	strb	r1, [r2, #9]
 8009378:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800937a:	7dbb      	ldrb	r3, [r7, #22]
 800937c:	3330      	adds	r3, #48	; 0x30
 800937e:	b2da      	uxtb	r2, r3
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	3301      	adds	r3, #1
 8009388:	223a      	movs	r2, #58	; 0x3a
 800938a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	3302      	adds	r3, #2
 8009390:	222f      	movs	r2, #47	; 0x2f
 8009392:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	3303      	adds	r3, #3
 8009398:	2200      	movs	r2, #0
 800939a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800939c:	2300      	movs	r3, #0
 800939e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80093a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	371c      	adds	r7, #28
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	200000b8 	.word	0x200000b8

080093b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b082      	sub	sp, #8
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80093be:	2200      	movs	r2, #0
 80093c0:	6839      	ldr	r1, [r7, #0]
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7ff ffaa 	bl	800931c <FATFS_LinkDriverEx>
 80093c8:	4603      	mov	r3, r0
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3708      	adds	r7, #8
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}

080093d2 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80093d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093d6:	b089      	sub	sp, #36	; 0x24
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	607a      	str	r2, [r7, #4]
 80093de:	461a      	mov	r2, r3
 80093e0:	460b      	mov	r3, r1
 80093e2:	72fb      	strb	r3, [r7, #11]
 80093e4:	4613      	mov	r3, r2
 80093e6:	813b      	strh	r3, [r7, #8]
 80093e8:	466b      	mov	r3, sp
 80093ea:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 80093ec:	7afb      	ldrb	r3, [r7, #11]
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	461a      	mov	r2, r3
 80093f2:	0052      	lsls	r2, r2, #1
 80093f4:	4413      	add	r3, r2
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	3301      	adds	r3, #1
 80093fa:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 80093fc:	8b79      	ldrh	r1, [r7, #26]
 80093fe:	460b      	mov	r3, r1
 8009400:	3b01      	subs	r3, #1
 8009402:	617b      	str	r3, [r7, #20]
 8009404:	b28a      	uxth	r2, r1
 8009406:	f04f 0300 	mov.w	r3, #0
 800940a:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800940e:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8009412:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8009416:	b28a      	uxth	r2, r1
 8009418:	f04f 0300 	mov.w	r3, #0
 800941c:	00dd      	lsls	r5, r3, #3
 800941e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009422:	00d4      	lsls	r4, r2, #3
 8009424:	460b      	mov	r3, r1
 8009426:	3307      	adds	r3, #7
 8009428:	08db      	lsrs	r3, r3, #3
 800942a:	00db      	lsls	r3, r3, #3
 800942c:	ebad 0d03 	sub.w	sp, sp, r3
 8009430:	466b      	mov	r3, sp
 8009432:	3300      	adds	r3, #0
 8009434:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	22f7      	movs	r2, #247	; 0xf7
 800943a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800943c:	893b      	ldrh	r3, [r7, #8]
 800943e:	2200      	movs	r2, #0
 8009440:	4619      	mov	r1, r3
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f7f8 fee2 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 8009448:	6939      	ldr	r1, [r7, #16]
 800944a:	8b7a      	ldrh	r2, [r7, #26]
 800944c:	2302      	movs	r3, #2
 800944e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009450:	f7fb ffbf 	bl	80053d2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009454:	893b      	ldrh	r3, [r7, #8]
 8009456:	2201      	movs	r2, #1
 8009458:	4619      	mov	r1, r3
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7f8 fed6 	bl	800220c <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 8009460:	2300      	movs	r3, #0
 8009462:	61fb      	str	r3, [r7, #28]
 8009464:	e01f      	b.n	80094a6 <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	1d13      	adds	r3, r2, #4
 800946a:	60fb      	str	r3, [r7, #12]
 800946c:	69f9      	ldr	r1, [r7, #28]
 800946e:	460b      	mov	r3, r1
 8009470:	005b      	lsls	r3, r3, #1
 8009472:	440b      	add	r3, r1
 8009474:	3301      	adds	r3, #1
 8009476:	6939      	ldr	r1, [r7, #16]
 8009478:	5ccb      	ldrb	r3, [r1, r3]
 800947a:	0318      	lsls	r0, r3, #12
 800947c:	69f9      	ldr	r1, [r7, #28]
 800947e:	460b      	mov	r3, r1
 8009480:	005b      	lsls	r3, r3, #1
 8009482:	440b      	add	r3, r1
 8009484:	3302      	adds	r3, #2
 8009486:	6939      	ldr	r1, [r7, #16]
 8009488:	5ccb      	ldrb	r3, [r1, r3]
 800948a:	011b      	lsls	r3, r3, #4
 800948c:	4318      	orrs	r0, r3
 800948e:	69fb      	ldr	r3, [r7, #28]
 8009490:	1c59      	adds	r1, r3, #1
 8009492:	460b      	mov	r3, r1
 8009494:	005b      	lsls	r3, r3, #1
 8009496:	440b      	add	r3, r1
 8009498:	6939      	ldr	r1, [r7, #16]
 800949a:	5ccb      	ldrb	r3, [r1, r3]
 800949c:	4303      	orrs	r3, r0
 800949e:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	3301      	adds	r3, #1
 80094a4:	61fb      	str	r3, [r7, #28]
 80094a6:	7afa      	ldrb	r2, [r7, #11]
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d8db      	bhi.n	8009466 <readBMP+0x94>
 80094ae:	46b5      	mov	sp, r6
	}
}
 80094b0:	bf00      	nop
 80094b2:	3724      	adds	r7, #36	; 0x24
 80094b4:	46bd      	mov	sp, r7
 80094b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080094ba <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b086      	sub	sp, #24
 80094be:	af00      	add	r7, sp, #0
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	607b      	str	r3, [r7, #4]
 80094c4:	4603      	mov	r3, r0
 80094c6:	73fb      	strb	r3, [r7, #15]
 80094c8:	4613      	mov	r3, r2
 80094ca:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 80094cc:	2300      	movs	r3, #0
 80094ce:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 80094d0:	2303      	movs	r3, #3
 80094d2:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 80094d4:	f107 0310 	add.w	r3, r7, #16
 80094d8:	2100      	movs	r1, #0
 80094da:	460a      	mov	r2, r1
 80094dc:	801a      	strh	r2, [r3, #0]
 80094de:	460a      	mov	r2, r1
 80094e0:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 80094e2:	7bfb      	ldrb	r3, [r7, #15]
 80094e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 80094ec:	89bb      	ldrh	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	4619      	mov	r1, r3
 80094f2:	68b8      	ldr	r0, [r7, #8]
 80094f4:	f7f8 fe8a 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 80094f8:	8aba      	ldrh	r2, [r7, #20]
 80094fa:	f107 0110 	add.w	r1, r7, #16
 80094fe:	230a      	movs	r3, #10
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7fb ff66 	bl	80053d2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009506:	89bb      	ldrh	r3, [r7, #12]
 8009508:	2201      	movs	r2, #1
 800950a:	4619      	mov	r1, r3
 800950c:	68b8      	ldr	r0, [r7, #8]
 800950e:	f7f8 fe7d 	bl	800220c <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 8009512:	7cbb      	ldrb	r3, [r7, #18]
 8009514:	021b      	lsls	r3, r3, #8
 8009516:	b21a      	sxth	r2, r3
 8009518:	7c7b      	ldrb	r3, [r7, #17]
 800951a:	b21b      	sxth	r3, r3
 800951c:	4313      	orrs	r3, r2
 800951e:	b21b      	sxth	r3, r3
 8009520:	82fb      	strh	r3, [r7, #22]
	return data;
 8009522:	8afb      	ldrh	r3, [r7, #22]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3718      	adds	r7, #24
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	603b      	str	r3, [r7, #0]
 8009538:	4613      	mov	r3, r2
 800953a:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 800953c:	88fa      	ldrh	r2, [r7, #6]
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	68b9      	ldr	r1, [r7, #8]
 8009542:	2008      	movs	r0, #8
 8009544:	f7ff ffb9 	bl	80094ba <read16BMP>
 8009548:	4603      	mov	r3, r0
 800954a:	461a      	mov	r2, r3
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8009550:	88fa      	ldrh	r2, [r7, #6]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	68b9      	ldr	r1, [r7, #8]
 8009556:	200a      	movs	r0, #10
 8009558:	f7ff ffaf 	bl	80094ba <read16BMP>
 800955c:	4603      	mov	r3, r0
 800955e:	b21a      	sxth	r2, r3
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 8009564:	88fa      	ldrh	r2, [r7, #6]
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	68b9      	ldr	r1, [r7, #8]
 800956a:	200c      	movs	r0, #12
 800956c:	f7ff ffa5 	bl	80094ba <read16BMP>
 8009570:	4603      	mov	r3, r0
 8009572:	b21a      	sxth	r2, r3
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8009578:	88fa      	ldrh	r2, [r7, #6]
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	68b9      	ldr	r1, [r7, #8]
 800957e:	200e      	movs	r0, #14
 8009580:	f7ff ff9b 	bl	80094ba <read16BMP>
 8009584:	4603      	mov	r3, r0
 8009586:	461a      	mov	r2, r3
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 800958c:	88fa      	ldrh	r2, [r7, #6]
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	68b9      	ldr	r1, [r7, #8]
 8009592:	2010      	movs	r0, #16
 8009594:	f7ff ff91 	bl	80094ba <read16BMP>
 8009598:	4603      	mov	r3, r0
 800959a:	b21a      	sxth	r2, r3
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 80095a0:	88fa      	ldrh	r2, [r7, #6]
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	68b9      	ldr	r1, [r7, #8]
 80095a6:	2012      	movs	r0, #18
 80095a8:	f7ff ff87 	bl	80094ba <read16BMP>
 80095ac:	4603      	mov	r3, r0
 80095ae:	b21a      	sxth	r2, r3
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 80095b4:	88fa      	ldrh	r2, [r7, #6]
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	68b9      	ldr	r1, [r7, #8]
 80095ba:	2014      	movs	r0, #20
 80095bc:	f7ff ff7d 	bl	80094ba <read16BMP>
 80095c0:	4603      	mov	r3, r0
 80095c2:	b21a      	sxth	r2, r3
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 80095c8:	88fa      	ldrh	r2, [r7, #6]
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	68b9      	ldr	r1, [r7, #8]
 80095ce:	2016      	movs	r0, #22
 80095d0:	f7ff ff73 	bl	80094ba <read16BMP>
 80095d4:	4603      	mov	r3, r0
 80095d6:	b21a      	sxth	r2, r3
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 80095dc:	88fa      	ldrh	r2, [r7, #6]
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	68b9      	ldr	r1, [r7, #8]
 80095e2:	2018      	movs	r0, #24
 80095e4:	f7ff ff69 	bl	80094ba <read16BMP>
 80095e8:	4603      	mov	r3, r0
 80095ea:	b21a      	sxth	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 80095f0:	88fa      	ldrh	r2, [r7, #6]
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	68b9      	ldr	r1, [r7, #8]
 80095f6:	201a      	movs	r0, #26
 80095f8:	f7ff ff5f 	bl	80094ba <read16BMP>
 80095fc:	4603      	mov	r3, r0
 80095fe:	b21a      	sxth	r2, r3
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8009604:	88fa      	ldrh	r2, [r7, #6]
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	68b9      	ldr	r1, [r7, #8]
 800960a:	201c      	movs	r0, #28
 800960c:	f7ff ff55 	bl	80094ba <read16BMP>
 8009610:	4603      	mov	r3, r0
 8009612:	b21a      	sxth	r2, r3
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8009618:	88fa      	ldrh	r2, [r7, #6]
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	68b9      	ldr	r1, [r7, #8]
 800961e:	201e      	movs	r0, #30
 8009620:	f7ff ff4b 	bl	80094ba <read16BMP>
 8009624:	4603      	mov	r3, r0
 8009626:	b21a      	sxth	r2, r3
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	82da      	strh	r2, [r3, #22]
}
 800962c:	bf00      	nop
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b088      	sub	sp, #32
 8009638:	af02      	add	r7, sp, #8
 800963a:	60f8      	str	r0, [r7, #12]
 800963c:	460b      	mov	r3, r1
 800963e:	607a      	str	r2, [r7, #4]
 8009640:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8009642:	2300      	movs	r3, #0
 8009644:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8009646:	2300      	movs	r3, #0
 8009648:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800964a:	897a      	ldrh	r2, [r7, #10]
 800964c:	f107 0113 	add.w	r1, r7, #19
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	9300      	str	r3, [sp, #0]
 8009654:	4613      	mov	r3, r2
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	20d0      	movs	r0, #208	; 0xd0
 800965a:	f002 f841 	bl	800b6e0 <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 800965e:	7cfb      	ldrb	r3, [r7, #19]
 8009660:	2b58      	cmp	r3, #88	; 0x58
 8009662:	d101      	bne.n	8009668 <initBMP+0x34>
 8009664:	2301      	movs	r3, #1
 8009666:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009668:	897a      	ldrh	r2, [r7, #10]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	9300      	str	r3, [sp, #0]
 800966e:	4613      	mov	r3, r2
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	21b6      	movs	r1, #182	; 0xb6
 8009674:	20e0      	movs	r0, #224	; 0xe0
 8009676:	f001 fff4 	bl	800b662 <write8>
	HAL_Delay(10);
 800967a:	200a      	movs	r0, #10
 800967c:	f7f7 fcc6 	bl	800100c <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009680:	897a      	ldrh	r2, [r7, #10]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	9300      	str	r3, [sp, #0]
 8009686:	4613      	mov	r3, r2
 8009688:	68fa      	ldr	r2, [r7, #12]
 800968a:	2133      	movs	r1, #51	; 0x33
 800968c:	2074      	movs	r0, #116	; 0x74
 800968e:	f001 ffe8 	bl	800b662 <write8>
 8009692:	4603      	mov	r3, r0
 8009694:	2b01      	cmp	r3, #1
 8009696:	d001      	beq.n	800969c <initBMP+0x68>
 8009698:	2300      	movs	r3, #0
 800969a:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800969c:	897a      	ldrh	r2, [r7, #10]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	9300      	str	r3, [sp, #0]
 80096a2:	4613      	mov	r3, r2
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	210c      	movs	r1, #12
 80096a8:	2075      	movs	r0, #117	; 0x75
 80096aa:	f001 ffda 	bl	800b662 <write8>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d001      	beq.n	80096b8 <initBMP+0x84>
 80096b4:	2300      	movs	r3, #0
 80096b6:	617b      	str	r3, [r7, #20]

	return verif;
 80096b8:	697b      	ldr	r3, [r7, #20]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 80096c2:	b082      	sub	sp, #8
 80096c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096c8:	b0a6      	sub	sp, #152	; 0x98
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	66f8      	str	r0, [r7, #108]	; 0x6c
 80096ce:	66b9      	str	r1, [r7, #104]	; 0x68
 80096d0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80096d4:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 80096d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096da:	3304      	adds	r3, #4
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	10da      	asrs	r2, r3, #3
 80096e0:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 80096e4:	005b      	lsls	r3, r3, #1
 80096e6:	1ad2      	subs	r2, r2, r3
 80096e8:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 80096ec:	fb03 f302 	mul.w	r3, r3, r2
 80096f0:	12db      	asrs	r3, r3, #11
 80096f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 80096f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096f8:	3304      	adds	r3, #4
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	111a      	asrs	r2, r3, #4
 80096fe:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009702:	1ad1      	subs	r1, r2, r3
 8009704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009706:	3304      	adds	r3, #4
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	111a      	asrs	r2, r3, #4
 800970c:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	fb03 f301 	mul.w	r3, r3, r1
 8009716:	131a      	asrs	r2, r3, #12
 8009718:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 800971c:	fb03 f302 	mul.w	r3, r3, r2
 8009720:	139b      	asrs	r3, r3, #14
 8009722:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 8009726:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800972a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800972e:	4413      	add	r3, r2
 8009730:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 8009734:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009738:	4613      	mov	r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	4413      	add	r3, r2
 800973e:	3380      	adds	r3, #128	; 0x80
 8009740:	121b      	asrs	r3, r3, #8
 8009742:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 8009746:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009748:	1d13      	adds	r3, r2, #4
 800974a:	66bb      	str	r3, [r7, #104]	; 0x68
 800974c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009750:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 8009752:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009756:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800975a:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 800975e:	f144 34ff 	adc.w	r4, r4, #4294967295
 8009762:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8009766:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800976a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800976e:	fb03 f102 	mul.w	r1, r3, r2
 8009772:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009776:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800977a:	fb03 f302 	mul.w	r3, r3, r2
 800977e:	18cc      	adds	r4, r1, r3
 8009780:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009784:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009788:	fba2 0103 	umull	r0, r1, r2, r3
 800978c:	1863      	adds	r3, r4, r1
 800978e:	4619      	mov	r1, r3
 8009790:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 8009794:	b21b      	sxth	r3, r3
 8009796:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800979a:	fb03 f501 	mul.w	r5, r3, r1
 800979e:	fb00 f204 	mul.w	r2, r0, r4
 80097a2:	442a      	add	r2, r5
 80097a4:	fba0 3403 	umull	r3, r4, r0, r3
 80097a8:	4422      	add	r2, r4
 80097aa:	4614      	mov	r4, r2
 80097ac:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80097b0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 80097b4:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80097b8:	b21b      	sxth	r3, r3
 80097ba:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80097be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80097c2:	fb04 f102 	mul.w	r1, r4, r2
 80097c6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80097ca:	fb03 f202 	mul.w	r2, r3, r2
 80097ce:	4411      	add	r1, r2
 80097d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80097d4:	fba2 3403 	umull	r3, r4, r2, r3
 80097d8:	190a      	adds	r2, r1, r4
 80097da:	4614      	mov	r4, r2
 80097dc:	ea4f 4944 	mov.w	r9, r4, lsl #17
 80097e0:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 80097e4:	ea4f 4843 	mov.w	r8, r3, lsl #17
 80097e8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80097ec:	eb13 0308 	adds.w	r3, r3, r8
 80097f0:	eb44 0409 	adc.w	r4, r4, r9
 80097f4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 80097f8:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 80097fc:	b21b      	sxth	r3, r3
 80097fe:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009802:	00db      	lsls	r3, r3, #3
 8009804:	60fb      	str	r3, [r7, #12]
 8009806:	2300      	movs	r3, #0
 8009808:	60bb      	str	r3, [r7, #8]
 800980a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800980e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009812:	18c9      	adds	r1, r1, r3
 8009814:	eb42 0204 	adc.w	r2, r2, r4
 8009818:	460b      	mov	r3, r1
 800981a:	4614      	mov	r4, r2
 800981c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8009820:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009824:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009828:	fb03 f102 	mul.w	r1, r3, r2
 800982c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009830:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009834:	fb03 f302 	mul.w	r3, r3, r2
 8009838:	18cc      	adds	r4, r1, r3
 800983a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800983e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009842:	fba2 0103 	umull	r0, r1, r2, r3
 8009846:	1863      	adds	r3, r4, r1
 8009848:	4619      	mov	r1, r3
 800984a:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 800984e:	b21b      	sxth	r3, r3
 8009850:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009854:	fb03 f501 	mul.w	r5, r3, r1
 8009858:	fb00 f204 	mul.w	r2, r0, r4
 800985c:	442a      	add	r2, r5
 800985e:	fba0 3403 	umull	r3, r4, r0, r3
 8009862:	4422      	add	r2, r4
 8009864:	4614      	mov	r4, r2
 8009866:	0a1a      	lsrs	r2, r3, #8
 8009868:	663a      	str	r2, [r7, #96]	; 0x60
 800986a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800986c:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009870:	663a      	str	r2, [r7, #96]	; 0x60
 8009872:	1223      	asrs	r3, r4, #8
 8009874:	667b      	str	r3, [r7, #100]	; 0x64
 8009876:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 800987a:	b21b      	sxth	r3, r3
 800987c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009880:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009884:	fb04 f102 	mul.w	r1, r4, r2
 8009888:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800988c:	fb03 f202 	mul.w	r2, r3, r2
 8009890:	4411      	add	r1, r2
 8009892:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009896:	fba2 3403 	umull	r3, r4, r2, r3
 800989a:	190a      	adds	r2, r1, r4
 800989c:	4614      	mov	r4, r2
 800989e:	0322      	lsls	r2, r4, #12
 80098a0:	65fa      	str	r2, [r7, #92]	; 0x5c
 80098a2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80098a4:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 80098a8:	65fa      	str	r2, [r7, #92]	; 0x5c
 80098aa:	031b      	lsls	r3, r3, #12
 80098ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80098ae:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80098b2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80098b6:	185b      	adds	r3, r3, r1
 80098b8:	eb44 0402 	adc.w	r4, r4, r2
 80098bc:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 80098c0:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80098c4:	1c19      	adds	r1, r3, #0
 80098c6:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 80098ca:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	f04f 0400 	mov.w	r4, #0
 80098d4:	fb03 f502 	mul.w	r5, r3, r2
 80098d8:	fb01 f004 	mul.w	r0, r1, r4
 80098dc:	4428      	add	r0, r5
 80098de:	fba1 3403 	umull	r3, r4, r1, r3
 80098e2:	1902      	adds	r2, r0, r4
 80098e4:	4614      	mov	r4, r2
 80098e6:	1062      	asrs	r2, r4, #1
 80098e8:	603a      	str	r2, [r7, #0]
 80098ea:	17e3      	asrs	r3, r4, #31
 80098ec:	607b      	str	r3, [r7, #4]
 80098ee:	e897 0018 	ldmia.w	r7, {r3, r4}
 80098f2:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 80098f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d103      	bne.n	8009906 <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 80098fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009900:	2200      	movs	r2, #0
 8009902:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 8009904:	e0d9      	b.n	8009aba <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 8009906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800990e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009912:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 8009916:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800991a:	07e2      	lsls	r2, r4, #31
 800991c:	657a      	str	r2, [r7, #84]	; 0x54
 800991e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009920:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8009924:	657a      	str	r2, [r7, #84]	; 0x54
 8009926:	07db      	lsls	r3, r3, #31
 8009928:	653b      	str	r3, [r7, #80]	; 0x50
 800992a:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800992e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8009932:	1ac9      	subs	r1, r1, r3
 8009934:	eb62 0204 	sbc.w	r2, r2, r4
 8009938:	460b      	mov	r3, r1
 800993a:	4614      	mov	r4, r2
 800993c:	18db      	adds	r3, r3, r3
 800993e:	eb44 0404 	adc.w	r4, r4, r4
 8009942:	185b      	adds	r3, r3, r1
 8009944:	eb44 0402 	adc.w	r4, r4, r2
 8009948:	01a0      	lsls	r0, r4, #6
 800994a:	6378      	str	r0, [r7, #52]	; 0x34
 800994c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800994e:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8009952:	6378      	str	r0, [r7, #52]	; 0x34
 8009954:	0198      	lsls	r0, r3, #6
 8009956:	6338      	str	r0, [r7, #48]	; 0x30
 8009958:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 800995c:	eb18 0803 	adds.w	r8, r8, r3
 8009960:	eb49 0904 	adc.w	r9, r9, r4
 8009964:	4643      	mov	r3, r8
 8009966:	464c      	mov	r4, r9
 8009968:	00a0      	lsls	r0, r4, #2
 800996a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800996c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800996e:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009972:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	62bb      	str	r3, [r7, #40]	; 0x28
 8009978:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800997c:	185b      	adds	r3, r3, r1
 800997e:	eb44 0402 	adc.w	r4, r4, r2
 8009982:	00a0      	lsls	r0, r4, #2
 8009984:	6278      	str	r0, [r7, #36]	; 0x24
 8009986:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009988:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800998c:	6278      	str	r0, [r7, #36]	; 0x24
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	623b      	str	r3, [r7, #32]
 8009992:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009996:	eb13 0801 	adds.w	r8, r3, r1
 800999a:	eb44 0902 	adc.w	r9, r4, r2
 800999e:	4640      	mov	r0, r8
 80099a0:	4649      	mov	r1, r9
 80099a2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80099a6:	f7f7 f8e7 	bl	8000b78 <__aeabi_ldivmod>
 80099aa:	4603      	mov	r3, r0
 80099ac:	460c      	mov	r4, r1
 80099ae:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 80099b2:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 80099b6:	b218      	sxth	r0, r3
 80099b8:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80099bc:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 80099c0:	0b5a      	lsrs	r2, r3, #13
 80099c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80099c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099c6:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 80099ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80099cc:	1363      	asrs	r3, r4, #13
 80099ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099d0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80099d4:	4623      	mov	r3, r4
 80099d6:	fb03 f201 	mul.w	r2, r3, r1
 80099da:	462b      	mov	r3, r5
 80099dc:	fb00 f303 	mul.w	r3, r0, r3
 80099e0:	441a      	add	r2, r3
 80099e2:	4623      	mov	r3, r4
 80099e4:	fba0 3403 	umull	r3, r4, r0, r3
 80099e8:	4422      	add	r2, r4
 80099ea:	4614      	mov	r4, r2
 80099ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80099f0:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 80099f4:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 80099f8:	ea4f 3b62 	mov.w	fp, r2, asr #13
 80099fc:	fb0a f104 	mul.w	r1, sl, r4
 8009a00:	fb03 f20b 	mul.w	r2, r3, fp
 8009a04:	440a      	add	r2, r1
 8009a06:	fba3 340a 	umull	r3, r4, r3, sl
 8009a0a:	4422      	add	r2, r4
 8009a0c:	4614      	mov	r4, r2
 8009a0e:	0e5a      	lsrs	r2, r3, #25
 8009a10:	61ba      	str	r2, [r7, #24]
 8009a12:	69ba      	ldr	r2, [r7, #24]
 8009a14:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8009a18:	61ba      	str	r2, [r7, #24]
 8009a1a:	1663      	asrs	r3, r4, #25
 8009a1c:	61fb      	str	r3, [r7, #28]
 8009a1e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009a22:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 8009a26:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8009a2a:	b21b      	sxth	r3, r3
 8009a2c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009a30:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009a32:	fb04 f102 	mul.w	r1, r4, r2
 8009a36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009a38:	fb03 f202 	mul.w	r2, r3, r2
 8009a3c:	440a      	add	r2, r1
 8009a3e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009a40:	fba1 3403 	umull	r3, r4, r1, r3
 8009a44:	4422      	add	r2, r4
 8009a46:	4614      	mov	r4, r2
 8009a48:	0cda      	lsrs	r2, r3, #19
 8009a4a:	613a      	str	r2, [r7, #16]
 8009a4c:	693a      	ldr	r2, [r7, #16]
 8009a4e:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8009a52:	613a      	str	r2, [r7, #16]
 8009a54:	14e3      	asrs	r3, r4, #19
 8009a56:	617b      	str	r3, [r7, #20]
 8009a58:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009a5c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8009a60:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009a64:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8009a68:	18c9      	adds	r1, r1, r3
 8009a6a:	eb42 0204 	adc.w	r2, r2, r4
 8009a6e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009a72:	185b      	adds	r3, r3, r1
 8009a74:	eb44 0402 	adc.w	r4, r4, r2
 8009a78:	0a1a      	lsrs	r2, r3, #8
 8009a7a:	643a      	str	r2, [r7, #64]	; 0x40
 8009a7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a7e:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009a82:	643a      	str	r2, [r7, #64]	; 0x40
 8009a84:	1223      	asrs	r3, r4, #8
 8009a86:	647b      	str	r3, [r7, #68]	; 0x44
 8009a88:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 8009a8c:	b21b      	sxth	r3, r3
 8009a8e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009a92:	0122      	lsls	r2, r4, #4
 8009a94:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009a96:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009a98:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8009a9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009a9e:	011b      	lsls	r3, r3, #4
 8009aa0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009aa2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8009aa6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8009aaa:	185b      	adds	r3, r3, r1
 8009aac:	eb44 0402 	adc.w	r4, r4, r2
 8009ab0:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 8009ab4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009ab6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009ab8:	601a      	str	r2, [r3, #0]
}
 8009aba:	bf00      	nop
 8009abc:	3798      	adds	r7, #152	; 0x98
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ac4:	b002      	add	sp, #8
 8009ac6:	4770      	bx	lr

08009ac8 <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009ac8:	b084      	sub	sp, #16
 8009aca:	b5b0      	push	{r4, r5, r7, lr}
 8009acc:	b088      	sub	sp, #32
 8009ace:	af04      	add	r7, sp, #16
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 8009ada:	f107 0308 	add.w	r3, r7, #8
 8009ade:	2200      	movs	r2, #0
 8009ae0:	601a      	str	r2, [r3, #0]
 8009ae2:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8009ae4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009ae8:	f107 0008 	add.w	r0, r7, #8
 8009aec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	4613      	mov	r3, r2
 8009af2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009af4:	2102      	movs	r1, #2
 8009af6:	f7ff fc6c 	bl	80093d2 <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 8009afa:	f107 0508 	add.w	r5, r7, #8
 8009afe:	466c      	mov	r4, sp
 8009b00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009b04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009b06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b0e:	cb0c      	ldmia	r3, {r2, r3}
 8009b10:	6879      	ldr	r1, [r7, #4]
 8009b12:	4628      	mov	r0, r5
 8009b14:	f7ff fdd5 	bl	80096c2 <bmpCompensate>
}
 8009b18:	bf00      	nop
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009b22:	b004      	add	sp, #16
 8009b24:	4770      	bx	lr
	...

08009b28 <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 8009b28:	b590      	push	{r4, r7, lr}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	6039      	str	r1, [r7, #0]
	bmpConv[0] = bmpCompensated[0] / 100.0;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7f6 fcb8 	bl	80004ac <__aeabi_i2d>
 8009b3c:	f04f 0200 	mov.w	r2, #0
 8009b40:	4b12      	ldr	r3, [pc, #72]	; (8009b8c <convBMP+0x64>)
 8009b42:	f7f6 fe43 	bl	80007cc <__aeabi_ddiv>
 8009b46:	4603      	mov	r3, r0
 8009b48:	460c      	mov	r4, r1
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	f7f6 ffc3 	bl	8000ad8 <__aeabi_d2f>
 8009b52:	4602      	mov	r2, r0
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	601a      	str	r2, [r3, #0]
	bmpConv[1] = bmpCompensated[1] / 256.0;
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	1d1c      	adds	r4, r3, #4
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	3304      	adds	r3, #4
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4618      	mov	r0, r3
 8009b64:	f7f6 fca2 	bl	80004ac <__aeabi_i2d>
 8009b68:	f04f 0200 	mov.w	r2, #0
 8009b6c:	4b08      	ldr	r3, [pc, #32]	; (8009b90 <convBMP+0x68>)
 8009b6e:	f7f6 fe2d 	bl	80007cc <__aeabi_ddiv>
 8009b72:	4602      	mov	r2, r0
 8009b74:	460b      	mov	r3, r1
 8009b76:	4610      	mov	r0, r2
 8009b78:	4619      	mov	r1, r3
 8009b7a:	f7f6 ffad 	bl	8000ad8 <__aeabi_d2f>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	6023      	str	r3, [r4, #0]
}
 8009b82:	bf00      	nop
 8009b84:	370c      	adds	r7, #12
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd90      	pop	{r4, r7, pc}
 8009b8a:	bf00      	nop
 8009b8c:	40590000 	.word	0x40590000
 8009b90:	40700000 	.word	0x40700000

08009b94 <initIMU_slow>:
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b088      	sub	sp, #32
 8009b98:	af02      	add	r7, sp, #8
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	607a      	str	r2, [r7, #4]
 8009ba0:	817b      	strh	r3, [r7, #10]
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	617b      	str	r3, [r7, #20]
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	74fb      	strb	r3, [r7, #19]
 8009baa:	897a      	ldrh	r2, [r7, #10]
 8009bac:	f107 0113 	add.w	r1, r7, #19
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	2075      	movs	r0, #117	; 0x75
 8009bba:	f001 fd91 	bl	800b6e0 <read8>
 8009bbe:	7cfb      	ldrb	r3, [r7, #19]
 8009bc0:	2b12      	cmp	r3, #18
 8009bc2:	d101      	bne.n	8009bc8 <initIMU_slow+0x34>
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	617b      	str	r3, [r7, #20]
 8009bc8:	897a      	ldrh	r2, [r7, #10]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	9300      	str	r3, [sp, #0]
 8009bce:	4613      	mov	r3, r2
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	2180      	movs	r1, #128	; 0x80
 8009bd4:	206b      	movs	r0, #107	; 0x6b
 8009bd6:	f001 fd44 	bl	800b662 <write8>
 8009bda:	200a      	movs	r0, #10
 8009bdc:	f7f7 fa16 	bl	800100c <HAL_Delay>
 8009be0:	897a      	ldrh	r2, [r7, #10]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	9300      	str	r3, [sp, #0]
 8009be6:	4613      	mov	r3, r2
 8009be8:	68fa      	ldr	r2, [r7, #12]
 8009bea:	2144      	movs	r1, #68	; 0x44
 8009bec:	206a      	movs	r0, #106	; 0x6a
 8009bee:	f001 fd38 	bl	800b662 <write8>
 8009bf2:	897a      	ldrh	r2, [r7, #10]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	9300      	str	r3, [sp, #0]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	2141      	movs	r1, #65	; 0x41
 8009bfe:	206a      	movs	r0, #106	; 0x6a
 8009c00:	f001 fd2f 	bl	800b662 <write8>
 8009c04:	897a      	ldrh	r2, [r7, #10]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	9300      	str	r3, [sp, #0]
 8009c0a:	4613      	mov	r3, r2
 8009c0c:	68fa      	ldr	r2, [r7, #12]
 8009c0e:	2140      	movs	r1, #64	; 0x40
 8009c10:	2070      	movs	r0, #112	; 0x70
 8009c12:	f001 fd26 	bl	800b662 <write8>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d001      	beq.n	8009c20 <initIMU_slow+0x8c>
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	617b      	str	r3, [r7, #20]
 8009c20:	897a      	ldrh	r2, [r7, #10]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	9300      	str	r3, [sp, #0]
 8009c26:	4613      	mov	r3, r2
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	2101      	movs	r1, #1
 8009c2c:	206b      	movs	r0, #107	; 0x6b
 8009c2e:	f001 fd18 	bl	800b662 <write8>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d001      	beq.n	8009c3c <initIMU_slow+0xa8>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	617b      	str	r3, [r7, #20]
 8009c3c:	897a      	ldrh	r2, [r7, #10]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	4613      	mov	r3, r2
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	2100      	movs	r1, #0
 8009c48:	206c      	movs	r0, #108	; 0x6c
 8009c4a:	f001 fd0a 	bl	800b662 <write8>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d001      	beq.n	8009c58 <initIMU_slow+0xc4>
 8009c54:	2300      	movs	r3, #0
 8009c56:	617b      	str	r3, [r7, #20]
 8009c58:	897a      	ldrh	r2, [r7, #10]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	9300      	str	r3, [sp, #0]
 8009c5e:	4613      	mov	r3, r2
 8009c60:	68fa      	ldr	r2, [r7, #12]
 8009c62:	2118      	movs	r1, #24
 8009c64:	201c      	movs	r0, #28
 8009c66:	f001 fcfc 	bl	800b662 <write8>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d001      	beq.n	8009c74 <initIMU_slow+0xe0>
 8009c70:	2300      	movs	r3, #0
 8009c72:	617b      	str	r3, [r7, #20]
 8009c74:	897a      	ldrh	r2, [r7, #10]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	9300      	str	r3, [sp, #0]
 8009c7a:	4613      	mov	r3, r2
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	2110      	movs	r1, #16
 8009c80:	201b      	movs	r0, #27
 8009c82:	f001 fcee 	bl	800b662 <write8>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d001      	beq.n	8009c90 <initIMU_slow+0xfc>
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	617b      	str	r3, [r7, #20]
 8009c90:	897a      	ldrh	r2, [r7, #10]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	4613      	mov	r3, r2
 8009c98:	68fa      	ldr	r2, [r7, #12]
 8009c9a:	2102      	movs	r1, #2
 8009c9c:	201d      	movs	r0, #29
 8009c9e:	f001 fce0 	bl	800b662 <write8>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d001      	beq.n	8009cac <initIMU_slow+0x118>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	617b      	str	r3, [r7, #20]
 8009cac:	897a      	ldrh	r2, [r7, #10]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	9300      	str	r3, [sp, #0]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	2102      	movs	r1, #2
 8009cb8:	201a      	movs	r0, #26
 8009cba:	f001 fcd2 	bl	800b662 <write8>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d001      	beq.n	8009cc8 <initIMU_slow+0x134>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	617b      	str	r3, [r7, #20]
 8009cc8:	897a      	ldrh	r2, [r7, #10]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	9300      	str	r3, [sp, #0]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	68fa      	ldr	r2, [r7, #12]
 8009cd2:	21f9      	movs	r1, #249	; 0xf9
 8009cd4:	2019      	movs	r0, #25
 8009cd6:	f001 fcc4 	bl	800b662 <write8>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d001      	beq.n	8009ce4 <initIMU_slow+0x150>
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	617b      	str	r3, [r7, #20]
 8009ce4:	897a      	ldrh	r2, [r7, #10]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	9300      	str	r3, [sp, #0]
 8009cea:	4613      	mov	r3, r2
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	2118      	movs	r1, #24
 8009cf0:	2023      	movs	r0, #35	; 0x23
 8009cf2:	f001 fcb6 	bl	800b662 <write8>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d001      	beq.n	8009d00 <initIMU_slow+0x16c>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	617b      	str	r3, [r7, #20]
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	4618      	mov	r0, r3
 8009d04:	3718      	adds	r7, #24
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
	...

08009d0c <clearFIFO>:
 8009d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d10:	b08f      	sub	sp, #60	; 0x3c
 8009d12:	af02      	add	r7, sp, #8
 8009d14:	6178      	str	r0, [r7, #20]
 8009d16:	460b      	mov	r3, r1
 8009d18:	60fa      	str	r2, [r7, #12]
 8009d1a:	827b      	strh	r3, [r7, #18]
 8009d1c:	466b      	mov	r3, sp
 8009d1e:	60bb      	str	r3, [r7, #8]
 8009d20:	2300      	movs	r3, #0
 8009d22:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009d24:	2300      	movs	r3, #0
 8009d26:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009d28:	f107 0318 	add.w	r3, r7, #24
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	460a      	mov	r2, r1
 8009d30:	801a      	strh	r2, [r3, #0]
 8009d32:	460a      	mov	r2, r1
 8009d34:	709a      	strb	r2, [r3, #2]
 8009d36:	23f2      	movs	r3, #242	; 0xf2
 8009d38:	763b      	strb	r3, [r7, #24]
 8009d3a:	8a7b      	ldrh	r3, [r7, #18]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	4619      	mov	r1, r3
 8009d40:	6978      	ldr	r0, [r7, #20]
 8009d42:	f7f8 fa63 	bl	800220c <HAL_GPIO_WritePin>
 8009d46:	f107 0218 	add.w	r2, r7, #24
 8009d4a:	f107 0118 	add.w	r1, r7, #24
 8009d4e:	2301      	movs	r3, #1
 8009d50:	9300      	str	r3, [sp, #0]
 8009d52:	2303      	movs	r3, #3
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f7fb fc42 	bl	80055de <HAL_SPI_TransmitReceive>
 8009d5a:	7e7b      	ldrb	r3, [r7, #25]
 8009d5c:	021b      	lsls	r3, r3, #8
 8009d5e:	b21a      	sxth	r2, r3
 8009d60:	7ebb      	ldrb	r3, [r7, #26]
 8009d62:	b21b      	sxth	r3, r3
 8009d64:	4313      	orrs	r3, r2
 8009d66:	b21b      	sxth	r3, r3
 8009d68:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009d6a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009d6c:	085b      	lsrs	r3, r3, #1
 8009d6e:	4a2d      	ldr	r2, [pc, #180]	; (8009e24 <clearFIFO+0x118>)
 8009d70:	fba2 2303 	umull	r2, r3, r2, r3
 8009d74:	089b      	lsrs	r3, r3, #2
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	461a      	mov	r2, r3
 8009d7a:	00d2      	lsls	r2, r2, #3
 8009d7c:	1ad3      	subs	r3, r2, r3
 8009d7e:	005b      	lsls	r3, r3, #1
 8009d80:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009d82:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009d84:	1c5a      	adds	r2, r3, #1
 8009d86:	1e53      	subs	r3, r2, #1
 8009d88:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d8a:	4613      	mov	r3, r2
 8009d8c:	f04f 0400 	mov.w	r4, #0
 8009d90:	00e1      	lsls	r1, r4, #3
 8009d92:	6079      	str	r1, [r7, #4]
 8009d94:	6879      	ldr	r1, [r7, #4]
 8009d96:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8009d9a:	6079      	str	r1, [r7, #4]
 8009d9c:	00d9      	lsls	r1, r3, #3
 8009d9e:	6039      	str	r1, [r7, #0]
 8009da0:	4613      	mov	r3, r2
 8009da2:	f04f 0400 	mov.w	r4, #0
 8009da6:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8009daa:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8009dae:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8009db2:	4613      	mov	r3, r2
 8009db4:	3307      	adds	r3, #7
 8009db6:	08db      	lsrs	r3, r3, #3
 8009db8:	00db      	lsls	r3, r3, #3
 8009dba:	ebad 0d03 	sub.w	sp, sp, r3
 8009dbe:	ab02      	add	r3, sp, #8
 8009dc0:	3300      	adds	r3, #0
 8009dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8009dc4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009dc6:	1c5a      	adds	r2, r3, #1
 8009dc8:	1e53      	subs	r3, r2, #1
 8009dca:	623b      	str	r3, [r7, #32]
 8009dcc:	4613      	mov	r3, r2
 8009dce:	f04f 0400 	mov.w	r4, #0
 8009dd2:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8009dd6:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8009dda:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8009dde:	4613      	mov	r3, r2
 8009de0:	f04f 0400 	mov.w	r4, #0
 8009de4:	00e6      	lsls	r6, r4, #3
 8009de6:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8009dea:	00dd      	lsls	r5, r3, #3
 8009dec:	4613      	mov	r3, r2
 8009dee:	3307      	adds	r3, #7
 8009df0:	08db      	lsrs	r3, r3, #3
 8009df2:	00db      	lsls	r3, r3, #3
 8009df4:	ebad 0d03 	sub.w	sp, sp, r3
 8009df8:	ab02      	add	r3, sp, #8
 8009dfa:	3300      	adds	r3, #0
 8009dfc:	61fb      	str	r3, [r7, #28]
 8009dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e00:	22f4      	movs	r2, #244	; 0xf4
 8009e02:	701a      	strb	r2, [r3, #0]
 8009e04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e06:	69fa      	ldr	r2, [r7, #28]
 8009e08:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f7fb fd86 	bl	8005920 <HAL_SPI_TransmitReceive_DMA>
 8009e14:	f8d7 d008 	ldr.w	sp, [r7, #8]
 8009e18:	bf00      	nop
 8009e1a:	3734      	adds	r7, #52	; 0x34
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e22:	bf00      	nop
 8009e24:	92492493 	.word	0x92492493

08009e28 <readIMU>:
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b088      	sub	sp, #32
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	60f8      	str	r0, [r7, #12]
 8009e30:	607a      	str	r2, [r7, #4]
 8009e32:	461a      	mov	r2, r3
 8009e34:	460b      	mov	r3, r1
 8009e36:	817b      	strh	r3, [r7, #10]
 8009e38:	4613      	mov	r3, r2
 8009e3a:	813b      	strh	r3, [r7, #8]
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	837b      	strh	r3, [r7, #26]
 8009e40:	2300      	movs	r3, #0
 8009e42:	833b      	strh	r3, [r7, #24]
 8009e44:	f107 0314 	add.w	r3, r7, #20
 8009e48:	2100      	movs	r1, #0
 8009e4a:	460a      	mov	r2, r1
 8009e4c:	801a      	strh	r2, [r3, #0]
 8009e4e:	460a      	mov	r2, r1
 8009e50:	709a      	strb	r2, [r3, #2]
 8009e52:	2300      	movs	r3, #0
 8009e54:	61fb      	str	r3, [r7, #28]
 8009e56:	23f2      	movs	r3, #242	; 0xf2
 8009e58:	753b      	strb	r3, [r7, #20]
 8009e5a:	893b      	ldrh	r3, [r7, #8]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	4619      	mov	r1, r3
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f7f8 f9d3 	bl	800220c <HAL_GPIO_WritePin>
 8009e66:	f107 0114 	add.w	r1, r7, #20
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	2203      	movs	r2, #3
 8009e6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e70:	f7fb faaf 	bl	80053d2 <HAL_SPI_Receive>
 8009e74:	7d7b      	ldrb	r3, [r7, #21]
 8009e76:	021b      	lsls	r3, r3, #8
 8009e78:	b21a      	sxth	r2, r3
 8009e7a:	7dbb      	ldrb	r3, [r7, #22]
 8009e7c:	b21b      	sxth	r3, r3
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	b21b      	sxth	r3, r3
 8009e82:	837b      	strh	r3, [r7, #26]
 8009e84:	8b7b      	ldrh	r3, [r7, #26]
 8009e86:	085b      	lsrs	r3, r3, #1
 8009e88:	4a0e      	ldr	r2, [pc, #56]	; (8009ec4 <readIMU+0x9c>)
 8009e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e8e:	089b      	lsrs	r3, r3, #2
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	461a      	mov	r2, r3
 8009e94:	00d2      	lsls	r2, r2, #3
 8009e96:	1ad3      	subs	r3, r2, r3
 8009e98:	005b      	lsls	r3, r3, #1
 8009e9a:	833b      	strh	r3, [r7, #24]
 8009e9c:	8b3a      	ldrh	r2, [r7, #24]
 8009e9e:	897b      	ldrh	r3, [r7, #10]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d001      	beq.n	8009ea8 <readIMU+0x80>
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	61fb      	str	r3, [r7, #28]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	22f4      	movs	r2, #244	; 0xf4
 8009eac:	701a      	strb	r2, [r3, #0]
 8009eae:	8b3b      	ldrh	r3, [r7, #24]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	68f9      	ldr	r1, [r7, #12]
 8009eb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009eb6:	f7fb fd33 	bl	8005920 <HAL_SPI_TransmitReceive_DMA>
 8009eba:	69fb      	ldr	r3, [r7, #28]
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3720      	adds	r7, #32
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}
 8009ec4:	92492493 	.word	0x92492493

08009ec8 <convIMU>:
 8009ec8:	b590      	push	{r4, r7, lr}
 8009eca:	b087      	sub	sp, #28
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	60f8      	str	r0, [r7, #12]
 8009ed0:	60b9      	str	r1, [r7, #8]
 8009ed2:	607a      	str	r2, [r7, #4]
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	617b      	str	r3, [r7, #20]
 8009ed8:	e154      	b.n	800a184 <convIMU+0x2bc>
 8009eda:	697a      	ldr	r2, [r7, #20]
 8009edc:	4613      	mov	r3, r2
 8009ede:	00db      	lsls	r3, r3, #3
 8009ee0:	1a9b      	subs	r3, r3, r2
 8009ee2:	009b      	lsls	r3, r3, #2
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	189c      	adds	r4, r3, r2
 8009eea:	697a      	ldr	r2, [r7, #20]
 8009eec:	4613      	mov	r3, r2
 8009eee:	00db      	lsls	r3, r3, #3
 8009ef0:	1a9b      	subs	r3, r3, r2
 8009ef2:	005b      	lsls	r3, r3, #1
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	4413      	add	r3, r2
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	021b      	lsls	r3, r3, #8
 8009efe:	b219      	sxth	r1, r3
 8009f00:	697a      	ldr	r2, [r7, #20]
 8009f02:	4613      	mov	r3, r2
 8009f04:	00db      	lsls	r3, r3, #3
 8009f06:	1a9b      	subs	r3, r3, r2
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	68fa      	ldr	r2, [r7, #12]
 8009f0e:	4413      	add	r3, r2
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	b21b      	sxth	r3, r3
 8009f14:	430b      	orrs	r3, r1
 8009f16:	b21b      	sxth	r3, r3
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7f6 fac7 	bl	80004ac <__aeabi_i2d>
 8009f1e:	f04f 0200 	mov.w	r2, #0
 8009f22:	4ba1      	ldr	r3, [pc, #644]	; (800a1a8 <convIMU+0x2e0>)
 8009f24:	f7f6 fc52 	bl	80007cc <__aeabi_ddiv>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	4610      	mov	r0, r2
 8009f2e:	4619      	mov	r1, r3
 8009f30:	f7f6 fdd2 	bl	8000ad8 <__aeabi_d2f>
 8009f34:	4603      	mov	r3, r0
 8009f36:	6023      	str	r3, [r4, #0]
 8009f38:	697a      	ldr	r2, [r7, #20]
 8009f3a:	4613      	mov	r3, r2
 8009f3c:	00db      	lsls	r3, r3, #3
 8009f3e:	1a9b      	subs	r3, r3, r2
 8009f40:	009b      	lsls	r3, r3, #2
 8009f42:	3304      	adds	r3, #4
 8009f44:	68ba      	ldr	r2, [r7, #8]
 8009f46:	18d4      	adds	r4, r2, r3
 8009f48:	697a      	ldr	r2, [r7, #20]
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	00db      	lsls	r3, r3, #3
 8009f4e:	1a9b      	subs	r3, r3, r2
 8009f50:	005b      	lsls	r3, r3, #1
 8009f52:	3302      	adds	r3, #2
 8009f54:	68fa      	ldr	r2, [r7, #12]
 8009f56:	4413      	add	r3, r2
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	021b      	lsls	r3, r3, #8
 8009f5c:	b219      	sxth	r1, r3
 8009f5e:	697a      	ldr	r2, [r7, #20]
 8009f60:	4613      	mov	r3, r2
 8009f62:	00db      	lsls	r3, r3, #3
 8009f64:	1a9b      	subs	r3, r3, r2
 8009f66:	005b      	lsls	r3, r3, #1
 8009f68:	3303      	adds	r3, #3
 8009f6a:	68fa      	ldr	r2, [r7, #12]
 8009f6c:	4413      	add	r3, r2
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	b21b      	sxth	r3, r3
 8009f72:	430b      	orrs	r3, r1
 8009f74:	b21b      	sxth	r3, r3
 8009f76:	4618      	mov	r0, r3
 8009f78:	f7f6 fa98 	bl	80004ac <__aeabi_i2d>
 8009f7c:	f04f 0200 	mov.w	r2, #0
 8009f80:	4b89      	ldr	r3, [pc, #548]	; (800a1a8 <convIMU+0x2e0>)
 8009f82:	f7f6 fc23 	bl	80007cc <__aeabi_ddiv>
 8009f86:	4602      	mov	r2, r0
 8009f88:	460b      	mov	r3, r1
 8009f8a:	4610      	mov	r0, r2
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	f7f6 fda3 	bl	8000ad8 <__aeabi_d2f>
 8009f92:	4603      	mov	r3, r0
 8009f94:	6023      	str	r3, [r4, #0]
 8009f96:	697a      	ldr	r2, [r7, #20]
 8009f98:	4613      	mov	r3, r2
 8009f9a:	00db      	lsls	r3, r3, #3
 8009f9c:	1a9b      	subs	r3, r3, r2
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	3308      	adds	r3, #8
 8009fa2:	68ba      	ldr	r2, [r7, #8]
 8009fa4:	18d4      	adds	r4, r2, r3
 8009fa6:	697a      	ldr	r2, [r7, #20]
 8009fa8:	4613      	mov	r3, r2
 8009faa:	00db      	lsls	r3, r3, #3
 8009fac:	1a9b      	subs	r3, r3, r2
 8009fae:	005b      	lsls	r3, r3, #1
 8009fb0:	3304      	adds	r3, #4
 8009fb2:	68fa      	ldr	r2, [r7, #12]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	021b      	lsls	r3, r3, #8
 8009fba:	b219      	sxth	r1, r3
 8009fbc:	697a      	ldr	r2, [r7, #20]
 8009fbe:	4613      	mov	r3, r2
 8009fc0:	00db      	lsls	r3, r3, #3
 8009fc2:	1a9b      	subs	r3, r3, r2
 8009fc4:	005b      	lsls	r3, r3, #1
 8009fc6:	3305      	adds	r3, #5
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	4413      	add	r3, r2
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	b21b      	sxth	r3, r3
 8009fd0:	430b      	orrs	r3, r1
 8009fd2:	b21b      	sxth	r3, r3
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7f6 fa69 	bl	80004ac <__aeabi_i2d>
 8009fda:	f04f 0200 	mov.w	r2, #0
 8009fde:	4b72      	ldr	r3, [pc, #456]	; (800a1a8 <convIMU+0x2e0>)
 8009fe0:	f7f6 fbf4 	bl	80007cc <__aeabi_ddiv>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	4610      	mov	r0, r2
 8009fea:	4619      	mov	r1, r3
 8009fec:	f7f6 fd74 	bl	8000ad8 <__aeabi_d2f>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	6023      	str	r3, [r4, #0]
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	00db      	lsls	r3, r3, #3
 8009ffa:	1a9b      	subs	r3, r3, r2
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	330c      	adds	r3, #12
 800a000:	68ba      	ldr	r2, [r7, #8]
 800a002:	18d4      	adds	r4, r2, r3
 800a004:	697a      	ldr	r2, [r7, #20]
 800a006:	4613      	mov	r3, r2
 800a008:	00db      	lsls	r3, r3, #3
 800a00a:	1a9b      	subs	r3, r3, r2
 800a00c:	005b      	lsls	r3, r3, #1
 800a00e:	3306      	adds	r3, #6
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	4413      	add	r3, r2
 800a014:	781b      	ldrb	r3, [r3, #0]
 800a016:	021b      	lsls	r3, r3, #8
 800a018:	b219      	sxth	r1, r3
 800a01a:	697a      	ldr	r2, [r7, #20]
 800a01c:	4613      	mov	r3, r2
 800a01e:	00db      	lsls	r3, r3, #3
 800a020:	1a9b      	subs	r3, r3, r2
 800a022:	005b      	lsls	r3, r3, #1
 800a024:	3307      	adds	r3, #7
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	4413      	add	r3, r2
 800a02a:	781b      	ldrb	r3, [r3, #0]
 800a02c:	b21b      	sxth	r3, r3
 800a02e:	430b      	orrs	r3, r1
 800a030:	b21b      	sxth	r3, r3
 800a032:	4618      	mov	r0, r3
 800a034:	f7f6 fa3a 	bl	80004ac <__aeabi_i2d>
 800a038:	a357      	add	r3, pc, #348	; (adr r3, 800a198 <convIMU+0x2d0>)
 800a03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03e:	f7f6 fbc5 	bl	80007cc <__aeabi_ddiv>
 800a042:	4602      	mov	r2, r0
 800a044:	460b      	mov	r3, r1
 800a046:	4610      	mov	r0, r2
 800a048:	4619      	mov	r1, r3
 800a04a:	f04f 0200 	mov.w	r2, #0
 800a04e:	4b57      	ldr	r3, [pc, #348]	; (800a1ac <convIMU+0x2e4>)
 800a050:	f7f6 f8e0 	bl	8000214 <__adddf3>
 800a054:	4602      	mov	r2, r0
 800a056:	460b      	mov	r3, r1
 800a058:	4610      	mov	r0, r2
 800a05a:	4619      	mov	r1, r3
 800a05c:	f7f6 fd3c 	bl	8000ad8 <__aeabi_d2f>
 800a060:	4603      	mov	r3, r0
 800a062:	6023      	str	r3, [r4, #0]
 800a064:	697a      	ldr	r2, [r7, #20]
 800a066:	4613      	mov	r3, r2
 800a068:	00db      	lsls	r3, r3, #3
 800a06a:	1a9b      	subs	r3, r3, r2
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	3310      	adds	r3, #16
 800a070:	68ba      	ldr	r2, [r7, #8]
 800a072:	18d4      	adds	r4, r2, r3
 800a074:	697a      	ldr	r2, [r7, #20]
 800a076:	4613      	mov	r3, r2
 800a078:	00db      	lsls	r3, r3, #3
 800a07a:	1a9b      	subs	r3, r3, r2
 800a07c:	005b      	lsls	r3, r3, #1
 800a07e:	3308      	adds	r3, #8
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	4413      	add	r3, r2
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	021b      	lsls	r3, r3, #8
 800a088:	b219      	sxth	r1, r3
 800a08a:	697a      	ldr	r2, [r7, #20]
 800a08c:	4613      	mov	r3, r2
 800a08e:	00db      	lsls	r3, r3, #3
 800a090:	1a9b      	subs	r3, r3, r2
 800a092:	005b      	lsls	r3, r3, #1
 800a094:	3309      	adds	r3, #9
 800a096:	68fa      	ldr	r2, [r7, #12]
 800a098:	4413      	add	r3, r2
 800a09a:	781b      	ldrb	r3, [r3, #0]
 800a09c:	b21b      	sxth	r3, r3
 800a09e:	430b      	orrs	r3, r1
 800a0a0:	b21b      	sxth	r3, r3
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f7f6 fa02 	bl	80004ac <__aeabi_i2d>
 800a0a8:	a33d      	add	r3, pc, #244	; (adr r3, 800a1a0 <convIMU+0x2d8>)
 800a0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ae:	f7f6 fb8d 	bl	80007cc <__aeabi_ddiv>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	4610      	mov	r0, r2
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	f7f6 fd0d 	bl	8000ad8 <__aeabi_d2f>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	6023      	str	r3, [r4, #0]
 800a0c2:	697a      	ldr	r2, [r7, #20]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	00db      	lsls	r3, r3, #3
 800a0c8:	1a9b      	subs	r3, r3, r2
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	3314      	adds	r3, #20
 800a0ce:	68ba      	ldr	r2, [r7, #8]
 800a0d0:	18d4      	adds	r4, r2, r3
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	4613      	mov	r3, r2
 800a0d6:	00db      	lsls	r3, r3, #3
 800a0d8:	1a9b      	subs	r3, r3, r2
 800a0da:	005b      	lsls	r3, r3, #1
 800a0dc:	330a      	adds	r3, #10
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	021b      	lsls	r3, r3, #8
 800a0e6:	b219      	sxth	r1, r3
 800a0e8:	697a      	ldr	r2, [r7, #20]
 800a0ea:	4613      	mov	r3, r2
 800a0ec:	00db      	lsls	r3, r3, #3
 800a0ee:	1a9b      	subs	r3, r3, r2
 800a0f0:	005b      	lsls	r3, r3, #1
 800a0f2:	330b      	adds	r3, #11
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	781b      	ldrb	r3, [r3, #0]
 800a0fa:	b21b      	sxth	r3, r3
 800a0fc:	430b      	orrs	r3, r1
 800a0fe:	b21b      	sxth	r3, r3
 800a100:	4618      	mov	r0, r3
 800a102:	f7f6 f9d3 	bl	80004ac <__aeabi_i2d>
 800a106:	a326      	add	r3, pc, #152	; (adr r3, 800a1a0 <convIMU+0x2d8>)
 800a108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10c:	f7f6 fb5e 	bl	80007cc <__aeabi_ddiv>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	4610      	mov	r0, r2
 800a116:	4619      	mov	r1, r3
 800a118:	f7f6 fcde 	bl	8000ad8 <__aeabi_d2f>
 800a11c:	4603      	mov	r3, r0
 800a11e:	6023      	str	r3, [r4, #0]
 800a120:	697a      	ldr	r2, [r7, #20]
 800a122:	4613      	mov	r3, r2
 800a124:	00db      	lsls	r3, r3, #3
 800a126:	1a9b      	subs	r3, r3, r2
 800a128:	009b      	lsls	r3, r3, #2
 800a12a:	3318      	adds	r3, #24
 800a12c:	68ba      	ldr	r2, [r7, #8]
 800a12e:	18d4      	adds	r4, r2, r3
 800a130:	697a      	ldr	r2, [r7, #20]
 800a132:	4613      	mov	r3, r2
 800a134:	00db      	lsls	r3, r3, #3
 800a136:	1a9b      	subs	r3, r3, r2
 800a138:	005b      	lsls	r3, r3, #1
 800a13a:	330c      	adds	r3, #12
 800a13c:	68fa      	ldr	r2, [r7, #12]
 800a13e:	4413      	add	r3, r2
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	021b      	lsls	r3, r3, #8
 800a144:	b219      	sxth	r1, r3
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	4613      	mov	r3, r2
 800a14a:	00db      	lsls	r3, r3, #3
 800a14c:	1a9b      	subs	r3, r3, r2
 800a14e:	005b      	lsls	r3, r3, #1
 800a150:	330d      	adds	r3, #13
 800a152:	68fa      	ldr	r2, [r7, #12]
 800a154:	4413      	add	r3, r2
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	b21b      	sxth	r3, r3
 800a15a:	430b      	orrs	r3, r1
 800a15c:	b21b      	sxth	r3, r3
 800a15e:	4618      	mov	r0, r3
 800a160:	f7f6 f9a4 	bl	80004ac <__aeabi_i2d>
 800a164:	a30e      	add	r3, pc, #56	; (adr r3, 800a1a0 <convIMU+0x2d8>)
 800a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16a:	f7f6 fb2f 	bl	80007cc <__aeabi_ddiv>
 800a16e:	4602      	mov	r2, r0
 800a170:	460b      	mov	r3, r1
 800a172:	4610      	mov	r0, r2
 800a174:	4619      	mov	r1, r3
 800a176:	f7f6 fcaf 	bl	8000ad8 <__aeabi_d2f>
 800a17a:	4603      	mov	r3, r0
 800a17c:	6023      	str	r3, [r4, #0]
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	3301      	adds	r3, #1
 800a182:	617b      	str	r3, [r7, #20]
 800a184:	697a      	ldr	r2, [r7, #20]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	429a      	cmp	r2, r3
 800a18a:	f4ff aea6 	bcc.w	8009eda <convIMU+0x12>
 800a18e:	bf00      	nop
 800a190:	371c      	adds	r7, #28
 800a192:	46bd      	mov	sp, r7
 800a194:	bd90      	pop	{r4, r7, pc}
 800a196:	bf00      	nop
 800a198:	cccccccd 	.word	0xcccccccd
 800a19c:	40746ccc 	.word	0x40746ccc
 800a1a0:	66666666 	.word	0x66666666
 800a1a4:	40406666 	.word	0x40406666
 800a1a8:	40a00000 	.word	0x40a00000
 800a1ac:	40390000 	.word	0x40390000

0800a1b0 <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b088      	sub	sp, #32
 800a1b4:	af02      	add	r7, sp, #8
 800a1b6:	60f8      	str	r0, [r7, #12]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	607a      	str	r2, [r7, #4]
 800a1bc:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800a1c6:	897a      	ldrh	r2, [r7, #10]
 800a1c8:	f107 0113 	add.w	r1, r7, #19
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	208f      	movs	r0, #143	; 0x8f
 800a1d6:	f001 fa83 	bl	800b6e0 <read8>
	if(dataRead == LIS_ID){verif = 1;}
 800a1da:	7cfb      	ldrb	r3, [r7, #19]
 800a1dc:	2b3d      	cmp	r3, #61	; 0x3d
 800a1de:	d101      	bne.n	800a1e4 <initMAG+0x34>
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a1e4:	897a      	ldrh	r2, [r7, #10]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	9300      	str	r3, [sp, #0]
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	210c      	movs	r1, #12
 800a1f0:	2021      	movs	r0, #33	; 0x21
 800a1f2:	f001 fa36 	bl	800b662 <write8>
	HAL_Delay(10);
 800a1f6:	200a      	movs	r0, #10
 800a1f8:	f7f6 ff08 	bl	800100c <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a1fc:	897a      	ldrh	r2, [r7, #10]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	9300      	str	r3, [sp, #0]
 800a202:	4613      	mov	r3, r2
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	217c      	movs	r1, #124	; 0x7c
 800a208:	2020      	movs	r0, #32
 800a20a:	f001 fa2a 	bl	800b662 <write8>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b01      	cmp	r3, #1
 800a212:	d001      	beq.n	800a218 <initMAG+0x68>
 800a214:	2300      	movs	r3, #0
 800a216:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a218:	897a      	ldrh	r2, [r7, #10]
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	9300      	str	r3, [sp, #0]
 800a21e:	4613      	mov	r3, r2
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	210e      	movs	r1, #14
 800a224:	2023      	movs	r0, #35	; 0x23
 800a226:	f001 fa1c 	bl	800b662 <write8>
 800a22a:	4603      	mov	r3, r0
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d001      	beq.n	800a234 <initMAG+0x84>
 800a230:	2300      	movs	r3, #0
 800a232:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800a234:	897a      	ldrh	r2, [r7, #10]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	9300      	str	r3, [sp, #0]
 800a23a:	4613      	mov	r3, r2
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	2100      	movs	r1, #0
 800a240:	2022      	movs	r0, #34	; 0x22
 800a242:	f001 fa0e 	bl	800b662 <write8>
 800a246:	4603      	mov	r3, r0
 800a248:	2b01      	cmp	r3, #1
 800a24a:	d001      	beq.n	800a250 <initMAG+0xa0>
 800a24c:	2300      	movs	r3, #0
 800a24e:	617b      	str	r3, [r7, #20]

	return verif;
 800a250:	697b      	ldr	r3, [r7, #20]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3718      	adds	r7, #24
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b086      	sub	sp, #24
 800a25e:	af02      	add	r7, sp, #8
 800a260:	60f8      	str	r0, [r7, #12]
 800a262:	60b9      	str	r1, [r7, #8]
 800a264:	603b      	str	r3, [r7, #0]
 800a266:	4613      	mov	r3, r2
 800a268:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	9301      	str	r3, [sp, #4]
 800a26e:	88fb      	ldrh	r3, [r7, #6]
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	2206      	movs	r2, #6
 800a276:	68f9      	ldr	r1, [r7, #12]
 800a278:	2068      	movs	r0, #104	; 0x68
 800a27a:	f001 fa5e 	bl	800b73a <readN>
}
 800a27e:	bf00      	nop
 800a280:	3710      	adds	r7, #16
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}
	...

0800a288 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 800a288:	b590      	push	{r4, r7, lr}
 800a28a:	b083      	sub	sp, #12
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
	MAGConv[0] = (int16_t)(MAG_raw_data[0] << 8 | MAG_raw_data[1]) / 6842.0; 		//in Gauss
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	021b      	lsls	r3, r3, #8
 800a298:	b21a      	sxth	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	3301      	adds	r3, #1
 800a29e:	781b      	ldrb	r3, [r3, #0]
 800a2a0:	b21b      	sxth	r3, r3
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	b21b      	sxth	r3, r3
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f7f6 f900 	bl	80004ac <__aeabi_i2d>
 800a2ac:	a326      	add	r3, pc, #152	; (adr r3, 800a348 <convMAG+0xc0>)
 800a2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b2:	f7f6 fa8b 	bl	80007cc <__aeabi_ddiv>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	460c      	mov	r4, r1
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	4621      	mov	r1, r4
 800a2be:	f7f6 fc0b 	bl	8000ad8 <__aeabi_d2f>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	601a      	str	r2, [r3, #0]
	MAGConv[1] = (int16_t)(MAG_raw_data[2] << 8 | MAG_raw_data[3]) / 6842.0;
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	1d1c      	adds	r4, r3, #4
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	3302      	adds	r3, #2
 800a2d0:	781b      	ldrb	r3, [r3, #0]
 800a2d2:	021b      	lsls	r3, r3, #8
 800a2d4:	b21a      	sxth	r2, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	3303      	adds	r3, #3
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	b21b      	sxth	r3, r3
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	b21b      	sxth	r3, r3
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7f6 f8e2 	bl	80004ac <__aeabi_i2d>
 800a2e8:	a317      	add	r3, pc, #92	; (adr r3, 800a348 <convMAG+0xc0>)
 800a2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ee:	f7f6 fa6d 	bl	80007cc <__aeabi_ddiv>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	4610      	mov	r0, r2
 800a2f8:	4619      	mov	r1, r3
 800a2fa:	f7f6 fbed 	bl	8000ad8 <__aeabi_d2f>
 800a2fe:	4603      	mov	r3, r0
 800a300:	6023      	str	r3, [r4, #0]
	MAGConv[2] = (int16_t)(MAG_raw_data[4] << 8 | MAG_raw_data[5]) / 6842.0;
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	f103 0408 	add.w	r4, r3, #8
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	3304      	adds	r3, #4
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	021b      	lsls	r3, r3, #8
 800a310:	b21a      	sxth	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	3305      	adds	r3, #5
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	b21b      	sxth	r3, r3
 800a31a:	4313      	orrs	r3, r2
 800a31c:	b21b      	sxth	r3, r3
 800a31e:	4618      	mov	r0, r3
 800a320:	f7f6 f8c4 	bl	80004ac <__aeabi_i2d>
 800a324:	a308      	add	r3, pc, #32	; (adr r3, 800a348 <convMAG+0xc0>)
 800a326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32a:	f7f6 fa4f 	bl	80007cc <__aeabi_ddiv>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4610      	mov	r0, r2
 800a334:	4619      	mov	r1, r3
 800a336:	f7f6 fbcf 	bl	8000ad8 <__aeabi_d2f>
 800a33a:	4603      	mov	r3, r0
 800a33c:	6023      	str	r3, [r4, #0]
}
 800a33e:	bf00      	nop
 800a340:	370c      	adds	r7, #12
 800a342:	46bd      	mov	sp, r7
 800a344:	bd90      	pop	{r4, r7, pc}
 800a346:	bf00      	nop
 800a348:	00000000 	.word	0x00000000
 800a34c:	40baba00 	.word	0x40baba00

0800a350 <convSpeedPITOT>:
 800a350:	b590      	push	{r4, r7, lr}
 800a352:	b089      	sub	sp, #36	; 0x24
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	781b      	ldrb	r3, [r3, #0]
 800a35e:	021b      	lsls	r3, r3, #8
 800a360:	b21a      	sxth	r2, r3
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	3301      	adds	r3, #1
 800a366:	781b      	ldrb	r3, [r3, #0]
 800a368:	b21b      	sxth	r3, r3
 800a36a:	4313      	orrs	r3, r2
 800a36c:	b21b      	sxth	r3, r3
 800a36e:	83fb      	strh	r3, [r7, #30]
 800a370:	f240 6366 	movw	r3, #1638	; 0x666
 800a374:	83bb      	strh	r3, [r7, #28]
 800a376:	f643 1399 	movw	r3, #14745	; 0x3999
 800a37a:	837b      	strh	r3, [r7, #26]
 800a37c:	f04f 0300 	mov.w	r3, #0
 800a380:	617b      	str	r3, [r7, #20]
 800a382:	f04f 0300 	mov.w	r3, #0
 800a386:	613b      	str	r3, [r7, #16]
 800a388:	4b20      	ldr	r3, [pc, #128]	; (800a40c <convSpeedPITOT+0xbc>)
 800a38a:	60fb      	str	r3, [r7, #12]
 800a38c:	8bfa      	ldrh	r2, [r7, #30]
 800a38e:	8bbb      	ldrh	r3, [r7, #28]
 800a390:	1ad3      	subs	r3, r2, r3
 800a392:	ee07 3a90 	vmov	s15, r3
 800a396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a39a:	edd7 6a03 	vldr	s13, [r7, #12]
 800a39e:	edd7 7a04 	vldr	s15, [r7, #16]
 800a3a2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a3a6:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a3aa:	8b7a      	ldrh	r2, [r7, #26]
 800a3ac:	8bbb      	ldrh	r3, [r7, #28]
 800a3ae:	1ad3      	subs	r3, r2, r3
 800a3b0:	ee07 3a90 	vmov	s15, r3
 800a3b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a3b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3bc:	edd7 7a04 	vldr	s15, [r7, #16]
 800a3c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3c4:	edc7 7a05 	vstr	s15, [r7, #20]
 800a3c8:	4b11      	ldr	r3, [pc, #68]	; (800a410 <convSpeedPITOT+0xc0>)
 800a3ca:	60bb      	str	r3, [r7, #8]
 800a3cc:	edd7 7a05 	vldr	s15, [r7, #20]
 800a3d0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a3d4:	edd7 7a02 	vldr	s15, [r7, #8]
 800a3d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a3dc:	ee16 0a90 	vmov	r0, s13
 800a3e0:	f7f6 f876 	bl	80004d0 <__aeabi_f2d>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	460c      	mov	r4, r1
 800a3e8:	ec44 3b10 	vmov	d0, r3, r4
 800a3ec:	f002 f9c2 	bl	800c774 <sqrt>
 800a3f0:	ec54 3b10 	vmov	r3, r4, d0
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	f7f6 fb6e 	bl	8000ad8 <__aeabi_d2f>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	601a      	str	r2, [r3, #0]
 800a402:	bf00      	nop
 800a404:	3724      	adds	r7, #36	; 0x24
 800a406:	46bd      	mov	sp, r7
 800a408:	bd90      	pop	{r4, r7, pc}
 800a40a:	bf00      	nop
 800a40c:	48285480 	.word	0x48285480
 800a410:	3f9ccccd 	.word	0x3f9ccccd

0800a414 <BSP_SD_Init>:
 800a414:	b580      	push	{r7, lr}
 800a416:	b082      	sub	sp, #8
 800a418:	af00      	add	r7, sp, #0
 800a41a:	2300      	movs	r3, #0
 800a41c:	71fb      	strb	r3, [r7, #7]
 800a41e:	f000 f896 	bl	800a54e <BSP_SD_IsDetected>
 800a422:	4603      	mov	r3, r0
 800a424:	2b01      	cmp	r3, #1
 800a426:	d001      	beq.n	800a42c <BSP_SD_Init+0x18>
 800a428:	2301      	movs	r3, #1
 800a42a:	e012      	b.n	800a452 <BSP_SD_Init+0x3e>
 800a42c:	480b      	ldr	r0, [pc, #44]	; (800a45c <BSP_SD_Init+0x48>)
 800a42e:	f7f9 fb71 	bl	8003b14 <HAL_SD_Init>
 800a432:	4603      	mov	r3, r0
 800a434:	71fb      	strb	r3, [r7, #7]
 800a436:	79fb      	ldrb	r3, [r7, #7]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d109      	bne.n	800a450 <BSP_SD_Init+0x3c>
 800a43c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a440:	4806      	ldr	r0, [pc, #24]	; (800a45c <BSP_SD_Init+0x48>)
 800a442:	f7fa f938 	bl	80046b6 <HAL_SD_ConfigWideBusOperation>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <BSP_SD_Init+0x3c>
 800a44c:	2301      	movs	r3, #1
 800a44e:	71fb      	strb	r3, [r7, #7]
 800a450:	79fb      	ldrb	r3, [r7, #7]
 800a452:	4618      	mov	r0, r3
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20002810 	.word	0x20002810

0800a460 <BSP_SD_ReadBlocks_DMA>:
 800a460:	b580      	push	{r7, lr}
 800a462:	b086      	sub	sp, #24
 800a464:	af00      	add	r7, sp, #0
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	607a      	str	r2, [r7, #4]
 800a46c:	2300      	movs	r3, #0
 800a46e:	75fb      	strb	r3, [r7, #23]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	68f9      	ldr	r1, [r7, #12]
 800a476:	4806      	ldr	r0, [pc, #24]	; (800a490 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a478:	f7f9 fbd4 	bl	8003c24 <HAL_SD_ReadBlocks_DMA>
 800a47c:	4603      	mov	r3, r0
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d001      	beq.n	800a486 <BSP_SD_ReadBlocks_DMA+0x26>
 800a482:	2301      	movs	r3, #1
 800a484:	75fb      	strb	r3, [r7, #23]
 800a486:	7dfb      	ldrb	r3, [r7, #23]
 800a488:	4618      	mov	r0, r3
 800a48a:	3718      	adds	r7, #24
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	20002810 	.word	0x20002810

0800a494 <BSP_SD_WriteBlocks_DMA>:
 800a494:	b580      	push	{r7, lr}
 800a496:	b086      	sub	sp, #24
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	75fb      	strb	r3, [r7, #23]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	68ba      	ldr	r2, [r7, #8]
 800a4a8:	68f9      	ldr	r1, [r7, #12]
 800a4aa:	4806      	ldr	r0, [pc, #24]	; (800a4c4 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a4ac:	f7f9 fc84 	bl	8003db8 <HAL_SD_WriteBlocks_DMA>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d001      	beq.n	800a4ba <BSP_SD_WriteBlocks_DMA+0x26>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	75fb      	strb	r3, [r7, #23]
 800a4ba:	7dfb      	ldrb	r3, [r7, #23]
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}
 800a4c4:	20002810 	.word	0x20002810

0800a4c8 <BSP_SD_GetCardState>:
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	4805      	ldr	r0, [pc, #20]	; (800a4e4 <BSP_SD_GetCardState+0x1c>)
 800a4ce:	f7fa f96e 	bl	80047ae <HAL_SD_GetCardState>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b04      	cmp	r3, #4
 800a4d6:	bf14      	ite	ne
 800a4d8:	2301      	movne	r3, #1
 800a4da:	2300      	moveq	r3, #0
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	4618      	mov	r0, r3
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20002810 	.word	0x20002810

0800a4e8 <BSP_SD_GetCardInfo>:
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b082      	sub	sp, #8
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	6879      	ldr	r1, [r7, #4]
 800a4f2:	4803      	ldr	r0, [pc, #12]	; (800a500 <BSP_SD_GetCardInfo+0x18>)
 800a4f4:	f7fa f8b3 	bl	800465e <HAL_SD_GetCardInfo>
 800a4f8:	bf00      	nop
 800a4fa:	3708      	adds	r7, #8
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}
 800a500:	20002810 	.word	0x20002810

0800a504 <HAL_SD_AbortCallback>:
 800a504:	b580      	push	{r7, lr}
 800a506:	b082      	sub	sp, #8
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
 800a50c:	f000 f818 	bl	800a540 <BSP_SD_AbortCallback>
 800a510:	bf00      	nop
 800a512:	3708      	adds	r7, #8
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <HAL_SD_TxCpltCallback>:
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	f001 fb48 	bl	800bbb4 <BSP_SD_WriteCpltCallback>
 800a524:	bf00      	nop
 800a526:	3708      	adds	r7, #8
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <HAL_SD_RxCpltCallback>:
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	f001 fb4a 	bl	800bbcc <BSP_SD_ReadCpltCallback>
 800a538:	bf00      	nop
 800a53a:	3708      	adds	r7, #8
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <BSP_SD_AbortCallback>:
 800a540:	b480      	push	{r7}
 800a542:	af00      	add	r7, sp, #0
 800a544:	bf00      	nop
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr

0800a54e <BSP_SD_IsDetected>:
 800a54e:	b480      	push	{r7}
 800a550:	b083      	sub	sp, #12
 800a552:	af00      	add	r7, sp, #0
 800a554:	2301      	movs	r3, #1
 800a556:	71fb      	strb	r3, [r7, #7]
 800a558:	79fb      	ldrb	r3, [r7, #7]
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	4618      	mov	r0, r3
 800a55e:	370c      	adds	r7, #12
 800a560:	46bd      	mov	sp, r7
 800a562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a566:	4770      	bx	lr

0800a568 <MX_FATFS_Init>:
 800a568:	b580      	push	{r7, lr}
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	4904      	ldr	r1, [pc, #16]	; (800a580 <MX_FATFS_Init+0x18>)
 800a56e:	4805      	ldr	r0, [pc, #20]	; (800a584 <MX_FATFS_Init+0x1c>)
 800a570:	f7fe ff20 	bl	80093b4 <FATFS_LinkDriver>
 800a574:	4603      	mov	r3, r0
 800a576:	461a      	mov	r2, r3
 800a578:	4b03      	ldr	r3, [pc, #12]	; (800a588 <MX_FATFS_Init+0x20>)
 800a57a:	701a      	strb	r2, [r3, #0]
 800a57c:	bf00      	nop
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	200002fc 	.word	0x200002fc
 800a584:	0800ca8c 	.word	0x0800ca8c
 800a588:	200002f8 	.word	0x200002f8

0800a58c <get_fattime>:
 800a58c:	b480      	push	{r7}
 800a58e:	af00      	add	r7, sp, #0
 800a590:	2300      	movs	r3, #0
 800a592:	4618      	mov	r0, r3
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a59c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a59e:	f5ad 5d1b 	sub.w	sp, sp, #9920	; 0x26c0
 800a5a2:	b089      	sub	sp, #36	; 0x24
 800a5a4:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	FATFS fs;
	FIL file;
	UINT bw;

	uint16_t ADC_battery1=0, ADC_battery2=0;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a5ac:	f102 0202 	add.w	r2, r2, #2
 800a5b0:	8013      	strh	r3, [r2, #0]
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a5b8:	8013      	strh	r3, [r2, #0]
	uint32_t readPinPlug = 0;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a5c0:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800a5c4:	6013      	str	r3, [r2, #0]
	uint32_t timerPostLaunch = 0;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a5cc:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800a5d0:	6013      	str	r3, [r2, #0]
	teststruct test = {0};
 800a5d2:	f507 63c9 	add.w	r3, r7, #1608	; 0x648
 800a5d6:	3b30      	subs	r3, #48	; 0x30
 800a5d8:	4618      	mov	r0, r3
 800a5da:	2328      	movs	r3, #40	; 0x28
 800a5dc:	461a      	mov	r2, r3
 800a5de:	2100      	movs	r1, #0
 800a5e0:	f002 f8bf 	bl	800c762 <memset>
	teststruct *pointtest = &test;
 800a5e4:	f507 63c9 	add.w	r3, r7, #1608	; 0x648
 800a5e8:	3b30      	subs	r3, #48	; 0x30
 800a5ea:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a5ee:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800a5f2:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArray = {0};
 800a5f4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a5f8:	3b14      	subs	r3, #20
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800a600:	461a      	mov	r2, r3
 800a602:	2100      	movs	r1, #0
 800a604:	f002 f8ad 	bl	800c762 <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 800a608:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a60c:	3b14      	subs	r3, #20
 800a60e:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a612:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800a616:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArrayFreez = {0};
 800a618:	f507 7342 	add.w	r3, r7, #776	; 0x308
 800a61c:	3b38      	subs	r3, #56	; 0x38
 800a61e:	4618      	mov	r0, r3
 800a620:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800a624:	461a      	mov	r2, r3
 800a626:	2100      	movs	r1, #0
 800a628:	f002 f89b 	bl	800c762 <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 800a62c:	f507 7342 	add.w	r3, r7, #776	; 0x308
 800a630:	3b38      	subs	r3, #56	; 0x38
 800a632:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a636:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800a63a:	6013      	str	r3, [r2, #0]
	ArrayConv DataConvArray = {{0.0}};
 800a63c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a640:	3b38      	subs	r3, #56	; 0x38
 800a642:	4618      	mov	r0, r3
 800a644:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800a648:	461a      	mov	r2, r3
 800a64a:	2100      	movs	r1, #0
 800a64c:	f002 f889 	bl	800c762 <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 800a650:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a654:	3b38      	subs	r3, #56	; 0x38
 800a656:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a65a:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800a65e:	6013      	str	r3, [r2, #0]
	uint32_t epoch = 0;
 800a660:	2300      	movs	r3, #0
 800a662:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a666:	f102 0204 	add.w	r2, r2, #4
 800a66a:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a66c:	f7f6 fc5c 	bl	8000f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a670:	f000 fa04 	bl	800aa7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a674:	f000 fd8a 	bl	800b18c <MX_GPIO_Init>
  MX_DMA_Init();
 800a678:	f000 fd12 	bl	800b0a0 <MX_DMA_Init>
  MX_SPI2_Init();
 800a67c:	f000 fbde 	bl	800ae3c <MX_SPI2_Init>
  MX_SPI3_Init();
 800a680:	f000 fc12 	bl	800aea8 <MX_SPI3_Init>
  MX_I2C1_Init();
 800a684:	f000 fb32 	bl	800acec <MX_I2C1_Init>
  MX_ADC1_Init();
 800a688:	f000 fa8c 	bl	800aba4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800a68c:	f000 fadc 	bl	800ac48 <MX_ADC2_Init>
  MX_RTC_Init();
 800a690:	f000 fb5a 	bl	800ad48 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800a694:	f000 fbb2 	bl	800adfc <MX_SDIO_SD_Init>
  MX_TIM2_Init();
 800a698:	f000 fc3c 	bl	800af14 <MX_TIM2_Init>
  MX_TIM3_Init();
 800a69c:	f000 fc88 	bl	800afb0 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800a6a0:	f000 fcd4 	bl	800b04c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800a6a4:	f7ff ff60 	bl	800a568 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   DataRawArray.Endline2[0] = '\r';
 800a6a8:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a6ac:	3b14      	subs	r3, #20
 800a6ae:	220d      	movs	r2, #13
 800a6b0:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
   DataRawArray.Endline2[1] = '\n';
 800a6b4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a6b8:	3b14      	subs	r3, #20
 800a6ba:	220a      	movs	r2, #10
 800a6bc:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
   HAL_GPIO_WritePin(TELEM_GPIO_Port,TELEM_Pin,GPIO_PIN_SET);
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	2104      	movs	r1, #4
 800a6c4:	4869      	ldr	r0, [pc, #420]	; (800a86c <main+0x2d0>)
 800a6c6:	f7f7 fda1 	bl	800220c <HAL_GPIO_WritePin>
   //HAL_TIM_Base_Start_IT(&htim3);																//timer for the sampling
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 800a6ca:	4969      	ldr	r1, [pc, #420]	; (800a870 <main+0x2d4>)
 800a6cc:	4869      	ldr	r0, [pc, #420]	; (800a874 <main+0x2d8>)
 800a6ce:	f000 fec7 	bl	800b460 <sensorsInitialization>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	4b68      	ldr	r3, [pc, #416]	; (800a878 <main+0x2dc>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	4a67      	ldr	r2, [pc, #412]	; (800a878 <main+0x2dc>)
 800a6dc:	6013      	str	r3, [r2, #0]
   //if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_battery1, 1) != HAL_OK){err_msg |= ERR_INIT_ADC1;}		//Initialization ADC1 (reading voltage Vbat1)
   //if(HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &ADC_battery2, 1) != HAL_OK){err_msg |= ERR_INIT_ADC2;}		//Initialization ADC2 (reading voltage Vbat2)
   SD_cardMountInit(&fs, &file); 																//SD card initialization
 800a6de:	f507 62c9 	add.w	r2, r7, #1608	; 0x648
 800a6e2:	3a08      	subs	r2, #8
 800a6e4:	f507 53b4 	add.w	r3, r7, #5760	; 0x1680
 800a6e8:	f103 0308 	add.w	r3, r3, #8
 800a6ec:	3b18      	subs	r3, #24
 800a6ee:	4611      	mov	r1, r2
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	f000 fe83 	bl	800b3fc <SD_cardMountInit>

   if(err_msg==0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin, GPIO_PIN_SET);}
 800a6f6:	4b60      	ldr	r3, [pc, #384]	; (800a878 <main+0x2dc>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d104      	bne.n	800a708 <main+0x16c>
 800a6fe:	2201      	movs	r2, #1
 800a700:	2108      	movs	r1, #8
 800a702:	485e      	ldr	r0, [pc, #376]	; (800a87c <main+0x2e0>)
 800a704:	f7f7 fd82 	bl	800220c <HAL_GPIO_WritePin>
   epoch = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a70e:	f102 0204 	add.w	r2, r2, #4
 800a712:	6013      	str	r3, [r2, #0]
			   HAL_Delay(10);
	   }
   }
   */
   //clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
   clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 	//clear the FIFO of the IMU
 800a714:	4a5a      	ldr	r2, [pc, #360]	; (800a880 <main+0x2e4>)
 800a716:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a71a:	4854      	ldr	r0, [pc, #336]	; (800a86c <main+0x2d0>)
 800a71c:	f7ff faf6 	bl	8009d0c <clearFIFO>
   HAL_Delay(10);										//Wait that the fifo are cleared before arming and starting sampling
 800a720:	200a      	movs	r0, #10
 800a722:	f7f6 fc73 	bl	800100c <HAL_Delay>
   arm = 1;
 800a726:	4b57      	ldr	r3, [pc, #348]	; (800a884 <main+0x2e8>)
 800a728:	2201      	movs	r2, #1
 800a72a:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //while(sample == 0); 												//Wait till new sample time (change by interrupt)
	  HAL_Delay(1000);
 800a72c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a730:	f7f6 fc6c 	bl	800100c <HAL_Delay>
	  //htim3.Instance->CNT = 0;										//put back the CNT from timer3 (for sampling) to zero
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
	  sample = 0;
 800a734:	4b54      	ldr	r3, [pc, #336]	; (800a888 <main+0x2ec>)
 800a736:	2200      	movs	r2, #0
 800a738:	601a      	str	r2, [r3, #0]
	  epoch++;
 800a73a:	f507 531b 	add.w	r3, r7, #9920	; 0x26c0
 800a73e:	f103 0304 	add.w	r3, r3, #4
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	3301      	adds	r3, #1
 800a746:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a74a:	f102 0204 	add.w	r2, r2, #4
 800a74e:	6013      	str	r3, [r2, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 255).
 800a750:	2200      	movs	r2, #0
 800a752:	494e      	ldr	r1, [pc, #312]	; (800a88c <main+0x2f0>)
 800a754:	484e      	ldr	r0, [pc, #312]	; (800a890 <main+0x2f4>)
 800a756:	f7f8 fff9 	bl	800374c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800a75a:	2200      	movs	r2, #0
 800a75c:	494d      	ldr	r1, [pc, #308]	; (800a894 <main+0x2f8>)
 800a75e:	484c      	ldr	r0, [pc, #304]	; (800a890 <main+0x2f4>)
 800a760:	f7f9 f8f9 	bl	8003956 <HAL_RTC_GetDate>
	  timerPostLaunch = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch
 800a764:	4b4c      	ldr	r3, [pc, #304]	; (800a898 <main+0x2fc>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a76a:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a76e:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800a772:	6013      	str	r3, [r2, #0]

	  //readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
	  readIMU((uint8_t*) pointDataRawArray->IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);
 800a774:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a778:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a782:	4b3f      	ldr	r3, [pc, #252]	; (800a880 <main+0x2e4>)
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a78a:	4a38      	ldr	r2, [pc, #224]	; (800a86c <main+0x2d0>)
 800a78c:	2138      	movs	r1, #56	; 0x38
 800a78e:	f7ff fb4b 	bl	8009e28 <readIMU>

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArrayFreez);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 800a792:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a796:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800a79a:	6819      	ldr	r1, [r3, #0]
 800a79c:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a7a0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800a7a4:	6818      	ldr	r0, [r3, #0]
 800a7a6:	f000 feb1 	bl	800b50c <convertSensors>

	  if(epoch == 5){
 800a7aa:	f507 531b 	add.w	r3, r7, #9920	; 0x26c0
 800a7ae:	f103 0304 	add.w	r3, r3, #4
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b05      	cmp	r3, #5
 800a7b6:	d112      	bne.n	800a7de <main+0x242>
		  DataRawArray.FrameNumber = 2;
 800a7b8:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a7bc:	3b14      	subs	r3, #20
 800a7be:	2202      	movs	r2, #2
 800a7c0:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
		  DataRawArray.Endline1[0] = 0;
 800a7c4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a7c8:	3b14      	subs	r3, #20
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
		  DataRawArray.Endline1[1] = 0;
 800a7d0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a7d4:	3b14      	subs	r3, #20
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 800a7dc:	e018      	b.n	800a810 <main+0x274>

		  //to process the read packets, call this function below
		  //pointParsedGpsStruct = GPS_ProcessRawPacket();
	  }
	  else{
		  DataRawArray.FrameNumber = 1;
 800a7de:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a7e2:	3b14      	subs	r3, #20
 800a7e4:	2201      	movs	r2, #1
 800a7e6:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
		  DataRawArray.Endline1[0] = '\r';
 800a7ea:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a7ee:	3b14      	subs	r3, #20
 800a7f0:	220d      	movs	r2, #13
 800a7f2:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
		  DataRawArray.Endline1[1] = '\n';
 800a7f6:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a7fa:	3b14      	subs	r3, #20
 800a7fc:	220a      	movs	r2, #10
 800a7fe:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
	  //HAL_ADC_Start(&hadc1);										//Read battery voltage1
	  //HAL_ADC_Start(&hadc2);										//Read battery voltage2

	  //readPITOT((uint8_t*) pointDataRawArray->PITOT, &hi2c1);

	  while(hspi3.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU3_FINISH;}
 800a802:	e005      	b.n	800a810 <main+0x274>
 800a804:	4b1c      	ldr	r3, [pc, #112]	; (800a878 <main+0x2dc>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a80c:	4a1a      	ldr	r2, [pc, #104]	; (800a878 <main+0x2dc>)
 800a80e:	6013      	str	r3, [r2, #0]
 800a810:	4b22      	ldr	r3, [pc, #136]	; (800a89c <main+0x300>)
 800a812:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a816:	b2db      	uxtb	r3, r3
 800a818:	2b01      	cmp	r3, #1
 800a81a:	d1f3      	bne.n	800a804 <main+0x268>
	  readBMPCal((int32_t*) pointDataRawArray->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800a81c:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a820:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f503 75b4 	add.w	r5, r3, #360	; 0x168
 800a82a:	4b11      	ldr	r3, [pc, #68]	; (800a870 <main+0x2d4>)
 800a82c:	4a1b      	ldr	r2, [pc, #108]	; (800a89c <main+0x300>)
 800a82e:	9205      	str	r2, [sp, #20]
 800a830:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a834:	9204      	str	r2, [sp, #16]
 800a836:	4a11      	ldr	r2, [pc, #68]	; (800a87c <main+0x2e0>)
 800a838:	9203      	str	r2, [sp, #12]
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	f04f 0c00 	mov.w	ip, #0
 800a840:	4694      	mov	ip, r2
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	f04f 0e00 	mov.w	lr, #0
 800a848:	4696      	mov	lr, r2
 800a84a:	689a      	ldr	r2, [r3, #8]
 800a84c:	2600      	movs	r6, #0
 800a84e:	4616      	mov	r6, r2
 800a850:	466c      	mov	r4, sp
 800a852:	330c      	adds	r3, #12
 800a854:	6818      	ldr	r0, [r3, #0]
 800a856:	6859      	ldr	r1, [r3, #4]
 800a858:	689a      	ldr	r2, [r3, #8]
 800a85a:	c407      	stmia	r4!, {r0, r1, r2}
 800a85c:	4661      	mov	r1, ip
 800a85e:	4672      	mov	r2, lr
 800a860:	4633      	mov	r3, r6
 800a862:	4628      	mov	r0, r5
 800a864:	f7ff f930 	bl	8009ac8 <readBMPCal>
	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_GPS_FINISH};
 800a868:	e020      	b.n	800a8ac <main+0x310>
 800a86a:	bf00      	nop
 800a86c:	40020000 	.word	0x40020000
 800a870:	2000247c 	.word	0x2000247c
 800a874:	20002914 	.word	0x20002914
 800a878:	200000e8 	.word	0x200000e8
 800a87c:	40020800 	.word	0x40020800
 800a880:	20002424 	.word	0x20002424
 800a884:	200000dc 	.word	0x200000dc
 800a888:	200000e4 	.word	0x200000e4
 800a88c:	200000c4 	.word	0x200000c4
 800a890:	20002790 	.word	0x20002790
 800a894:	200000d8 	.word	0x200000d8
 800a898:	200028d4 	.word	0x200028d4
 800a89c:	200025d0 	.word	0x200025d0
 800a8a0:	4b6e      	ldr	r3, [pc, #440]	; (800aa5c <main+0x4c0>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8a8:	4a6c      	ldr	r2, [pc, #432]	; (800aa5c <main+0x4c0>)
 800a8aa:	6013      	str	r3, [r2, #0]
 800a8ac:	4b6c      	ldr	r3, [pc, #432]	; (800aa60 <main+0x4c4>)
 800a8ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	2b01      	cmp	r3, #1
 800a8b6:	d1f3      	bne.n	800a8a0 <main+0x304>
	  readBMPCal((int32_t*) pointDataRawArray->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800a8b8:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a8bc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 800a8c6:	4b67      	ldr	r3, [pc, #412]	; (800aa64 <main+0x4c8>)
 800a8c8:	4a65      	ldr	r2, [pc, #404]	; (800aa60 <main+0x4c4>)
 800a8ca:	9205      	str	r2, [sp, #20]
 800a8cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8d0:	9204      	str	r2, [sp, #16]
 800a8d2:	4a65      	ldr	r2, [pc, #404]	; (800aa68 <main+0x4cc>)
 800a8d4:	9203      	str	r2, [sp, #12]
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	f04f 0c00 	mov.w	ip, #0
 800a8dc:	4694      	mov	ip, r2
 800a8de:	685a      	ldr	r2, [r3, #4]
 800a8e0:	f04f 0e00 	mov.w	lr, #0
 800a8e4:	4696      	mov	lr, r2
 800a8e6:	689a      	ldr	r2, [r3, #8]
 800a8e8:	2600      	movs	r6, #0
 800a8ea:	4616      	mov	r6, r2
 800a8ec:	466c      	mov	r4, sp
 800a8ee:	330c      	adds	r3, #12
 800a8f0:	6818      	ldr	r0, [r3, #0]
 800a8f2:	6859      	ldr	r1, [r3, #4]
 800a8f4:	689a      	ldr	r2, [r3, #8]
 800a8f6:	c407      	stmia	r4!, {r0, r1, r2}
 800a8f8:	4661      	mov	r1, ip
 800a8fa:	4672      	mov	r2, lr
 800a8fc:	4633      	mov	r3, r6
 800a8fe:	4628      	mov	r0, r5
 800a900:	f7ff f8e2 	bl	8009ac8 <readBMPCal>
	  readMAG((uint8_t*) pointDataRawArray->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 800a904:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a908:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f503 70b8 	add.w	r0, r3, #368	; 0x170
 800a912:	4b53      	ldr	r3, [pc, #332]	; (800aa60 <main+0x4c4>)
 800a914:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a918:	4953      	ldr	r1, [pc, #332]	; (800aa68 <main+0x4cc>)
 800a91a:	f7ff fc9e 	bl	800a25a <readMAG>
	  //while(hdma_adc1.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC1_TO_FINISH};
	  //while(hdma_adc2.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC2_TO_FINISH};

	  HAL_Delay(10);
 800a91e:	200a      	movs	r0, #10
 800a920:	f7f6 fb74 	bl	800100c <HAL_Delay>
	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 800a924:	4b51      	ldr	r3, [pc, #324]	; (800aa6c <main+0x4d0>)
 800a926:	781a      	ldrb	r2, [r3, #0]
 800a928:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a92c:	3b14      	subs	r3, #20
 800a92e:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 800a932:	4b4e      	ldr	r3, [pc, #312]	; (800aa6c <main+0x4d0>)
 800a934:	785a      	ldrb	r2, [r3, #1]
 800a936:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a93a:	3b14      	subs	r3, #20
 800a93c:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 800a940:	4b4a      	ldr	r3, [pc, #296]	; (800aa6c <main+0x4d0>)
 800a942:	789a      	ldrb	r2, [r3, #2]
 800a944:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a948:	3b14      	subs	r3, #20
 800a94a:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
	  DataRawArray.RTC_field[3] = (uint8_t) sTime.SubSeconds;
 800a94e:	4b47      	ldr	r3, [pc, #284]	; (800aa6c <main+0x4d0>)
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	b2da      	uxtb	r2, r3
 800a954:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a958:	3b14      	subs	r3, #20
 800a95a:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
	  DataRawArray.Timer = timerPostLaunch;
 800a95e:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a962:	3b14      	subs	r3, #20
 800a964:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a968:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800a96c:	6812      	ldr	r2, [r2, #0]
 800a96e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	  DataRawArray.Battery1 = ADC_battery1;
 800a972:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a976:	3b14      	subs	r3, #20
 800a978:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a97c:	f102 0202 	add.w	r2, r2, #2
 800a980:	8812      	ldrh	r2, [r2, #0]
 800a982:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
	  DataRawArray.Battery2 = ADC_battery2;
 800a986:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a98a:	3b14      	subs	r3, #20
 800a98c:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800a990:	8812      	ldrh	r2, [r2, #0]
 800a992:	f8a3 2126 	strh.w	r2, [r3, #294]	; 0x126
	  DataRawArray.Err_msg = (uint16_t) err_msg;
 800a996:	4b31      	ldr	r3, [pc, #196]	; (800aa5c <main+0x4c0>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	b29a      	uxth	r2, r3
 800a99c:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a9a0:	3b14      	subs	r3, #20
 800a9a2:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
	  err_msg &= RESET_ERR_MSG;
 800a9a6:	4b2d      	ldr	r3, [pc, #180]	; (800aa5c <main+0x4c0>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	4a2b      	ldr	r2, [pc, #172]	; (800aa5c <main+0x4c0>)
 800a9ae:	6013      	str	r3, [r2, #0]
	  DataRawArray.IMU3[0] = 'b';
 800a9b0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a9b4:	3b14      	subs	r3, #20
 800a9b6:	2262      	movs	r2, #98	; 0x62
 800a9b8:	701a      	strb	r2, [r3, #0]
	  DataRawArrayFreez = DataRawArray;
 800a9ba:	f507 7242 	add.w	r2, r7, #776	; 0x308
 800a9be:	3a38      	subs	r2, #56	; 0x38
 800a9c0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800a9c4:	3b14      	subs	r3, #20
 800a9c6:	4610      	mov	r0, r2
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	f001 febc 	bl	800c74c <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 800a9d4:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800a9d8:	2100      	movs	r1, #0
 800a9da:	f507 531a 	add.w	r3, r7, #9856	; 0x2680
 800a9de:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a9e2:	6818      	ldr	r0, [r3, #0]
 800a9e4:	f001 febd 	bl	800c762 <memset>
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);

	  //WRITE SD CARD DMA			----- ADD THIS -----
	  //SEND TELEM DMA				----- ADD THIS -----
	  FRESULT r;
	  uint8_t testsend[10]={1,2,3,4,5,6,7,8,'\r','\n'};
 800a9e8:	f107 0308 	add.w	r3, r7, #8
 800a9ec:	3b04      	subs	r3, #4
 800a9ee:	4a20      	ldr	r2, [pc, #128]	; (800aa70 <main+0x4d4>)
 800a9f0:	ca07      	ldmia	r2, {r0, r1, r2}
 800a9f2:	c303      	stmia	r3!, {r0, r1}
 800a9f4:	801a      	strh	r2, [r3, #0]
	  uint8_t testbyte = 2;
 800a9f6:	2302      	movs	r3, #2
 800a9f8:	f507 521a 	add.w	r2, r7, #9856	; 0x2680
 800a9fc:	f102 0227 	add.w	r2, r2, #39	; 0x27
 800aa00:	7013      	strb	r3, [r2, #0]
	  uint8_t newl[2]={'\r','\n'};
 800aa02:	f107 0308 	add.w	r3, r7, #8
 800aa06:	3b08      	subs	r3, #8
 800aa08:	4a1a      	ldr	r2, [pc, #104]	; (800aa74 <main+0x4d8>)
 800aa0a:	8812      	ldrh	r2, [r2, #0]
 800aa0c:	801a      	strh	r2, [r3, #0]
	  if(epoch == 5){
 800aa0e:	f507 531b 	add.w	r3, r7, #9920	; 0x26c0
 800aa12:	f103 0304 	add.w	r3, r3, #4
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	2b05      	cmp	r3, #5
 800aa1a:	d109      	bne.n	800aa30 <main+0x494>
		  epoch = 0;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 800aa22:	f102 0204 	add.w	r2, r2, #4
 800aa26:	6013      	str	r3, [r2, #0]
		  //r = f_sync(&file);
		  HAL_Delay(10);
 800aa28:	200a      	movs	r0, #10
 800aa2a:	f7f6 faef 	bl	800100c <HAL_Delay>
 800aa2e:	e012      	b.n	800aa56 <main+0x4ba>
		  //HAL_UART_Transmit_DMA(&huart6, (uint8_t*) pointDataRawArrayFreez->FrameNumber, (uint16_t) SIZEWITHGPS);

	  }
	  else{
		  //r = f_write(&file, (uint8_t*) pointDataRawArrayFreez->FrameNumber, SIZEWITHOUTGPS, &bw);
		  HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHOUTGPS,10);
 800aa30:	f507 7342 	add.w	r3, r7, #776	; 0x308
 800aa34:	3b38      	subs	r3, #56	; 0x38
 800aa36:	f503 718c 	add.w	r1, r3, #280	; 0x118
 800aa3a:	230a      	movs	r3, #10
 800aa3c:	2262      	movs	r2, #98	; 0x62
 800aa3e:	480e      	ldr	r0, [pc, #56]	; (800aa78 <main+0x4dc>)
 800aa40:	f7fb fd38 	bl	80064b4 <HAL_UART_Transmit>
		  //HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, 1,10);
		  //HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, 1,10);
		  //HAL_UART_Transmit(&huart6, (uint8_t*) &testbyte, 1,10);
		  //HAL_UART_Transmit(&huart6, (uint8_t*) &testbyte, 1,10);
		  //HAL_UART_Transmit(&huart6, (uint8_t*) pointDataRawArrayFreez->BMP2, 8,10);
		  HAL_UART_Transmit(&huart6, (uint8_t*)&newl, 2,10);
 800aa44:	f107 0108 	add.w	r1, r7, #8
 800aa48:	3908      	subs	r1, #8
 800aa4a:	230a      	movs	r3, #10
 800aa4c:	2202      	movs	r2, #2
 800aa4e:	480a      	ldr	r0, [pc, #40]	; (800aa78 <main+0x4dc>)
 800aa50:	f7fb fd30 	bl	80064b4 <HAL_UART_Transmit>
		  __NOP();
 800aa54:	bf00      	nop
		  //HAL_Delay(10);
		  //r = f_sync(&file);
	  }
	  __NOP();
 800aa56:	bf00      	nop
  {
 800aa58:	e668      	b.n	800a72c <main+0x190>
 800aa5a:	bf00      	nop
 800aa5c:	200000e8 	.word	0x200000e8
 800aa60:	20002424 	.word	0x20002424
 800aa64:	20002914 	.word	0x20002914
 800aa68:	40020000 	.word	0x40020000
 800aa6c:	200000c4 	.word	0x200000c4
 800aa70:	0800c9e8 	.word	0x0800c9e8
 800aa74:	0800c9f4 	.word	0x0800c9f4
 800aa78:	20002894 	.word	0x20002894

0800aa7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b0ac      	sub	sp, #176	; 0xb0
 800aa80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800aa82:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800aa86:	2234      	movs	r2, #52	; 0x34
 800aa88:	2100      	movs	r1, #0
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f001 fe69 	bl	800c762 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800aa90:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800aa94:	2200      	movs	r2, #0
 800aa96:	601a      	str	r2, [r3, #0]
 800aa98:	605a      	str	r2, [r3, #4]
 800aa9a:	609a      	str	r2, [r3, #8]
 800aa9c:	60da      	str	r2, [r3, #12]
 800aa9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800aaa0:	f107 030c 	add.w	r3, r7, #12
 800aaa4:	225c      	movs	r2, #92	; 0x5c
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f001 fe5a 	bl	800c762 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800aaae:	2300      	movs	r3, #0
 800aab0:	60bb      	str	r3, [r7, #8]
 800aab2:	4a3a      	ldr	r2, [pc, #232]	; (800ab9c <SystemClock_Config+0x120>)
 800aab4:	4b39      	ldr	r3, [pc, #228]	; (800ab9c <SystemClock_Config+0x120>)
 800aab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aabc:	6413      	str	r3, [r2, #64]	; 0x40
 800aabe:	4b37      	ldr	r3, [pc, #220]	; (800ab9c <SystemClock_Config+0x120>)
 800aac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aac6:	60bb      	str	r3, [r7, #8]
 800aac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800aaca:	2300      	movs	r3, #0
 800aacc:	607b      	str	r3, [r7, #4]
 800aace:	4a34      	ldr	r2, [pc, #208]	; (800aba0 <SystemClock_Config+0x124>)
 800aad0:	4b33      	ldr	r3, [pc, #204]	; (800aba0 <SystemClock_Config+0x124>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800aad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aadc:	6013      	str	r3, [r2, #0]
 800aade:	4b30      	ldr	r3, [pc, #192]	; (800aba0 <SystemClock_Config+0x124>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aae6:	607b      	str	r3, [r7, #4]
 800aae8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800aaea:	2306      	movs	r3, #6
 800aaec:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800aaee:	2305      	movs	r3, #5
 800aaf0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800aafa:	2310      	movs	r3, #16
 800aafc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ab00:	2302      	movs	r3, #2
 800ab02:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800ab06:	2300      	movs	r3, #0
 800ab08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 800ab0c:	2308      	movs	r3, #8
 800ab0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800ab12:	2364      	movs	r3, #100	; 0x64
 800ab14:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ab18:	2302      	movs	r3, #2
 800ab1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800ab1e:	2308      	movs	r3, #8
 800ab20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800ab24:	2302      	movs	r3, #2
 800ab26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ab2a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7f8 fa64 	bl	8002ffc <HAL_RCC_OscConfig>
 800ab34:	4603      	mov	r3, r0
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d001      	beq.n	800ab3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800ab3a:	f000 fd8b 	bl	800b654 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ab3e:	230f      	movs	r3, #15
 800ab40:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ab42:	2302      	movs	r3, #2
 800ab44:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ab46:	2300      	movs	r3, #0
 800ab48:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ab4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ab4e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ab50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ab54:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800ab56:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ab5a:	2103      	movs	r1, #3
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7f7 fcbb 	bl	80024d8 <HAL_RCC_ClockConfig>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d001      	beq.n	800ab6c <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800ab68:	f000 fd74 	bl	800b654 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 800ab6c:	f44f 7348 	mov.w	r3, #800	; 0x320
 800ab70:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800ab72:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ab76:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ab80:	f107 030c 	add.w	r3, r7, #12
 800ab84:	4618      	mov	r0, r3
 800ab86:	f7f7 fdbd 	bl	8002704 <HAL_RCCEx_PeriphCLKConfig>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d001      	beq.n	800ab94 <SystemClock_Config+0x118>
  {
    Error_Handler();
 800ab90:	f000 fd60 	bl	800b654 <Error_Handler>
  }
}
 800ab94:	bf00      	nop
 800ab96:	37b0      	adds	r7, #176	; 0xb0
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	40023800 	.word	0x40023800
 800aba0:	40007000 	.word	0x40007000

0800aba4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800abaa:	463b      	mov	r3, r7
 800abac:	2200      	movs	r2, #0
 800abae:	601a      	str	r2, [r3, #0]
 800abb0:	605a      	str	r2, [r3, #4]
 800abb2:	609a      	str	r2, [r3, #8]
 800abb4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800abb6:	4b21      	ldr	r3, [pc, #132]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abb8:	4a21      	ldr	r2, [pc, #132]	; (800ac40 <MX_ADC1_Init+0x9c>)
 800abba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800abbc:	4b1f      	ldr	r3, [pc, #124]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abbe:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800abc2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800abc4:	4b1d      	ldr	r3, [pc, #116]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abc6:	2200      	movs	r2, #0
 800abc8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800abca:	4b1c      	ldr	r3, [pc, #112]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abcc:	2200      	movs	r2, #0
 800abce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800abd0:	4b1a      	ldr	r3, [pc, #104]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abd2:	2200      	movs	r2, #0
 800abd4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800abd6:	4b19      	ldr	r3, [pc, #100]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800abde:	4b17      	ldr	r3, [pc, #92]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abe0:	2200      	movs	r2, #0
 800abe2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800abe4:	4b15      	ldr	r3, [pc, #84]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abe6:	4a17      	ldr	r2, [pc, #92]	; (800ac44 <MX_ADC1_Init+0xa0>)
 800abe8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800abea:	4b14      	ldr	r3, [pc, #80]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abec:	2200      	movs	r2, #0
 800abee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800abf0:	4b12      	ldr	r3, [pc, #72]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abf2:	2201      	movs	r2, #1
 800abf4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800abf6:	4b11      	ldr	r3, [pc, #68]	; (800ac3c <MX_ADC1_Init+0x98>)
 800abf8:	2200      	movs	r2, #0
 800abfa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800abfe:	4b0f      	ldr	r3, [pc, #60]	; (800ac3c <MX_ADC1_Init+0x98>)
 800ac00:	2201      	movs	r2, #1
 800ac02:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800ac04:	480d      	ldr	r0, [pc, #52]	; (800ac3c <MX_ADC1_Init+0x98>)
 800ac06:	f7f6 fa23 	bl	8001050 <HAL_ADC_Init>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d001      	beq.n	800ac14 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800ac10:	f000 fd20 	bl	800b654 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800ac14:	2309      	movs	r3, #9
 800ac16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800ac20:	463b      	mov	r3, r7
 800ac22:	4619      	mov	r1, r3
 800ac24:	4805      	ldr	r0, [pc, #20]	; (800ac3c <MX_ADC1_Init+0x98>)
 800ac26:	f7f6 fa57 	bl	80010d8 <HAL_ADC_ConfigChannel>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d001      	beq.n	800ac34 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800ac30:	f000 fd10 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  //hadc1.Init.DMAContinuousRequests = ENABLE;
  /* USER CODE END ADC1_Init 2 */

}
 800ac34:	bf00      	nop
 800ac36:	3710      	adds	r7, #16
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	200026e8 	.word	0x200026e8
 800ac40:	40012000 	.word	0x40012000
 800ac44:	0f000001 	.word	0x0f000001

0800ac48 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ac4e:	463b      	mov	r3, r7
 800ac50:	2200      	movs	r2, #0
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	605a      	str	r2, [r3, #4]
 800ac56:	609a      	str	r2, [r3, #8]
 800ac58:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800ac5a:	4b21      	ldr	r3, [pc, #132]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac5c:	4a21      	ldr	r2, [pc, #132]	; (800ace4 <MX_ADC2_Init+0x9c>)
 800ac5e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800ac60:	4b1f      	ldr	r3, [pc, #124]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac62:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800ac66:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800ac68:	4b1d      	ldr	r3, [pc, #116]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800ac6e:	4b1c      	ldr	r3, [pc, #112]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac70:	2200      	movs	r2, #0
 800ac72:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800ac74:	4b1a      	ldr	r3, [pc, #104]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac76:	2200      	movs	r2, #0
 800ac78:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800ac7a:	4b19      	ldr	r3, [pc, #100]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ac82:	4b17      	ldr	r3, [pc, #92]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ac88:	4b15      	ldr	r3, [pc, #84]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac8a:	4a17      	ldr	r2, [pc, #92]	; (800ace8 <MX_ADC2_Init+0xa0>)
 800ac8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ac8e:	4b14      	ldr	r3, [pc, #80]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac90:	2200      	movs	r2, #0
 800ac92:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800ac94:	4b12      	ldr	r3, [pc, #72]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac96:	2201      	movs	r2, #1
 800ac98:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800ac9a:	4b11      	ldr	r3, [pc, #68]	; (800ace0 <MX_ADC2_Init+0x98>)
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800aca2:	4b0f      	ldr	r3, [pc, #60]	; (800ace0 <MX_ADC2_Init+0x98>)
 800aca4:	2201      	movs	r2, #1
 800aca6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800aca8:	480d      	ldr	r0, [pc, #52]	; (800ace0 <MX_ADC2_Init+0x98>)
 800acaa:	f7f6 f9d1 	bl	8001050 <HAL_ADC_Init>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d001      	beq.n	800acb8 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800acb4:	f000 fcce 	bl	800b654 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800acb8:	2308      	movs	r3, #8
 800acba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800acbc:	2301      	movs	r3, #1
 800acbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800acc0:	2301      	movs	r3, #1
 800acc2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800acc4:	463b      	mov	r3, r7
 800acc6:	4619      	mov	r1, r3
 800acc8:	4805      	ldr	r0, [pc, #20]	; (800ace0 <MX_ADC2_Init+0x98>)
 800acca:	f7f6 fa05 	bl	80010d8 <HAL_ADC_ConfigChannel>
 800acce:	4603      	mov	r3, r0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d001      	beq.n	800acd8 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800acd4:	f000 fcbe 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800acd8:	bf00      	nop
 800acda:	3710      	adds	r7, #16
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}
 800ace0:	20002494 	.word	0x20002494
 800ace4:	40012100 	.word	0x40012100
 800ace8:	0f000001 	.word	0x0f000001

0800acec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800acf0:	4b12      	ldr	r3, [pc, #72]	; (800ad3c <MX_I2C1_Init+0x50>)
 800acf2:	4a13      	ldr	r2, [pc, #76]	; (800ad40 <MX_I2C1_Init+0x54>)
 800acf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800acf6:	4b11      	ldr	r3, [pc, #68]	; (800ad3c <MX_I2C1_Init+0x50>)
 800acf8:	4a12      	ldr	r2, [pc, #72]	; (800ad44 <MX_I2C1_Init+0x58>)
 800acfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800acfc:	4b0f      	ldr	r3, [pc, #60]	; (800ad3c <MX_I2C1_Init+0x50>)
 800acfe:	2200      	movs	r2, #0
 800ad00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800ad02:	4b0e      	ldr	r3, [pc, #56]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad04:	2200      	movs	r2, #0
 800ad06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ad08:	4b0c      	ldr	r3, [pc, #48]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ad0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ad10:	4b0a      	ldr	r3, [pc, #40]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad12:	2200      	movs	r2, #0
 800ad14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800ad16:	4b09      	ldr	r3, [pc, #36]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ad1c:	4b07      	ldr	r3, [pc, #28]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad1e:	2200      	movs	r2, #0
 800ad20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ad22:	4b06      	ldr	r3, [pc, #24]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad24:	2200      	movs	r2, #0
 800ad26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ad28:	4804      	ldr	r0, [pc, #16]	; (800ad3c <MX_I2C1_Init+0x50>)
 800ad2a:	f7f7 faad 	bl	8002288 <HAL_I2C_Init>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d001      	beq.n	800ad38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800ad34:	f000 fc8e 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800ad38:	bf00      	nop
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	200024dc 	.word	0x200024dc
 800ad40:	40005400 	.word	0x40005400
 800ad44:	000186a0 	.word	0x000186a0

0800ad48 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800ad4e:	1d3b      	adds	r3, r7, #4
 800ad50:	2200      	movs	r2, #0
 800ad52:	601a      	str	r2, [r3, #0]
 800ad54:	605a      	str	r2, [r3, #4]
 800ad56:	609a      	str	r2, [r3, #8]
 800ad58:	60da      	str	r2, [r3, #12]
 800ad5a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800ad60:	4b24      	ldr	r3, [pc, #144]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad62:	4a25      	ldr	r2, [pc, #148]	; (800adf8 <MX_RTC_Init+0xb0>)
 800ad64:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800ad66:	4b23      	ldr	r3, [pc, #140]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800ad6c:	4b21      	ldr	r3, [pc, #132]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad6e:	227f      	movs	r2, #127	; 0x7f
 800ad70:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800ad72:	4b20      	ldr	r3, [pc, #128]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad74:	22ff      	movs	r2, #255	; 0xff
 800ad76:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800ad78:	4b1e      	ldr	r3, [pc, #120]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800ad7e:	4b1d      	ldr	r3, [pc, #116]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad80:	2200      	movs	r2, #0
 800ad82:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800ad84:	4b1b      	ldr	r3, [pc, #108]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad86:	2200      	movs	r2, #0
 800ad88:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800ad8a:	481a      	ldr	r0, [pc, #104]	; (800adf4 <MX_RTC_Init+0xac>)
 800ad8c:	f7f8 fb90 	bl	80034b0 <HAL_RTC_Init>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d001      	beq.n	800ad9a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800ad96:	f000 fc5d 	bl	800b654 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800ada2:	2300      	movs	r3, #0
 800ada4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800ada6:	2300      	movs	r3, #0
 800ada8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800adaa:	2300      	movs	r3, #0
 800adac:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800adae:	1d3b      	adds	r3, r7, #4
 800adb0:	2200      	movs	r2, #0
 800adb2:	4619      	mov	r1, r3
 800adb4:	480f      	ldr	r0, [pc, #60]	; (800adf4 <MX_RTC_Init+0xac>)
 800adb6:	f7f8 fc0c 	bl	80035d2 <HAL_RTC_SetTime>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d001      	beq.n	800adc4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800adc0:	f000 fc48 	bl	800b654 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800adc4:	2301      	movs	r3, #1
 800adc6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800adc8:	2301      	movs	r3, #1
 800adca:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800adcc:	2301      	movs	r3, #1
 800adce:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800add0:	2300      	movs	r3, #0
 800add2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800add4:	463b      	mov	r3, r7
 800add6:	2200      	movs	r2, #0
 800add8:	4619      	mov	r1, r3
 800adda:	4806      	ldr	r0, [pc, #24]	; (800adf4 <MX_RTC_Init+0xac>)
 800addc:	f7f8 fd14 	bl	8003808 <HAL_RTC_SetDate>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d001      	beq.n	800adea <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800ade6:	f000 fc35 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800adea:	bf00      	nop
 800adec:	3718      	adds	r7, #24
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	20002790 	.word	0x20002790
 800adf8:	40002800 	.word	0x40002800

0800adfc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800adfc:	b480      	push	{r7}
 800adfe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800ae00:	4b0c      	ldr	r3, [pc, #48]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae02:	4a0d      	ldr	r2, [pc, #52]	; (800ae38 <MX_SDIO_SD_Init+0x3c>)
 800ae04:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800ae06:	4b0b      	ldr	r3, [pc, #44]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae08:	2200      	movs	r2, #0
 800ae0a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800ae0c:	4b09      	ldr	r3, [pc, #36]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae0e:	2200      	movs	r2, #0
 800ae10:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800ae12:	4b08      	ldr	r3, [pc, #32]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae14:	2200      	movs	r2, #0
 800ae16:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800ae18:	4b06      	ldr	r3, [pc, #24]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800ae1e:	4b05      	ldr	r3, [pc, #20]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae20:	2200      	movs	r2, #0
 800ae22:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 800ae24:	4b03      	ldr	r3, [pc, #12]	; (800ae34 <MX_SDIO_SD_Init+0x38>)
 800ae26:	2203      	movs	r2, #3
 800ae28:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800ae2a:	bf00      	nop
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae32:	4770      	bx	lr
 800ae34:	20002810 	.word	0x20002810
 800ae38:	40012c00 	.word	0x40012c00

0800ae3c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800ae40:	4b17      	ldr	r3, [pc, #92]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae42:	4a18      	ldr	r2, [pc, #96]	; (800aea4 <MX_SPI2_Init+0x68>)
 800ae44:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800ae46:	4b16      	ldr	r3, [pc, #88]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae48:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ae4c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800ae4e:	4b14      	ldr	r3, [pc, #80]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae50:	2200      	movs	r2, #0
 800ae52:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800ae54:	4b12      	ldr	r3, [pc, #72]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae56:	2200      	movs	r2, #0
 800ae58:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ae5a:	4b11      	ldr	r3, [pc, #68]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800ae60:	4b0f      	ldr	r3, [pc, #60]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae62:	2200      	movs	r2, #0
 800ae64:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800ae66:	4b0e      	ldr	r3, [pc, #56]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae68:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae6c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800ae6e:	4b0c      	ldr	r3, [pc, #48]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae70:	2218      	movs	r2, #24
 800ae72:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ae74:	4b0a      	ldr	r3, [pc, #40]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae76:	2200      	movs	r2, #0
 800ae78:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800ae7a:	4b09      	ldr	r3, [pc, #36]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ae80:	4b07      	ldr	r3, [pc, #28]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae82:	2200      	movs	r2, #0
 800ae84:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800ae86:	4b06      	ldr	r3, [pc, #24]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae88:	220a      	movs	r2, #10
 800ae8a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800ae8c:	4804      	ldr	r0, [pc, #16]	; (800aea0 <MX_SPI2_Init+0x64>)
 800ae8e:	f7fa f90b 	bl	80050a8 <HAL_SPI_Init>
 800ae92:	4603      	mov	r3, r0
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d001      	beq.n	800ae9c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800ae98:	f000 fbdc 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800ae9c:	bf00      	nop
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	20002424 	.word	0x20002424
 800aea4:	40003800 	.word	0x40003800

0800aea8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800aeac:	4b17      	ldr	r3, [pc, #92]	; (800af0c <MX_SPI3_Init+0x64>)
 800aeae:	4a18      	ldr	r2, [pc, #96]	; (800af10 <MX_SPI3_Init+0x68>)
 800aeb0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800aeb2:	4b16      	ldr	r3, [pc, #88]	; (800af0c <MX_SPI3_Init+0x64>)
 800aeb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800aeb8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800aeba:	4b14      	ldr	r3, [pc, #80]	; (800af0c <MX_SPI3_Init+0x64>)
 800aebc:	2200      	movs	r2, #0
 800aebe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800aec0:	4b12      	ldr	r3, [pc, #72]	; (800af0c <MX_SPI3_Init+0x64>)
 800aec2:	2200      	movs	r2, #0
 800aec4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800aec6:	4b11      	ldr	r3, [pc, #68]	; (800af0c <MX_SPI3_Init+0x64>)
 800aec8:	2200      	movs	r2, #0
 800aeca:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800aecc:	4b0f      	ldr	r3, [pc, #60]	; (800af0c <MX_SPI3_Init+0x64>)
 800aece:	2200      	movs	r2, #0
 800aed0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800aed2:	4b0e      	ldr	r3, [pc, #56]	; (800af0c <MX_SPI3_Init+0x64>)
 800aed4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aed8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800aeda:	4b0c      	ldr	r3, [pc, #48]	; (800af0c <MX_SPI3_Init+0x64>)
 800aedc:	2218      	movs	r2, #24
 800aede:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800aee0:	4b0a      	ldr	r3, [pc, #40]	; (800af0c <MX_SPI3_Init+0x64>)
 800aee2:	2200      	movs	r2, #0
 800aee4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800aee6:	4b09      	ldr	r3, [pc, #36]	; (800af0c <MX_SPI3_Init+0x64>)
 800aee8:	2200      	movs	r2, #0
 800aeea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aeec:	4b07      	ldr	r3, [pc, #28]	; (800af0c <MX_SPI3_Init+0x64>)
 800aeee:	2200      	movs	r2, #0
 800aef0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800aef2:	4b06      	ldr	r3, [pc, #24]	; (800af0c <MX_SPI3_Init+0x64>)
 800aef4:	220a      	movs	r2, #10
 800aef6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800aef8:	4804      	ldr	r0, [pc, #16]	; (800af0c <MX_SPI3_Init+0x64>)
 800aefa:	f7fa f8d5 	bl	80050a8 <HAL_SPI_Init>
 800aefe:	4603      	mov	r3, r0
 800af00:	2b00      	cmp	r3, #0
 800af02:	d001      	beq.n	800af08 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800af04:	f000 fba6 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800af08:	bf00      	nop
 800af0a:	bd80      	pop	{r7, pc}
 800af0c:	200025d0 	.word	0x200025d0
 800af10:	40003c00 	.word	0x40003c00

0800af14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b086      	sub	sp, #24
 800af18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800af1a:	f107 0308 	add.w	r3, r7, #8
 800af1e:	2200      	movs	r2, #0
 800af20:	601a      	str	r2, [r3, #0]
 800af22:	605a      	str	r2, [r3, #4]
 800af24:	609a      	str	r2, [r3, #8]
 800af26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800af28:	463b      	mov	r3, r7
 800af2a:	2200      	movs	r2, #0
 800af2c:	601a      	str	r2, [r3, #0]
 800af2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800af30:	4b1e      	ldr	r3, [pc, #120]	; (800afac <MX_TIM2_Init+0x98>)
 800af32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800af36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 800af38:	4b1c      	ldr	r3, [pc, #112]	; (800afac <MX_TIM2_Init+0x98>)
 800af3a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800af3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800af40:	4b1a      	ldr	r3, [pc, #104]	; (800afac <MX_TIM2_Init+0x98>)
 800af42:	2200      	movs	r2, #0
 800af44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800af46:	4b19      	ldr	r3, [pc, #100]	; (800afac <MX_TIM2_Init+0x98>)
 800af48:	f04f 32ff 	mov.w	r2, #4294967295
 800af4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800af4e:	4b17      	ldr	r3, [pc, #92]	; (800afac <MX_TIM2_Init+0x98>)
 800af50:	2200      	movs	r2, #0
 800af52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800af54:	4b15      	ldr	r3, [pc, #84]	; (800afac <MX_TIM2_Init+0x98>)
 800af56:	2200      	movs	r2, #0
 800af58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800af5a:	4814      	ldr	r0, [pc, #80]	; (800afac <MX_TIM2_Init+0x98>)
 800af5c:	f7fa ffd8 	bl	8005f10 <HAL_TIM_Base_Init>
 800af60:	4603      	mov	r3, r0
 800af62:	2b00      	cmp	r3, #0
 800af64:	d001      	beq.n	800af6a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800af66:	f000 fb75 	bl	800b654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800af6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800af70:	f107 0308 	add.w	r3, r7, #8
 800af74:	4619      	mov	r1, r3
 800af76:	480d      	ldr	r0, [pc, #52]	; (800afac <MX_TIM2_Init+0x98>)
 800af78:	f7fb f819 	bl	8005fae <HAL_TIM_ConfigClockSource>
 800af7c:	4603      	mov	r3, r0
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d001      	beq.n	800af86 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800af82:	f000 fb67 	bl	800b654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800af86:	2300      	movs	r3, #0
 800af88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800af8a:	2300      	movs	r3, #0
 800af8c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800af8e:	463b      	mov	r3, r7
 800af90:	4619      	mov	r1, r3
 800af92:	4806      	ldr	r0, [pc, #24]	; (800afac <MX_TIM2_Init+0x98>)
 800af94:	f7fb f9fc 	bl	8006390 <HAL_TIMEx_MasterConfigSynchronization>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d001      	beq.n	800afa2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800af9e:	f000 fb59 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800afa2:	bf00      	nop
 800afa4:	3718      	adds	r7, #24
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	200028d4 	.word	0x200028d4

0800afb0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b086      	sub	sp, #24
 800afb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800afb6:	f107 0308 	add.w	r3, r7, #8
 800afba:	2200      	movs	r2, #0
 800afbc:	601a      	str	r2, [r3, #0]
 800afbe:	605a      	str	r2, [r3, #4]
 800afc0:	609a      	str	r2, [r3, #8]
 800afc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800afc4:	463b      	mov	r3, r7
 800afc6:	2200      	movs	r2, #0
 800afc8:	601a      	str	r2, [r3, #0]
 800afca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800afcc:	4b1d      	ldr	r3, [pc, #116]	; (800b044 <MX_TIM3_Init+0x94>)
 800afce:	4a1e      	ldr	r2, [pc, #120]	; (800b048 <MX_TIM3_Init+0x98>)
 800afd0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800afd2:	4b1c      	ldr	r3, [pc, #112]	; (800b044 <MX_TIM3_Init+0x94>)
 800afd4:	f242 7210 	movw	r2, #10000	; 0x2710
 800afd8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800afda:	4b1a      	ldr	r3, [pc, #104]	; (800b044 <MX_TIM3_Init+0x94>)
 800afdc:	2200      	movs	r2, #0
 800afde:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21000;
 800afe0:	4b18      	ldr	r3, [pc, #96]	; (800b044 <MX_TIM3_Init+0x94>)
 800afe2:	f245 2208 	movw	r2, #21000	; 0x5208
 800afe6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800afe8:	4b16      	ldr	r3, [pc, #88]	; (800b044 <MX_TIM3_Init+0x94>)
 800afea:	2200      	movs	r2, #0
 800afec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800afee:	4b15      	ldr	r3, [pc, #84]	; (800b044 <MX_TIM3_Init+0x94>)
 800aff0:	2200      	movs	r2, #0
 800aff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800aff4:	4813      	ldr	r0, [pc, #76]	; (800b044 <MX_TIM3_Init+0x94>)
 800aff6:	f7fa ff8b 	bl	8005f10 <HAL_TIM_Base_Init>
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d001      	beq.n	800b004 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800b000:	f000 fb28 	bl	800b654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b004:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b008:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800b00a:	f107 0308 	add.w	r3, r7, #8
 800b00e:	4619      	mov	r1, r3
 800b010:	480c      	ldr	r0, [pc, #48]	; (800b044 <MX_TIM3_Init+0x94>)
 800b012:	f7fa ffcc 	bl	8005fae <HAL_TIM_ConfigClockSource>
 800b016:	4603      	mov	r3, r0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d001      	beq.n	800b020 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800b01c:	f000 fb1a 	bl	800b654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b020:	2300      	movs	r3, #0
 800b022:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b024:	2300      	movs	r3, #0
 800b026:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800b028:	463b      	mov	r3, r7
 800b02a:	4619      	mov	r1, r3
 800b02c:	4805      	ldr	r0, [pc, #20]	; (800b044 <MX_TIM3_Init+0x94>)
 800b02e:	f7fb f9af 	bl	8006390 <HAL_TIMEx_MasterConfigSynchronization>
 800b032:	4603      	mov	r3, r0
 800b034:	2b00      	cmp	r3, #0
 800b036:	d001      	beq.n	800b03c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800b038:	f000 fb0c 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b03c:	bf00      	nop
 800b03e:	3718      	adds	r7, #24
 800b040:	46bd      	mov	sp, r7
 800b042:	bd80      	pop	{r7, pc}
 800b044:	20002590 	.word	0x20002590
 800b048:	40000400 	.word	0x40000400

0800b04c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800b050:	4b11      	ldr	r3, [pc, #68]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b052:	4a12      	ldr	r2, [pc, #72]	; (800b09c <MX_USART6_UART_Init+0x50>)
 800b054:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800b056:	4b10      	ldr	r3, [pc, #64]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b058:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b05c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800b05e:	4b0e      	ldr	r3, [pc, #56]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b060:	2200      	movs	r2, #0
 800b062:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800b064:	4b0c      	ldr	r3, [pc, #48]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b066:	2200      	movs	r2, #0
 800b068:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800b06a:	4b0b      	ldr	r3, [pc, #44]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b06c:	2200      	movs	r2, #0
 800b06e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800b070:	4b09      	ldr	r3, [pc, #36]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b072:	220c      	movs	r2, #12
 800b074:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b076:	4b08      	ldr	r3, [pc, #32]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b078:	2200      	movs	r2, #0
 800b07a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800b07c:	4b06      	ldr	r3, [pc, #24]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b07e:	2200      	movs	r2, #0
 800b080:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800b082:	4805      	ldr	r0, [pc, #20]	; (800b098 <MX_USART6_UART_Init+0x4c>)
 800b084:	f7fb f9c9 	bl	800641a <HAL_UART_Init>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d001      	beq.n	800b092 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800b08e:	f000 fae1 	bl	800b654 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800b092:	bf00      	nop
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	20002894 	.word	0x20002894
 800b09c:	40011400 	.word	0x40011400

0800b0a0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b082      	sub	sp, #8
 800b0a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	607b      	str	r3, [r7, #4]
 800b0aa:	4a37      	ldr	r2, [pc, #220]	; (800b188 <MX_DMA_Init+0xe8>)
 800b0ac:	4b36      	ldr	r3, [pc, #216]	; (800b188 <MX_DMA_Init+0xe8>)
 800b0ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b0b4:	6313      	str	r3, [r2, #48]	; 0x30
 800b0b6:	4b34      	ldr	r3, [pc, #208]	; (800b188 <MX_DMA_Init+0xe8>)
 800b0b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b0be:	607b      	str	r3, [r7, #4]
 800b0c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	603b      	str	r3, [r7, #0]
 800b0c6:	4a30      	ldr	r2, [pc, #192]	; (800b188 <MX_DMA_Init+0xe8>)
 800b0c8:	4b2f      	ldr	r3, [pc, #188]	; (800b188 <MX_DMA_Init+0xe8>)
 800b0ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b0d0:	6313      	str	r3, [r2, #48]	; 0x30
 800b0d2:	4b2d      	ldr	r3, [pc, #180]	; (800b188 <MX_DMA_Init+0xe8>)
 800b0d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b0da:	603b      	str	r3, [r7, #0]
 800b0dc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800b0de:	2200      	movs	r2, #0
 800b0e0:	2100      	movs	r1, #0
 800b0e2:	200b      	movs	r0, #11
 800b0e4:	f7f6 fb23 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800b0e8:	200b      	movs	r0, #11
 800b0ea:	f7f6 fb3c 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	2100      	movs	r1, #0
 800b0f2:	200e      	movs	r0, #14
 800b0f4:	f7f6 fb1b 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800b0f8:	200e      	movs	r0, #14
 800b0fa:	f7f6 fb34 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800b0fe:	2200      	movs	r2, #0
 800b100:	2100      	movs	r1, #0
 800b102:	200f      	movs	r0, #15
 800b104:	f7f6 fb13 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800b108:	200f      	movs	r0, #15
 800b10a:	f7f6 fb2c 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800b10e:	2200      	movs	r2, #0
 800b110:	2100      	movs	r1, #0
 800b112:	2010      	movs	r0, #16
 800b114:	f7f6 fb0b 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800b118:	2010      	movs	r0, #16
 800b11a:	f7f6 fb24 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800b11e:	2200      	movs	r2, #0
 800b120:	2100      	movs	r1, #0
 800b122:	2038      	movs	r0, #56	; 0x38
 800b124:	f7f6 fb03 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800b128:	2038      	movs	r0, #56	; 0x38
 800b12a:	f7f6 fb1c 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800b12e:	2200      	movs	r2, #0
 800b130:	2100      	movs	r1, #0
 800b132:	2039      	movs	r0, #57	; 0x39
 800b134:	f7f6 fafb 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800b138:	2039      	movs	r0, #57	; 0x39
 800b13a:	f7f6 fb14 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800b13e:	2200      	movs	r2, #0
 800b140:	2100      	movs	r1, #0
 800b142:	203a      	movs	r0, #58	; 0x3a
 800b144:	f7f6 faf3 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800b148:	203a      	movs	r0, #58	; 0x3a
 800b14a:	f7f6 fb0c 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800b14e:	2200      	movs	r2, #0
 800b150:	2100      	movs	r1, #0
 800b152:	203b      	movs	r0, #59	; 0x3b
 800b154:	f7f6 faeb 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800b158:	203b      	movs	r0, #59	; 0x3b
 800b15a:	f7f6 fb04 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800b15e:	2200      	movs	r2, #0
 800b160:	2100      	movs	r1, #0
 800b162:	2045      	movs	r0, #69	; 0x45
 800b164:	f7f6 fae3 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800b168:	2045      	movs	r0, #69	; 0x45
 800b16a:	f7f6 fafc 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800b16e:	2200      	movs	r2, #0
 800b170:	2100      	movs	r1, #0
 800b172:	2046      	movs	r0, #70	; 0x46
 800b174:	f7f6 fadb 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800b178:	2046      	movs	r0, #70	; 0x46
 800b17a:	f7f6 faf4 	bl	8001766 <HAL_NVIC_EnableIRQ>

}
 800b17e:	bf00      	nop
 800b180:	3708      	adds	r7, #8
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	40023800 	.word	0x40023800

0800b18c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b08a      	sub	sp, #40	; 0x28
 800b190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b192:	f107 0314 	add.w	r3, r7, #20
 800b196:	2200      	movs	r2, #0
 800b198:	601a      	str	r2, [r3, #0]
 800b19a:	605a      	str	r2, [r3, #4]
 800b19c:	609a      	str	r2, [r3, #8]
 800b19e:	60da      	str	r2, [r3, #12]
 800b1a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	613b      	str	r3, [r7, #16]
 800b1a6:	4a8f      	ldr	r2, [pc, #572]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1a8:	4b8e      	ldr	r3, [pc, #568]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ac:	f043 0304 	orr.w	r3, r3, #4
 800b1b0:	6313      	str	r3, [r2, #48]	; 0x30
 800b1b2:	4b8c      	ldr	r3, [pc, #560]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1b6:	f003 0304 	and.w	r3, r3, #4
 800b1ba:	613b      	str	r3, [r7, #16]
 800b1bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b1be:	2300      	movs	r3, #0
 800b1c0:	60fb      	str	r3, [r7, #12]
 800b1c2:	4a88      	ldr	r2, [pc, #544]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1c4:	4b87      	ldr	r3, [pc, #540]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1cc:	6313      	str	r3, [r2, #48]	; 0x30
 800b1ce:	4b85      	ldr	r3, [pc, #532]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1d6:	60fb      	str	r3, [r7, #12]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1da:	2300      	movs	r3, #0
 800b1dc:	60bb      	str	r3, [r7, #8]
 800b1de:	4a81      	ldr	r2, [pc, #516]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1e0:	4b80      	ldr	r3, [pc, #512]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1e4:	f043 0301 	orr.w	r3, r3, #1
 800b1e8:	6313      	str	r3, [r2, #48]	; 0x30
 800b1ea:	4b7e      	ldr	r3, [pc, #504]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ee:	f003 0301 	and.w	r3, r3, #1
 800b1f2:	60bb      	str	r3, [r7, #8]
 800b1f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	607b      	str	r3, [r7, #4]
 800b1fa:	4a7a      	ldr	r2, [pc, #488]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1fc:	4b79      	ldr	r3, [pc, #484]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b1fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b200:	f043 0302 	orr.w	r3, r3, #2
 800b204:	6313      	str	r3, [r2, #48]	; 0x30
 800b206:	4b77      	ldr	r3, [pc, #476]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b20a:	f003 0302 	and.w	r3, r3, #2
 800b20e:	607b      	str	r3, [r7, #4]
 800b210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b212:	2300      	movs	r3, #0
 800b214:	603b      	str	r3, [r7, #0]
 800b216:	4a73      	ldr	r2, [pc, #460]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b218:	4b72      	ldr	r3, [pc, #456]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b21a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b21c:	f043 0308 	orr.w	r3, r3, #8
 800b220:	6313      	str	r3, [r2, #48]	; 0x30
 800b222:	4b70      	ldr	r3, [pc, #448]	; (800b3e4 <MX_GPIO_Init+0x258>)
 800b224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b226:	f003 0308 	and.w	r3, r3, #8
 800b22a:	603b      	str	r3, [r7, #0]
 800b22c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 800b22e:	2201      	movs	r2, #1
 800b230:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b234:	486c      	ldr	r0, [pc, #432]	; (800b3e8 <MX_GPIO_Init+0x25c>)
 800b236:	f7f6 ffe9 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 800b23a:	2200      	movs	r2, #0
 800b23c:	212c      	movs	r1, #44	; 0x2c
 800b23e:	486a      	ldr	r0, [pc, #424]	; (800b3e8 <MX_GPIO_Init+0x25c>)
 800b240:	f7f6 ffe4 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 800b244:	2200      	movs	r2, #0
 800b246:	2184      	movs	r1, #132	; 0x84
 800b248:	4868      	ldr	r0, [pc, #416]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b24a:	f7f6 ffdf 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800b24e:	2201      	movs	r2, #1
 800b250:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800b254:	4865      	ldr	r0, [pc, #404]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b256:	f7f6 ffd9 	bl	800220c <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 800b25a:	2200      	movs	r2, #0
 800b25c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b260:	4863      	ldr	r0, [pc, #396]	; (800b3f0 <MX_GPIO_Init+0x264>)
 800b262:	f7f6 ffd3 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 800b266:	f242 030c 	movw	r3, #8204	; 0x200c
 800b26a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b26c:	2301      	movs	r3, #1
 800b26e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b270:	2300      	movs	r3, #0
 800b272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b274:	2300      	movs	r3, #0
 800b276:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b278:	f107 0314 	add.w	r3, r7, #20
 800b27c:	4619      	mov	r1, r3
 800b27e:	485a      	ldr	r0, [pc, #360]	; (800b3e8 <MX_GPIO_Init+0x25c>)
 800b280:	f7f6 fe32 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b284:	2303      	movs	r3, #3
 800b286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b288:	2303      	movs	r3, #3
 800b28a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b28c:	2300      	movs	r3, #0
 800b28e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b290:	f107 0314 	add.w	r3, r7, #20
 800b294:	4619      	mov	r1, r3
 800b296:	4854      	ldr	r0, [pc, #336]	; (800b3e8 <MX_GPIO_Init+0x25c>)
 800b298:	f7f6 fe26 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800b29c:	2369      	movs	r3, #105	; 0x69
 800b29e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b2a0:	2303      	movs	r3, #3
 800b2a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2a8:	f107 0314 	add.w	r3, r7, #20
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	484f      	ldr	r0, [pc, #316]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b2b0:	f7f6 fe1a 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b2b8:	4b4e      	ldr	r3, [pc, #312]	; (800b3f4 <MX_GPIO_Init+0x268>)
 800b2ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 800b2c0:	f107 0314 	add.w	r3, r7, #20
 800b2c4:	4619      	mov	r1, r3
 800b2c6:	4849      	ldr	r0, [pc, #292]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b2c8:	f7f6 fe0e 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TELEM_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin|SPEED_TEST_Pin;
 800b2cc:	2384      	movs	r3, #132	; 0x84
 800b2ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2dc:	f107 0314 	add.w	r3, r7, #20
 800b2e0:	4619      	mov	r1, r3
 800b2e2:	4842      	ldr	r0, [pc, #264]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b2e4:	f7f6 fe00 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_TELEM_UMBIL1_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 800b2e8:	2310      	movs	r3, #16
 800b2ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 800b2f4:	f107 0314 	add.w	r3, r7, #20
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	483c      	ldr	r0, [pc, #240]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b2fc:	f7f6 fdf4 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALIB_UMBIL2_Pin */
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 800b300:	2310      	movs	r3, #16
 800b302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b304:	2300      	movs	r3, #0
 800b306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800b308:	2302      	movs	r3, #2
 800b30a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 800b30c:	f107 0314 	add.w	r3, r7, #20
 800b310:	4619      	mov	r1, r3
 800b312:	4835      	ldr	r0, [pc, #212]	; (800b3e8 <MX_GPIO_Init+0x25c>)
 800b314:	f7f6 fde8 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 800b318:	2320      	movs	r3, #32
 800b31a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b31c:	2301      	movs	r3, #1
 800b31e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b320:	2300      	movs	r3, #0
 800b322:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b324:	2302      	movs	r3, #2
 800b326:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 800b328:	f107 0314 	add.w	r3, r7, #20
 800b32c:	4619      	mov	r1, r3
 800b32e:	482e      	ldr	r0, [pc, #184]	; (800b3e8 <MX_GPIO_Init+0x25c>)
 800b330:	f7f6 fdda 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 800b334:	2304      	movs	r3, #4
 800b336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b338:	2300      	movs	r3, #0
 800b33a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b33c:	2300      	movs	r3, #0
 800b33e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800b340:	f107 0314 	add.w	r3, r7, #20
 800b344:	4619      	mov	r1, r3
 800b346:	482a      	ldr	r0, [pc, #168]	; (800b3f0 <MX_GPIO_Init+0x264>)
 800b348:	f7f6 fdce 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800b34c:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 800b350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b352:	2303      	movs	r3, #3
 800b354:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b356:	2300      	movs	r3, #0
 800b358:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b35a:	f107 0314 	add.w	r3, r7, #20
 800b35e:	4619      	mov	r1, r3
 800b360:	4823      	ldr	r0, [pc, #140]	; (800b3f0 <MX_GPIO_Init+0x264>)
 800b362:	f7f6 fdc1 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800b366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b36a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800b36c:	4b22      	ldr	r3, [pc, #136]	; (800b3f8 <MX_GPIO_Init+0x26c>)
 800b36e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b370:	2300      	movs	r3, #0
 800b372:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800b374:	f107 0314 	add.w	r3, r7, #20
 800b378:	4619      	mov	r1, r3
 800b37a:	481c      	ldr	r0, [pc, #112]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b37c:	f7f6 fdb4 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800b380:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 800b384:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b386:	2301      	movs	r3, #1
 800b388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b38a:	2300      	movs	r3, #0
 800b38c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b38e:	2302      	movs	r3, #2
 800b390:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b392:	f107 0314 	add.w	r3, r7, #20
 800b396:	4619      	mov	r1, r3
 800b398:	4814      	ldr	r0, [pc, #80]	; (800b3ec <MX_GPIO_Init+0x260>)
 800b39a:	f7f6 fda5 	bl	8001ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 800b39e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b3a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 800b3b0:	f107 0314 	add.w	r3, r7, #20
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	480e      	ldr	r0, [pc, #56]	; (800b3f0 <MX_GPIO_Init+0x264>)
 800b3b8:	f7f6 fd96 	bl	8001ee8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800b3bc:	2200      	movs	r2, #0
 800b3be:	2100      	movs	r1, #0
 800b3c0:	2007      	movs	r0, #7
 800b3c2:	f7f6 f9b4 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800b3c6:	2007      	movs	r0, #7
 800b3c8:	f7f6 f9cd 	bl	8001766 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	2100      	movs	r1, #0
 800b3d0:	2017      	movs	r0, #23
 800b3d2:	f7f6 f9ac 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800b3d6:	2017      	movs	r0, #23
 800b3d8:	f7f6 f9c5 	bl	8001766 <HAL_NVIC_EnableIRQ>

}
 800b3dc:	bf00      	nop
 800b3de:	3728      	adds	r7, #40	; 0x28
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}
 800b3e4:	40023800 	.word	0x40023800
 800b3e8:	40020800 	.word	0x40020800
 800b3ec:	40020000 	.word	0x40020000
 800b3f0:	40020400 	.word	0x40020400
 800b3f4:	10210000 	.word	0x10210000
 800b3f8:	10110000 	.word	0x10110000

0800b3fc <SD_cardMountInit>:

/* USER CODE BEGIN 4 */

void SD_cardMountInit(FATFS* fs, FIL* f){
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b086      	sub	sp, #24
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
	FRESULT r;
	if((r=f_mount(fs,SDPath,1)) == FR_OK){
 800b406:	2201      	movs	r2, #1
 800b408:	4912      	ldr	r1, [pc, #72]	; (800b454 <SD_cardMountInit+0x58>)
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f7fd fd74 	bl	8008ef8 <f_mount>
 800b410:	4603      	mov	r3, r0
 800b412:	75fb      	strb	r3, [r7, #23]
 800b414:	7dfb      	ldrb	r3, [r7, #23]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d10e      	bne.n	800b438 <SD_cardMountInit+0x3c>
		uint8_t path[] = "data.txt\0";
 800b41a:	4a0f      	ldr	r2, [pc, #60]	; (800b458 <SD_cardMountInit+0x5c>)
 800b41c:	f107 030c 	add.w	r3, r7, #12
 800b420:	ca07      	ldmia	r2, {r0, r1, r2}
 800b422:	c303      	stmia	r3!, {r0, r1}
 800b424:	801a      	strh	r2, [r3, #0]
		r = f_open(f, (char*)path, FA_WRITE |FA_OPEN_APPEND);
 800b426:	f107 030c 	add.w	r3, r7, #12
 800b42a:	2232      	movs	r2, #50	; 0x32
 800b42c:	4619      	mov	r1, r3
 800b42e:	6838      	ldr	r0, [r7, #0]
 800b430:	f7fd fda8 	bl	8008f84 <f_open>
 800b434:	4603      	mov	r3, r0
 800b436:	75fb      	strb	r3, [r7, #23]
	}
	if(r != FR_OK){err_msg |= ERR_INIT_SD_CARD};
 800b438:	7dfb      	ldrb	r3, [r7, #23]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d005      	beq.n	800b44a <SD_cardMountInit+0x4e>
 800b43e:	4b07      	ldr	r3, [pc, #28]	; (800b45c <SD_cardMountInit+0x60>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b446:	4a05      	ldr	r2, [pc, #20]	; (800b45c <SD_cardMountInit+0x60>)
 800b448:	6013      	str	r3, [r2, #0]
}
 800b44a:	bf00      	nop
 800b44c:	3718      	adds	r7, #24
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	200002fc 	.word	0x200002fc
 800b458:	0800c9f8 	.word	0x0800c9f8
 800b45c:	200000e8 	.word	0x200000e8

0800b460 <sensorsInitialization>:


// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 800b46a:	2300      	movs	r3, #0
 800b46c:	60fb      	str	r3, [r7, #12]
	//if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 800b46e:	4a23      	ldr	r2, [pc, #140]	; (800b4fc <sensorsInitialization+0x9c>)
 800b470:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b474:	4822      	ldr	r0, [pc, #136]	; (800b500 <sensorsInitialization+0xa0>)
 800b476:	f7fe fb8d 	bl	8009b94 <initIMU_slow>
 800b47a:	4603      	mov	r3, r0
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d003      	beq.n	800b488 <sensorsInitialization+0x28>
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f043 0301 	orr.w	r3, r3, #1
 800b486:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 800b488:	4a1c      	ldr	r2, [pc, #112]	; (800b4fc <sensorsInitialization+0x9c>)
 800b48a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b48e:	481c      	ldr	r0, [pc, #112]	; (800b500 <sensorsInitialization+0xa0>)
 800b490:	f7fe f8d0 	bl	8009634 <initBMP>
 800b494:	4603      	mov	r3, r0
 800b496:	2b01      	cmp	r3, #1
 800b498:	d003      	beq.n	800b4a2 <sensorsInitialization+0x42>
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f043 0304 	orr.w	r3, r3, #4
 800b4a0:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 800b4a2:	4a18      	ldr	r2, [pc, #96]	; (800b504 <sensorsInitialization+0xa4>)
 800b4a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b4a8:	4817      	ldr	r0, [pc, #92]	; (800b508 <sensorsInitialization+0xa8>)
 800b4aa:	f7fe f8c3 	bl	8009634 <initBMP>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d003      	beq.n	800b4bc <sensorsInitialization+0x5c>
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f043 0308 	orr.w	r3, r3, #8
 800b4ba:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 800b4bc:	4a0f      	ldr	r2, [pc, #60]	; (800b4fc <sensorsInitialization+0x9c>)
 800b4be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b4c2:	480f      	ldr	r0, [pc, #60]	; (800b500 <sensorsInitialization+0xa0>)
 800b4c4:	f7fe fe74 	bl	800a1b0 <initMAG>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d003      	beq.n	800b4d6 <sensorsInitialization+0x76>
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f043 0310 	orr.w	r3, r3, #16
 800b4d4:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800b4d6:	4b09      	ldr	r3, [pc, #36]	; (800b4fc <sensorsInitialization+0x9c>)
 800b4d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4dc:	4908      	ldr	r1, [pc, #32]	; (800b500 <sensorsInitialization+0xa0>)
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f7fe f824 	bl	800952c <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800b4e4:	4b07      	ldr	r3, [pc, #28]	; (800b504 <sensorsInitialization+0xa4>)
 800b4e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b4ea:	4907      	ldr	r1, [pc, #28]	; (800b508 <sensorsInitialization+0xa8>)
 800b4ec:	6838      	ldr	r0, [r7, #0]
 800b4ee:	f7fe f81d 	bl	800952c <readParamBmp>

	return err;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3710      	adds	r7, #16
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	20002424 	.word	0x20002424
 800b500:	40020000 	.word	0x40020000
 800b504:	200025d0 	.word	0x200025d0
 800b508:	40020800 	.word	0x40020800

0800b50c <convertSensors>:
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}
*/

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b084      	sub	sp, #16
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
 800b514:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10; //10
 800b516:	230a      	movs	r3, #10
 800b518:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4; //4
 800b51a:	2304      	movs	r3, #4
 800b51c:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800b52a:	68ba      	ldr	r2, [r7, #8]
 800b52c:	4619      	mov	r1, r3
 800b52e:	f7fe fccb 	bl	8009ec8 <convIMU>
	convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	6879      	ldr	r1, [r7, #4]
 800b536:	68fa      	ldr	r2, [r7, #12]
 800b538:	4618      	mov	r0, r3
 800b53a:	f7fe fcc5 	bl	8009ec8 <convIMU>
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	f503 72b0 	add.w	r2, r3, #352	; 0x160
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 800b54a:	4619      	mov	r1, r3
 800b54c:	4610      	mov	r0, r2
 800b54e:	f7fe faeb 	bl	8009b28 <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b55e:	4619      	mov	r1, r3
 800b560:	4610      	mov	r0, r2
 800b562:	f7fe fae1 	bl	8009b28 <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b572:	4619      	mov	r1, r3
 800b574:	4610      	mov	r0, r2
 800b576:	f7fe fe87 	bl	800a288 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	f503 72bb 	add.w	r2, r3, #374	; 0x176
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800b586:	4619      	mov	r1, r3
 800b588:	4610      	mov	r0, r2
 800b58a:	f7fe fee1 	bl	800a350 <convSpeedPITOT>
}
 800b58e:	bf00      	nop
 800b590:	3710      	adds	r7, #16
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
	...

0800b598 <HAL_SPI_TxRxCpltCallback>:

// Put back the NSS pin high. Since we don't know which sensor was read we put them all high
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi2){
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	4a15      	ldr	r2, [pc, #84]	; (800b5f8 <HAL_SPI_TxRxCpltCallback+0x60>)
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d112      	bne.n	800b5ce <HAL_SPI_TxRxCpltCallback+0x36>
		HAL_GPIO_WritePin(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, GPIO_PIN_SET);
 800b5a8:	2201      	movs	r2, #1
 800b5aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b5ae:	4813      	ldr	r0, [pc, #76]	; (800b5fc <HAL_SPI_TxRxCpltCallback+0x64>)
 800b5b0:	f7f6 fe2c 	bl	800220c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NSS_GPS_GPIO_Port , NSS_GPS_Pin , GPIO_PIN_SET);
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b5ba:	4810      	ldr	r0, [pc, #64]	; (800b5fc <HAL_SPI_TxRxCpltCallback+0x64>)
 800b5bc:	f7f6 fe26 	bl	800220c <HAL_GPIO_WritePin>
		err_msg |= CPLT_SPI2;
 800b5c0:	4b0f      	ldr	r3, [pc, #60]	; (800b600 <HAL_SPI_TxRxCpltCallback+0x68>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b5c8:	4a0d      	ldr	r2, [pc, #52]	; (800b600 <HAL_SPI_TxRxCpltCallback+0x68>)
 800b5ca:	6013      	str	r3, [r2, #0]
	}
	else if(hspi == &hspi3){
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
		err_msg |= CPLT_SPI3;
	}
}
 800b5cc:	e00f      	b.n	800b5ee <HAL_SPI_TxRxCpltCallback+0x56>
	else if(hspi == &hspi3){
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	4a0c      	ldr	r2, [pc, #48]	; (800b604 <HAL_SPI_TxRxCpltCallback+0x6c>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d10b      	bne.n	800b5ee <HAL_SPI_TxRxCpltCallback+0x56>
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b5dc:	4807      	ldr	r0, [pc, #28]	; (800b5fc <HAL_SPI_TxRxCpltCallback+0x64>)
 800b5de:	f7f6 fe15 	bl	800220c <HAL_GPIO_WritePin>
		err_msg |= CPLT_SPI3;
 800b5e2:	4b07      	ldr	r3, [pc, #28]	; (800b600 <HAL_SPI_TxRxCpltCallback+0x68>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b5ea:	4a05      	ldr	r2, [pc, #20]	; (800b600 <HAL_SPI_TxRxCpltCallback+0x68>)
 800b5ec:	6013      	str	r3, [r2, #0]
}
 800b5ee:	bf00      	nop
 800b5f0:	3708      	adds	r7, #8
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	20002424 	.word	0x20002424
 800b5fc:	40020000 	.word	0x40020000
 800b600:	200000e8 	.word	0x200000e8
 800b604:	200025d0 	.word	0x200025d0

0800b608 <HAL_SPI_ErrorCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	err_msg |= CPLT_UART;
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
	if		(hspi == &hspi2){err_msg |= ERR_SPI2_ERRORCALLBACK;}
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4a0d      	ldr	r2, [pc, #52]	; (800b648 <HAL_SPI_ErrorCallback+0x40>)
 800b614:	4293      	cmp	r3, r2
 800b616:	d106      	bne.n	800b626 <HAL_SPI_ErrorCallback+0x1e>
 800b618:	4b0c      	ldr	r3, [pc, #48]	; (800b64c <HAL_SPI_ErrorCallback+0x44>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b620:	4a0a      	ldr	r2, [pc, #40]	; (800b64c <HAL_SPI_ErrorCallback+0x44>)
 800b622:	6013      	str	r3, [r2, #0]
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
}
 800b624:	e009      	b.n	800b63a <HAL_SPI_ErrorCallback+0x32>
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	4a09      	ldr	r2, [pc, #36]	; (800b650 <HAL_SPI_ErrorCallback+0x48>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d105      	bne.n	800b63a <HAL_SPI_ErrorCallback+0x32>
 800b62e:	4b07      	ldr	r3, [pc, #28]	; (800b64c <HAL_SPI_ErrorCallback+0x44>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b636:	4a05      	ldr	r2, [pc, #20]	; (800b64c <HAL_SPI_ErrorCallback+0x44>)
 800b638:	6013      	str	r3, [r2, #0]
}
 800b63a:	bf00      	nop
 800b63c:	370c      	adds	r7, #12
 800b63e:	46bd      	mov	sp, r7
 800b640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b644:	4770      	bx	lr
 800b646:	bf00      	nop
 800b648:	20002424 	.word	0x20002424
 800b64c:	200000e8 	.word	0x200000e8
 800b650:	200025d0 	.word	0x200025d0

0800b654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b654:	b480      	push	{r7}
 800b656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800b658:	bf00      	nop
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr

0800b662 <write8>:
 800b662:	b580      	push	{r7, lr}
 800b664:	b088      	sub	sp, #32
 800b666:	af02      	add	r7, sp, #8
 800b668:	603a      	str	r2, [r7, #0]
 800b66a:	461a      	mov	r2, r3
 800b66c:	4603      	mov	r3, r0
 800b66e:	71fb      	strb	r3, [r7, #7]
 800b670:	460b      	mov	r3, r1
 800b672:	71bb      	strb	r3, [r7, #6]
 800b674:	4613      	mov	r3, r2
 800b676:	80bb      	strh	r3, [r7, #4]
 800b678:	2302      	movs	r3, #2
 800b67a:	827b      	strh	r3, [r7, #18]
 800b67c:	2300      	movs	r3, #0
 800b67e:	823b      	strh	r3, [r7, #16]
 800b680:	79fb      	ldrb	r3, [r7, #7]
 800b682:	743b      	strb	r3, [r7, #16]
 800b684:	79bb      	ldrb	r3, [r7, #6]
 800b686:	747b      	strb	r3, [r7, #17]
 800b688:	88bb      	ldrh	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	4619      	mov	r1, r3
 800b68e:	6838      	ldr	r0, [r7, #0]
 800b690:	f7f6 fdbc 	bl	800220c <HAL_GPIO_WritePin>
 800b694:	8a7a      	ldrh	r2, [r7, #18]
 800b696:	f107 0110 	add.w	r1, r7, #16
 800b69a:	230a      	movs	r3, #10
 800b69c:	6a38      	ldr	r0, [r7, #32]
 800b69e:	f7f9 fd66 	bl	800516e <HAL_SPI_Transmit>
 800b6a2:	88bb      	ldrh	r3, [r7, #4]
 800b6a4:	2201      	movs	r2, #1
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	6838      	ldr	r0, [r7, #0]
 800b6aa:	f7f6 fdaf 	bl	800220c <HAL_GPIO_WritePin>
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	617b      	str	r3, [r7, #20]
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	73fb      	strb	r3, [r7, #15]
 800b6b6:	88ba      	ldrh	r2, [r7, #4]
 800b6b8:	f107 010f 	add.w	r1, r7, #15
 800b6bc:	79f8      	ldrb	r0, [r7, #7]
 800b6be:	6a3b      	ldr	r3, [r7, #32]
 800b6c0:	9300      	str	r3, [sp, #0]
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	683a      	ldr	r2, [r7, #0]
 800b6c6:	f000 f80b 	bl	800b6e0 <read8>
 800b6ca:	7bfb      	ldrb	r3, [r7, #15]
 800b6cc:	79ba      	ldrb	r2, [r7, #6]
 800b6ce:	429a      	cmp	r2, r3
 800b6d0:	d101      	bne.n	800b6d6 <write8+0x74>
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	617b      	str	r3, [r7, #20]
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3718      	adds	r7, #24
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}

0800b6e0 <read8>:
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b086      	sub	sp, #24
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	60b9      	str	r1, [r7, #8]
 800b6e8:	607a      	str	r2, [r7, #4]
 800b6ea:	461a      	mov	r2, r3
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	73fb      	strb	r3, [r7, #15]
 800b6f0:	4613      	mov	r3, r2
 800b6f2:	81bb      	strh	r3, [r7, #12]
 800b6f4:	2302      	movs	r3, #2
 800b6f6:	82fb      	strh	r3, [r7, #22]
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	82bb      	strh	r3, [r7, #20]
 800b6fc:	7bfb      	ldrb	r3, [r7, #15]
 800b6fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b702:	b2db      	uxtb	r3, r3
 800b704:	753b      	strb	r3, [r7, #20]
 800b706:	89bb      	ldrh	r3, [r7, #12]
 800b708:	2200      	movs	r2, #0
 800b70a:	4619      	mov	r1, r3
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f7f6 fd7d 	bl	800220c <HAL_GPIO_WritePin>
 800b712:	8afa      	ldrh	r2, [r7, #22]
 800b714:	f107 0114 	add.w	r1, r7, #20
 800b718:	230a      	movs	r3, #10
 800b71a:	6a38      	ldr	r0, [r7, #32]
 800b71c:	f7f9 fe59 	bl	80053d2 <HAL_SPI_Receive>
 800b720:	89bb      	ldrh	r3, [r7, #12]
 800b722:	2201      	movs	r2, #1
 800b724:	4619      	mov	r1, r3
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f7f6 fd70 	bl	800220c <HAL_GPIO_WritePin>
 800b72c:	7d7a      	ldrb	r2, [r7, #21]
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	701a      	strb	r2, [r3, #0]
 800b732:	bf00      	nop
 800b734:	3718      	adds	r7, #24
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}

0800b73a <readN>:
 800b73a:	b580      	push	{r7, lr}
 800b73c:	b086      	sub	sp, #24
 800b73e:	af02      	add	r7, sp, #8
 800b740:	60b9      	str	r1, [r7, #8]
 800b742:	607b      	str	r3, [r7, #4]
 800b744:	4603      	mov	r3, r0
 800b746:	73fb      	strb	r3, [r7, #15]
 800b748:	4613      	mov	r3, r2
 800b74a:	81bb      	strh	r3, [r7, #12]
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
 800b74e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b752:	b2da      	uxtb	r2, r3
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	701a      	strb	r2, [r3, #0]
 800b758:	8b3b      	ldrh	r3, [r7, #24]
 800b75a:	2200      	movs	r2, #0
 800b75c:	4619      	mov	r1, r3
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f7f6 fd54 	bl	800220c <HAL_GPIO_WritePin>
 800b764:	2301      	movs	r3, #1
 800b766:	9300      	str	r3, [sp, #0]
 800b768:	2301      	movs	r3, #1
 800b76a:	68ba      	ldr	r2, [r7, #8]
 800b76c:	68b9      	ldr	r1, [r7, #8]
 800b76e:	69f8      	ldr	r0, [r7, #28]
 800b770:	f7f9 ff35 	bl	80055de <HAL_SPI_TransmitReceive>
 800b774:	89ba      	ldrh	r2, [r7, #12]
 800b776:	2302      	movs	r3, #2
 800b778:	9300      	str	r3, [sp, #0]
 800b77a:	4613      	mov	r3, r2
 800b77c:	68ba      	ldr	r2, [r7, #8]
 800b77e:	68b9      	ldr	r1, [r7, #8]
 800b780:	69f8      	ldr	r0, [r7, #28]
 800b782:	f7f9 ff2c 	bl	80055de <HAL_SPI_TransmitReceive>
 800b786:	8b3b      	ldrh	r3, [r7, #24]
 800b788:	2201      	movs	r2, #1
 800b78a:	4619      	mov	r1, r3
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	f7f6 fd3d 	bl	800220c <HAL_GPIO_WritePin>
 800b792:	bf00      	nop
 800b794:	3710      	adds	r7, #16
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}

0800b79a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b79a:	b580      	push	{r7, lr}
 800b79c:	b084      	sub	sp, #16
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b7a2:	f7f5 fc27 	bl	8000ff4 <HAL_GetTick>
 800b7a6:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b7a8:	e006      	b.n	800b7b8 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b7aa:	f7fe fe8d 	bl	800a4c8 <BSP_SD_GetCardState>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d101      	bne.n	800b7b8 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	e009      	b.n	800b7cc <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b7b8:	f7f5 fc1c 	bl	8000ff4 <HAL_GetTick>
 800b7bc:	4602      	mov	r2, r0
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	1ad2      	subs	r2, r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	429a      	cmp	r2, r3
 800b7c6:	d3f0      	bcc.n	800b7aa <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b7c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3710      	adds	r7, #16
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}

0800b7d4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b082      	sub	sp, #8
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	4603      	mov	r3, r0
 800b7dc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b7de:	4b0b      	ldr	r3, [pc, #44]	; (800b80c <SD_CheckStatus+0x38>)
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b7e4:	f7fe fe70 	bl	800a4c8 <BSP_SD_GetCardState>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d107      	bne.n	800b7fe <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b7ee:	4b07      	ldr	r3, [pc, #28]	; (800b80c <SD_CheckStatus+0x38>)
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	f023 0301 	bic.w	r3, r3, #1
 800b7f8:	b2da      	uxtb	r2, r3
 800b7fa:	4b04      	ldr	r3, [pc, #16]	; (800b80c <SD_CheckStatus+0x38>)
 800b7fc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b7fe:	4b03      	ldr	r3, [pc, #12]	; (800b80c <SD_CheckStatus+0x38>)
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	b2db      	uxtb	r3, r3
}
 800b804:	4618      	mov	r0, r3
 800b806:	3708      	adds	r7, #8
 800b808:	46bd      	mov	sp, r7
 800b80a:	bd80      	pop	{r7, pc}
 800b80c:	20000005 	.word	0x20000005

0800b810 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b082      	sub	sp, #8
 800b814:	af00      	add	r7, sp, #0
 800b816:	4603      	mov	r3, r0
 800b818:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b81a:	f7fe fdfb 	bl	800a414 <BSP_SD_Init>
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d107      	bne.n	800b834 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b824:	79fb      	ldrb	r3, [r7, #7]
 800b826:	4618      	mov	r0, r3
 800b828:	f7ff ffd4 	bl	800b7d4 <SD_CheckStatus>
 800b82c:	4603      	mov	r3, r0
 800b82e:	461a      	mov	r2, r3
 800b830:	4b04      	ldr	r3, [pc, #16]	; (800b844 <SD_initialize+0x34>)
 800b832:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800b834:	4b03      	ldr	r3, [pc, #12]	; (800b844 <SD_initialize+0x34>)
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	b2db      	uxtb	r3, r3
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3708      	adds	r7, #8
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
 800b842:	bf00      	nop
 800b844:	20000005 	.word	0x20000005

0800b848 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b082      	sub	sp, #8
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	4603      	mov	r3, r0
 800b850:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b852:	79fb      	ldrb	r3, [r7, #7]
 800b854:	4618      	mov	r0, r3
 800b856:	f7ff ffbd 	bl	800b7d4 <SD_CheckStatus>
 800b85a:	4603      	mov	r3, r0
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	3708      	adds	r7, #8
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}

0800b864 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b088      	sub	sp, #32
 800b868:	af00      	add	r7, sp, #0
 800b86a:	60b9      	str	r1, [r7, #8]
 800b86c:	607a      	str	r2, [r7, #4]
 800b86e:	603b      	str	r3, [r7, #0]
 800b870:	4603      	mov	r3, r0
 800b872:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b874:	2301      	movs	r3, #1
 800b876:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b878:	f247 5030 	movw	r0, #30000	; 0x7530
 800b87c:	f7ff ff8d 	bl	800b79a <SD_CheckStatusWithTimeout>
 800b880:	4603      	mov	r3, r0
 800b882:	2b00      	cmp	r3, #0
 800b884:	da01      	bge.n	800b88a <SD_read+0x26>
  {
    return res;
 800b886:	7ffb      	ldrb	r3, [r7, #31]
 800b888:	e08b      	b.n	800b9a2 <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	f003 0303 	and.w	r3, r3, #3
 800b890:	2b00      	cmp	r3, #0
 800b892:	f040 8085 	bne.w	800b9a0 <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b896:	683a      	ldr	r2, [r7, #0]
 800b898:	6879      	ldr	r1, [r7, #4]
 800b89a:	68b8      	ldr	r0, [r7, #8]
 800b89c:	f7fe fde0 	bl	800a460 <BSP_SD_ReadBlocks_DMA>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d133      	bne.n	800b90e <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b8a6:	4b41      	ldr	r3, [pc, #260]	; (800b9ac <SD_read+0x148>)
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b8ac:	f7f5 fba2 	bl	8000ff4 <HAL_GetTick>
 800b8b0:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b8b2:	bf00      	nop
 800b8b4:	4b3d      	ldr	r3, [pc, #244]	; (800b9ac <SD_read+0x148>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d108      	bne.n	800b8ce <SD_read+0x6a>
 800b8bc:	f7f5 fb9a 	bl	8000ff4 <HAL_GetTick>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	1ad3      	subs	r3, r2, r3
 800b8c6:	f247 522f 	movw	r2, #29999	; 0x752f
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d9f2      	bls.n	800b8b4 <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800b8ce:	4b37      	ldr	r3, [pc, #220]	; (800b9ac <SD_read+0x148>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d102      	bne.n	800b8dc <SD_read+0x78>
      {
        res = RES_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	77fb      	strb	r3, [r7, #31]
 800b8da:	e061      	b.n	800b9a0 <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 800b8dc:	4b33      	ldr	r3, [pc, #204]	; (800b9ac <SD_read+0x148>)
 800b8de:	2200      	movs	r2, #0
 800b8e0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b8e2:	f7f5 fb87 	bl	8000ff4 <HAL_GetTick>
 800b8e6:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b8e8:	e007      	b.n	800b8fa <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b8ea:	f7fe fded 	bl	800a4c8 <BSP_SD_GetCardState>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d102      	bne.n	800b8fa <SD_read+0x96>
          {
            res = RES_OK;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b8f8:	e052      	b.n	800b9a0 <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b8fa:	f7f5 fb7b 	bl	8000ff4 <HAL_GetTick>
 800b8fe:	4602      	mov	r2, r0
 800b900:	697b      	ldr	r3, [r7, #20]
 800b902:	1ad3      	subs	r3, r2, r3
 800b904:	f247 522f 	movw	r2, #29999	; 0x752f
 800b908:	4293      	cmp	r3, r2
 800b90a:	d9ee      	bls.n	800b8ea <SD_read+0x86>
 800b90c:	e048      	b.n	800b9a0 <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 800b90e:	2300      	movs	r3, #0
 800b910:	61bb      	str	r3, [r7, #24]
 800b912:	e034      	b.n	800b97e <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	1c5a      	adds	r2, r3, #1
 800b918:	607a      	str	r2, [r7, #4]
 800b91a:	2201      	movs	r2, #1
 800b91c:	4619      	mov	r1, r3
 800b91e:	4824      	ldr	r0, [pc, #144]	; (800b9b0 <SD_read+0x14c>)
 800b920:	f7fe fd9e 	bl	800a460 <BSP_SD_ReadBlocks_DMA>
 800b924:	4603      	mov	r3, r0
 800b926:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800b928:	7fbb      	ldrb	r3, [r7, #30]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d12c      	bne.n	800b988 <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 800b92e:	4b1f      	ldr	r3, [pc, #124]	; (800b9ac <SD_read+0x148>)
 800b930:	2200      	movs	r2, #0
 800b932:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 800b934:	f7f5 fb5e 	bl	8000ff4 <HAL_GetTick>
 800b938:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b93a:	bf00      	nop
 800b93c:	4b1b      	ldr	r3, [pc, #108]	; (800b9ac <SD_read+0x148>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d108      	bne.n	800b956 <SD_read+0xf2>
 800b944:	f7f5 fb56 	bl	8000ff4 <HAL_GetTick>
 800b948:	4602      	mov	r2, r0
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	1ad3      	subs	r3, r2, r3
 800b94e:	f247 522f 	movw	r2, #29999	; 0x752f
 800b952:	4293      	cmp	r3, r2
 800b954:	d9f2      	bls.n	800b93c <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 800b956:	4b15      	ldr	r3, [pc, #84]	; (800b9ac <SD_read+0x148>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d016      	beq.n	800b98c <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	4a13      	ldr	r2, [pc, #76]	; (800b9b0 <SD_read+0x14c>)
 800b962:	4618      	mov	r0, r3
 800b964:	4611      	mov	r1, r2
 800b966:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b96a:	461a      	mov	r2, r3
 800b96c:	f000 feee 	bl	800c74c <memcpy>
          buff += BLOCKSIZE;
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b976:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	3301      	adds	r3, #1
 800b97c:	61bb      	str	r3, [r7, #24]
 800b97e:	69ba      	ldr	r2, [r7, #24]
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	429a      	cmp	r2, r3
 800b984:	d3c6      	bcc.n	800b914 <SD_read+0xb0>
 800b986:	e002      	b.n	800b98e <SD_read+0x12a>
        }
        else
        {
          break;
 800b988:	bf00      	nop
 800b98a:	e000      	b.n	800b98e <SD_read+0x12a>
            break;
 800b98c:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 800b98e:	69ba      	ldr	r2, [r7, #24]
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	429a      	cmp	r2, r3
 800b994:	d104      	bne.n	800b9a0 <SD_read+0x13c>
 800b996:	7fbb      	ldrb	r3, [r7, #30]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d101      	bne.n	800b9a0 <SD_read+0x13c>
        res = RES_OK;
 800b99c:	2300      	movs	r3, #0
 800b99e:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 800b9a0:	7ffb      	ldrb	r3, [r7, #31]
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3720      	adds	r7, #32
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
 800b9aa:	bf00      	nop
 800b9ac:	200002f0 	.word	0x200002f0
 800b9b0:	200000ec 	.word	0x200000ec

0800b9b4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b088      	sub	sp, #32
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60b9      	str	r1, [r7, #8]
 800b9bc:	607a      	str	r2, [r7, #4]
 800b9be:	603b      	str	r3, [r7, #0]
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 800b9c8:	4b4c      	ldr	r3, [pc, #304]	; (800bafc <SD_write+0x148>)
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b9ce:	f247 5030 	movw	r0, #30000	; 0x7530
 800b9d2:	f7ff fee2 	bl	800b79a <SD_CheckStatusWithTimeout>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	da01      	bge.n	800b9e0 <SD_write+0x2c>
  {
    return res;
 800b9dc:	7ffb      	ldrb	r3, [r7, #31]
 800b9de:	e088      	b.n	800baf2 <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	f003 0303 	and.w	r3, r3, #3
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f040 8082 	bne.w	800baf0 <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b9ec:	683a      	ldr	r2, [r7, #0]
 800b9ee:	6879      	ldr	r1, [r7, #4]
 800b9f0:	68b8      	ldr	r0, [r7, #8]
 800b9f2:	f7fe fd4f 	bl	800a494 <BSP_SD_WriteBlocks_DMA>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d130      	bne.n	800ba5e <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b9fc:	f7f5 fafa 	bl	8000ff4 <HAL_GetTick>
 800ba00:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ba02:	bf00      	nop
 800ba04:	4b3d      	ldr	r3, [pc, #244]	; (800bafc <SD_write+0x148>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d108      	bne.n	800ba1e <SD_write+0x6a>
 800ba0c:	f7f5 faf2 	bl	8000ff4 <HAL_GetTick>
 800ba10:	4602      	mov	r2, r0
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	1ad3      	subs	r3, r2, r3
 800ba16:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d9f2      	bls.n	800ba04 <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800ba1e:	4b37      	ldr	r3, [pc, #220]	; (800bafc <SD_write+0x148>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d102      	bne.n	800ba2c <SD_write+0x78>
      {
        res = RES_ERROR;
 800ba26:	2301      	movs	r3, #1
 800ba28:	77fb      	strb	r3, [r7, #31]
 800ba2a:	e061      	b.n	800baf0 <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 800ba2c:	4b33      	ldr	r3, [pc, #204]	; (800bafc <SD_write+0x148>)
 800ba2e:	2200      	movs	r2, #0
 800ba30:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ba32:	f7f5 fadf 	bl	8000ff4 <HAL_GetTick>
 800ba36:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba38:	e007      	b.n	800ba4a <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba3a:	f7fe fd45 	bl	800a4c8 <BSP_SD_GetCardState>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d102      	bne.n	800ba4a <SD_write+0x96>
          {
            res = RES_OK;
 800ba44:	2300      	movs	r3, #0
 800ba46:	77fb      	strb	r3, [r7, #31]
            break;
 800ba48:	e052      	b.n	800baf0 <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba4a:	f7f5 fad3 	bl	8000ff4 <HAL_GetTick>
 800ba4e:	4602      	mov	r2, r0
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	1ad3      	subs	r3, r2, r3
 800ba54:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d9ee      	bls.n	800ba3a <SD_write+0x86>
 800ba5c:	e048      	b.n	800baf0 <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 800ba5e:	2300      	movs	r3, #0
 800ba60:	61bb      	str	r3, [r7, #24]
 800ba62:	e034      	b.n	800bace <SD_write+0x11a>
      {
        WriteStatus = 0;
 800ba64:	4b25      	ldr	r3, [pc, #148]	; (800bafc <SD_write+0x148>)
 800ba66:	2200      	movs	r2, #0
 800ba68:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	1c5a      	adds	r2, r3, #1
 800ba6e:	607a      	str	r2, [r7, #4]
 800ba70:	2201      	movs	r2, #1
 800ba72:	4619      	mov	r1, r3
 800ba74:	4822      	ldr	r0, [pc, #136]	; (800bb00 <SD_write+0x14c>)
 800ba76:	f7fe fd0d 	bl	800a494 <BSP_SD_WriteBlocks_DMA>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800ba7e:	7fbb      	ldrb	r3, [r7, #30]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d129      	bne.n	800bad8 <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 800ba84:	f7f5 fab6 	bl	8000ff4 <HAL_GetTick>
 800ba88:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ba8a:	bf00      	nop
 800ba8c:	4b1b      	ldr	r3, [pc, #108]	; (800bafc <SD_write+0x148>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d108      	bne.n	800baa6 <SD_write+0xf2>
 800ba94:	f7f5 faae 	bl	8000ff4 <HAL_GetTick>
 800ba98:	4602      	mov	r2, r0
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	1ad3      	subs	r3, r2, r3
 800ba9e:	f247 522f 	movw	r2, #29999	; 0x752f
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d9f2      	bls.n	800ba8c <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800baa6:	4b15      	ldr	r3, [pc, #84]	; (800bafc <SD_write+0x148>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d016      	beq.n	800badc <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	4a13      	ldr	r2, [pc, #76]	; (800bb00 <SD_write+0x14c>)
 800bab2:	4618      	mov	r0, r3
 800bab4:	4611      	mov	r1, r2
 800bab6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800baba:	461a      	mov	r2, r3
 800babc:	f000 fe46 	bl	800c74c <memcpy>
          buff += BLOCKSIZE;
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800bac6:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 800bac8:	69bb      	ldr	r3, [r7, #24]
 800baca:	3301      	adds	r3, #1
 800bacc:	61bb      	str	r3, [r7, #24]
 800bace:	69ba      	ldr	r2, [r7, #24]
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d3c6      	bcc.n	800ba64 <SD_write+0xb0>
 800bad6:	e002      	b.n	800bade <SD_write+0x12a>
        }
        else
        {
          break;
 800bad8:	bf00      	nop
 800bada:	e000      	b.n	800bade <SD_write+0x12a>
            break;
 800badc:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 800bade:	69ba      	ldr	r2, [r7, #24]
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d104      	bne.n	800baf0 <SD_write+0x13c>
 800bae6:	7fbb      	ldrb	r3, [r7, #30]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d101      	bne.n	800baf0 <SD_write+0x13c>
        res = RES_OK;
 800baec:	2300      	movs	r3, #0
 800baee:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 800baf0:	7ffb      	ldrb	r3, [r7, #31]
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3720      	adds	r7, #32
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	200002ec 	.word	0x200002ec
 800bb00:	200000ec 	.word	0x200000ec

0800bb04 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b08c      	sub	sp, #48	; 0x30
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	603a      	str	r2, [r7, #0]
 800bb0e:	71fb      	strb	r3, [r7, #7]
 800bb10:	460b      	mov	r3, r1
 800bb12:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bb14:	2301      	movs	r3, #1
 800bb16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bb1a:	4b25      	ldr	r3, [pc, #148]	; (800bbb0 <SD_ioctl+0xac>)
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	b2db      	uxtb	r3, r3
 800bb20:	f003 0301 	and.w	r3, r3, #1
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d001      	beq.n	800bb2c <SD_ioctl+0x28>
 800bb28:	2303      	movs	r3, #3
 800bb2a:	e03c      	b.n	800bba6 <SD_ioctl+0xa2>

  switch (cmd)
 800bb2c:	79bb      	ldrb	r3, [r7, #6]
 800bb2e:	2b03      	cmp	r3, #3
 800bb30:	d834      	bhi.n	800bb9c <SD_ioctl+0x98>
 800bb32:	a201      	add	r2, pc, #4	; (adr r2, 800bb38 <SD_ioctl+0x34>)
 800bb34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb38:	0800bb49 	.word	0x0800bb49
 800bb3c:	0800bb51 	.word	0x0800bb51
 800bb40:	0800bb69 	.word	0x0800bb69
 800bb44:	0800bb83 	.word	0x0800bb83
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb4e:	e028      	b.n	800bba2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb50:	f107 030c 	add.w	r3, r7, #12
 800bb54:	4618      	mov	r0, r3
 800bb56:	f7fe fcc7 	bl	800a4e8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bb5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bb60:	2300      	movs	r3, #0
 800bb62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb66:	e01c      	b.n	800bba2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb68:	f107 030c 	add.w	r3, r7, #12
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7fe fcbb 	bl	800a4e8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bb72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb74:	b29a      	uxth	r2, r3
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb80:	e00f      	b.n	800bba2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb82:	f107 030c 	add.w	r3, r7, #12
 800bb86:	4618      	mov	r0, r3
 800bb88:	f7fe fcae 	bl	800a4e8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bb8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb8e:	0a5a      	lsrs	r2, r3, #9
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bb94:	2300      	movs	r3, #0
 800bb96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb9a:	e002      	b.n	800bba2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bb9c:	2304      	movs	r3, #4
 800bb9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bba2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3730      	adds	r7, #48	; 0x30
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
 800bbae:	bf00      	nop
 800bbb0:	20000005 	.word	0x20000005

0800bbb4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 800bbb8:	4b03      	ldr	r3, [pc, #12]	; (800bbc8 <BSP_SD_WriteCpltCallback+0x14>)
 800bbba:	2201      	movs	r2, #1
 800bbbc:	601a      	str	r2, [r3, #0]
}
 800bbbe:	bf00      	nop
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr
 800bbc8:	200002ec 	.word	0x200002ec

0800bbcc <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800bbd0:	4b03      	ldr	r3, [pc, #12]	; (800bbe0 <BSP_SD_ReadCpltCallback+0x14>)
 800bbd2:	2201      	movs	r2, #1
 800bbd4:	601a      	str	r2, [r3, #0]
}
 800bbd6:	bf00      	nop
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbde:	4770      	bx	lr
 800bbe0:	200002f0 	.word	0x200002f0

0800bbe4 <HAL_MspInit>:
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b082      	sub	sp, #8
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	2300      	movs	r3, #0
 800bbec:	607b      	str	r3, [r7, #4]
 800bbee:	4a10      	ldr	r2, [pc, #64]	; (800bc30 <HAL_MspInit+0x4c>)
 800bbf0:	4b0f      	ldr	r3, [pc, #60]	; (800bc30 <HAL_MspInit+0x4c>)
 800bbf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bbf8:	6453      	str	r3, [r2, #68]	; 0x44
 800bbfa:	4b0d      	ldr	r3, [pc, #52]	; (800bc30 <HAL_MspInit+0x4c>)
 800bbfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc02:	607b      	str	r3, [r7, #4]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2300      	movs	r3, #0
 800bc08:	603b      	str	r3, [r7, #0]
 800bc0a:	4a09      	ldr	r2, [pc, #36]	; (800bc30 <HAL_MspInit+0x4c>)
 800bc0c:	4b08      	ldr	r3, [pc, #32]	; (800bc30 <HAL_MspInit+0x4c>)
 800bc0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc14:	6413      	str	r3, [r2, #64]	; 0x40
 800bc16:	4b06      	ldr	r3, [pc, #24]	; (800bc30 <HAL_MspInit+0x4c>)
 800bc18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc1e:	603b      	str	r3, [r7, #0]
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	2007      	movs	r0, #7
 800bc24:	f7f5 fd78 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>
 800bc28:	bf00      	nop
 800bc2a:	3708      	adds	r7, #8
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}
 800bc30:	40023800 	.word	0x40023800

0800bc34 <HAL_ADC_MspInit>:
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b08c      	sub	sp, #48	; 0x30
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	f107 031c 	add.w	r3, r7, #28
 800bc40:	2200      	movs	r2, #0
 800bc42:	601a      	str	r2, [r3, #0]
 800bc44:	605a      	str	r2, [r3, #4]
 800bc46:	609a      	str	r2, [r3, #8]
 800bc48:	60da      	str	r2, [r3, #12]
 800bc4a:	611a      	str	r2, [r3, #16]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	4a5e      	ldr	r2, [pc, #376]	; (800bdcc <HAL_ADC_MspInit+0x198>)
 800bc52:	4293      	cmp	r3, r2
 800bc54:	d158      	bne.n	800bd08 <HAL_ADC_MspInit+0xd4>
 800bc56:	2300      	movs	r3, #0
 800bc58:	61bb      	str	r3, [r7, #24]
 800bc5a:	4a5d      	ldr	r2, [pc, #372]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bc5c:	4b5c      	ldr	r3, [pc, #368]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bc5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc64:	6453      	str	r3, [r2, #68]	; 0x44
 800bc66:	4b5a      	ldr	r3, [pc, #360]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bc68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc6e:	61bb      	str	r3, [r7, #24]
 800bc70:	69bb      	ldr	r3, [r7, #24]
 800bc72:	2300      	movs	r3, #0
 800bc74:	617b      	str	r3, [r7, #20]
 800bc76:	4a56      	ldr	r2, [pc, #344]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bc78:	4b55      	ldr	r3, [pc, #340]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bc7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc7c:	f043 0302 	orr.w	r3, r3, #2
 800bc80:	6313      	str	r3, [r2, #48]	; 0x30
 800bc82:	4b53      	ldr	r3, [pc, #332]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bc84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc86:	f003 0302 	and.w	r3, r3, #2
 800bc8a:	617b      	str	r3, [r7, #20]
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	2302      	movs	r3, #2
 800bc90:	61fb      	str	r3, [r7, #28]
 800bc92:	2303      	movs	r3, #3
 800bc94:	623b      	str	r3, [r7, #32]
 800bc96:	2300      	movs	r3, #0
 800bc98:	627b      	str	r3, [r7, #36]	; 0x24
 800bc9a:	f107 031c 	add.w	r3, r7, #28
 800bc9e:	4619      	mov	r1, r3
 800bca0:	484c      	ldr	r0, [pc, #304]	; (800bdd4 <HAL_ADC_MspInit+0x1a0>)
 800bca2:	f7f6 f921 	bl	8001ee8 <HAL_GPIO_Init>
 800bca6:	4b4c      	ldr	r3, [pc, #304]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bca8:	4a4c      	ldr	r2, [pc, #304]	; (800bddc <HAL_ADC_MspInit+0x1a8>)
 800bcaa:	601a      	str	r2, [r3, #0]
 800bcac:	4b4a      	ldr	r3, [pc, #296]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcae:	2200      	movs	r2, #0
 800bcb0:	605a      	str	r2, [r3, #4]
 800bcb2:	4b49      	ldr	r3, [pc, #292]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	609a      	str	r2, [r3, #8]
 800bcb8:	4b47      	ldr	r3, [pc, #284]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcba:	2200      	movs	r2, #0
 800bcbc:	60da      	str	r2, [r3, #12]
 800bcbe:	4b46      	ldr	r3, [pc, #280]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bcc4:	611a      	str	r2, [r3, #16]
 800bcc6:	4b44      	ldr	r3, [pc, #272]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bccc:	615a      	str	r2, [r3, #20]
 800bcce:	4b42      	ldr	r3, [pc, #264]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcd0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bcd4:	619a      	str	r2, [r3, #24]
 800bcd6:	4b40      	ldr	r3, [pc, #256]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bcdc:	61da      	str	r2, [r3, #28]
 800bcde:	4b3e      	ldr	r3, [pc, #248]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bce0:	2200      	movs	r2, #0
 800bce2:	621a      	str	r2, [r3, #32]
 800bce4:	4b3c      	ldr	r3, [pc, #240]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bce6:	2200      	movs	r2, #0
 800bce8:	625a      	str	r2, [r3, #36]	; 0x24
 800bcea:	483b      	ldr	r0, [pc, #236]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcec:	f7f5 fd64 	bl	80017b8 <HAL_DMA_Init>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d001      	beq.n	800bcfa <HAL_ADC_MspInit+0xc6>
 800bcf6:	f7ff fcad 	bl	800b654 <Error_Handler>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	4a36      	ldr	r2, [pc, #216]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bcfe:	639a      	str	r2, [r3, #56]	; 0x38
 800bd00:	4a35      	ldr	r2, [pc, #212]	; (800bdd8 <HAL_ADC_MspInit+0x1a4>)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6393      	str	r3, [r2, #56]	; 0x38
 800bd06:	e05d      	b.n	800bdc4 <HAL_ADC_MspInit+0x190>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a34      	ldr	r2, [pc, #208]	; (800bde0 <HAL_ADC_MspInit+0x1ac>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d158      	bne.n	800bdc4 <HAL_ADC_MspInit+0x190>
 800bd12:	2300      	movs	r3, #0
 800bd14:	613b      	str	r3, [r7, #16]
 800bd16:	4a2e      	ldr	r2, [pc, #184]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bd18:	4b2d      	ldr	r3, [pc, #180]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bd1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bd20:	6453      	str	r3, [r2, #68]	; 0x44
 800bd22:	4b2b      	ldr	r3, [pc, #172]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bd24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bd2a:	613b      	str	r3, [r7, #16]
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	2300      	movs	r3, #0
 800bd30:	60fb      	str	r3, [r7, #12]
 800bd32:	4a27      	ldr	r2, [pc, #156]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bd34:	4b26      	ldr	r3, [pc, #152]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bd36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd38:	f043 0302 	orr.w	r3, r3, #2
 800bd3c:	6313      	str	r3, [r2, #48]	; 0x30
 800bd3e:	4b24      	ldr	r3, [pc, #144]	; (800bdd0 <HAL_ADC_MspInit+0x19c>)
 800bd40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd42:	f003 0302 	and.w	r3, r3, #2
 800bd46:	60fb      	str	r3, [r7, #12]
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	61fb      	str	r3, [r7, #28]
 800bd4e:	2303      	movs	r3, #3
 800bd50:	623b      	str	r3, [r7, #32]
 800bd52:	2300      	movs	r3, #0
 800bd54:	627b      	str	r3, [r7, #36]	; 0x24
 800bd56:	f107 031c 	add.w	r3, r7, #28
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	481d      	ldr	r0, [pc, #116]	; (800bdd4 <HAL_ADC_MspInit+0x1a0>)
 800bd5e:	f7f6 f8c3 	bl	8001ee8 <HAL_GPIO_Init>
 800bd62:	4b20      	ldr	r3, [pc, #128]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd64:	4a20      	ldr	r2, [pc, #128]	; (800bde8 <HAL_ADC_MspInit+0x1b4>)
 800bd66:	601a      	str	r2, [r3, #0]
 800bd68:	4b1e      	ldr	r3, [pc, #120]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800bd6e:	605a      	str	r2, [r3, #4]
 800bd70:	4b1c      	ldr	r3, [pc, #112]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd72:	2200      	movs	r2, #0
 800bd74:	609a      	str	r2, [r3, #8]
 800bd76:	4b1b      	ldr	r3, [pc, #108]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd78:	2200      	movs	r2, #0
 800bd7a:	60da      	str	r2, [r3, #12]
 800bd7c:	4b19      	ldr	r3, [pc, #100]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bd82:	611a      	str	r2, [r3, #16]
 800bd84:	4b17      	ldr	r3, [pc, #92]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bd8a:	615a      	str	r2, [r3, #20]
 800bd8c:	4b15      	ldr	r3, [pc, #84]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bd92:	619a      	str	r2, [r3, #24]
 800bd94:	4b13      	ldr	r3, [pc, #76]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd96:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bd9a:	61da      	str	r2, [r3, #28]
 800bd9c:	4b11      	ldr	r3, [pc, #68]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bd9e:	2200      	movs	r2, #0
 800bda0:	621a      	str	r2, [r3, #32]
 800bda2:	4b10      	ldr	r3, [pc, #64]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bda4:	2200      	movs	r2, #0
 800bda6:	625a      	str	r2, [r3, #36]	; 0x24
 800bda8:	480e      	ldr	r0, [pc, #56]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bdaa:	f7f5 fd05 	bl	80017b8 <HAL_DMA_Init>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d001      	beq.n	800bdb8 <HAL_ADC_MspInit+0x184>
 800bdb4:	f7ff fc4e 	bl	800b654 <Error_Handler>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	4a0a      	ldr	r2, [pc, #40]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bdbc:	639a      	str	r2, [r3, #56]	; 0x38
 800bdbe:	4a09      	ldr	r2, [pc, #36]	; (800bde4 <HAL_ADC_MspInit+0x1b0>)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6393      	str	r3, [r2, #56]	; 0x38
 800bdc4:	bf00      	nop
 800bdc6:	3730      	adds	r7, #48	; 0x30
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}
 800bdcc:	40012000 	.word	0x40012000
 800bdd0:	40023800 	.word	0x40023800
 800bdd4:	40020400 	.word	0x40020400
 800bdd8:	20002730 	.word	0x20002730
 800bddc:	40026410 	.word	0x40026410
 800bde0:	40012100 	.word	0x40012100
 800bde4:	2000292c 	.word	0x2000292c
 800bde8:	40026440 	.word	0x40026440

0800bdec <HAL_I2C_MspInit>:
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b08a      	sub	sp, #40	; 0x28
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	f107 0314 	add.w	r3, r7, #20
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	601a      	str	r2, [r3, #0]
 800bdfc:	605a      	str	r2, [r3, #4]
 800bdfe:	609a      	str	r2, [r3, #8]
 800be00:	60da      	str	r2, [r3, #12]
 800be02:	611a      	str	r2, [r3, #16]
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	4a19      	ldr	r2, [pc, #100]	; (800be70 <HAL_I2C_MspInit+0x84>)
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d12b      	bne.n	800be66 <HAL_I2C_MspInit+0x7a>
 800be0e:	2300      	movs	r3, #0
 800be10:	613b      	str	r3, [r7, #16]
 800be12:	4a18      	ldr	r2, [pc, #96]	; (800be74 <HAL_I2C_MspInit+0x88>)
 800be14:	4b17      	ldr	r3, [pc, #92]	; (800be74 <HAL_I2C_MspInit+0x88>)
 800be16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be18:	f043 0302 	orr.w	r3, r3, #2
 800be1c:	6313      	str	r3, [r2, #48]	; 0x30
 800be1e:	4b15      	ldr	r3, [pc, #84]	; (800be74 <HAL_I2C_MspInit+0x88>)
 800be20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be22:	f003 0302 	and.w	r3, r3, #2
 800be26:	613b      	str	r3, [r7, #16]
 800be28:	693b      	ldr	r3, [r7, #16]
 800be2a:	23c0      	movs	r3, #192	; 0xc0
 800be2c:	617b      	str	r3, [r7, #20]
 800be2e:	2312      	movs	r3, #18
 800be30:	61bb      	str	r3, [r7, #24]
 800be32:	2301      	movs	r3, #1
 800be34:	61fb      	str	r3, [r7, #28]
 800be36:	2303      	movs	r3, #3
 800be38:	623b      	str	r3, [r7, #32]
 800be3a:	2304      	movs	r3, #4
 800be3c:	627b      	str	r3, [r7, #36]	; 0x24
 800be3e:	f107 0314 	add.w	r3, r7, #20
 800be42:	4619      	mov	r1, r3
 800be44:	480c      	ldr	r0, [pc, #48]	; (800be78 <HAL_I2C_MspInit+0x8c>)
 800be46:	f7f6 f84f 	bl	8001ee8 <HAL_GPIO_Init>
 800be4a:	2300      	movs	r3, #0
 800be4c:	60fb      	str	r3, [r7, #12]
 800be4e:	4a09      	ldr	r2, [pc, #36]	; (800be74 <HAL_I2C_MspInit+0x88>)
 800be50:	4b08      	ldr	r3, [pc, #32]	; (800be74 <HAL_I2C_MspInit+0x88>)
 800be52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800be58:	6413      	str	r3, [r2, #64]	; 0x40
 800be5a:	4b06      	ldr	r3, [pc, #24]	; (800be74 <HAL_I2C_MspInit+0x88>)
 800be5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800be62:	60fb      	str	r3, [r7, #12]
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	bf00      	nop
 800be68:	3728      	adds	r7, #40	; 0x28
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}
 800be6e:	bf00      	nop
 800be70:	40005400 	.word	0x40005400
 800be74:	40023800 	.word	0x40023800
 800be78:	40020400 	.word	0x40020400

0800be7c <HAL_RTC_MspInit>:
 800be7c:	b480      	push	{r7}
 800be7e:	b083      	sub	sp, #12
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	4a05      	ldr	r2, [pc, #20]	; (800bea0 <HAL_RTC_MspInit+0x24>)
 800be8a:	4293      	cmp	r3, r2
 800be8c:	d102      	bne.n	800be94 <HAL_RTC_MspInit+0x18>
 800be8e:	4b05      	ldr	r3, [pc, #20]	; (800bea4 <HAL_RTC_MspInit+0x28>)
 800be90:	2201      	movs	r2, #1
 800be92:	601a      	str	r2, [r3, #0]
 800be94:	bf00      	nop
 800be96:	370c      	adds	r7, #12
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr
 800bea0:	40002800 	.word	0x40002800
 800bea4:	42470e3c 	.word	0x42470e3c

0800bea8 <HAL_SD_MspInit>:
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b08a      	sub	sp, #40	; 0x28
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	f107 0314 	add.w	r3, r7, #20
 800beb4:	2200      	movs	r2, #0
 800beb6:	601a      	str	r2, [r3, #0]
 800beb8:	605a      	str	r2, [r3, #4]
 800beba:	609a      	str	r2, [r3, #8]
 800bebc:	60da      	str	r2, [r3, #12]
 800bebe:	611a      	str	r2, [r3, #16]
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	4a68      	ldr	r2, [pc, #416]	; (800c068 <HAL_SD_MspInit+0x1c0>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	f040 80c9 	bne.w	800c05e <HAL_SD_MspInit+0x1b6>
 800becc:	2300      	movs	r3, #0
 800bece:	613b      	str	r3, [r7, #16]
 800bed0:	4a66      	ldr	r2, [pc, #408]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bed2:	4b66      	ldr	r3, [pc, #408]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bed6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800beda:	6453      	str	r3, [r2, #68]	; 0x44
 800bedc:	4b63      	ldr	r3, [pc, #396]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bee0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bee4:	613b      	str	r3, [r7, #16]
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	2300      	movs	r3, #0
 800beea:	60fb      	str	r3, [r7, #12]
 800beec:	4a5f      	ldr	r2, [pc, #380]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800beee:	4b5f      	ldr	r3, [pc, #380]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bef2:	f043 0304 	orr.w	r3, r3, #4
 800bef6:	6313      	str	r3, [r2, #48]	; 0x30
 800bef8:	4b5c      	ldr	r3, [pc, #368]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800befa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800befc:	f003 0304 	and.w	r3, r3, #4
 800bf00:	60fb      	str	r3, [r7, #12]
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2300      	movs	r3, #0
 800bf06:	60bb      	str	r3, [r7, #8]
 800bf08:	4a58      	ldr	r2, [pc, #352]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bf0a:	4b58      	ldr	r3, [pc, #352]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bf0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf0e:	f043 0308 	orr.w	r3, r3, #8
 800bf12:	6313      	str	r3, [r2, #48]	; 0x30
 800bf14:	4b55      	ldr	r3, [pc, #340]	; (800c06c <HAL_SD_MspInit+0x1c4>)
 800bf16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf18:	f003 0308 	and.w	r3, r3, #8
 800bf1c:	60bb      	str	r3, [r7, #8]
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800bf24:	617b      	str	r3, [r7, #20]
 800bf26:	2302      	movs	r3, #2
 800bf28:	61bb      	str	r3, [r7, #24]
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	61fb      	str	r3, [r7, #28]
 800bf2e:	2303      	movs	r3, #3
 800bf30:	623b      	str	r3, [r7, #32]
 800bf32:	230c      	movs	r3, #12
 800bf34:	627b      	str	r3, [r7, #36]	; 0x24
 800bf36:	f107 0314 	add.w	r3, r7, #20
 800bf3a:	4619      	mov	r1, r3
 800bf3c:	484c      	ldr	r0, [pc, #304]	; (800c070 <HAL_SD_MspInit+0x1c8>)
 800bf3e:	f7f5 ffd3 	bl	8001ee8 <HAL_GPIO_Init>
 800bf42:	2304      	movs	r3, #4
 800bf44:	617b      	str	r3, [r7, #20]
 800bf46:	2302      	movs	r3, #2
 800bf48:	61bb      	str	r3, [r7, #24]
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	61fb      	str	r3, [r7, #28]
 800bf4e:	2303      	movs	r3, #3
 800bf50:	623b      	str	r3, [r7, #32]
 800bf52:	230c      	movs	r3, #12
 800bf54:	627b      	str	r3, [r7, #36]	; 0x24
 800bf56:	f107 0314 	add.w	r3, r7, #20
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	4845      	ldr	r0, [pc, #276]	; (800c074 <HAL_SD_MspInit+0x1cc>)
 800bf5e:	f7f5 ffc3 	bl	8001ee8 <HAL_GPIO_Init>
 800bf62:	4b45      	ldr	r3, [pc, #276]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf64:	4a45      	ldr	r2, [pc, #276]	; (800c07c <HAL_SD_MspInit+0x1d4>)
 800bf66:	601a      	str	r2, [r3, #0]
 800bf68:	4b43      	ldr	r3, [pc, #268]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bf6e:	605a      	str	r2, [r3, #4]
 800bf70:	4b41      	ldr	r3, [pc, #260]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf72:	2200      	movs	r2, #0
 800bf74:	609a      	str	r2, [r3, #8]
 800bf76:	4b40      	ldr	r3, [pc, #256]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf78:	2200      	movs	r2, #0
 800bf7a:	60da      	str	r2, [r3, #12]
 800bf7c:	4b3e      	ldr	r3, [pc, #248]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bf82:	611a      	str	r2, [r3, #16]
 800bf84:	4b3c      	ldr	r3, [pc, #240]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bf8a:	615a      	str	r2, [r3, #20]
 800bf8c:	4b3a      	ldr	r3, [pc, #232]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bf92:	619a      	str	r2, [r3, #24]
 800bf94:	4b38      	ldr	r3, [pc, #224]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf96:	2220      	movs	r2, #32
 800bf98:	61da      	str	r2, [r3, #28]
 800bf9a:	4b37      	ldr	r3, [pc, #220]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	621a      	str	r2, [r3, #32]
 800bfa0:	4b35      	ldr	r3, [pc, #212]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfa2:	2204      	movs	r2, #4
 800bfa4:	625a      	str	r2, [r3, #36]	; 0x24
 800bfa6:	4b34      	ldr	r3, [pc, #208]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfa8:	2203      	movs	r2, #3
 800bfaa:	629a      	str	r2, [r3, #40]	; 0x28
 800bfac:	4b32      	ldr	r3, [pc, #200]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfae:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800bfb2:	62da      	str	r2, [r3, #44]	; 0x2c
 800bfb4:	4b30      	ldr	r3, [pc, #192]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfb6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800bfba:	631a      	str	r2, [r3, #48]	; 0x30
 800bfbc:	482e      	ldr	r0, [pc, #184]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfbe:	f7f5 fbfb 	bl	80017b8 <HAL_DMA_Init>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d001      	beq.n	800bfcc <HAL_SD_MspInit+0x124>
 800bfc8:	f7ff fb44 	bl	800b654 <Error_Handler>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	4a2a      	ldr	r2, [pc, #168]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfd0:	63da      	str	r2, [r3, #60]	; 0x3c
 800bfd2:	4a29      	ldr	r2, [pc, #164]	; (800c078 <HAL_SD_MspInit+0x1d0>)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6393      	str	r3, [r2, #56]	; 0x38
 800bfd8:	4b29      	ldr	r3, [pc, #164]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800bfda:	4a2a      	ldr	r2, [pc, #168]	; (800c084 <HAL_SD_MspInit+0x1dc>)
 800bfdc:	601a      	str	r2, [r3, #0]
 800bfde:	4b28      	ldr	r3, [pc, #160]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800bfe0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bfe4:	605a      	str	r2, [r3, #4]
 800bfe6:	4b26      	ldr	r3, [pc, #152]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800bfe8:	2240      	movs	r2, #64	; 0x40
 800bfea:	609a      	str	r2, [r3, #8]
 800bfec:	4b24      	ldr	r3, [pc, #144]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800bfee:	2200      	movs	r2, #0
 800bff0:	60da      	str	r2, [r3, #12]
 800bff2:	4b23      	ldr	r3, [pc, #140]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800bff4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bff8:	611a      	str	r2, [r3, #16]
 800bffa:	4b21      	ldr	r3, [pc, #132]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800bffc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c000:	615a      	str	r2, [r3, #20]
 800c002:	4b1f      	ldr	r3, [pc, #124]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c004:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c008:	619a      	str	r2, [r3, #24]
 800c00a:	4b1d      	ldr	r3, [pc, #116]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c00c:	2220      	movs	r2, #32
 800c00e:	61da      	str	r2, [r3, #28]
 800c010:	4b1b      	ldr	r3, [pc, #108]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c012:	2200      	movs	r2, #0
 800c014:	621a      	str	r2, [r3, #32]
 800c016:	4b1a      	ldr	r3, [pc, #104]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c018:	2204      	movs	r2, #4
 800c01a:	625a      	str	r2, [r3, #36]	; 0x24
 800c01c:	4b18      	ldr	r3, [pc, #96]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c01e:	2203      	movs	r2, #3
 800c020:	629a      	str	r2, [r3, #40]	; 0x28
 800c022:	4b17      	ldr	r3, [pc, #92]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c024:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c028:	62da      	str	r2, [r3, #44]	; 0x2c
 800c02a:	4b15      	ldr	r3, [pc, #84]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c02c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c030:	631a      	str	r2, [r3, #48]	; 0x30
 800c032:	4813      	ldr	r0, [pc, #76]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c034:	f7f5 fbc0 	bl	80017b8 <HAL_DMA_Init>
 800c038:	4603      	mov	r3, r0
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d001      	beq.n	800c042 <HAL_SD_MspInit+0x19a>
 800c03e:	f7ff fb09 	bl	800b654 <Error_Handler>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	4a0e      	ldr	r2, [pc, #56]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c046:	641a      	str	r2, [r3, #64]	; 0x40
 800c048:	4a0d      	ldr	r2, [pc, #52]	; (800c080 <HAL_SD_MspInit+0x1d8>)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6393      	str	r3, [r2, #56]	; 0x38
 800c04e:	2200      	movs	r2, #0
 800c050:	2100      	movs	r1, #0
 800c052:	2031      	movs	r0, #49	; 0x31
 800c054:	f7f5 fb6b 	bl	800172e <HAL_NVIC_SetPriority>
 800c058:	2031      	movs	r0, #49	; 0x31
 800c05a:	f7f5 fb84 	bl	8001766 <HAL_NVIC_EnableIRQ>
 800c05e:	bf00      	nop
 800c060:	3728      	adds	r7, #40	; 0x28
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
 800c066:	bf00      	nop
 800c068:	40012c00 	.word	0x40012c00
 800c06c:	40023800 	.word	0x40023800
 800c070:	40020800 	.word	0x40020800
 800c074:	40020c00 	.word	0x40020c00
 800c078:	20002364 	.word	0x20002364
 800c07c:	40026458 	.word	0x40026458
 800c080:	200027b0 	.word	0x200027b0
 800c084:	400264a0 	.word	0x400264a0

0800c088 <HAL_SPI_MspInit>:
 800c088:	b580      	push	{r7, lr}
 800c08a:	b08c      	sub	sp, #48	; 0x30
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	f107 031c 	add.w	r3, r7, #28
 800c094:	2200      	movs	r2, #0
 800c096:	601a      	str	r2, [r3, #0]
 800c098:	605a      	str	r2, [r3, #4]
 800c09a:	609a      	str	r2, [r3, #8]
 800c09c:	60da      	str	r2, [r3, #12]
 800c09e:	611a      	str	r2, [r3, #16]
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	4a8f      	ldr	r2, [pc, #572]	; (800c2e4 <HAL_SPI_MspInit+0x25c>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	f040 808a 	bne.w	800c1c0 <HAL_SPI_MspInit+0x138>
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	61bb      	str	r3, [r7, #24]
 800c0b0:	4a8d      	ldr	r2, [pc, #564]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c0b2:	4b8d      	ldr	r3, [pc, #564]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c0b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c0ba:	6413      	str	r3, [r2, #64]	; 0x40
 800c0bc:	4b8a      	ldr	r3, [pc, #552]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c0be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c0c4:	61bb      	str	r3, [r7, #24]
 800c0c6:	69bb      	ldr	r3, [r7, #24]
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	617b      	str	r3, [r7, #20]
 800c0cc:	4a86      	ldr	r2, [pc, #536]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c0ce:	4b86      	ldr	r3, [pc, #536]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c0d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0d2:	f043 0302 	orr.w	r3, r3, #2
 800c0d6:	6313      	str	r3, [r2, #48]	; 0x30
 800c0d8:	4b83      	ldr	r3, [pc, #524]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c0da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0dc:	f003 0302 	and.w	r3, r3, #2
 800c0e0:	617b      	str	r3, [r7, #20]
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800c0e8:	61fb      	str	r3, [r7, #28]
 800c0ea:	2302      	movs	r3, #2
 800c0ec:	623b      	str	r3, [r7, #32]
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	627b      	str	r3, [r7, #36]	; 0x24
 800c0f2:	2303      	movs	r3, #3
 800c0f4:	62bb      	str	r3, [r7, #40]	; 0x28
 800c0f6:	2305      	movs	r3, #5
 800c0f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c0fa:	f107 031c 	add.w	r3, r7, #28
 800c0fe:	4619      	mov	r1, r3
 800c100:	487a      	ldr	r0, [pc, #488]	; (800c2ec <HAL_SPI_MspInit+0x264>)
 800c102:	f7f5 fef1 	bl	8001ee8 <HAL_GPIO_Init>
 800c106:	4b7a      	ldr	r3, [pc, #488]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c108:	4a7a      	ldr	r2, [pc, #488]	; (800c2f4 <HAL_SPI_MspInit+0x26c>)
 800c10a:	601a      	str	r2, [r3, #0]
 800c10c:	4b78      	ldr	r3, [pc, #480]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c10e:	2200      	movs	r2, #0
 800c110:	605a      	str	r2, [r3, #4]
 800c112:	4b77      	ldr	r3, [pc, #476]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c114:	2200      	movs	r2, #0
 800c116:	609a      	str	r2, [r3, #8]
 800c118:	4b75      	ldr	r3, [pc, #468]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c11a:	2200      	movs	r2, #0
 800c11c:	60da      	str	r2, [r3, #12]
 800c11e:	4b74      	ldr	r3, [pc, #464]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c120:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c124:	611a      	str	r2, [r3, #16]
 800c126:	4b72      	ldr	r3, [pc, #456]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c128:	2200      	movs	r2, #0
 800c12a:	615a      	str	r2, [r3, #20]
 800c12c:	4b70      	ldr	r3, [pc, #448]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c12e:	2200      	movs	r2, #0
 800c130:	619a      	str	r2, [r3, #24]
 800c132:	4b6f      	ldr	r3, [pc, #444]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c134:	2200      	movs	r2, #0
 800c136:	61da      	str	r2, [r3, #28]
 800c138:	4b6d      	ldr	r3, [pc, #436]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c13a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c13e:	621a      	str	r2, [r3, #32]
 800c140:	4b6b      	ldr	r3, [pc, #428]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c142:	2200      	movs	r2, #0
 800c144:	625a      	str	r2, [r3, #36]	; 0x24
 800c146:	486a      	ldr	r0, [pc, #424]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c148:	f7f5 fb36 	bl	80017b8 <HAL_DMA_Init>
 800c14c:	4603      	mov	r3, r0
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d001      	beq.n	800c156 <HAL_SPI_MspInit+0xce>
 800c152:	f7ff fa7f 	bl	800b654 <Error_Handler>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	4a65      	ldr	r2, [pc, #404]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c15a:	64da      	str	r2, [r3, #76]	; 0x4c
 800c15c:	4a64      	ldr	r2, [pc, #400]	; (800c2f0 <HAL_SPI_MspInit+0x268>)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6393      	str	r3, [r2, #56]	; 0x38
 800c162:	4b65      	ldr	r3, [pc, #404]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c164:	4a65      	ldr	r2, [pc, #404]	; (800c2fc <HAL_SPI_MspInit+0x274>)
 800c166:	601a      	str	r2, [r3, #0]
 800c168:	4b63      	ldr	r3, [pc, #396]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c16a:	2200      	movs	r2, #0
 800c16c:	605a      	str	r2, [r3, #4]
 800c16e:	4b62      	ldr	r3, [pc, #392]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c170:	2240      	movs	r2, #64	; 0x40
 800c172:	609a      	str	r2, [r3, #8]
 800c174:	4b60      	ldr	r3, [pc, #384]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c176:	2200      	movs	r2, #0
 800c178:	60da      	str	r2, [r3, #12]
 800c17a:	4b5f      	ldr	r3, [pc, #380]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c17c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c180:	611a      	str	r2, [r3, #16]
 800c182:	4b5d      	ldr	r3, [pc, #372]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c184:	2200      	movs	r2, #0
 800c186:	615a      	str	r2, [r3, #20]
 800c188:	4b5b      	ldr	r3, [pc, #364]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c18a:	2200      	movs	r2, #0
 800c18c:	619a      	str	r2, [r3, #24]
 800c18e:	4b5a      	ldr	r3, [pc, #360]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c190:	2200      	movs	r2, #0
 800c192:	61da      	str	r2, [r3, #28]
 800c194:	4b58      	ldr	r3, [pc, #352]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c196:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c19a:	621a      	str	r2, [r3, #32]
 800c19c:	4b56      	ldr	r3, [pc, #344]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	625a      	str	r2, [r3, #36]	; 0x24
 800c1a2:	4855      	ldr	r0, [pc, #340]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c1a4:	f7f5 fb08 	bl	80017b8 <HAL_DMA_Init>
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d001      	beq.n	800c1b2 <HAL_SPI_MspInit+0x12a>
 800c1ae:	f7ff fa51 	bl	800b654 <Error_Handler>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	4a50      	ldr	r2, [pc, #320]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c1b6:	649a      	str	r2, [r3, #72]	; 0x48
 800c1b8:	4a4f      	ldr	r2, [pc, #316]	; (800c2f8 <HAL_SPI_MspInit+0x270>)
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6393      	str	r3, [r2, #56]	; 0x38
 800c1be:	e08d      	b.n	800c2dc <HAL_SPI_MspInit+0x254>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	4a4e      	ldr	r2, [pc, #312]	; (800c300 <HAL_SPI_MspInit+0x278>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	f040 8088 	bne.w	800c2dc <HAL_SPI_MspInit+0x254>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	613b      	str	r3, [r7, #16]
 800c1d0:	4a45      	ldr	r2, [pc, #276]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c1d2:	4b45      	ldr	r3, [pc, #276]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c1da:	6413      	str	r3, [r2, #64]	; 0x40
 800c1dc:	4b42      	ldr	r3, [pc, #264]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c1de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c1e4:	613b      	str	r3, [r7, #16]
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	60fb      	str	r3, [r7, #12]
 800c1ec:	4a3e      	ldr	r2, [pc, #248]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c1ee:	4b3e      	ldr	r3, [pc, #248]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c1f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1f2:	f043 0302 	orr.w	r3, r3, #2
 800c1f6:	6313      	str	r3, [r2, #48]	; 0x30
 800c1f8:	4b3b      	ldr	r3, [pc, #236]	; (800c2e8 <HAL_SPI_MspInit+0x260>)
 800c1fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1fc:	f003 0302 	and.w	r3, r3, #2
 800c200:	60fb      	str	r3, [r7, #12]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2338      	movs	r3, #56	; 0x38
 800c206:	61fb      	str	r3, [r7, #28]
 800c208:	2302      	movs	r3, #2
 800c20a:	623b      	str	r3, [r7, #32]
 800c20c:	2300      	movs	r3, #0
 800c20e:	627b      	str	r3, [r7, #36]	; 0x24
 800c210:	2303      	movs	r3, #3
 800c212:	62bb      	str	r3, [r7, #40]	; 0x28
 800c214:	2306      	movs	r3, #6
 800c216:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c218:	f107 031c 	add.w	r3, r7, #28
 800c21c:	4619      	mov	r1, r3
 800c21e:	4833      	ldr	r0, [pc, #204]	; (800c2ec <HAL_SPI_MspInit+0x264>)
 800c220:	f7f5 fe62 	bl	8001ee8 <HAL_GPIO_Init>
 800c224:	4b37      	ldr	r3, [pc, #220]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c226:	4a38      	ldr	r2, [pc, #224]	; (800c308 <HAL_SPI_MspInit+0x280>)
 800c228:	601a      	str	r2, [r3, #0]
 800c22a:	4b36      	ldr	r3, [pc, #216]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c22c:	2200      	movs	r2, #0
 800c22e:	605a      	str	r2, [r3, #4]
 800c230:	4b34      	ldr	r3, [pc, #208]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c232:	2200      	movs	r2, #0
 800c234:	609a      	str	r2, [r3, #8]
 800c236:	4b33      	ldr	r3, [pc, #204]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c238:	2200      	movs	r2, #0
 800c23a:	60da      	str	r2, [r3, #12]
 800c23c:	4b31      	ldr	r3, [pc, #196]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c23e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c242:	611a      	str	r2, [r3, #16]
 800c244:	4b2f      	ldr	r3, [pc, #188]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c246:	2200      	movs	r2, #0
 800c248:	615a      	str	r2, [r3, #20]
 800c24a:	4b2e      	ldr	r3, [pc, #184]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c24c:	2200      	movs	r2, #0
 800c24e:	619a      	str	r2, [r3, #24]
 800c250:	4b2c      	ldr	r3, [pc, #176]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c252:	2200      	movs	r2, #0
 800c254:	61da      	str	r2, [r3, #28]
 800c256:	4b2b      	ldr	r3, [pc, #172]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c258:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c25c:	621a      	str	r2, [r3, #32]
 800c25e:	4b29      	ldr	r3, [pc, #164]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c260:	2200      	movs	r2, #0
 800c262:	625a      	str	r2, [r3, #36]	; 0x24
 800c264:	4827      	ldr	r0, [pc, #156]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c266:	f7f5 faa7 	bl	80017b8 <HAL_DMA_Init>
 800c26a:	4603      	mov	r3, r0
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d001      	beq.n	800c274 <HAL_SPI_MspInit+0x1ec>
 800c270:	f7ff f9f0 	bl	800b654 <Error_Handler>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	4a23      	ldr	r2, [pc, #140]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c278:	64da      	str	r2, [r3, #76]	; 0x4c
 800c27a:	4a22      	ldr	r2, [pc, #136]	; (800c304 <HAL_SPI_MspInit+0x27c>)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6393      	str	r3, [r2, #56]	; 0x38
 800c280:	4b22      	ldr	r3, [pc, #136]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c282:	4a23      	ldr	r2, [pc, #140]	; (800c310 <HAL_SPI_MspInit+0x288>)
 800c284:	601a      	str	r2, [r3, #0]
 800c286:	4b21      	ldr	r3, [pc, #132]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c288:	2200      	movs	r2, #0
 800c28a:	605a      	str	r2, [r3, #4]
 800c28c:	4b1f      	ldr	r3, [pc, #124]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c28e:	2240      	movs	r2, #64	; 0x40
 800c290:	609a      	str	r2, [r3, #8]
 800c292:	4b1e      	ldr	r3, [pc, #120]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c294:	2200      	movs	r2, #0
 800c296:	60da      	str	r2, [r3, #12]
 800c298:	4b1c      	ldr	r3, [pc, #112]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c29a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c29e:	611a      	str	r2, [r3, #16]
 800c2a0:	4b1a      	ldr	r3, [pc, #104]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	615a      	str	r2, [r3, #20]
 800c2a6:	4b19      	ldr	r3, [pc, #100]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	619a      	str	r2, [r3, #24]
 800c2ac:	4b17      	ldr	r3, [pc, #92]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	61da      	str	r2, [r3, #28]
 800c2b2:	4b16      	ldr	r3, [pc, #88]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c2b8:	621a      	str	r2, [r3, #32]
 800c2ba:	4b14      	ldr	r3, [pc, #80]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2bc:	2200      	movs	r2, #0
 800c2be:	625a      	str	r2, [r3, #36]	; 0x24
 800c2c0:	4812      	ldr	r0, [pc, #72]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2c2:	f7f5 fa79 	bl	80017b8 <HAL_DMA_Init>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d001      	beq.n	800c2d0 <HAL_SPI_MspInit+0x248>
 800c2cc:	f7ff f9c2 	bl	800b654 <Error_Handler>
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	4a0e      	ldr	r2, [pc, #56]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2d4:	649a      	str	r2, [r3, #72]	; 0x48
 800c2d6:	4a0d      	ldr	r2, [pc, #52]	; (800c30c <HAL_SPI_MspInit+0x284>)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6393      	str	r3, [r2, #56]	; 0x38
 800c2dc:	bf00      	nop
 800c2de:	3730      	adds	r7, #48	; 0x30
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}
 800c2e4:	40003800 	.word	0x40003800
 800c2e8:	40023800 	.word	0x40023800
 800c2ec:	40020400 	.word	0x40020400
 800c2f0:	20002530 	.word	0x20002530
 800c2f4:	40026058 	.word	0x40026058
 800c2f8:	2000298c 	.word	0x2000298c
 800c2fc:	40026070 	.word	0x40026070
 800c300:	40003c00 	.word	0x40003c00
 800c304:	200029ec 	.word	0x200029ec
 800c308:	40026010 	.word	0x40026010
 800c30c:	20002628 	.word	0x20002628
 800c310:	40026088 	.word	0x40026088

0800c314 <HAL_TIM_Base_MspInit>:
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c324:	d10e      	bne.n	800c344 <HAL_TIM_Base_MspInit+0x30>
 800c326:	2300      	movs	r3, #0
 800c328:	60fb      	str	r3, [r7, #12]
 800c32a:	4a13      	ldr	r2, [pc, #76]	; (800c378 <HAL_TIM_Base_MspInit+0x64>)
 800c32c:	4b12      	ldr	r3, [pc, #72]	; (800c378 <HAL_TIM_Base_MspInit+0x64>)
 800c32e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c330:	f043 0301 	orr.w	r3, r3, #1
 800c334:	6413      	str	r3, [r2, #64]	; 0x40
 800c336:	4b10      	ldr	r3, [pc, #64]	; (800c378 <HAL_TIM_Base_MspInit+0x64>)
 800c338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c33a:	f003 0301 	and.w	r3, r3, #1
 800c33e:	60fb      	str	r3, [r7, #12]
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	e012      	b.n	800c36a <HAL_TIM_Base_MspInit+0x56>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	4a0c      	ldr	r2, [pc, #48]	; (800c37c <HAL_TIM_Base_MspInit+0x68>)
 800c34a:	4293      	cmp	r3, r2
 800c34c:	d10d      	bne.n	800c36a <HAL_TIM_Base_MspInit+0x56>
 800c34e:	2300      	movs	r3, #0
 800c350:	60bb      	str	r3, [r7, #8]
 800c352:	4a09      	ldr	r2, [pc, #36]	; (800c378 <HAL_TIM_Base_MspInit+0x64>)
 800c354:	4b08      	ldr	r3, [pc, #32]	; (800c378 <HAL_TIM_Base_MspInit+0x64>)
 800c356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c358:	f043 0302 	orr.w	r3, r3, #2
 800c35c:	6413      	str	r3, [r2, #64]	; 0x40
 800c35e:	4b06      	ldr	r3, [pc, #24]	; (800c378 <HAL_TIM_Base_MspInit+0x64>)
 800c360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c362:	f003 0302 	and.w	r3, r3, #2
 800c366:	60bb      	str	r3, [r7, #8]
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	bf00      	nop
 800c36c:	3714      	adds	r7, #20
 800c36e:	46bd      	mov	sp, r7
 800c370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c374:	4770      	bx	lr
 800c376:	bf00      	nop
 800c378:	40023800 	.word	0x40023800
 800c37c:	40000400 	.word	0x40000400

0800c380 <HAL_UART_MspInit>:
 800c380:	b580      	push	{r7, lr}
 800c382:	b08a      	sub	sp, #40	; 0x28
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	f107 0314 	add.w	r3, r7, #20
 800c38c:	2200      	movs	r2, #0
 800c38e:	601a      	str	r2, [r3, #0]
 800c390:	605a      	str	r2, [r3, #4]
 800c392:	609a      	str	r2, [r3, #8]
 800c394:	60da      	str	r2, [r3, #12]
 800c396:	611a      	str	r2, [r3, #16]
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	4a47      	ldr	r2, [pc, #284]	; (800c4bc <HAL_UART_MspInit+0x13c>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	f040 8088 	bne.w	800c4b4 <HAL_UART_MspInit+0x134>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	613b      	str	r3, [r7, #16]
 800c3a8:	4a45      	ldr	r2, [pc, #276]	; (800c4c0 <HAL_UART_MspInit+0x140>)
 800c3aa:	4b45      	ldr	r3, [pc, #276]	; (800c4c0 <HAL_UART_MspInit+0x140>)
 800c3ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3ae:	f043 0320 	orr.w	r3, r3, #32
 800c3b2:	6453      	str	r3, [r2, #68]	; 0x44
 800c3b4:	4b42      	ldr	r3, [pc, #264]	; (800c4c0 <HAL_UART_MspInit+0x140>)
 800c3b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3b8:	f003 0320 	and.w	r3, r3, #32
 800c3bc:	613b      	str	r3, [r7, #16]
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	60fb      	str	r3, [r7, #12]
 800c3c4:	4a3e      	ldr	r2, [pc, #248]	; (800c4c0 <HAL_UART_MspInit+0x140>)
 800c3c6:	4b3e      	ldr	r3, [pc, #248]	; (800c4c0 <HAL_UART_MspInit+0x140>)
 800c3c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3ca:	f043 0304 	orr.w	r3, r3, #4
 800c3ce:	6313      	str	r3, [r2, #48]	; 0x30
 800c3d0:	4b3b      	ldr	r3, [pc, #236]	; (800c4c0 <HAL_UART_MspInit+0x140>)
 800c3d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3d4:	f003 0304 	and.w	r3, r3, #4
 800c3d8:	60fb      	str	r3, [r7, #12]
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	23c0      	movs	r3, #192	; 0xc0
 800c3de:	617b      	str	r3, [r7, #20]
 800c3e0:	2302      	movs	r3, #2
 800c3e2:	61bb      	str	r3, [r7, #24]
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	61fb      	str	r3, [r7, #28]
 800c3e8:	2303      	movs	r3, #3
 800c3ea:	623b      	str	r3, [r7, #32]
 800c3ec:	2308      	movs	r3, #8
 800c3ee:	627b      	str	r3, [r7, #36]	; 0x24
 800c3f0:	f107 0314 	add.w	r3, r7, #20
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	4833      	ldr	r0, [pc, #204]	; (800c4c4 <HAL_UART_MspInit+0x144>)
 800c3f8:	f7f5 fd76 	bl	8001ee8 <HAL_GPIO_Init>
 800c3fc:	4b32      	ldr	r3, [pc, #200]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c3fe:	4a33      	ldr	r2, [pc, #204]	; (800c4cc <HAL_UART_MspInit+0x14c>)
 800c400:	601a      	str	r2, [r3, #0]
 800c402:	4b31      	ldr	r3, [pc, #196]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c404:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800c408:	605a      	str	r2, [r3, #4]
 800c40a:	4b2f      	ldr	r3, [pc, #188]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c40c:	2200      	movs	r2, #0
 800c40e:	609a      	str	r2, [r3, #8]
 800c410:	4b2d      	ldr	r3, [pc, #180]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c412:	2200      	movs	r2, #0
 800c414:	60da      	str	r2, [r3, #12]
 800c416:	4b2c      	ldr	r3, [pc, #176]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c418:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c41c:	611a      	str	r2, [r3, #16]
 800c41e:	4b2a      	ldr	r3, [pc, #168]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c420:	2200      	movs	r2, #0
 800c422:	615a      	str	r2, [r3, #20]
 800c424:	4b28      	ldr	r3, [pc, #160]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c426:	2200      	movs	r2, #0
 800c428:	619a      	str	r2, [r3, #24]
 800c42a:	4b27      	ldr	r3, [pc, #156]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	61da      	str	r2, [r3, #28]
 800c430:	4b25      	ldr	r3, [pc, #148]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c432:	2200      	movs	r2, #0
 800c434:	621a      	str	r2, [r3, #32]
 800c436:	4b24      	ldr	r3, [pc, #144]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c438:	2200      	movs	r2, #0
 800c43a:	625a      	str	r2, [r3, #36]	; 0x24
 800c43c:	4822      	ldr	r0, [pc, #136]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c43e:	f7f5 f9bb 	bl	80017b8 <HAL_DMA_Init>
 800c442:	4603      	mov	r3, r0
 800c444:	2b00      	cmp	r3, #0
 800c446:	d001      	beq.n	800c44c <HAL_UART_MspInit+0xcc>
 800c448:	f7ff f904 	bl	800b654 <Error_Handler>
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	4a1e      	ldr	r2, [pc, #120]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c450:	635a      	str	r2, [r3, #52]	; 0x34
 800c452:	4a1d      	ldr	r2, [pc, #116]	; (800c4c8 <HAL_UART_MspInit+0x148>)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6393      	str	r3, [r2, #56]	; 0x38
 800c458:	4b1d      	ldr	r3, [pc, #116]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c45a:	4a1e      	ldr	r2, [pc, #120]	; (800c4d4 <HAL_UART_MspInit+0x154>)
 800c45c:	601a      	str	r2, [r3, #0]
 800c45e:	4b1c      	ldr	r3, [pc, #112]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c460:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800c464:	605a      	str	r2, [r3, #4]
 800c466:	4b1a      	ldr	r3, [pc, #104]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c468:	2240      	movs	r2, #64	; 0x40
 800c46a:	609a      	str	r2, [r3, #8]
 800c46c:	4b18      	ldr	r3, [pc, #96]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c46e:	2200      	movs	r2, #0
 800c470:	60da      	str	r2, [r3, #12]
 800c472:	4b17      	ldr	r3, [pc, #92]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c474:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c478:	611a      	str	r2, [r3, #16]
 800c47a:	4b15      	ldr	r3, [pc, #84]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c47c:	2200      	movs	r2, #0
 800c47e:	615a      	str	r2, [r3, #20]
 800c480:	4b13      	ldr	r3, [pc, #76]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c482:	2200      	movs	r2, #0
 800c484:	619a      	str	r2, [r3, #24]
 800c486:	4b12      	ldr	r3, [pc, #72]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c488:	2200      	movs	r2, #0
 800c48a:	61da      	str	r2, [r3, #28]
 800c48c:	4b10      	ldr	r3, [pc, #64]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c48e:	2200      	movs	r2, #0
 800c490:	621a      	str	r2, [r3, #32]
 800c492:	4b0f      	ldr	r3, [pc, #60]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c494:	2200      	movs	r2, #0
 800c496:	625a      	str	r2, [r3, #36]	; 0x24
 800c498:	480d      	ldr	r0, [pc, #52]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c49a:	f7f5 f98d 	bl	80017b8 <HAL_DMA_Init>
 800c49e:	4603      	mov	r3, r0
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d001      	beq.n	800c4a8 <HAL_UART_MspInit+0x128>
 800c4a4:	f7ff f8d6 	bl	800b654 <Error_Handler>
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	4a09      	ldr	r2, [pc, #36]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c4ac:	631a      	str	r2, [r3, #48]	; 0x30
 800c4ae:	4a08      	ldr	r2, [pc, #32]	; (800c4d0 <HAL_UART_MspInit+0x150>)
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	6393      	str	r3, [r2, #56]	; 0x38
 800c4b4:	bf00      	nop
 800c4b6:	3728      	adds	r7, #40	; 0x28
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	40011400 	.word	0x40011400
 800c4c0:	40023800 	.word	0x40023800
 800c4c4:	40020800 	.word	0x40020800
 800c4c8:	200023c4 	.word	0x200023c4
 800c4cc:	40026428 	.word	0x40026428
 800c4d0:	20002688 	.word	0x20002688
 800c4d4:	400264b8 	.word	0x400264b8

0800c4d8 <SVC_Handler>:
 800c4d8:	b480      	push	{r7}
 800c4da:	af00      	add	r7, sp, #0
 800c4dc:	bf00      	nop
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e4:	4770      	bx	lr

0800c4e6 <PendSV_Handler>:
 800c4e6:	b480      	push	{r7}
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	bf00      	nop
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr

0800c4f4 <SysTick_Handler>:
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	af00      	add	r7, sp, #0
 800c4f8:	f7f4 fd68 	bl	8000fcc <HAL_IncTick>
 800c4fc:	bf00      	nop
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <EXTI1_IRQHandler>:
 800c500:	b580      	push	{r7, lr}
 800c502:	af00      	add	r7, sp, #0
 800c504:	4b08      	ldr	r3, [pc, #32]	; (800c528 <EXTI1_IRQHandler+0x28>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d108      	bne.n	800c51e <EXTI1_IRQHandler+0x1e>
 800c50c:	2007      	movs	r0, #7
 800c50e:	f7f5 f938 	bl	8001782 <HAL_NVIC_DisableIRQ>
 800c512:	4806      	ldr	r0, [pc, #24]	; (800c52c <EXTI1_IRQHandler+0x2c>)
 800c514:	f7f9 fd27 	bl	8005f66 <HAL_TIM_Base_Start_IT>
 800c518:	4b05      	ldr	r3, [pc, #20]	; (800c530 <EXTI1_IRQHandler+0x30>)
 800c51a:	2201      	movs	r2, #1
 800c51c:	601a      	str	r2, [r3, #0]
 800c51e:	2002      	movs	r0, #2
 800c520:	f7f5 fe8e 	bl	8002240 <HAL_GPIO_EXTI_IRQHandler>
 800c524:	bf00      	nop
 800c526:	bd80      	pop	{r7, pc}
 800c528:	200000dc 	.word	0x200000dc
 800c52c:	200028d4 	.word	0x200028d4
 800c530:	200000e0 	.word	0x200000e0

0800c534 <DMA1_Stream0_IRQHandler>:
 800c534:	b580      	push	{r7, lr}
 800c536:	af00      	add	r7, sp, #0
 800c538:	4802      	ldr	r0, [pc, #8]	; (800c544 <DMA1_Stream0_IRQHandler+0x10>)
 800c53a:	f7f5 fa6d 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c53e:	bf00      	nop
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	200029ec 	.word	0x200029ec

0800c548 <DMA1_Stream3_IRQHandler>:
 800c548:	b580      	push	{r7, lr}
 800c54a:	af00      	add	r7, sp, #0
 800c54c:	4802      	ldr	r0, [pc, #8]	; (800c558 <DMA1_Stream3_IRQHandler+0x10>)
 800c54e:	f7f5 fa63 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c552:	bf00      	nop
 800c554:	bd80      	pop	{r7, pc}
 800c556:	bf00      	nop
 800c558:	20002530 	.word	0x20002530

0800c55c <DMA1_Stream4_IRQHandler>:
 800c55c:	b580      	push	{r7, lr}
 800c55e:	af00      	add	r7, sp, #0
 800c560:	4802      	ldr	r0, [pc, #8]	; (800c56c <DMA1_Stream4_IRQHandler+0x10>)
 800c562:	f7f5 fa59 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c566:	bf00      	nop
 800c568:	bd80      	pop	{r7, pc}
 800c56a:	bf00      	nop
 800c56c:	2000298c 	.word	0x2000298c

0800c570 <DMA1_Stream5_IRQHandler>:
 800c570:	b580      	push	{r7, lr}
 800c572:	af00      	add	r7, sp, #0
 800c574:	4802      	ldr	r0, [pc, #8]	; (800c580 <DMA1_Stream5_IRQHandler+0x10>)
 800c576:	f7f5 fa4f 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c57a:	bf00      	nop
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	20002628 	.word	0x20002628

0800c584 <EXTI9_5_IRQHandler>:
 800c584:	b580      	push	{r7, lr}
 800c586:	af00      	add	r7, sp, #0
 800c588:	4b06      	ldr	r3, [pc, #24]	; (800c5a4 <EXTI9_5_IRQHandler+0x20>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d102      	bne.n	800c596 <EXTI9_5_IRQHandler+0x12>
 800c590:	4b05      	ldr	r3, [pc, #20]	; (800c5a8 <EXTI9_5_IRQHandler+0x24>)
 800c592:	2201      	movs	r2, #1
 800c594:	601a      	str	r2, [r3, #0]
 800c596:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c59a:	f7f5 fe51 	bl	8002240 <HAL_GPIO_EXTI_IRQHandler>
 800c59e:	bf00      	nop
 800c5a0:	bd80      	pop	{r7, pc}
 800c5a2:	bf00      	nop
 800c5a4:	200000dc 	.word	0x200000dc
 800c5a8:	200000e4 	.word	0x200000e4

0800c5ac <SDIO_IRQHandler>:
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	af00      	add	r7, sp, #0
 800c5b0:	4802      	ldr	r0, [pc, #8]	; (800c5bc <SDIO_IRQHandler+0x10>)
 800c5b2:	f7f7 fccb 	bl	8003f4c <HAL_SD_IRQHandler>
 800c5b6:	bf00      	nop
 800c5b8:	bd80      	pop	{r7, pc}
 800c5ba:	bf00      	nop
 800c5bc:	20002810 	.word	0x20002810

0800c5c0 <DMA2_Stream0_IRQHandler>:
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	af00      	add	r7, sp, #0
 800c5c4:	4802      	ldr	r0, [pc, #8]	; (800c5d0 <DMA2_Stream0_IRQHandler+0x10>)
 800c5c6:	f7f5 fa27 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c5ca:	bf00      	nop
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	20002730 	.word	0x20002730

0800c5d4 <DMA2_Stream1_IRQHandler>:
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	4802      	ldr	r0, [pc, #8]	; (800c5e4 <DMA2_Stream1_IRQHandler+0x10>)
 800c5da:	f7f5 fa1d 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c5de:	bf00      	nop
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	200023c4 	.word	0x200023c4

0800c5e8 <DMA2_Stream2_IRQHandler>:
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	4802      	ldr	r0, [pc, #8]	; (800c5f8 <DMA2_Stream2_IRQHandler+0x10>)
 800c5ee:	f7f5 fa13 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c5f2:	bf00      	nop
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	2000292c 	.word	0x2000292c

0800c5fc <DMA2_Stream3_IRQHandler>:
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	af00      	add	r7, sp, #0
 800c600:	4802      	ldr	r0, [pc, #8]	; (800c60c <DMA2_Stream3_IRQHandler+0x10>)
 800c602:	f7f5 fa09 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c606:	bf00      	nop
 800c608:	bd80      	pop	{r7, pc}
 800c60a:	bf00      	nop
 800c60c:	20002364 	.word	0x20002364

0800c610 <DMA2_Stream6_IRQHandler>:
 800c610:	b580      	push	{r7, lr}
 800c612:	af00      	add	r7, sp, #0
 800c614:	4802      	ldr	r0, [pc, #8]	; (800c620 <DMA2_Stream6_IRQHandler+0x10>)
 800c616:	f7f5 f9ff 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c61a:	bf00      	nop
 800c61c:	bd80      	pop	{r7, pc}
 800c61e:	bf00      	nop
 800c620:	200027b0 	.word	0x200027b0

0800c624 <DMA2_Stream7_IRQHandler>:
 800c624:	b580      	push	{r7, lr}
 800c626:	af00      	add	r7, sp, #0
 800c628:	4802      	ldr	r0, [pc, #8]	; (800c634 <DMA2_Stream7_IRQHandler+0x10>)
 800c62a:	f7f5 f9f5 	bl	8001a18 <HAL_DMA_IRQHandler>
 800c62e:	bf00      	nop
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	20002688 	.word	0x20002688

0800c638 <SystemInit>:
 800c638:	b480      	push	{r7}
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	4a16      	ldr	r2, [pc, #88]	; (800c698 <SystemInit+0x60>)
 800c63e:	4b16      	ldr	r3, [pc, #88]	; (800c698 <SystemInit+0x60>)
 800c640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c644:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c648:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800c64c:	4a13      	ldr	r2, [pc, #76]	; (800c69c <SystemInit+0x64>)
 800c64e:	4b13      	ldr	r3, [pc, #76]	; (800c69c <SystemInit+0x64>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f043 0301 	orr.w	r3, r3, #1
 800c656:	6013      	str	r3, [r2, #0]
 800c658:	4b10      	ldr	r3, [pc, #64]	; (800c69c <SystemInit+0x64>)
 800c65a:	2200      	movs	r2, #0
 800c65c:	609a      	str	r2, [r3, #8]
 800c65e:	4a0f      	ldr	r2, [pc, #60]	; (800c69c <SystemInit+0x64>)
 800c660:	4b0e      	ldr	r3, [pc, #56]	; (800c69c <SystemInit+0x64>)
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800c668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c66c:	6013      	str	r3, [r2, #0]
 800c66e:	4b0b      	ldr	r3, [pc, #44]	; (800c69c <SystemInit+0x64>)
 800c670:	4a0b      	ldr	r2, [pc, #44]	; (800c6a0 <SystemInit+0x68>)
 800c672:	605a      	str	r2, [r3, #4]
 800c674:	4a09      	ldr	r2, [pc, #36]	; (800c69c <SystemInit+0x64>)
 800c676:	4b09      	ldr	r3, [pc, #36]	; (800c69c <SystemInit+0x64>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c67e:	6013      	str	r3, [r2, #0]
 800c680:	4b06      	ldr	r3, [pc, #24]	; (800c69c <SystemInit+0x64>)
 800c682:	2200      	movs	r2, #0
 800c684:	60da      	str	r2, [r3, #12]
 800c686:	4b04      	ldr	r3, [pc, #16]	; (800c698 <SystemInit+0x60>)
 800c688:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c68c:	609a      	str	r2, [r3, #8]
 800c68e:	bf00      	nop
 800c690:	46bd      	mov	sp, r7
 800c692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c696:	4770      	bx	lr
 800c698:	e000ed00 	.word	0xe000ed00
 800c69c:	40023800 	.word	0x40023800
 800c6a0:	24003010 	.word	0x24003010

0800c6a4 <Reset_Handler>:
 800c6a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c6dc <LoopFillZerobss+0x14>
 800c6a8:	2100      	movs	r1, #0
 800c6aa:	e003      	b.n	800c6b4 <LoopCopyDataInit>

0800c6ac <CopyDataInit>:
 800c6ac:	4b0c      	ldr	r3, [pc, #48]	; (800c6e0 <LoopFillZerobss+0x18>)
 800c6ae:	585b      	ldr	r3, [r3, r1]
 800c6b0:	5043      	str	r3, [r0, r1]
 800c6b2:	3104      	adds	r1, #4

0800c6b4 <LoopCopyDataInit>:
 800c6b4:	480b      	ldr	r0, [pc, #44]	; (800c6e4 <LoopFillZerobss+0x1c>)
 800c6b6:	4b0c      	ldr	r3, [pc, #48]	; (800c6e8 <LoopFillZerobss+0x20>)
 800c6b8:	1842      	adds	r2, r0, r1
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	d3f6      	bcc.n	800c6ac <CopyDataInit>
 800c6be:	4a0b      	ldr	r2, [pc, #44]	; (800c6ec <LoopFillZerobss+0x24>)
 800c6c0:	e002      	b.n	800c6c8 <LoopFillZerobss>

0800c6c2 <FillZerobss>:
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	f842 3b04 	str.w	r3, [r2], #4

0800c6c8 <LoopFillZerobss>:
 800c6c8:	4b09      	ldr	r3, [pc, #36]	; (800c6f0 <LoopFillZerobss+0x28>)
 800c6ca:	429a      	cmp	r2, r3
 800c6cc:	d3f9      	bcc.n	800c6c2 <FillZerobss>
 800c6ce:	f7ff ffb3 	bl	800c638 <SystemInit>
 800c6d2:	f000 f817 	bl	800c704 <__libc_init_array>
 800c6d6:	f7fd ff61 	bl	800a59c <main>
 800c6da:	4770      	bx	lr
 800c6dc:	20020000 	.word	0x20020000
 800c6e0:	0800cb30 	.word	0x0800cb30
 800c6e4:	20000000 	.word	0x20000000
 800c6e8:	20000074 	.word	0x20000074
 800c6ec:	20000074 	.word	0x20000074
 800c6f0:	20002a4c 	.word	0x20002a4c

0800c6f4 <ADC_IRQHandler>:
 800c6f4:	e7fe      	b.n	800c6f4 <ADC_IRQHandler>
	...

0800c6f8 <__errno>:
 800c6f8:	4b01      	ldr	r3, [pc, #4]	; (800c700 <__errno+0x8>)
 800c6fa:	6818      	ldr	r0, [r3, #0]
 800c6fc:	4770      	bx	lr
 800c6fe:	bf00      	nop
 800c700:	2000000c 	.word	0x2000000c

0800c704 <__libc_init_array>:
 800c704:	b570      	push	{r4, r5, r6, lr}
 800c706:	4e0d      	ldr	r6, [pc, #52]	; (800c73c <__libc_init_array+0x38>)
 800c708:	4c0d      	ldr	r4, [pc, #52]	; (800c740 <__libc_init_array+0x3c>)
 800c70a:	1ba4      	subs	r4, r4, r6
 800c70c:	10a4      	asrs	r4, r4, #2
 800c70e:	2500      	movs	r5, #0
 800c710:	42a5      	cmp	r5, r4
 800c712:	d109      	bne.n	800c728 <__libc_init_array+0x24>
 800c714:	4e0b      	ldr	r6, [pc, #44]	; (800c744 <__libc_init_array+0x40>)
 800c716:	4c0c      	ldr	r4, [pc, #48]	; (800c748 <__libc_init_array+0x44>)
 800c718:	f000 f938 	bl	800c98c <_init>
 800c71c:	1ba4      	subs	r4, r4, r6
 800c71e:	10a4      	asrs	r4, r4, #2
 800c720:	2500      	movs	r5, #0
 800c722:	42a5      	cmp	r5, r4
 800c724:	d105      	bne.n	800c732 <__libc_init_array+0x2e>
 800c726:	bd70      	pop	{r4, r5, r6, pc}
 800c728:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c72c:	4798      	blx	r3
 800c72e:	3501      	adds	r5, #1
 800c730:	e7ee      	b.n	800c710 <__libc_init_array+0xc>
 800c732:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c736:	4798      	blx	r3
 800c738:	3501      	adds	r5, #1
 800c73a:	e7f2      	b.n	800c722 <__libc_init_array+0x1e>
 800c73c:	0800cb28 	.word	0x0800cb28
 800c740:	0800cb28 	.word	0x0800cb28
 800c744:	0800cb28 	.word	0x0800cb28
 800c748:	0800cb2c 	.word	0x0800cb2c

0800c74c <memcpy>:
 800c74c:	b510      	push	{r4, lr}
 800c74e:	1e43      	subs	r3, r0, #1
 800c750:	440a      	add	r2, r1
 800c752:	4291      	cmp	r1, r2
 800c754:	d100      	bne.n	800c758 <memcpy+0xc>
 800c756:	bd10      	pop	{r4, pc}
 800c758:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c75c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c760:	e7f7      	b.n	800c752 <memcpy+0x6>

0800c762 <memset>:
 800c762:	4402      	add	r2, r0
 800c764:	4603      	mov	r3, r0
 800c766:	4293      	cmp	r3, r2
 800c768:	d100      	bne.n	800c76c <memset+0xa>
 800c76a:	4770      	bx	lr
 800c76c:	f803 1b01 	strb.w	r1, [r3], #1
 800c770:	e7f9      	b.n	800c766 <memset+0x4>
	...

0800c774 <sqrt>:
 800c774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c778:	ed2d 8b02 	vpush	{d8}
 800c77c:	b08b      	sub	sp, #44	; 0x2c
 800c77e:	ec55 4b10 	vmov	r4, r5, d0
 800c782:	f000 f851 	bl	800c828 <__ieee754_sqrt>
 800c786:	4b26      	ldr	r3, [pc, #152]	; (800c820 <sqrt+0xac>)
 800c788:	eeb0 8a40 	vmov.f32	s16, s0
 800c78c:	eef0 8a60 	vmov.f32	s17, s1
 800c790:	f993 6000 	ldrsb.w	r6, [r3]
 800c794:	1c73      	adds	r3, r6, #1
 800c796:	d02a      	beq.n	800c7ee <sqrt+0x7a>
 800c798:	4622      	mov	r2, r4
 800c79a:	462b      	mov	r3, r5
 800c79c:	4620      	mov	r0, r4
 800c79e:	4629      	mov	r1, r5
 800c7a0:	f7f4 f984 	bl	8000aac <__aeabi_dcmpun>
 800c7a4:	4607      	mov	r7, r0
 800c7a6:	bb10      	cbnz	r0, 800c7ee <sqrt+0x7a>
 800c7a8:	f04f 0800 	mov.w	r8, #0
 800c7ac:	f04f 0900 	mov.w	r9, #0
 800c7b0:	4642      	mov	r2, r8
 800c7b2:	464b      	mov	r3, r9
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	4629      	mov	r1, r5
 800c7b8:	f7f4 f950 	bl	8000a5c <__aeabi_dcmplt>
 800c7bc:	b1b8      	cbz	r0, 800c7ee <sqrt+0x7a>
 800c7be:	2301      	movs	r3, #1
 800c7c0:	9300      	str	r3, [sp, #0]
 800c7c2:	4b18      	ldr	r3, [pc, #96]	; (800c824 <sqrt+0xb0>)
 800c7c4:	9301      	str	r3, [sp, #4]
 800c7c6:	9708      	str	r7, [sp, #32]
 800c7c8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800c7cc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c7d0:	b9b6      	cbnz	r6, 800c800 <sqrt+0x8c>
 800c7d2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800c7d6:	4668      	mov	r0, sp
 800c7d8:	f000 f8d6 	bl	800c988 <matherr>
 800c7dc:	b1d0      	cbz	r0, 800c814 <sqrt+0xa0>
 800c7de:	9b08      	ldr	r3, [sp, #32]
 800c7e0:	b11b      	cbz	r3, 800c7ea <sqrt+0x76>
 800c7e2:	f7ff ff89 	bl	800c6f8 <__errno>
 800c7e6:	9b08      	ldr	r3, [sp, #32]
 800c7e8:	6003      	str	r3, [r0, #0]
 800c7ea:	ed9d 8b06 	vldr	d8, [sp, #24]
 800c7ee:	eeb0 0a48 	vmov.f32	s0, s16
 800c7f2:	eef0 0a68 	vmov.f32	s1, s17
 800c7f6:	b00b      	add	sp, #44	; 0x2c
 800c7f8:	ecbd 8b02 	vpop	{d8}
 800c7fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c800:	4642      	mov	r2, r8
 800c802:	464b      	mov	r3, r9
 800c804:	4640      	mov	r0, r8
 800c806:	4649      	mov	r1, r9
 800c808:	f7f3 ffe0 	bl	80007cc <__aeabi_ddiv>
 800c80c:	2e02      	cmp	r6, #2
 800c80e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c812:	d1e0      	bne.n	800c7d6 <sqrt+0x62>
 800c814:	f7ff ff70 	bl	800c6f8 <__errno>
 800c818:	2321      	movs	r3, #33	; 0x21
 800c81a:	6003      	str	r3, [r0, #0]
 800c81c:	e7df      	b.n	800c7de <sqrt+0x6a>
 800c81e:	bf00      	nop
 800c820:	20000070 	.word	0x20000070
 800c824:	0800cb18 	.word	0x0800cb18

0800c828 <__ieee754_sqrt>:
 800c828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c82c:	ec55 4b10 	vmov	r4, r5, d0
 800c830:	4e54      	ldr	r6, [pc, #336]	; (800c984 <__ieee754_sqrt+0x15c>)
 800c832:	43ae      	bics	r6, r5
 800c834:	ee10 0a10 	vmov	r0, s0
 800c838:	462b      	mov	r3, r5
 800c83a:	462a      	mov	r2, r5
 800c83c:	4621      	mov	r1, r4
 800c83e:	d113      	bne.n	800c868 <__ieee754_sqrt+0x40>
 800c840:	ee10 2a10 	vmov	r2, s0
 800c844:	462b      	mov	r3, r5
 800c846:	ee10 0a10 	vmov	r0, s0
 800c84a:	4629      	mov	r1, r5
 800c84c:	f7f3 fe94 	bl	8000578 <__aeabi_dmul>
 800c850:	4602      	mov	r2, r0
 800c852:	460b      	mov	r3, r1
 800c854:	4620      	mov	r0, r4
 800c856:	4629      	mov	r1, r5
 800c858:	f7f3 fcdc 	bl	8000214 <__adddf3>
 800c85c:	4604      	mov	r4, r0
 800c85e:	460d      	mov	r5, r1
 800c860:	ec45 4b10 	vmov	d0, r4, r5
 800c864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c868:	2d00      	cmp	r5, #0
 800c86a:	dc10      	bgt.n	800c88e <__ieee754_sqrt+0x66>
 800c86c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c870:	4330      	orrs	r0, r6
 800c872:	d0f5      	beq.n	800c860 <__ieee754_sqrt+0x38>
 800c874:	b15d      	cbz	r5, 800c88e <__ieee754_sqrt+0x66>
 800c876:	ee10 2a10 	vmov	r2, s0
 800c87a:	462b      	mov	r3, r5
 800c87c:	4620      	mov	r0, r4
 800c87e:	4629      	mov	r1, r5
 800c880:	f7f3 fcc6 	bl	8000210 <__aeabi_dsub>
 800c884:	4602      	mov	r2, r0
 800c886:	460b      	mov	r3, r1
 800c888:	f7f3 ffa0 	bl	80007cc <__aeabi_ddiv>
 800c88c:	e7e6      	b.n	800c85c <__ieee754_sqrt+0x34>
 800c88e:	151b      	asrs	r3, r3, #20
 800c890:	d10c      	bne.n	800c8ac <__ieee754_sqrt+0x84>
 800c892:	2a00      	cmp	r2, #0
 800c894:	d06d      	beq.n	800c972 <__ieee754_sqrt+0x14a>
 800c896:	2000      	movs	r0, #0
 800c898:	02d6      	lsls	r6, r2, #11
 800c89a:	d56e      	bpl.n	800c97a <__ieee754_sqrt+0x152>
 800c89c:	1e44      	subs	r4, r0, #1
 800c89e:	1b1b      	subs	r3, r3, r4
 800c8a0:	f1c0 0420 	rsb	r4, r0, #32
 800c8a4:	fa21 f404 	lsr.w	r4, r1, r4
 800c8a8:	4322      	orrs	r2, r4
 800c8aa:	4081      	lsls	r1, r0
 800c8ac:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8b0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c8b4:	07dd      	lsls	r5, r3, #31
 800c8b6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800c8ba:	bf42      	ittt	mi
 800c8bc:	0052      	lslmi	r2, r2, #1
 800c8be:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800c8c2:	0049      	lslmi	r1, r1, #1
 800c8c4:	1058      	asrs	r0, r3, #1
 800c8c6:	2500      	movs	r5, #0
 800c8c8:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800c8cc:	441a      	add	r2, r3
 800c8ce:	0049      	lsls	r1, r1, #1
 800c8d0:	2316      	movs	r3, #22
 800c8d2:	462c      	mov	r4, r5
 800c8d4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800c8d8:	19a7      	adds	r7, r4, r6
 800c8da:	4297      	cmp	r7, r2
 800c8dc:	bfde      	ittt	le
 800c8de:	1bd2      	suble	r2, r2, r7
 800c8e0:	19bc      	addle	r4, r7, r6
 800c8e2:	19ad      	addle	r5, r5, r6
 800c8e4:	0052      	lsls	r2, r2, #1
 800c8e6:	3b01      	subs	r3, #1
 800c8e8:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800c8ec:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c8f0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c8f4:	d1f0      	bne.n	800c8d8 <__ieee754_sqrt+0xb0>
 800c8f6:	f04f 0e20 	mov.w	lr, #32
 800c8fa:	469c      	mov	ip, r3
 800c8fc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c900:	42a2      	cmp	r2, r4
 800c902:	eb06 070c 	add.w	r7, r6, ip
 800c906:	dc02      	bgt.n	800c90e <__ieee754_sqrt+0xe6>
 800c908:	d112      	bne.n	800c930 <__ieee754_sqrt+0x108>
 800c90a:	428f      	cmp	r7, r1
 800c90c:	d810      	bhi.n	800c930 <__ieee754_sqrt+0x108>
 800c90e:	2f00      	cmp	r7, #0
 800c910:	eb07 0c06 	add.w	ip, r7, r6
 800c914:	da34      	bge.n	800c980 <__ieee754_sqrt+0x158>
 800c916:	f1bc 0f00 	cmp.w	ip, #0
 800c91a:	db31      	blt.n	800c980 <__ieee754_sqrt+0x158>
 800c91c:	f104 0801 	add.w	r8, r4, #1
 800c920:	1b12      	subs	r2, r2, r4
 800c922:	428f      	cmp	r7, r1
 800c924:	bf88      	it	hi
 800c926:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c92a:	1bc9      	subs	r1, r1, r7
 800c92c:	4433      	add	r3, r6
 800c92e:	4644      	mov	r4, r8
 800c930:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800c934:	f1be 0e01 	subs.w	lr, lr, #1
 800c938:	443a      	add	r2, r7
 800c93a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c93e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c942:	d1dd      	bne.n	800c900 <__ieee754_sqrt+0xd8>
 800c944:	430a      	orrs	r2, r1
 800c946:	d006      	beq.n	800c956 <__ieee754_sqrt+0x12e>
 800c948:	1c5c      	adds	r4, r3, #1
 800c94a:	bf13      	iteet	ne
 800c94c:	3301      	addne	r3, #1
 800c94e:	3501      	addeq	r5, #1
 800c950:	4673      	moveq	r3, lr
 800c952:	f023 0301 	bicne.w	r3, r3, #1
 800c956:	106a      	asrs	r2, r5, #1
 800c958:	085b      	lsrs	r3, r3, #1
 800c95a:	07e9      	lsls	r1, r5, #31
 800c95c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800c960:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800c964:	bf48      	it	mi
 800c966:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800c96a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800c96e:	461c      	mov	r4, r3
 800c970:	e776      	b.n	800c860 <__ieee754_sqrt+0x38>
 800c972:	0aca      	lsrs	r2, r1, #11
 800c974:	3b15      	subs	r3, #21
 800c976:	0549      	lsls	r1, r1, #21
 800c978:	e78b      	b.n	800c892 <__ieee754_sqrt+0x6a>
 800c97a:	0052      	lsls	r2, r2, #1
 800c97c:	3001      	adds	r0, #1
 800c97e:	e78b      	b.n	800c898 <__ieee754_sqrt+0x70>
 800c980:	46a0      	mov	r8, r4
 800c982:	e7cd      	b.n	800c920 <__ieee754_sqrt+0xf8>
 800c984:	7ff00000 	.word	0x7ff00000

0800c988 <matherr>:
 800c988:	2000      	movs	r0, #0
 800c98a:	4770      	bx	lr

0800c98c <_init>:
 800c98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c98e:	bf00      	nop
 800c990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c992:	bc08      	pop	{r3}
 800c994:	469e      	mov	lr, r3
 800c996:	4770      	bx	lr

0800c998 <_fini>:
 800c998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c99a:	bf00      	nop
 800c99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c99e:	bc08      	pop	{r3}
 800c9a0:	469e      	mov	lr, r3
 800c9a2:	4770      	bx	lr
