$date
	Sat Oct 22 23:23:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#955111
b11001 !
1"
#955114
b11001 &
b11001 %
1$
#955115
0"
#955118
b1001100 &
b1001100 %
#955122
b100110 &
b100110 %
#955126
b10011 &
b10011 %
#955130
b111010 &
b111010 %
#955134
b11101 &
b11101 %
#955138
b1011000 &
b1011000 %
#955142
b101100 &
b101100 %
#955146
b10110 &
b10110 %
#955150
b1011 &
b1011 %
#955154
b100010 &
b100010 %
#955158
b10001 &
b10001 %
#955162
b110100 &
b110100 %
#955166
b11010 &
b11010 %
#955170
b1101 &
b1101 %
#955174
b101000 &
b101000 %
#955178
b10100 &
b10100 %
#955182
b1010 &
b1010 %
#955186
b101 &
b101 %
#955190
b10000 &
b10000 %
#955194
b1000 &
b1000 %
#955198
b100 &
b100 %
#955202
b10 &
b10 %
#955206
b1 &
1#
b1 %
#955210
b0 &
b0 %
0#
0$
#2043008
b100 !
1"
#2043010
b100 &
b100 %
1$
#2043011
0"
#2043014
b10 &
b10 %
#2043018
b1 &
b1 %
1#
#2043022
b0 &
0#
b0 %
0$
#3023871
b1101 !
1"
#3023874
b1101 &
b1101 %
1$
#3023875
0"
#3023878
b101000 &
b101000 %
#3023882
b10100 &
b10100 %
#3023886
b1010 &
b1010 %
#3023890
b101 &
b101 %
#3023894
b10000 &
b10000 %
#3023898
b1000 &
b1000 %
#3023902
b100 &
b100 %
#3023906
b10 &
b10 %
#3023910
b1 &
1#
b1 %
#3023914
b0 &
b0 %
0#
0$
#4500012
