#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Sep 11 15:30:22 2023
# Process ID: 5200
# Current directory: C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1
# Command line: vivado.exe -log design_1_crazyFunction_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_crazyFunction_0_0.tcl
# Log file: C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1/design_1_crazyFunction_0_0.vds
# Journal file: C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_crazyFunction_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2021/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_crazyFunction_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24964
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_crazyFunction_0_0' [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ip/design_1_crazyFunction_0_0/synth/design_1_crazyFunction_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'crazyFunction' [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction.v:12]
INFO: [Synth 8-6157] synthesizing module 'crazyFunction_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_CRTL_BUS_s_axi.v:190]
INFO: [Synth 8-6155] done synthesizing module 'crazyFunction_CRTL_BUS_s_axi' (1#1) [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1' [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/ip/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx2021/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (2#1) [C:/Xilinx2021/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip' (21#1) [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/ip/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1' (22#1) [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'crazyFunction_flow_control_loop_pipe' [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'crazyFunction_flow_control_loop_pipe' (23#1) [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_flow_control_loop_pipe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'crazyFunction' (24#1) [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_crazyFunction_0_0' (25#1) [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ip/design_1_crazyFunction_0_0/synth/design_1_crazyFunction_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1345.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ip/design_1_crazyFunction_0_0/constraints/crazyFunction_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.gen/sources_1/bd/design_1/ip/design_1_crazyFunction_0_0/constraints/crazyFunction_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1345.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'crazyFunction_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'crazyFunction_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'crazyFunction_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'crazyFunction_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     3|
|2     |DSP48E1 |     2|
|4     |LUT1    |     7|
|5     |LUT2    |    92|
|6     |LUT3    |    66|
|7     |LUT4    |    25|
|8     |LUT5    |    66|
|9     |LUT6    |    45|
|10    |MUXCY   |    58|
|11    |SRL16E  |     8|
|12    |XORCY   |    17|
|13    |FDE     |     3|
|14    |FDRE    |   227|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1345.793 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1345.793 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1345.793 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1345.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  FDE => FDRE: 3 instances

Synth Design complete, checksum: f7897405
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 1359.539 ; gain = 13.746
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1/design_1_crazyFunction_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_crazyFunction_0_0, cache-ID = 7703502d217b4f16
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/vivado/AxiBramVitis2/AxiBramVitis2.runs/design_1_crazyFunction_0_0_synth_1/design_1_crazyFunction_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_crazyFunction_0_0_utilization_synth.rpt -pb design_1_crazyFunction_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 15:31:28 2023...
