# Reading D:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Anubis_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:28 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 15:00:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:28 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 15:00:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:28 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 15:00:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:29 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 15:00:30 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Constants.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 15:00:30 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Psi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:30 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 15:00:30 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xsquare.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xsquare.v 
# -- Compiling module XSQUARE
# 
# Top level modules:
# 	XSQUARE
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xlambda.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xlambda.v 
# -- Compiling module XLAMBDA
# 
# Top level modules:
# 	XLAMBDA
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xx.v 
# -- Compiling module XX
# 
# Top level modules:
# 	XX
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/X.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/X.v 
# -- Compiling module X
# 
# Top level modules:
# 	X
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xfi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xfi.v 
# -- Compiling module XFI
# 
# Top level modules:
# 	XFI
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Isomorphism.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Isomorphism.v 
# -- Compiling module ISOMORPHISM
# 
# Top level modules:
# 	ISOMORPHISM
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine.v 
# -- Compiling module AFFINE
# 
# Top level modules:
# 	AFFINE
# End time: 15:00:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Reverse_isomorphism.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:31 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Reverse_isomorphism.v 
# -- Compiling module REVERSE_ISOMORPHISM
# 
# Top level modules:
# 	REVERSE_ISOMORPHISM
# End time: 15:00:32 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Masked_SubBytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:32 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Masked_SubBytes.v 
# -- Compiling module Masked_SubBytes
# 
# Top level modules:
# 	Masked_SubBytes
# End time: 15:00:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_Secured.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:32 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_Secured.v 
# -- Compiling module Gamma_Secured
# 
# Top level modules:
# 	Gamma_Secured
# End time: 15:00:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inverter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:32 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inverter.v 
# -- Compiling module Inverter
# 
# Top level modules:
# 	Inverter
# End time: 15:00:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing {C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:32 on Mar 06,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing" C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine_1.v 
# -- Compiling module AFFINE_1
# 
# Top level modules:
# 	AFFINE_1
# End time: 15:00:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:23 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 15:04:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Key.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:23 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Key.v 
# -- Compiling module Add_Round_Key
# 
# Top level modules:
# 	Add_Round_Key
# End time: 15:04:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine.v 
# -- Compiling module AFFINE
# 
# Top level modules:
# 	AFFINE
# End time: 15:04:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine_1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine_1.v 
# -- Compiling module AFFINE_1
# 
# Top level modules:
# 	AFFINE_1
# End time: 15:04:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis.v 
# -- Compiling module Anubis
# 
# Top level modules:
# 	Anubis
# End time: 15:04:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 15:04:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_tb.v 
# -- Compiling module Anubis_tb
# 
# Top level modules:
# 	Anubis_tb
# End time: 15:04:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 15:04:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:24 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi_tb.v 
# -- Compiling module Fi_tb
# 
# Top level modules:
# 	Fi_tb
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_Secured.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_Secured.v 
# -- Compiling module Gamma_Secured
# 
# Top level modules:
# 	Gamma_Secured
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_tb.v 
# -- Compiling module Gamma_tb
# 
# Top level modules:
# 	Gamma_tb
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inversive_linear_map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inversive_linear_map.v 
# -- Compiling module INVERSIVE_LINEAR_MAP
# 
# Top level modules:
# 	INVERSIVE_LINEAR_MAP
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inverter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inverter.v 
# -- Compiling module Inverter
# 
# Top level modules:
# 	Inverter
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Isomorphism.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Isomorphism.v 
# -- Compiling module ISOMORPHISM
# 
# Top level modules:
# 	ISOMORPHISM
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 15:04:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:26 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule_tb.v 
# -- Compiling module Key_Schedule_tb
# 
# Top level modules:
# 	Key_Schedule_tb
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Linear_map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Linear_map.v 
# -- Compiling module LINEAR_MAP
# 
# Top level modules:
# 	LINEAR_MAP
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Masked_SubBytes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Masked_SubBytes.v 
# -- Compiling module Masked_SubBytes
# 
# Top level modules:
# 	Masked_SubBytes
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication_tb.v 
# -- Compiling module Multiplication_tb
# 
# Top level modules:
# 	Multiplication_tb
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega_tb.v 
# -- Compiling module Omega_tb
# 
# Top level modules:
# 	Omega_tb
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:27 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 15:04:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi_tb.v 
# -- Compiling module Pi_tb
# 
# Top level modules:
# 	Pi_tb
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Psi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Reverse_isomorphism.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Reverse_isomorphism.v 
# -- Compiling module REVERSE_ISOMORPHISM
# 
# Top level modules:
# 	REVERSE_ISOMORPHISM
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants_tb.v 
# -- Compiling module Round_Constants_tb
# 
# Top level modules:
# 	Round_Constants_tb
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau_tb.v 
# -- Compiling module Tau_tb
# 
# Top level modules:
# 	Tau_tb
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:28 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 15:04:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta_tb.v 
# -- Compiling module Theta_tb
# 
# Top level modules:
# 	Theta_tb
# End time: 15:04:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/X.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/X.v 
# -- Compiling module X
# 
# Top level modules:
# 	X
# End time: 15:04:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xfi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xfi.v 
# -- Compiling module XFI
# 
# Top level modules:
# 	XFI
# End time: 15:04:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xlambda.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xlambda.v 
# -- Compiling module XLAMBDA
# 
# Top level modules:
# 	XLAMBDA
# End time: 15:04:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xsquare.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xsquare.v 
# -- Compiling module XSQUARE
# 
# Top level modules:
# 	XSQUARE
# End time: 15:04:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:29 on Mar 06,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xx.v 
# -- Compiling module XX
# 
# Top level modules:
# 	XX
# End time: 15:04:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.my_encrypt_tb
# vsim work.my_encrypt_tb 
# Start time: 15:04:43 on Mar 06,2019
# Loading work.my_encrypt_tb
# Loading work.Anubis_2
# Loading work.Gamma_Secured
# Loading work.Tau
# Loading work.Theta
# Loading work.Fi
# Loading work.Gamma
# Loading work.Omega
# Loading work.Key_Schedule
# Loading work.Round_Constants
# Loading work.Sbox
# Loading work.ISOMORPHISM
# Loading work.XSQUARE
# Loading work.XLAMBDA
# Loading work.XX
# Loading work.X
# Loading work.XFI
# Loading work.REVERSE_ISOMORPHISM
# Loading work.AFFINE
# Loading work.Psi
# Loading work.Pi
# Loading work.Add_Round_Constants
# Loading work.Masked_SubBytes
# Loading work.Inverter
# Loading work.AFFINE_1
# Loading work.Multiplication
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
add wave -position end  sim:/my_encrypt_tb/clk
add wave -position end  sim:/my_encrypt_tb/data_i
add wave -position end  sim:/my_encrypt_tb/data_o
add wave -position end  sim:/my_encrypt_tb/order
add wave -position end  sim:/my_encrypt_tb/random
add wave -position end  sim:/my_encrypt_tb/random_2
add wave -position end  sim:/my_encrypt_tb/random_4
add wave -position end  sim:/my_encrypt_tb/random_6
add wave -position end  sim:/my_encrypt_tb/random_22
add wave -position end  sim:/my_encrypt_tb/random_44
add wave -position end  sim:/my_encrypt_tb/reset
run
add wave -position end  sim:/my_encrypt_tb/enc/data_1
add wave -position end  sim:/my_encrypt_tb/enc/data_2
add wave -position end  sim:/my_encrypt_tb/enc/data_3
add wave -position end  sim:/my_encrypt_tb/enc/tmp
add wave -position end  sim:/my_encrypt_tb/enc/key_update_output
add wave -position end  sim:/my_encrypt_tb/enc/key_update_output_tmp
add wave -position end  sim:/my_encrypt_tb/enc/round_key
add wave -position end  sim:/my_encrypt_tb/enc/round_counter
restart
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
add wave -position end  sim:/my_encrypt_tb/enc/round_counter
add wave -position end  sim:/my_encrypt_tb/enc/gamma_i_1
add wave -position end  sim:/my_encrypt_tb/enc/gamma_i_2
add wave -position end  sim:/my_encrypt_tb/enc/gamma_i_3
add wave -position end  sim:/my_encrypt_tb/enc/gamma_i_4
add wave -position end  sim:/my_encrypt_tb/enc/gamma_o_1
add wave -position end  sim:/my_encrypt_tb/enc/gamma_o_2
add wave -position end  sim:/my_encrypt_tb/enc/gamma_o_3
restart
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
add wave -position end  sim:/my_encrypt_tb/enc/tau_i_1
add wave -position end  sim:/my_encrypt_tb/enc/tau_i_2
add wave -position end  sim:/my_encrypt_tb/enc/tau_i_3
add wave -position end  sim:/my_encrypt_tb/enc/tau_o_1
add wave -position end  sim:/my_encrypt_tb/enc/tau_o_2
add wave -position end  sim:/my_encrypt_tb/enc/tau_o_3
add wave -position end  sim:/my_encrypt_tb/enc/theta_i_1
add wave -position end  sim:/my_encrypt_tb/enc/theta_i_2
add wave -position end  sim:/my_encrypt_tb/enc/theta_i_3
add wave -position end  sim:/my_encrypt_tb/enc/theta_o_1
add wave -position end  sim:/my_encrypt_tb/enc/theta_o_2
add wave -position end  sim:/my_encrypt_tb/enc/theta_o_3
restart
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:16 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 16:00:16 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:11 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 16:28:11 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:32 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 16:33:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:20 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 16:38:20 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:51 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 16:41:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:01 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 16:45:01 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:16 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 19:39:17 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:18 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 19:39:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:29 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 19:39:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:09 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 19:57:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:14 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 19:57:14 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:45 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 19:58:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:47 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 19:58:47 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:49 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 19:58:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:12 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:03:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:17 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:03:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:19 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:03:19 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:26 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 20:03:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:35 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 20:21:35 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Key.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Add_Round_Key.v 
# -- Compiling module Add_Round_Key
# 
# Top level modules:
# 	Add_Round_Key
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine.v 
# -- Compiling module AFFINE
# 
# Top level modules:
# 	AFFINE
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine_1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Affine_1.v 
# -- Compiling module AFFINE_1
# 
# Top level modules:
# 	AFFINE_1
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis.v 
# -- Compiling module Anubis
# 
# Top level modules:
# 	Anubis
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_tb.v 
# -- Compiling module Anubis_tb
# 
# Top level modules:
# 	Anubis_tb
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Fi_tb.v 
# -- Compiling module Fi_tb
# 
# Top level modules:
# 	Fi_tb
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 20:21:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_Secured.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:36 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_Secured.v 
# -- Compiling module Gamma_Secured
# 
# Top level modules:
# 	Gamma_Secured
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Gamma_tb.v 
# -- Compiling module Gamma_tb
# 
# Top level modules:
# 	Gamma_tb
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inversive_linear_map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inversive_linear_map.v 
# -- Compiling module INVERSIVE_LINEAR_MAP
# 
# Top level modules:
# 	INVERSIVE_LINEAR_MAP
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inverter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Inverter.v 
# -- Compiling module Inverter
# 
# Top level modules:
# 	Inverter
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Isomorphism.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Isomorphism.v 
# -- Compiling module ISOMORPHISM
# 
# Top level modules:
# 	ISOMORPHISM
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Key_Schedule_tb.v 
# -- Compiling module Key_Schedule_tb
# 
# Top level modules:
# 	Key_Schedule_tb
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Linear_map.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Linear_map.v 
# -- Compiling module LINEAR_MAP
# 
# Top level modules:
# 	LINEAR_MAP
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Masked_SubBytes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:37 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Masked_SubBytes.v 
# -- Compiling module Masked_SubBytes
# 
# Top level modules:
# 	Masked_SubBytes
# End time: 20:21:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Multiplication_tb.v 
# -- Compiling module Multiplication_tb
# 
# Top level modules:
# 	Multiplication_tb
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Omega_tb.v 
# -- Compiling module Omega_tb
# 
# Top level modules:
# 	Omega_tb
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Pi_tb.v 
# -- Compiling module Pi_tb
# 
# Top level modules:
# 	Pi_tb
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Psi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Reverse_isomorphism.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:38 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Reverse_isomorphism.v 
# -- Compiling module REVERSE_ISOMORPHISM
# 
# Top level modules:
# 	REVERSE_ISOMORPHISM
# End time: 20:21:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants_tb.v 
# -- Compiling module Round_Constants_tb
# 
# Top level modules:
# 	Round_Constants_tb
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Tau_tb.v 
# -- Compiling module Tau_tb
# 
# Top level modules:
# 	Tau_tb
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Theta_tb.v 
# -- Compiling module Theta_tb
# 
# Top level modules:
# 	Theta_tb
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/X.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/X.v 
# -- Compiling module X
# 
# Top level modules:
# 	X
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xfi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xfi.v 
# -- Compiling module XFI
# 
# Top level modules:
# 	XFI
# End time: 20:21:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xlambda.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:39 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xlambda.v 
# -- Compiling module XLAMBDA
# 
# Top level modules:
# 	XLAMBDA
# End time: 20:21:40 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xsquare.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:40 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xsquare.v 
# -- Compiling module XSQUARE
# 
# Top level modules:
# 	XSQUARE
# End time: 20:21:40 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:40 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Xx.v 
# -- Compiling module XX
# 
# Top level modules:
# 	XX
# End time: 20:21:40 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# Loading work.Anubis_2
# Loading work.Gamma_Secured
# Loading work.Tau
# Loading work.Theta
# Loading work.Fi
# Loading work.Gamma
# Loading work.Omega
# Loading work.Key_Schedule
# Loading work.Round_Constants
# Loading work.Sbox
# Loading work.ISOMORPHISM
# Loading work.XSQUARE
# Loading work.XLAMBDA
# Loading work.XX
# Loading work.X
# Loading work.XFI
# Loading work.REVERSE_ISOMORPHISM
# Loading work.AFFINE
# Loading work.Psi
# Loading work.Pi
# Loading work.Add_Round_Constants
# Loading work.Masked_SubBytes
# Loading work.Inverter
# Loading work.AFFINE_1
# Loading work.Multiplication
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:02 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:37:02 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:03 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:38:04 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:43 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 20:39:43 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:21 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 20:42:21 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Anubis_2
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
vlog -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:42 on Mar 06,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/my_encrypt_tb.v 
# -- Compiling module my_encrypt_tb
# 
# Top level modules:
# 	my_encrypt_tb
# End time: 20:43:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.my_encrypt_tb
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /my_encrypt_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/Anubis_verilog_AES_secret_sharing/Sbox.v
run
# End time: 20:44:27 on Mar 06,2019, Elapsed time: 5:39:44
# Errors: 0, Warnings: 80
