#no_title
clock clk (rise edge)                    1.40       1.40
clock network delay (ideal)              0.00       1.40
idx_p1_reg[2]/CP (DFQD1)                 0.00       1.40 
library setup time                      -0.02       1.38
data required time                       -           1.38
