;redcode
;assert 1
	SPL 0, <-52
	MOV -1, <-26
	ADD 421, 1
	MOV -507, <-27
	MOV -507, <-27
	MOV -30, 9
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SUB @-1, <0
	ADD -7, <-20
	ADD -7, <-20
	DJN @92, #200
	CMP @121, 103
	CMP @121, 103
	JMN 702, 0
	SPL 0, <107
	SUB 210, 200
	SUB 210, 200
	ADD 270, 60
	CMP 102, 1
	ADD 270, 60
	JMN -9, @-329
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 20
	SUB @121, 103
	SUB 20, @11
	DJN -8, @-20
	JMP 270, 60
	CMP 102, 1
	SLT #270, <41
	SLT #270, <41
	MOV -8, @-20
	DJN -1, @-20
	SLT 721, 0
	SUB @128, 103
	SLT #270, <41
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	MOV -17, <-20
	JMN -7, @-29
	ADD 0, 0
	SUB 12, @10
	SLT #270, <41
	SUB 12, @10
	MOV -1, <-26
