/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_9.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_9_H_
#define __p10_scom_proc_9_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR]
static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR = 0x0301138eull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_EN_CURR_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_EN_CURR_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_EN_CURR_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_EN_CURR_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_EN_CURR_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_EN_CURR_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_EN_CURR_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_EN_CURR_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ADDR_DIS_CURR_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ADDR_DIS_CURR_ES3 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ADDR_DIS_CURR_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ADDR_DIS_CURR_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ADDR_DIS_CURR_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ADDR_DIS_CURR_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ADDR_DIS_CURR_ES3 = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ADDR_DIS_CURR_ES3 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_MODE_CURR_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_ES3 = 17;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_MODE_CURR_ES3 = 20;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_ES3 = 21;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_MODE_CURR_ES3 = 24;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_ES3 = 25;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_MODE_CURR_ES3 = 28;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_ES3 = 29;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_MODE_CURR_ES3 = 32;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_ES3 = 33;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_MODE_CURR_ES3 = 36;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_ES3 = 37;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_MODE_CURR_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_ES3 = 41;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_MODE_CURR_ES3 = 44;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_ES3 = 45;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR_PB_CFG_SPARE_LEN = 16;
//<< [PB_COM_SCOM_ES3_STATION_HP_MODE2_CURR]
// proc/reg00046.H

//>> [PB_COM_SCOM_ES3_STATION_MODE]
static const uint64_t PB_COM_SCOM_ES3_STATION_MODE = 0x0301138aull;

static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_ES3_PBIXXX_INIT = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_ES3_DBG_MAX_HANG_STAGE_REACHED = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_ES3_DBG_MAX_HANG_STAGE_REACHED_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_HOP_MODE_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_PUMP_MODE_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_REPRO_MODE_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SL_DOMAIN_SIZE_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_HNG_CHK_DISABLE = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_DBG_CLR_MAX_HANG_STAGE = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_REQ_GATHER_ENABLE_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_NHTM_EVENT_COMP_EN_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SWITCH_OPTION_AB_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SW_AB_WAIT_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SW_AB_WAIT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SP_HW_MARK_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SP_HW_MARK_ES3_LEN = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_GP_HW_MARK_ES3 = 23;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_GP_HW_MARK_ES3_LEN = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_NP_HW_MARK_ES3 = 30;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_NP_HW_MARK_ES3_LEN = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_MCA_RATIO_OVERRIDE_ES3 = 36;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_MCA_RATIO_OVERRIDE_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_MCA_RATIO_INTERNAL = 39;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_MCA_RATIO_INTERNAL_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_MCA_RATIO_SEL_ES3 = 42;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_MCA_RATIO_SEL_ES3_LEN = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_PAU_STEP_OVERRIDE_ES3 = 44;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_PAU_STEP_SEL_ES3 = 45;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_PAU_STEP_SEL_ES3_LEN = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_SWITCH_CD_GATE_ENABLE_ES3 = 47;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_PAU_RATIO_INTERNAL = 48;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_PAU_RATIO_INTERNAL_LEN = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_OP2_OVERLAP_DISABLE_ES3 = 52;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_SERIES_ID_DISABLE_ES3 = 53;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_TOKEN_ID_RANGE_ES3 = 54;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_MAX_TLBI_TOKENS_ES3 = 55;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_MAX_TLBI_TOKENS_ES3_LEN = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_MAX_SLBI_TOKENS_ES3 = 59;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_TMGR_MAX_SLBI_TOKENS_ES3_LEN = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_MODE_PB_CFG_RESET_ERROR_CAPTURE_ES3 = 63;
//<< [PB_COM_SCOM_ES3_STATION_MODE]
// proc/reg00046.H

//>> [PB_BRIDGE_NHTM_SC_HTM_STAT]
static const uint64_t PB_BRIDGE_NHTM_SC_HTM_STAT = 0x03011c82ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_SPARE = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_SPARE_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_CRESP_OV = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_REPAIR = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_BUF_WAIT = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_STATUS_TRIG_DROPPED_Q = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_ADDR_ERROR = 6;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_STATUS_REC_DROPPED_Q = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_INIT = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_PREREQ = 9;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_READY = 10;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_TRACING = 11;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_PAUSED = 12;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_FLUSH = 13;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_COMPLETE = 14;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_ENABLE = 15;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_HTMCO_STATUS_STAMP = 16;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_STATUS_SCOM_ERROR = 17;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_STATUS_PARITY_ERROR = 18;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_0_STATUS_INVALID_CRESP = 19;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_SPARE = 20;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_SPARE_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_CRESP_OV = 22;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_REPAIR = 23;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_BUF_WAIT = 24;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_STATUS_TRIG_DROPPED_Q = 25;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_ADDR_ERROR = 26;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_STATUS_REC_DROPPED_Q = 27;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_INIT = 28;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_PREREQ = 29;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_READY = 30;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_TRACING = 31;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_PAUSED = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_FLUSH = 33;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_COMPLETE = 34;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_ENABLE = 35;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_HTMCO_STATUS_STAMP = 36;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_STATUS_SCOM_ERROR = 37;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_STATUS_PARITY_ERROR = 38;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_STAT_1_STATUS_INVALID_CRESP = 39;
//<< [PB_BRIDGE_NHTM_SC_HTM_STAT]
// proc/reg00047.H

//>> [PSI_MAC_SCOM_REGS_TX_CNTL]
static const uint64_t PSI_MAC_SCOM_REGS_TX_CNTL = 0x01011030ull;

static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_IORESET_WO_PULSE_SLOW_SIGNAL = 0;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_DRV_PATTERN_EN = 1;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_PATTERN_SEL = 2;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_PATTERN_SEL_LEN = 2;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CLK_QUIESCE_P = 4;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CLK_QUIESCE_P_LEN = 2;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CLK_QUIESCE_N = 6;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CLK_QUIESCE_N_LEN = 2;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_LANE_QUIESCE = 8;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_LANE_QUIESCE_LEN = 2;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CLK_INVERT = 10;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_LANE_INVERT = 11;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_PDWN = 12;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_BIST_EN = 13;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CNTL_SPARE = 24;
static const uint32_t PSI_MAC_SCOM_REGS_TX_CNTL_TX_PSI_CNTL_SPARE_LEN = 8;
//<< [PSI_MAC_SCOM_REGS_TX_CNTL]
// proc/reg00047.H

//>> [TP_TPBR_AD_LPC_BASE_REG]
static const uint64_t TP_TPBR_AD_LPC_BASE_REG = 0x00090040ull;

static const uint32_t TP_TPBR_AD_LPC_BASE_REG_BASE = 8;
static const uint32_t TP_TPBR_AD_LPC_BASE_REG_BASE_LEN = 24;
static const uint32_t TP_TPBR_AD_LPC_BASE_REG_DISABLE = 63;
//<< [TP_TPBR_AD_LPC_BASE_REG]
// proc/reg00047.H

//>> [TP_TPBR_PBA_PBAO_PBABAR2]
static const uint64_t TP_TPBR_PBA_PBAO_PBABAR2 = 0x01010cdcull;

static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_CMD_SCOPE = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_CMD_SCOPE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_RESERVED_3 = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_ADDR = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_ADDR_LEN = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_VTARGET = 48;
static const uint32_t TP_TPBR_PBA_PBAO_PBABAR2_VTARGET_LEN = 16;
//<< [TP_TPBR_PBA_PBAO_PBABAR2]
// proc/reg00047.H

//>> [TP_TPBR_PBA_PBAO_PBABARMSK3]
static const uint64_t TP_TPBR_PBA_PBAO_PBABARMSK3 = 0x01010ce1ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBABARMSK3_PBABARMSK3_MSK = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBABARMSK3_PBABARMSK3_MSK_LEN = 21;
//<< [TP_TPBR_PBA_PBAO_PBABARMSK3]
// proc/reg00047.H

//>> [TP_TPBR_PBA_PBAO_PBARBUFVAL2]
static const uint64_t TP_TPBR_PBA_PBAO_PBARBUFVAL2 = 0x01010cd2ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_RD_SLVNUM = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_RD_SLVNUM_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_CUR_RD_ADDR = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_CUR_RD_ADDR_LEN = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_PREFETCH = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_ABORT = 31;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_BUFFER_STATUS = 33;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_BUFFER_STATUS_LEN = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_MASTERID = 41;
static const uint32_t TP_TPBR_PBA_PBAO_PBARBUFVAL2_MASTERID_LEN = 3;
//<< [TP_TPBR_PBA_PBAO_PBARBUFVAL2]
// proc/reg00047.H

//>> [TP_TPBR_PSIHB_STATUS_CTL_REG]
static const uint64_t TP_TPBR_PSIHB_STATUS_CTL_REG = 0x03011d0eull;
static const uint64_t TP_TPBR_PSIHB_STATUS_CTL_REG_SCOM1 = 0x03011d12ull;
static const uint64_t TP_TPBR_PSIHB_STATUS_CTL_REG_WO_CLEAR = 0x03011d13ull;

static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_CMD_ENABLE = 0;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_MMIO_ENABLE = 1;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PHBCSR_SPARE = 2;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_INT_ENABLE = 3;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_ERR_RSP_ENABLE = 4;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSI_LINK_ENABLE = 5;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_RESET = 6;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIHBC_RESET = 7;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_MMIO_MASK = 8;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_MMIO_MASK_LEN = 4;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_ST_EOI_ENABLE = 12;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_CEC_PSI_INTERRUPT = 16;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_INTERRUPT = 17;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_LINK_ACTIVE = 18;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_OUTBOUND_ACTIVE = 19;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_INBOUND_ACTIVE = 20;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_LOAD_OUTSTANDING = 21;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_DMAR_OUTSTANDING = 22;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_INT_BUSY = 23;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSI_XMIT_ERROR = 32;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSI_LINK_INACTIVE_TRANS = 33;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_ACK_TIMEOUT = 34;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_MMIO_LOAD_TIMEOUT = 35;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_MMIO_LENGTH_ERR = 36;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_MMIO_ADDR_ERR = 37;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_MMIO_TYPE_ERR = 38;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSI_UE = 39;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_PERR = 40;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSI_ALERT1 = 41;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSI_ALERT2 = 42;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_DMA_ERR = 43;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_DMA_ADDR_ERR = 48;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_TCE_EXTENT_ERR = 49;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_PAGE_FAULT = 50;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_PSIFSP_INV_OP = 51;
static const uint32_t TP_TPBR_PSIHB_STATUS_CTL_REG_FSP_INV_READ = 52;
//<< [TP_TPBR_PSIHB_STATUS_CTL_REG]
// proc/reg00047.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR = 0x00060021ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR_MCS_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXSR]
// proc/reg00047.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEIVPR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEIVPR = 0x00062001ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR_LEN = 23;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEIVPR]
// proc/reg00047.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR = 0x00062004ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_MEM_LOW_PRIORITY = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_MEM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_MEM_HIGH_PRIORITY = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_MEM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_LOCAL_LOW_PRIORITY = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_LOCAL_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_LOCAL_HIGH_PRIORITY = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_LOCAL_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_SRAM_LOW_PRIORITY = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_SRAM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_SRAM_HIGH_PRIORITY = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_SRAM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR_WRITE_PROTECT_ENABLE = 12;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEMACR]
// proc/reg00047.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG = 0x00064002ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_DBG = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_HALT_ON_XSTOP = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_HALT_ON_TRIG = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_COVERAGE_MODE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_INTR_ADDR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_TRACE_EXTRA = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_TRACE_STALL = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_WAIT_CYCLES = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_FULL_SPEED = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_DIS_FLOW_CHANGE = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_TRACE_MODE_SEL = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_TRACE_MODE_SEL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_MARK_TRACE = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_EN_EE_TRACE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_RESERVED14_15 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_RESERVED14_15_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_FIR_TRIGGER = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_SPARE = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_SPARE_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_TRACE_DATA_SEL = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG_TRACE_DATA_SEL_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEDBG]
// proc/reg00047.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_CMD]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_CMD = 0x0006c804ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CMD_OCB_OCI_ADC_CMD_HWCTRL_START_SAMPLING = 0;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_CMD]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2 = 0x0006c228ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_LINEAR_WINDOW_ENABLE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_SPARE_0 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_SPARE_0_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_LINEAR_WINDOW_BAR = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_LINEAR_WINDOW_BAR_LEN = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_LINEAR_WINDOW_MASK = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2_LINEAR_WINDOW_MASK_LEN = 12;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWCR2]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2 = 0x0006c22aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2_LINEAR_WINDOW_SCRESP = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2_LINEAR_WINDOW_SCRESP_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2_SPARE0 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2_SPARE0_LEN = 5;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSR2]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1 = 0x0006c210ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1_START_LEN = 26;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLBR1]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0 = 0x0006c201ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0_PULL_ENABLE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBSLCS0]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCS0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS0_RW = 0x0006c0a0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS0_WO_CLEAR = 0x0006c0a1ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCS0_WO_OR = 0x0006c0a2ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCS0_OCB_OCI_OCCS0_OCC_SCRATCH_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCS0_OCB_OCI_OCCS0_OCC_SCRATCH_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCS0]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OITR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OITR0_RW = 0x0006c008ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OITR0_WO_CLEAR = 0x0006c009ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OITR0_WO_OR = 0x0006c00aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OITR0_OCB_OCI_OITR0_INTERRUPT_TYPE_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OITR0_OCB_OCI_OITR0_INTERRUPT_TYPE_0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OITR0]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_RO = 0x0006d011ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_WO_CLEAR = 0x0006d012ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_WO_OR = 0x0006d013ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_PULL_READ_UNDERFLOW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_PUSH_WRITE_OVERFLOW = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_PULL_READ_UNDERFLOW_EN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_PUSH_WRITE_OVERFLOW_EN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_STREAM_MODE = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_STREAM_TYPE = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_SPARE0 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_SPARE0_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_OCI_TIMEOUT = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_OCI_READ_DATA_PARITY = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_OCI_SLAVE_ERROR = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_PIB_ADDR_PARITY_ERR = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_OCB_PIB_DATA_PARITY_ERR = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_SPARE1 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_SPARE_3 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0_SPARE2 = 15;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBCSR0]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR2 = 0x0006d054ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR2_OCB_PIB_OCBESR2_ERROR_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR2_OCB_PIB_OCBESR2_ERROR_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBESR2]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR]
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_RW = 0x01010800ull;
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_WO_AND = 0x01010801ull;
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_WO_OR = 0x01010802ull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_FW0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_FW1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_QME_ERROR_NOTIFY = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_STOP_RECOVERY_NOTIFY_PRD = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_HB_ERROR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE0_WATCHDOG_TIMEOUT = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE1_WATCHDOG_TIMEOUT = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE2_WATCHDOG_TIMEOUT = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE3_WATCHDOG_TIMEOUT = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE0_ERROR = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE1_ERROR = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE2_ERROR = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE3_ERROR = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCB_ERROR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SRT_UE = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SRT_CE = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE0_HALTED = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE1_HALTED = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE2_HALTED = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE3_HALTED = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE0_WRITE_PROTECT_ERROR = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE1_WRITE_PROTECT_ERROR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE2_WRITE_PROTECT_ERROR = 22;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE3_WRITE_PROTECT_ERROR = 23;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_24_25 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_24_25_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_EXTERNAL_TRAP = 26;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_PPC405_CORE_RESET = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_PPC405_CHIP_RESET = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_PPC405_SYSTEM_RESET = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_PPC405_DBGMSRWE = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_PPC405_DBGSTOPACK = 31;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCB_DB_ERROR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCB_PIB_ADDR_PARITY_ERR = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCB_IDC_ERROR = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OPIT_PARITY_ERROR = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OPIT_FSM_ERR = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_37_41 = 37;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_37_41_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_JTAGACC_ERR = 42;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCB_OCI_OCISLV_ERR = 43;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_C405_ECC_UE = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_C405_ECC_CE = 45;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_C405_OCI_MACHINECHECK = 46;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SRAM_SPARE_DIRECT_ERROR = 47;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SRT_OTHER_ERROR = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_49_50 = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_49_50_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE0_OCISLV_ERR = 51;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE1_OCISLV_ERR = 52;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE2_OCISLV_ERR = 53;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_GPE3_OCISLV_ERR = 54;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_C405ICU_M_TIMEOUT = 55;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_C405DCU_M_TIMEOUT = 56;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_COMPLEX_FAULT = 57;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_OCC_COMPLEX_NOTIFY = 58;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_59_61 = 59;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR_SPARE_59_61_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIR]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_SRAM_CTL_SRBV2]
static const uint64_t TP_TPCHIP_OCC_SRAM_CTL_SRBV2 = 0x0006a006ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRBV2_SRAM_SRBV2_BOOT_VECTOR_WORD2 = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRBV2_SRAM_SRBV2_BOOT_VECTOR_WORD2_LEN = 32;
//<< [TP_TPCHIP_OCC_SRAM_CTL_SRBV2]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR = 0x00062010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR_OXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR_OXIXCR_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR_XICTR_CTR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR_XICTR_CTR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXCR]
// proc/reg00047.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SST0B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B = 0x0006c716ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B_ONGOING_0B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B_ST0B_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B_ST0B_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B_WRITE_WHILE_BRIDGE_BUSY_ERR_0B = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B_ST0B_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST0B_FSM_ERR_0B = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SST0B]
// proc/reg00048.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR1 = 0x0006d035ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR1_OCB_PIB_OCBDR1_DATA = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR1_OCB_PIB_OCBDR1_DATA_LEN = 64;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCBDR1]
// proc/reg00048.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT = 0x01060055ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_FREQOUT = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_FREQOUT_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_HIRES_FREQOUT = 12;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_HIRES_FREQOUT_LEN = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_UPDATE_COMPLETE = 60;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_FREQ_CHANGE = 61;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_BLOCK_ACTIVE = 62;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT_LOCK = 63;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_STAT]
// proc/reg00049.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_FSI = 0x00002812ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_FSI_BYTE = 0x00002848ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_RW = 0x00050012ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_0_SPARE = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TPFSI_TP_DBG_PCB_DATA_PAR_DIS_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TPFSI_TP_DBG_PCB_TYPE_PAR_DIS_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_3_SPARE = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_PIB_DISABLE_PARITY_DC = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_PIB_TRACE_MODE_DATA_DC = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_PIB_VSB_SBE_TRACE_MODE = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_TPCPERV_VSB_TRACE_STOP = 7;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_GPIO_PIB_TIMEOUT = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_GPIO_PIB_TIMEOUT_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_SPARE_PIB_CONTROL = 11;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TPCFSI_OPB_SW_RESET_DC = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_13_SPARE_OPB_CONTROL = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_14_SPARE_OPB_CONTROL = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_15_SPARE_OPB_CONTROL = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_16_SPARE = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_17_SPARE = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_18_SPARE = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_19_SPARE = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_20_SPARE = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_21_FREE_USAGE = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_22_FREE_USAGE = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_23_FREE_USAGE = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_24_FREE_USAGE = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_25_FREE_USAGE = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_26_FREE_USAGE = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_27_FREE_USAGE = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_28_FREE_USAGE = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_29_FREE_USAGE = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_30_FREE_USAGE = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_31_FREE_USAGE = 31;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2]
// proc/reg00049.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG = 0x000c0003ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_CLOCK_DIVIDER = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_CLOCK_DIVIDER_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_RECEIVE_DELAY = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_RECEIVE_DELAY_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SPI_RESERVED = 20;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SPIMST_TRACE_ENABLE = 21;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_TRACE_SELECT = 22;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_TRACE_SELECT_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_RESET_CONTROL = 24;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_RESET_CONTROL_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_ECC_SPIMM_ADDR_CORR_DIS = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_ECC_CONTROL = 29;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_ECC_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SCK_MMSPISM_ENABLE = 31;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SPI_SLAVE_RESET = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_SPI_SLAVE_RESET_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_LOOPBACK_ENABLE = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED_LEN = 27;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST0_CLOCK_CONFIG]
// proc/reg00049.H

//>> [TP_TPCHIP_PIB_SPIMC_SPIMST2_CONFIG1]
static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CONFIG1 = 0x000c0042ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CONFIG1_SPI_RESOURCE_LOCK = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CONFIG1_PIB_MASTER_ID = 1;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CONFIG1_PIB_MASTER_ID_LEN = 4;
//<< [TP_TPCHIP_PIB_SPIMC_SPIMST2_CONFIG1]
// proc/reg00049.H

//>> [TP_TCN1_N1_LOCAL_FIR]
static const uint64_t TP_TCN1_N1_LOCAL_FIR_RW = 0x03040100ull;
static const uint64_t TP_TCN1_N1_LOCAL_FIR_WO_AND = 0x03040101ull;
static const uint64_t TP_TCN1_N1_LOCAL_FIR_WO_OR = 0x03040102ull;

static const uint32_t TP_TCN1_N1_LOCAL_FIR_CFIR = 0;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_CPLT_CTRL = 1;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_CC_PCB = 2;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_CC_OTHERS = 3;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN04 = 4;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN05 = 5;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN06 = 6;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN07 = 7;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN08 = 8;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN09 = 9;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN10 = 10;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN11 = 11;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN12 = 12;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN13 = 13;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN14 = 14;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN15 = 15;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN16 = 16;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN17 = 17;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN18 = 18;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN19 = 19;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN20 = 20;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN21 = 21;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN22 = 22;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN23 = 23;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN24 = 24;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN25 = 25;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN26 = 26;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN27 = 27;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN28 = 28;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN29 = 29;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN30 = 30;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN31 = 31;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN32 = 32;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN33 = 33;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN34 = 34;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN35 = 35;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN36 = 36;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN37 = 37;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN38 = 38;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN39 = 39;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN40 = 40;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN41 = 41;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN42 = 42;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN43 = 43;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN44 = 44;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN45 = 45;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN46 = 46;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN47 = 47;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN48 = 48;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN49 = 49;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN50 = 50;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN51 = 51;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN52 = 52;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN53 = 53;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN54 = 54;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN55 = 55;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN56 = 56;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN57 = 57;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN58 = 58;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN59 = 59;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN60 = 60;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN61 = 61;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_IN62 = 62;
static const uint32_t TP_TCN1_N1_LOCAL_FIR_EXT_LOCAL_XSTOP = 63;
//<< [TP_TCN1_N1_LOCAL_FIR]
// proc/reg00047.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00046.H"
#include "proc/reg00047.H"
#include "proc/reg00048.H"
#include "proc/reg00049.H"
#endif
#endif
