@article{Ko_1998,
 pages         = {299â€“308},
 author        = {Ko, U. and Balsara, P.T. and Nanda, A.K.},
 month         = {Jun},
 journal       = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
 title         = {Energy optimization of multilevel cache architectures for RISC and CISC processors},
 publisher     = {Institute of Electrical and Electronics Engineers (IEEE)},
 number        = {2},
 doi           = {10.1109/92.678891},
 issn          = {1557-9999},
 year          = {1998},
 url           = {http://dx.doi.org/10.1109/92.678891},
 volume        = {6}
}
