<stg><name>pqcrystals_dilithium.19</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %nonce_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nonce)

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
:1  %t = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i1 = phi i5 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362 = icmp eq i5 %i_0_i_i1, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0_i_i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362, label %shake256_init.1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363 = zext i5 %i_0_i_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
shake256_init.1.exit:0  br label %._crit_edge15.i.i23

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i23:0  %i_3_i_i31 = phi i3 [ %add_ln416, %3 ], [ 0, %shake256_init.1.exit ]

]]></Node>
<StgValue><ssdm name="i_3_i_i31"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge15.i.i23:1  %zext_ln416 = zext i3 %i_3_i_i31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i.i23:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i23:3  %icmp_ln416 = icmp eq i3 %i_3_i_i31, -2

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i23:4  %add_ln416 = add i3 %i_3_i_i31, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i.i23:5  br i1 %icmp_ln416, label %shake256_absorb.exit41, label %3

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i_i31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln417 = zext i6 %shl_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln417 = add i8 %zext_ln417, -96

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln417_2 = zext i8 %add_ln417 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln417_2

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
:5  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln31 = add i8 %zext_ln417, -95

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln31 = zext i8 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %seed_addr_1 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="seed_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
:9  %seed_load_1 = load i8* %seed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seed_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %state_s_addr_1 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_s_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
shake256_absorb.exit41:0  br label %meminst.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
:5  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
:9  %seed_load_1 = load i8* %seed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seed_load_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %add_ln31_7 = add i8 %zext_ln417, -94

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
:11  %zext_ln31_7 = zext i8 %add_ln31_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %seed_addr_2 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="seed_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:13  %seed_load_2 = load i8* %seed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="seed_load_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %add_ln31_8 = add i8 %zext_ln417, -93

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
:15  %zext_ln31_8 = zext i8 %add_ln31_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %seed_addr_3 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="seed_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:17  %seed_load_3 = load i8* %seed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seed_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
:13  %seed_load_2 = load i8* %seed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="seed_load_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:17  %seed_load_3 = load i8* %seed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seed_load_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %add_ln31_9 = add i8 %zext_ln417, -92

]]></Node>
<StgValue><ssdm name="add_ln31_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
:19  %zext_ln31_9 = zext i8 %add_ln31_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %seed_addr_4 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="seed_addr_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:21  %seed_load_4 = load i8* %seed_addr_4, align 1

]]></Node>
<StgValue><ssdm name="seed_load_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %add_ln31_10 = add i8 %zext_ln417, -91

]]></Node>
<StgValue><ssdm name="add_ln31_10"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
:23  %zext_ln31_10 = zext i8 %add_ln31_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %seed_addr_5 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="seed_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:25  %seed_load_5 = load i8* %seed_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seed_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
:21  %seed_load_4 = load i8* %seed_addr_4, align 1

]]></Node>
<StgValue><ssdm name="seed_load_4"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:25  %seed_load_5 = load i8* %seed_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seed_load_5"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %add_ln31_11 = add i8 %zext_ln417, -90

]]></Node>
<StgValue><ssdm name="add_ln31_11"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
:27  %zext_ln31_11 = zext i8 %add_ln31_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %seed_addr_6 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_11

]]></Node>
<StgValue><ssdm name="seed_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:29  %seed_load_6 = load i8* %seed_addr_6, align 1

]]></Node>
<StgValue><ssdm name="seed_load_6"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %add_ln31_12 = add i8 %zext_ln417, -89

]]></Node>
<StgValue><ssdm name="add_ln31_12"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
:31  %zext_ln31_12 = zext i8 %add_ln31_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %seed_addr_7 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_12

]]></Node>
<StgValue><ssdm name="seed_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
:33  %seed_load_7 = load i8* %seed_addr_7, align 1

]]></Node>
<StgValue><ssdm name="seed_load_7"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:36  %state_s_load = load i64* %state_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:29  %seed_load_6 = load i8* %seed_addr_6, align 1

]]></Node>
<StgValue><ssdm name="seed_load_6"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
:33  %seed_load_7 = load i8* %seed_addr_7, align 1

]]></Node>
<StgValue><ssdm name="seed_load_7"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:34  %r_7_i = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %seed_load_7, i8 %seed_load_6, i8 %seed_load_5, i8 %seed_load_4, i8 %seed_load_3, i8 %seed_load_2, i8 %seed_load_1, i8 %seed_load)

]]></Node>
<StgValue><ssdm name="r_7_i"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
:36  %state_s_load = load i64* %state_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %xor_ln417 = xor i64 %state_s_load, %r_7_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:38  store i64 %xor_ln417, i64* %state_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %._crit_edge15.i.i23

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst.i.i:0  %phi_ln387 = phi i3 [ 0, %shake256_absorb.exit41 ], [ %add_ln387, %meminst.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln387"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.i.i:1  %add_ln387 = add i3 %phi_ln387, 1

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="3">
<![CDATA[
meminst.i.i:2  %zext_ln387 = zext i3 %phi_ln387 to i64

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i.i:3  %t_addr = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
meminst.i.i:4  store i8 0, i8* %t_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.i.i:5  %icmp_ln387 = icmp eq i3 %phi_ln387, -1

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i.i:7  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i.i:8  br i1 %icmp_ln387, label %._crit_edge15.i.i, label %meminst.i.i

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i.i:0  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i.i:1  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i.i:2  br label %.preheader12.i.i

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12.i.i:0  %i_4_i_i = phi i4 [ %i_41, %4 ], [ 0, %._crit_edge15.i.i ]

]]></Node>
<StgValue><ssdm name="i_4_i_i"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12.i.i:1  %icmp_ln423 = icmp eq i4 %i_4_i_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.i.i:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12.i.i:3  %i_41 = add i4 %i_4_i_i, 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.i.i:4  br i1 %icmp_ln423, label %.preheader.i.i.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln424 = zext i4 %i_4_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_3 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="t_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:2  store i8 0, i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader12.i.i

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i_5_i_i = phi i2 [ %i_42, %5 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_5_i_i"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="2">
<![CDATA[
.preheader.i.i:1  %zext_ln425 = zext i2 %i_5_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i:2  %icmp_ln425 = icmp eq i2 %i_5_i_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i:4  %i_42 = add i2 %i_5_i_i, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:5  br i1 %icmp_ln425, label %shake256_absorb.exit, label %5

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="2">
<![CDATA[
:0  %trunc_ln426 = trunc i2 %i_5_i_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln426"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %nonce_read, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16">
<![CDATA[
:2  %trunc_ln426_1 = trunc i16 %nonce_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln426_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %select_ln426 = select i1 %trunc_ln426, i8 %tmp, i8 %trunc_ln426_1

]]></Node>
<StgValue><ssdm name="select_ln426"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr_19 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="t_addr_19"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:5  store i8 %select_ln426, i8* %t_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:0  %t_addr_11 = getelementptr [8 x i8]* %t, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="t_addr_11"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:1  %t_load = load i8* %t_addr_11, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:2  %t_addr_12 = getelementptr [8 x i8]* %t, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="t_addr_12"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:3  %t_load_8 = load i8* %t_addr_12, align 1

]]></Node>
<StgValue><ssdm name="t_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:1  %t_load = load i8* %t_addr_11, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:3  %t_load_8 = load i8* %t_addr_12, align 1

]]></Node>
<StgValue><ssdm name="t_load_8"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:4  %t_addr_13 = getelementptr [8 x i8]* %t, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="t_addr_13"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:5  %t_load_9 = load i8* %t_addr_13, align 1

]]></Node>
<StgValue><ssdm name="t_load_9"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:6  %t_addr_14 = getelementptr [8 x i8]* %t, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="t_addr_14"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:7  %t_load_10 = load i8* %t_addr_14, align 1

]]></Node>
<StgValue><ssdm name="t_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:5  %t_load_9 = load i8* %t_addr_13, align 1

]]></Node>
<StgValue><ssdm name="t_load_9"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:7  %t_load_10 = load i8* %t_addr_14, align 1

]]></Node>
<StgValue><ssdm name="t_load_10"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:8  %t_addr_15 = getelementptr [8 x i8]* %t, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="t_addr_15"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:9  %t_load_11 = load i8* %t_addr_15, align 1

]]></Node>
<StgValue><ssdm name="t_load_11"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:10  %t_addr_16 = getelementptr [8 x i8]* %t, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="t_addr_16"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:11  %t_load_12 = load i8* %t_addr_16, align 1

]]></Node>
<StgValue><ssdm name="t_load_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:9  %t_load_11 = load i8* %t_addr_15, align 1

]]></Node>
<StgValue><ssdm name="t_load_11"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:11  %t_load_12 = load i8* %t_addr_16, align 1

]]></Node>
<StgValue><ssdm name="t_load_12"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:12  %t_addr_17 = getelementptr [8 x i8]* %t, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="t_addr_17"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:13  %t_load_13 = load i8* %t_addr_17, align 1

]]></Node>
<StgValue><ssdm name="t_load_13"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:14  %t_addr_18 = getelementptr [8 x i8]* %t, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="t_addr_18"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:15  %t_load_14 = load i8* %t_addr_18, align 1

]]></Node>
<StgValue><ssdm name="t_load_14"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:17  %state_s_addr_2 = getelementptr [25 x i64]* %state_s, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_s_addr_2"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:18  %state_s_load_1 = load i64* %state_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:22  %state_s_addr_3 = getelementptr [25 x i64]* %state_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_s_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:23  %state_s_load_2 = load i64* %state_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:13  %t_load_13 = load i8* %t_addr_17, align 1

]]></Node>
<StgValue><ssdm name="t_load_13"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="3">
<![CDATA[
shake256_absorb.exit:15  %t_load_14 = load i8* %t_addr_18, align 1

]]></Node>
<StgValue><ssdm name="t_load_14"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
shake256_absorb.exit:16  %r_7_i2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_14, i8 %t_load_13, i8 %t_load_12, i8 %t_load_11, i8 %t_load_10, i8 %t_load_9, i8 %t_load_8, i8 %t_load)

]]></Node>
<StgValue><ssdm name="r_7_i2"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:18  %state_s_load_1 = load i64* %state_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit:19  %xor_ln450_1 = xor i64 %r_7_i2, 2031616

]]></Node>
<StgValue><ssdm name="xor_ln450_1"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit:20  %xor_ln450 = xor i64 %xor_ln450_1, %state_s_load_1

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:21  store i64 %xor_ln450, i64* %state_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:23  %state_s_load_2 = load i64* %state_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_2"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit:24  %xor_ln451 = xor i64 %state_s_load_2, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:25  store i64 %xor_ln451, i64* %state_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
shake256_absorb.exit:26  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="176" name="state_s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="seed" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="nonce" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nonce"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="180" from="_ssdm_op_Read.ap_auto.i16" to="nonce_read" fromId="179" toId="15">
</dataflow>
<dataflow id="181" from="nonce" to="nonce_read" fromId="178" toId="15">
</dataflow>
<dataflow id="183" from="StgValue_182" to="t" fromId="182" toId="16">
</dataflow>
<dataflow id="185" from="StgValue_184" to="i_0_i_i1" fromId="184" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln362" to="i_0_i_i1" fromId="17" toId="18">
</dataflow>
<dataflow id="187" from="i" to="i_0_i_i1" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln362" to="i_0_i_i1" fromId="26" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="189" from="i_0_i_i1" to="icmp_ln362" fromId="18" toId="19">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln362" fromId="190" toId="19">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="192" toId="20">
</dataflow>
<dataflow id="195" from="StgValue_194" to="empty" fromId="194" toId="20">
</dataflow>
<dataflow id="196" from="StgValue_194" to="empty" fromId="194" toId="20">
</dataflow>
<dataflow id="197" from="StgValue_194" to="empty" fromId="194" toId="20">
</dataflow>
<dataflow id="198" from="i_0_i_i1" to="i" fromId="18" toId="21">
</dataflow>
<dataflow id="200" from="StgValue_199" to="i" fromId="199" toId="21">
</dataflow>
<dataflow id="201" from="icmp_ln362" to="br_ln362" fromId="19" toId="22">
</dataflow>
<dataflow id="202" from="i_0_i_i1" to="zext_ln363" fromId="18" toId="23">
</dataflow>
<dataflow id="203" from="state_s" to="state_s_addr" fromId="176" toId="24">
</dataflow>
<dataflow id="205" from="StgValue_204" to="state_s_addr" fromId="204" toId="24">
</dataflow>
<dataflow id="206" from="zext_ln363" to="state_s_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="207" from="StgValue_204" to="store_ln363" fromId="204" toId="25">
</dataflow>
<dataflow id="208" from="state_s_addr" to="store_ln363" fromId="24" toId="25">
</dataflow>
<dataflow id="209" from="add_ln416" to="i_3_i_i31" fromId="32" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln416" to="i_3_i_i31" fromId="83" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="212" from="StgValue_211" to="i_3_i_i31" fromId="211" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln416" to="i_3_i_i31" fromId="27" toId="28">
</dataflow>
<dataflow id="214" from="i_3_i_i31" to="zext_ln416" fromId="28" toId="29">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopTripCount" to="empty_78" fromId="192" toId="30">
</dataflow>
<dataflow id="217" from="StgValue_216" to="empty_78" fromId="216" toId="30">
</dataflow>
<dataflow id="218" from="StgValue_216" to="empty_78" fromId="216" toId="30">
</dataflow>
<dataflow id="219" from="StgValue_216" to="empty_78" fromId="216" toId="30">
</dataflow>
<dataflow id="220" from="i_3_i_i31" to="icmp_ln416" fromId="28" toId="31">
</dataflow>
<dataflow id="222" from="StgValue_221" to="icmp_ln416" fromId="221" toId="31">
</dataflow>
<dataflow id="223" from="i_3_i_i31" to="add_ln416" fromId="28" toId="32">
</dataflow>
<dataflow id="225" from="StgValue_224" to="add_ln416" fromId="224" toId="32">
</dataflow>
<dataflow id="226" from="icmp_ln416" to="br_ln416" fromId="31" toId="33">
</dataflow>
<dataflow id="228" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="227" toId="34">
</dataflow>
<dataflow id="229" from="i_3_i_i31" to="shl_ln" fromId="28" toId="34">
</dataflow>
<dataflow id="230" from="StgValue_211" to="shl_ln" fromId="211" toId="34">
</dataflow>
<dataflow id="231" from="shl_ln" to="zext_ln417" fromId="34" toId="35">
</dataflow>
<dataflow id="232" from="zext_ln417" to="add_ln417" fromId="35" toId="36">
</dataflow>
<dataflow id="234" from="StgValue_233" to="add_ln417" fromId="233" toId="36">
</dataflow>
<dataflow id="235" from="add_ln417" to="zext_ln417_2" fromId="36" toId="37">
</dataflow>
<dataflow id="236" from="seed" to="seed_addr" fromId="177" toId="38">
</dataflow>
<dataflow id="237" from="StgValue_204" to="seed_addr" fromId="204" toId="38">
</dataflow>
<dataflow id="238" from="zext_ln417_2" to="seed_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="239" from="seed_addr" to="seed_load" fromId="38" toId="39">
</dataflow>
<dataflow id="240" from="zext_ln417" to="add_ln31" fromId="35" toId="40">
</dataflow>
<dataflow id="242" from="StgValue_241" to="add_ln31" fromId="241" toId="40">
</dataflow>
<dataflow id="243" from="add_ln31" to="zext_ln31" fromId="40" toId="41">
</dataflow>
<dataflow id="244" from="seed" to="seed_addr_1" fromId="177" toId="42">
</dataflow>
<dataflow id="245" from="StgValue_204" to="seed_addr_1" fromId="204" toId="42">
</dataflow>
<dataflow id="246" from="zext_ln31" to="seed_addr_1" fromId="41" toId="42">
</dataflow>
<dataflow id="247" from="seed_addr_1" to="seed_load_1" fromId="42" toId="43">
</dataflow>
<dataflow id="248" from="state_s" to="state_s_addr_1" fromId="176" toId="44">
</dataflow>
<dataflow id="249" from="StgValue_204" to="state_s_addr_1" fromId="204" toId="44">
</dataflow>
<dataflow id="250" from="zext_ln416" to="state_s_addr_1" fromId="29" toId="44">
</dataflow>
<dataflow id="251" from="seed_addr" to="seed_load" fromId="38" toId="46">
</dataflow>
<dataflow id="252" from="seed_addr_1" to="seed_load_1" fromId="42" toId="47">
</dataflow>
<dataflow id="253" from="zext_ln417" to="add_ln31_7" fromId="35" toId="48">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln31_7" fromId="254" toId="48">
</dataflow>
<dataflow id="256" from="add_ln31_7" to="zext_ln31_7" fromId="48" toId="49">
</dataflow>
<dataflow id="257" from="seed" to="seed_addr_2" fromId="177" toId="50">
</dataflow>
<dataflow id="258" from="StgValue_204" to="seed_addr_2" fromId="204" toId="50">
</dataflow>
<dataflow id="259" from="zext_ln31_7" to="seed_addr_2" fromId="49" toId="50">
</dataflow>
<dataflow id="260" from="seed_addr_2" to="seed_load_2" fromId="50" toId="51">
</dataflow>
<dataflow id="261" from="zext_ln417" to="add_ln31_8" fromId="35" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_262" to="add_ln31_8" fromId="262" toId="52">
</dataflow>
<dataflow id="264" from="add_ln31_8" to="zext_ln31_8" fromId="52" toId="53">
</dataflow>
<dataflow id="265" from="seed" to="seed_addr_3" fromId="177" toId="54">
</dataflow>
<dataflow id="266" from="StgValue_204" to="seed_addr_3" fromId="204" toId="54">
</dataflow>
<dataflow id="267" from="zext_ln31_8" to="seed_addr_3" fromId="53" toId="54">
</dataflow>
<dataflow id="268" from="seed_addr_3" to="seed_load_3" fromId="54" toId="55">
</dataflow>
<dataflow id="269" from="seed_addr_2" to="seed_load_2" fromId="50" toId="56">
</dataflow>
<dataflow id="270" from="seed_addr_3" to="seed_load_3" fromId="54" toId="57">
</dataflow>
<dataflow id="271" from="zext_ln417" to="add_ln31_9" fromId="35" toId="58">
</dataflow>
<dataflow id="273" from="StgValue_272" to="add_ln31_9" fromId="272" toId="58">
</dataflow>
<dataflow id="274" from="add_ln31_9" to="zext_ln31_9" fromId="58" toId="59">
</dataflow>
<dataflow id="275" from="seed" to="seed_addr_4" fromId="177" toId="60">
</dataflow>
<dataflow id="276" from="StgValue_204" to="seed_addr_4" fromId="204" toId="60">
</dataflow>
<dataflow id="277" from="zext_ln31_9" to="seed_addr_4" fromId="59" toId="60">
</dataflow>
<dataflow id="278" from="seed_addr_4" to="seed_load_4" fromId="60" toId="61">
</dataflow>
<dataflow id="279" from="zext_ln417" to="add_ln31_10" fromId="35" toId="62">
</dataflow>
<dataflow id="281" from="StgValue_280" to="add_ln31_10" fromId="280" toId="62">
</dataflow>
<dataflow id="282" from="add_ln31_10" to="zext_ln31_10" fromId="62" toId="63">
</dataflow>
<dataflow id="283" from="seed" to="seed_addr_5" fromId="177" toId="64">
</dataflow>
<dataflow id="284" from="StgValue_204" to="seed_addr_5" fromId="204" toId="64">
</dataflow>
<dataflow id="285" from="zext_ln31_10" to="seed_addr_5" fromId="63" toId="64">
</dataflow>
<dataflow id="286" from="seed_addr_5" to="seed_load_5" fromId="64" toId="65">
</dataflow>
<dataflow id="287" from="seed_addr_4" to="seed_load_4" fromId="60" toId="66">
</dataflow>
<dataflow id="288" from="seed_addr_5" to="seed_load_5" fromId="64" toId="67">
</dataflow>
<dataflow id="289" from="zext_ln417" to="add_ln31_11" fromId="35" toId="68">
</dataflow>
<dataflow id="291" from="StgValue_290" to="add_ln31_11" fromId="290" toId="68">
</dataflow>
<dataflow id="292" from="add_ln31_11" to="zext_ln31_11" fromId="68" toId="69">
</dataflow>
<dataflow id="293" from="seed" to="seed_addr_6" fromId="177" toId="70">
</dataflow>
<dataflow id="294" from="StgValue_204" to="seed_addr_6" fromId="204" toId="70">
</dataflow>
<dataflow id="295" from="zext_ln31_11" to="seed_addr_6" fromId="69" toId="70">
</dataflow>
<dataflow id="296" from="seed_addr_6" to="seed_load_6" fromId="70" toId="71">
</dataflow>
<dataflow id="297" from="zext_ln417" to="add_ln31_12" fromId="35" toId="72">
</dataflow>
<dataflow id="299" from="StgValue_298" to="add_ln31_12" fromId="298" toId="72">
</dataflow>
<dataflow id="300" from="add_ln31_12" to="zext_ln31_12" fromId="72" toId="73">
</dataflow>
<dataflow id="301" from="seed" to="seed_addr_7" fromId="177" toId="74">
</dataflow>
<dataflow id="302" from="StgValue_204" to="seed_addr_7" fromId="204" toId="74">
</dataflow>
<dataflow id="303" from="zext_ln31_12" to="seed_addr_7" fromId="73" toId="74">
</dataflow>
<dataflow id="304" from="seed_addr_7" to="seed_load_7" fromId="74" toId="75">
</dataflow>
<dataflow id="305" from="state_s_addr_1" to="state_s_load" fromId="44" toId="76">
</dataflow>
<dataflow id="306" from="seed_addr_6" to="seed_load_6" fromId="70" toId="77">
</dataflow>
<dataflow id="307" from="seed_addr_7" to="seed_load_7" fromId="74" toId="78">
</dataflow>
<dataflow id="309" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="r_7_i" fromId="308" toId="79">
</dataflow>
<dataflow id="310" from="seed_load_7" to="r_7_i" fromId="78" toId="79">
</dataflow>
<dataflow id="311" from="seed_load_6" to="r_7_i" fromId="77" toId="79">
</dataflow>
<dataflow id="312" from="seed_load_5" to="r_7_i" fromId="67" toId="79">
</dataflow>
<dataflow id="313" from="seed_load_4" to="r_7_i" fromId="66" toId="79">
</dataflow>
<dataflow id="314" from="seed_load_3" to="r_7_i" fromId="57" toId="79">
</dataflow>
<dataflow id="315" from="seed_load_2" to="r_7_i" fromId="56" toId="79">
</dataflow>
<dataflow id="316" from="seed_load_1" to="r_7_i" fromId="47" toId="79">
</dataflow>
<dataflow id="317" from="seed_load" to="r_7_i" fromId="46" toId="79">
</dataflow>
<dataflow id="318" from="state_s_addr_1" to="state_s_load" fromId="44" toId="80">
</dataflow>
<dataflow id="319" from="state_s_load" to="xor_ln417" fromId="80" toId="81">
</dataflow>
<dataflow id="320" from="r_7_i" to="xor_ln417" fromId="79" toId="81">
</dataflow>
<dataflow id="321" from="xor_ln417" to="store_ln417" fromId="81" toId="82">
</dataflow>
<dataflow id="322" from="state_s_addr_1" to="store_ln417" fromId="44" toId="82">
</dataflow>
<dataflow id="323" from="StgValue_211" to="phi_ln387" fromId="211" toId="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="324" from="br_ln0" to="phi_ln387" fromId="45" toId="84">
</dataflow>
<dataflow id="325" from="add_ln387" to="phi_ln387" fromId="85" toId="84">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="br_ln387" to="phi_ln387" fromId="92" toId="84">
<BackEdge/>
</dataflow>
<dataflow id="327" from="phi_ln387" to="add_ln387" fromId="84" toId="85">
</dataflow>
<dataflow id="328" from="StgValue_224" to="add_ln387" fromId="224" toId="85">
</dataflow>
<dataflow id="329" from="phi_ln387" to="zext_ln387" fromId="84" toId="86">
</dataflow>
<dataflow id="330" from="t" to="t_addr" fromId="16" toId="87">
</dataflow>
<dataflow id="331" from="StgValue_204" to="t_addr" fromId="204" toId="87">
</dataflow>
<dataflow id="332" from="zext_ln387" to="t_addr" fromId="86" toId="87">
</dataflow>
<dataflow id="334" from="StgValue_333" to="store_ln387" fromId="333" toId="88">
</dataflow>
<dataflow id="335" from="t_addr" to="store_ln387" fromId="87" toId="88">
</dataflow>
<dataflow id="336" from="phi_ln387" to="icmp_ln387" fromId="84" toId="89">
</dataflow>
<dataflow id="338" from="StgValue_337" to="icmp_ln387" fromId="337" toId="89">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="339" toId="90">
</dataflow>
<dataflow id="342" from="memset_t_str" to="specloopname_ln0" fromId="341" toId="90">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecLoopTripCount" to="empty_79" fromId="192" toId="91">
</dataflow>
<dataflow id="345" from="StgValue_344" to="empty_79" fromId="344" toId="91">
</dataflow>
<dataflow id="346" from="StgValue_344" to="empty_79" fromId="344" toId="91">
</dataflow>
<dataflow id="347" from="StgValue_344" to="empty_79" fromId="344" toId="91">
</dataflow>
<dataflow id="348" from="icmp_ln387" to="br_ln387" fromId="89" toId="92">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecLoopTripCount" to="empty_80" fromId="192" toId="93">
</dataflow>
<dataflow id="350" from="StgValue_204" to="empty_80" fromId="204" toId="93">
</dataflow>
<dataflow id="351" from="StgValue_204" to="empty_80" fromId="204" toId="93">
</dataflow>
<dataflow id="352" from="StgValue_204" to="empty_80" fromId="204" toId="93">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecLoopTripCount" to="empty_81" fromId="192" toId="94">
</dataflow>
<dataflow id="354" from="StgValue_204" to="empty_81" fromId="204" toId="94">
</dataflow>
<dataflow id="356" from="StgValue_355" to="empty_81" fromId="355" toId="94">
</dataflow>
<dataflow id="357" from="StgValue_204" to="empty_81" fromId="204" toId="94">
</dataflow>
<dataflow id="358" from="i_41" to="i_4_i_i" fromId="99" toId="96">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="359" from="br_ln423" to="i_4_i_i" fromId="104" toId="96">
<BackEdge/>
</dataflow>
<dataflow id="361" from="StgValue_360" to="i_4_i_i" fromId="360" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="362" from="br_ln423" to="i_4_i_i" fromId="95" toId="96">
</dataflow>
<dataflow id="363" from="i_4_i_i" to="icmp_ln423" fromId="96" toId="97">
</dataflow>
<dataflow id="365" from="StgValue_364" to="icmp_ln423" fromId="364" toId="97">
</dataflow>
<dataflow id="366" from="_ssdm_op_SpecLoopTripCount" to="empty_82" fromId="192" toId="98">
</dataflow>
<dataflow id="367" from="StgValue_344" to="empty_82" fromId="344" toId="98">
</dataflow>
<dataflow id="368" from="StgValue_344" to="empty_82" fromId="344" toId="98">
</dataflow>
<dataflow id="369" from="StgValue_344" to="empty_82" fromId="344" toId="98">
</dataflow>
<dataflow id="370" from="i_4_i_i" to="i_41" fromId="96" toId="99">
</dataflow>
<dataflow id="372" from="StgValue_371" to="i_41" fromId="371" toId="99">
</dataflow>
<dataflow id="373" from="icmp_ln423" to="br_ln423" fromId="97" toId="100">
</dataflow>
<dataflow id="374" from="i_4_i_i" to="zext_ln424" fromId="96" toId="101">
</dataflow>
<dataflow id="375" from="t" to="t_addr_3" fromId="16" toId="102">
</dataflow>
<dataflow id="376" from="StgValue_204" to="t_addr_3" fromId="204" toId="102">
</dataflow>
<dataflow id="377" from="zext_ln424" to="t_addr_3" fromId="101" toId="102">
</dataflow>
<dataflow id="378" from="StgValue_333" to="store_ln424" fromId="333" toId="103">
</dataflow>
<dataflow id="379" from="t_addr_3" to="store_ln424" fromId="102" toId="103">
</dataflow>
<dataflow id="380" from="i_42" to="i_5_i_i" fromId="110" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln425" to="i_5_i_i" fromId="118" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="383" from="StgValue_382" to="i_5_i_i" fromId="382" toId="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="384" from="br_ln425" to="i_5_i_i" fromId="105" toId="106">
</dataflow>
<dataflow id="385" from="i_5_i_i" to="zext_ln425" fromId="106" toId="107">
</dataflow>
<dataflow id="386" from="i_5_i_i" to="icmp_ln425" fromId="106" toId="108">
</dataflow>
<dataflow id="388" from="StgValue_387" to="icmp_ln425" fromId="387" toId="108">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopTripCount" to="empty_83" fromId="192" toId="109">
</dataflow>
<dataflow id="391" from="StgValue_390" to="empty_83" fromId="390" toId="109">
</dataflow>
<dataflow id="392" from="StgValue_390" to="empty_83" fromId="390" toId="109">
</dataflow>
<dataflow id="393" from="StgValue_390" to="empty_83" fromId="390" toId="109">
</dataflow>
<dataflow id="394" from="i_5_i_i" to="i_42" fromId="106" toId="110">
</dataflow>
<dataflow id="396" from="StgValue_395" to="i_42" fromId="395" toId="110">
</dataflow>
<dataflow id="397" from="icmp_ln425" to="br_ln425" fromId="108" toId="111">
</dataflow>
<dataflow id="398" from="i_5_i_i" to="trunc_ln426" fromId="106" toId="112">
</dataflow>
<dataflow id="400" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="tmp" fromId="399" toId="113">
</dataflow>
<dataflow id="401" from="nonce_read" to="tmp" fromId="15" toId="113">
</dataflow>
<dataflow id="403" from="StgValue_402" to="tmp" fromId="402" toId="113">
</dataflow>
<dataflow id="405" from="StgValue_404" to="tmp" fromId="404" toId="113">
</dataflow>
<dataflow id="406" from="nonce_read" to="trunc_ln426_1" fromId="15" toId="114">
</dataflow>
<dataflow id="407" from="trunc_ln426" to="select_ln426" fromId="112" toId="115">
</dataflow>
<dataflow id="408" from="tmp" to="select_ln426" fromId="113" toId="115">
</dataflow>
<dataflow id="409" from="trunc_ln426_1" to="select_ln426" fromId="114" toId="115">
</dataflow>
<dataflow id="410" from="t" to="t_addr_19" fromId="16" toId="116">
</dataflow>
<dataflow id="411" from="StgValue_204" to="t_addr_19" fromId="204" toId="116">
</dataflow>
<dataflow id="412" from="zext_ln425" to="t_addr_19" fromId="107" toId="116">
</dataflow>
<dataflow id="413" from="select_ln426" to="store_ln426" fromId="115" toId="117">
</dataflow>
<dataflow id="414" from="t_addr_19" to="store_ln426" fromId="116" toId="117">
</dataflow>
<dataflow id="415" from="t" to="t_addr_11" fromId="16" toId="119">
</dataflow>
<dataflow id="416" from="StgValue_204" to="t_addr_11" fromId="204" toId="119">
</dataflow>
<dataflow id="417" from="StgValue_204" to="t_addr_11" fromId="204" toId="119">
</dataflow>
<dataflow id="418" from="t_addr_11" to="t_load" fromId="119" toId="120">
</dataflow>
<dataflow id="419" from="t" to="t_addr_12" fromId="16" toId="121">
</dataflow>
<dataflow id="420" from="StgValue_204" to="t_addr_12" fromId="204" toId="121">
</dataflow>
<dataflow id="421" from="StgValue_182" to="t_addr_12" fromId="182" toId="121">
</dataflow>
<dataflow id="422" from="t_addr_12" to="t_load_8" fromId="121" toId="122">
</dataflow>
<dataflow id="423" from="t_addr_11" to="t_load" fromId="119" toId="123">
</dataflow>
<dataflow id="424" from="t_addr_12" to="t_load_8" fromId="121" toId="124">
</dataflow>
<dataflow id="425" from="t" to="t_addr_13" fromId="16" toId="125">
</dataflow>
<dataflow id="426" from="StgValue_204" to="t_addr_13" fromId="204" toId="125">
</dataflow>
<dataflow id="427" from="StgValue_390" to="t_addr_13" fromId="390" toId="125">
</dataflow>
<dataflow id="428" from="t_addr_13" to="t_load_9" fromId="125" toId="126">
</dataflow>
<dataflow id="429" from="t" to="t_addr_14" fromId="16" toId="127">
</dataflow>
<dataflow id="430" from="StgValue_204" to="t_addr_14" fromId="204" toId="127">
</dataflow>
<dataflow id="432" from="StgValue_431" to="t_addr_14" fromId="431" toId="127">
</dataflow>
<dataflow id="433" from="t_addr_14" to="t_load_10" fromId="127" toId="128">
</dataflow>
<dataflow id="434" from="t_addr_13" to="t_load_9" fromId="125" toId="129">
</dataflow>
<dataflow id="435" from="t_addr_14" to="t_load_10" fromId="127" toId="130">
</dataflow>
<dataflow id="436" from="t" to="t_addr_15" fromId="16" toId="131">
</dataflow>
<dataflow id="437" from="StgValue_204" to="t_addr_15" fromId="204" toId="131">
</dataflow>
<dataflow id="439" from="StgValue_438" to="t_addr_15" fromId="438" toId="131">
</dataflow>
<dataflow id="440" from="t_addr_15" to="t_load_11" fromId="131" toId="132">
</dataflow>
<dataflow id="441" from="t" to="t_addr_16" fromId="16" toId="133">
</dataflow>
<dataflow id="442" from="StgValue_204" to="t_addr_16" fromId="204" toId="133">
</dataflow>
<dataflow id="444" from="StgValue_443" to="t_addr_16" fromId="443" toId="133">
</dataflow>
<dataflow id="445" from="t_addr_16" to="t_load_12" fromId="133" toId="134">
</dataflow>
<dataflow id="446" from="t_addr_15" to="t_load_11" fromId="131" toId="135">
</dataflow>
<dataflow id="447" from="t_addr_16" to="t_load_12" fromId="133" toId="136">
</dataflow>
<dataflow id="448" from="t" to="t_addr_17" fromId="16" toId="137">
</dataflow>
<dataflow id="449" from="StgValue_204" to="t_addr_17" fromId="204" toId="137">
</dataflow>
<dataflow id="450" from="StgValue_216" to="t_addr_17" fromId="216" toId="137">
</dataflow>
<dataflow id="451" from="t_addr_17" to="t_load_13" fromId="137" toId="138">
</dataflow>
<dataflow id="452" from="t" to="t_addr_18" fromId="16" toId="139">
</dataflow>
<dataflow id="453" from="StgValue_204" to="t_addr_18" fromId="204" toId="139">
</dataflow>
<dataflow id="455" from="StgValue_454" to="t_addr_18" fromId="454" toId="139">
</dataflow>
<dataflow id="456" from="t_addr_18" to="t_load_14" fromId="139" toId="140">
</dataflow>
<dataflow id="457" from="state_s" to="state_s_addr_2" fromId="176" toId="141">
</dataflow>
<dataflow id="458" from="StgValue_204" to="state_s_addr_2" fromId="204" toId="141">
</dataflow>
<dataflow id="459" from="StgValue_216" to="state_s_addr_2" fromId="216" toId="141">
</dataflow>
<dataflow id="460" from="state_s_addr_2" to="state_s_load_1" fromId="141" toId="142">
</dataflow>
<dataflow id="461" from="state_s" to="state_s_addr_3" fromId="176" toId="143">
</dataflow>
<dataflow id="462" from="StgValue_204" to="state_s_addr_3" fromId="204" toId="143">
</dataflow>
<dataflow id="463" from="StgValue_355" to="state_s_addr_3" fromId="355" toId="143">
</dataflow>
<dataflow id="464" from="state_s_addr_3" to="state_s_load_2" fromId="143" toId="144">
</dataflow>
<dataflow id="465" from="t_addr_17" to="t_load_13" fromId="137" toId="145">
</dataflow>
<dataflow id="466" from="t_addr_18" to="t_load_14" fromId="139" toId="146">
</dataflow>
<dataflow id="467" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="r_7_i2" fromId="308" toId="147">
</dataflow>
<dataflow id="468" from="t_load_14" to="r_7_i2" fromId="146" toId="147">
</dataflow>
<dataflow id="469" from="t_load_13" to="r_7_i2" fromId="145" toId="147">
</dataflow>
<dataflow id="470" from="t_load_12" to="r_7_i2" fromId="136" toId="147">
</dataflow>
<dataflow id="471" from="t_load_11" to="r_7_i2" fromId="135" toId="147">
</dataflow>
<dataflow id="472" from="t_load_10" to="r_7_i2" fromId="130" toId="147">
</dataflow>
<dataflow id="473" from="t_load_9" to="r_7_i2" fromId="129" toId="147">
</dataflow>
<dataflow id="474" from="t_load_8" to="r_7_i2" fromId="124" toId="147">
</dataflow>
<dataflow id="475" from="t_load" to="r_7_i2" fromId="123" toId="147">
</dataflow>
<dataflow id="476" from="state_s_addr_2" to="state_s_load_1" fromId="141" toId="148">
</dataflow>
<dataflow id="477" from="r_7_i2" to="xor_ln450_1" fromId="147" toId="149">
</dataflow>
<dataflow id="479" from="StgValue_478" to="xor_ln450_1" fromId="478" toId="149">
</dataflow>
<dataflow id="480" from="xor_ln450_1" to="xor_ln450" fromId="149" toId="150">
</dataflow>
<dataflow id="481" from="state_s_load_1" to="xor_ln450" fromId="148" toId="150">
</dataflow>
<dataflow id="482" from="xor_ln450" to="store_ln450" fromId="150" toId="151">
</dataflow>
<dataflow id="483" from="state_s_addr_2" to="store_ln450" fromId="141" toId="151">
</dataflow>
<dataflow id="484" from="state_s_addr_3" to="state_s_load_2" fromId="143" toId="152">
</dataflow>
<dataflow id="485" from="state_s_load_2" to="xor_ln451" fromId="152" toId="153">
</dataflow>
<dataflow id="487" from="StgValue_486" to="xor_ln451" fromId="486" toId="153">
</dataflow>
<dataflow id="488" from="xor_ln451" to="store_ln451" fromId="153" toId="154">
</dataflow>
<dataflow id="489" from="state_s_addr_3" to="store_ln451" fromId="143" toId="154">
</dataflow>
<dataflow id="490" from="icmp_ln362" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="491" from="icmp_ln416" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="492" from="icmp_ln387" to="StgValue_8" fromId="89" toId="8">
</dataflow>
<dataflow id="493" from="icmp_ln423" to="StgValue_9" fromId="97" toId="9">
</dataflow>
<dataflow id="494" from="icmp_ln425" to="StgValue_10" fromId="108" toId="10">
</dataflow>
</dataflows>


</stg>
