// dnn_accel_system_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 19.1 670

`timescale 1 ps / 1 ps
module dnn_accel_system_mm_interconnect_0 (
		input  wire        pll_0_outclk0_clk,                                            //                                          pll_0_outclk0.clk
		input  wire        vga_avalon_0_reset_reset_bridge_in_reset_reset,               //               vga_avalon_0_reset_reset_bridge_in_reset.reset
		input  wire        word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset, // word_copy_interface_1_reset_sink_reset_bridge_in_reset.reset
		input  wire [27:0] dnn_accel_system_data_master_address,                         //                           dnn_accel_system_data_master.address
		output wire        dnn_accel_system_data_master_waitrequest,                     //                                                       .waitrequest
		input  wire [3:0]  dnn_accel_system_data_master_byteenable,                      //                                                       .byteenable
		input  wire        dnn_accel_system_data_master_read,                            //                                                       .read
		output wire [31:0] dnn_accel_system_data_master_readdata,                        //                                                       .readdata
		input  wire        dnn_accel_system_data_master_write,                           //                                                       .write
		input  wire [31:0] dnn_accel_system_data_master_writedata,                       //                                                       .writedata
		input  wire        dnn_accel_system_data_master_debugaccess,                     //                                                       .debugaccess
		input  wire [16:0] dnn_accel_system_instruction_master_address,                  //                    dnn_accel_system_instruction_master.address
		output wire        dnn_accel_system_instruction_master_waitrequest,              //                                                       .waitrequest
		input  wire        dnn_accel_system_instruction_master_read,                     //                                                       .read
		output wire [31:0] dnn_accel_system_instruction_master_readdata,                 //                                                       .readdata
		input  wire [31:0] dotopt_accelerator_0_avalon_master_address,                   //                     dotopt_accelerator_0_avalon_master.address
		output wire        dotopt_accelerator_0_avalon_master_waitrequest,               //                                                       .waitrequest
		input  wire        dotopt_accelerator_0_avalon_master_read,                      //                                                       .read
		output wire [31:0] dotopt_accelerator_0_avalon_master_readdata,                  //                                                       .readdata
		output wire        dotopt_accelerator_0_avalon_master_readdatavalid,             //                                                       .readdatavalid
		input  wire        dotopt_accelerator_0_avalon_master_write,                     //                                                       .write
		input  wire [31:0] dotopt_accelerator_0_avalon_master_writedata,                 //                                                       .writedata
		input  wire [31:0] dotopt_accelerator_0_avalon_master_1_address,                 //                   dotopt_accelerator_0_avalon_master_1.address
		output wire        dotopt_accelerator_0_avalon_master_1_waitrequest,             //                                                       .waitrequest
		input  wire        dotopt_accelerator_0_avalon_master_1_read,                    //                                                       .read
		output wire [31:0] dotopt_accelerator_0_avalon_master_1_readdata,                //                                                       .readdata
		output wire        dotopt_accelerator_0_avalon_master_1_readdatavalid,           //                                                       .readdatavalid
		input  wire        dotopt_accelerator_0_avalon_master_1_write,                   //                                                       .write
		input  wire [31:0] dotopt_accelerator_0_avalon_master_1_writedata,               //                                                       .writedata
		input  wire [31:0] word_copy_interface_1_avalon_master_address,                  //                    word_copy_interface_1_avalon_master.address
		output wire        word_copy_interface_1_avalon_master_waitrequest,              //                                                       .waitrequest
		input  wire        word_copy_interface_1_avalon_master_read,                     //                                                       .read
		output wire [31:0] word_copy_interface_1_avalon_master_readdata,                 //                                                       .readdata
		output wire        word_copy_interface_1_avalon_master_readdatavalid,            //                                                       .readdatavalid
		input  wire        word_copy_interface_1_avalon_master_write,                    //                                                       .write
		input  wire [31:0] word_copy_interface_1_avalon_master_writedata,                //                                                       .writedata
		output wire [9:0]  bank0_s1_address,                                             //                                               bank0_s1.address
		output wire        bank0_s1_write,                                               //                                                       .write
		input  wire [31:0] bank0_s1_readdata,                                            //                                                       .readdata
		output wire [31:0] bank0_s1_writedata,                                           //                                                       .writedata
		output wire [3:0]  bank0_s1_byteenable,                                          //                                                       .byteenable
		output wire        bank0_s1_chipselect,                                          //                                                       .chipselect
		output wire        bank0_s1_clken,                                               //                                                       .clken
		output wire [9:0]  bank1_s1_address,                                             //                                               bank1_s1.address
		output wire        bank1_s1_write,                                               //                                                       .write
		input  wire [31:0] bank1_s1_readdata,                                            //                                                       .readdata
		output wire [31:0] bank1_s1_writedata,                                           //                                                       .writedata
		output wire [3:0]  bank1_s1_byteenable,                                          //                                                       .byteenable
		output wire        bank1_s1_chipselect,                                          //                                                       .chipselect
		output wire        bank1_s1_clken,                                               //                                                       .clken
		output wire [8:0]  dnn_accel_system_debug_mem_slave_address,                     //                       dnn_accel_system_debug_mem_slave.address
		output wire        dnn_accel_system_debug_mem_slave_write,                       //                                                       .write
		output wire        dnn_accel_system_debug_mem_slave_read,                        //                                                       .read
		input  wire [31:0] dnn_accel_system_debug_mem_slave_readdata,                    //                                                       .readdata
		output wire [31:0] dnn_accel_system_debug_mem_slave_writedata,                   //                                                       .writedata
		output wire [3:0]  dnn_accel_system_debug_mem_slave_byteenable,                  //                                                       .byteenable
		input  wire        dnn_accel_system_debug_mem_slave_waitrequest,                 //                                                       .waitrequest
		output wire        dnn_accel_system_debug_mem_slave_debugaccess,                 //                                                       .debugaccess
		output wire [3:0]  dotopt_accelerator_0_slave_address,                           //                             dotopt_accelerator_0_slave.address
		output wire        dotopt_accelerator_0_slave_write,                             //                                                       .write
		output wire        dotopt_accelerator_0_slave_read,                              //                                                       .read
		input  wire [31:0] dotopt_accelerator_0_slave_readdata,                          //                                                       .readdata
		output wire [31:0] dotopt_accelerator_0_slave_writedata,                         //                                                       .writedata
		input  wire        dotopt_accelerator_0_slave_waitrequest,                       //                                                       .waitrequest
		output wire [0:0]  jtag_uart_0_avalon_jtag_slave_address,                        //                          jtag_uart_0_avalon_jtag_slave.address
		output wire        jtag_uart_0_avalon_jtag_slave_write,                          //                                                       .write
		output wire        jtag_uart_0_avalon_jtag_slave_read,                           //                                                       .read
		input  wire [31:0] jtag_uart_0_avalon_jtag_slave_readdata,                       //                                                       .readdata
		output wire [31:0] jtag_uart_0_avalon_jtag_slave_writedata,                      //                                                       .writedata
		input  wire        jtag_uart_0_avalon_jtag_slave_waitrequest,                    //                                                       .waitrequest
		output wire        jtag_uart_0_avalon_jtag_slave_chipselect,                     //                                                       .chipselect
		output wire [12:0] onchip_memory2_0_s1_address,                                  //                                    onchip_memory2_0_s1.address
		output wire        onchip_memory2_0_s1_write,                                    //                                                       .write
		input  wire [31:0] onchip_memory2_0_s1_readdata,                                 //                                                       .readdata
		output wire [31:0] onchip_memory2_0_s1_writedata,                                //                                                       .writedata
		output wire [3:0]  onchip_memory2_0_s1_byteenable,                               //                                                       .byteenable
		output wire        onchip_memory2_0_s1_chipselect,                               //                                                       .chipselect
		output wire        onchip_memory2_0_s1_clken,                                    //                                                       .clken
		output wire [1:0]  pio_0_s1_address,                                             //                                               pio_0_s1.address
		output wire        pio_0_s1_write,                                               //                                                       .write
		input  wire [31:0] pio_0_s1_readdata,                                            //                                                       .readdata
		output wire [31:0] pio_0_s1_writedata,                                           //                                                       .writedata
		output wire        pio_0_s1_chipselect,                                          //                                                       .chipselect
		output wire [24:0] sdram_controller_s1_address,                                  //                                    sdram_controller_s1.address
		output wire        sdram_controller_s1_write,                                    //                                                       .write
		output wire        sdram_controller_s1_read,                                     //                                                       .read
		input  wire [15:0] sdram_controller_s1_readdata,                                 //                                                       .readdata
		output wire [15:0] sdram_controller_s1_writedata,                                //                                                       .writedata
		output wire [1:0]  sdram_controller_s1_byteenable,                               //                                                       .byteenable
		input  wire        sdram_controller_s1_readdatavalid,                            //                                                       .readdatavalid
		input  wire        sdram_controller_s1_waitrequest,                              //                                                       .waitrequest
		output wire        sdram_controller_s1_chipselect,                               //                                                       .chipselect
		output wire [3:0]  vga_avalon_0_avalon_slave_0_address,                          //                            vga_avalon_0_avalon_slave_0.address
		output wire        vga_avalon_0_avalon_slave_0_write,                            //                                                       .write
		output wire        vga_avalon_0_avalon_slave_0_read,                             //                                                       .read
		input  wire [31:0] vga_avalon_0_avalon_slave_0_readdata,                         //                                                       .readdata
		output wire [31:0] vga_avalon_0_avalon_slave_0_writedata,                        //                                                       .writedata
		output wire [3:0]  word_copy_interface_1_slave_address,                          //                            word_copy_interface_1_slave.address
		output wire        word_copy_interface_1_slave_write,                            //                                                       .write
		output wire        word_copy_interface_1_slave_read,                             //                                                       .read
		input  wire [31:0] word_copy_interface_1_slave_readdata,                         //                                                       .readdata
		output wire [31:0] word_copy_interface_1_slave_writedata,                        //                                                       .writedata
		input  wire        word_copy_interface_1_slave_waitrequest                       //                                                       .waitrequest
	);

	wire          word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_waitrequest;    // word_copy_interface_1_avalon_master_agent:av_waitrequest -> word_copy_interface_1_avalon_master_translator:uav_waitrequest
	wire   [31:0] word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_readdata;       // word_copy_interface_1_avalon_master_agent:av_readdata -> word_copy_interface_1_avalon_master_translator:uav_readdata
	wire          word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_debugaccess;    // word_copy_interface_1_avalon_master_translator:uav_debugaccess -> word_copy_interface_1_avalon_master_agent:av_debugaccess
	wire   [31:0] word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_address;        // word_copy_interface_1_avalon_master_translator:uav_address -> word_copy_interface_1_avalon_master_agent:av_address
	wire          word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_read;           // word_copy_interface_1_avalon_master_translator:uav_read -> word_copy_interface_1_avalon_master_agent:av_read
	wire    [3:0] word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_byteenable;     // word_copy_interface_1_avalon_master_translator:uav_byteenable -> word_copy_interface_1_avalon_master_agent:av_byteenable
	wire          word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_readdatavalid;  // word_copy_interface_1_avalon_master_agent:av_readdatavalid -> word_copy_interface_1_avalon_master_translator:uav_readdatavalid
	wire          word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_lock;           // word_copy_interface_1_avalon_master_translator:uav_lock -> word_copy_interface_1_avalon_master_agent:av_lock
	wire          word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_write;          // word_copy_interface_1_avalon_master_translator:uav_write -> word_copy_interface_1_avalon_master_agent:av_write
	wire   [31:0] word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_writedata;      // word_copy_interface_1_avalon_master_translator:uav_writedata -> word_copy_interface_1_avalon_master_agent:av_writedata
	wire    [2:0] word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_burstcount;     // word_copy_interface_1_avalon_master_translator:uav_burstcount -> word_copy_interface_1_avalon_master_agent:av_burstcount
	wire          dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_waitrequest;     // dotopt_accelerator_0_avalon_master_agent:av_waitrequest -> dotopt_accelerator_0_avalon_master_translator:uav_waitrequest
	wire   [31:0] dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_readdata;        // dotopt_accelerator_0_avalon_master_agent:av_readdata -> dotopt_accelerator_0_avalon_master_translator:uav_readdata
	wire          dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_debugaccess;     // dotopt_accelerator_0_avalon_master_translator:uav_debugaccess -> dotopt_accelerator_0_avalon_master_agent:av_debugaccess
	wire   [31:0] dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_address;         // dotopt_accelerator_0_avalon_master_translator:uav_address -> dotopt_accelerator_0_avalon_master_agent:av_address
	wire          dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_read;            // dotopt_accelerator_0_avalon_master_translator:uav_read -> dotopt_accelerator_0_avalon_master_agent:av_read
	wire    [3:0] dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_byteenable;      // dotopt_accelerator_0_avalon_master_translator:uav_byteenable -> dotopt_accelerator_0_avalon_master_agent:av_byteenable
	wire          dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_readdatavalid;   // dotopt_accelerator_0_avalon_master_agent:av_readdatavalid -> dotopt_accelerator_0_avalon_master_translator:uav_readdatavalid
	wire          dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_lock;            // dotopt_accelerator_0_avalon_master_translator:uav_lock -> dotopt_accelerator_0_avalon_master_agent:av_lock
	wire          dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_write;           // dotopt_accelerator_0_avalon_master_translator:uav_write -> dotopt_accelerator_0_avalon_master_agent:av_write
	wire   [31:0] dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_writedata;       // dotopt_accelerator_0_avalon_master_translator:uav_writedata -> dotopt_accelerator_0_avalon_master_agent:av_writedata
	wire    [2:0] dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_burstcount;      // dotopt_accelerator_0_avalon_master_translator:uav_burstcount -> dotopt_accelerator_0_avalon_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                                   // rsp_mux_001:src_valid -> dotopt_accelerator_0_avalon_master_agent:rp_valid
	wire  [109:0] rsp_mux_001_src_data;                                                                    // rsp_mux_001:src_data -> dotopt_accelerator_0_avalon_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                                   // dotopt_accelerator_0_avalon_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [9:0] rsp_mux_001_src_channel;                                                                 // rsp_mux_001:src_channel -> dotopt_accelerator_0_avalon_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                           // rsp_mux_001:src_startofpacket -> dotopt_accelerator_0_avalon_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                             // rsp_mux_001:src_endofpacket -> dotopt_accelerator_0_avalon_master_agent:rp_endofpacket
	wire          dnn_accel_system_data_master_translator_avalon_universal_master_0_waitrequest;           // dnn_accel_system_data_master_agent:av_waitrequest -> dnn_accel_system_data_master_translator:uav_waitrequest
	wire   [31:0] dnn_accel_system_data_master_translator_avalon_universal_master_0_readdata;              // dnn_accel_system_data_master_agent:av_readdata -> dnn_accel_system_data_master_translator:uav_readdata
	wire          dnn_accel_system_data_master_translator_avalon_universal_master_0_debugaccess;           // dnn_accel_system_data_master_translator:uav_debugaccess -> dnn_accel_system_data_master_agent:av_debugaccess
	wire   [31:0] dnn_accel_system_data_master_translator_avalon_universal_master_0_address;               // dnn_accel_system_data_master_translator:uav_address -> dnn_accel_system_data_master_agent:av_address
	wire          dnn_accel_system_data_master_translator_avalon_universal_master_0_read;                  // dnn_accel_system_data_master_translator:uav_read -> dnn_accel_system_data_master_agent:av_read
	wire    [3:0] dnn_accel_system_data_master_translator_avalon_universal_master_0_byteenable;            // dnn_accel_system_data_master_translator:uav_byteenable -> dnn_accel_system_data_master_agent:av_byteenable
	wire          dnn_accel_system_data_master_translator_avalon_universal_master_0_readdatavalid;         // dnn_accel_system_data_master_agent:av_readdatavalid -> dnn_accel_system_data_master_translator:uav_readdatavalid
	wire          dnn_accel_system_data_master_translator_avalon_universal_master_0_lock;                  // dnn_accel_system_data_master_translator:uav_lock -> dnn_accel_system_data_master_agent:av_lock
	wire          dnn_accel_system_data_master_translator_avalon_universal_master_0_write;                 // dnn_accel_system_data_master_translator:uav_write -> dnn_accel_system_data_master_agent:av_write
	wire   [31:0] dnn_accel_system_data_master_translator_avalon_universal_master_0_writedata;             // dnn_accel_system_data_master_translator:uav_writedata -> dnn_accel_system_data_master_agent:av_writedata
	wire    [2:0] dnn_accel_system_data_master_translator_avalon_universal_master_0_burstcount;            // dnn_accel_system_data_master_translator:uav_burstcount -> dnn_accel_system_data_master_agent:av_burstcount
	wire          rsp_mux_002_src_valid;                                                                   // rsp_mux_002:src_valid -> dnn_accel_system_data_master_agent:rp_valid
	wire  [109:0] rsp_mux_002_src_data;                                                                    // rsp_mux_002:src_data -> dnn_accel_system_data_master_agent:rp_data
	wire          rsp_mux_002_src_ready;                                                                   // dnn_accel_system_data_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire    [9:0] rsp_mux_002_src_channel;                                                                 // rsp_mux_002:src_channel -> dnn_accel_system_data_master_agent:rp_channel
	wire          rsp_mux_002_src_startofpacket;                                                           // rsp_mux_002:src_startofpacket -> dnn_accel_system_data_master_agent:rp_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                             // rsp_mux_002:src_endofpacket -> dnn_accel_system_data_master_agent:rp_endofpacket
	wire          dnn_accel_system_instruction_master_translator_avalon_universal_master_0_waitrequest;    // dnn_accel_system_instruction_master_agent:av_waitrequest -> dnn_accel_system_instruction_master_translator:uav_waitrequest
	wire   [31:0] dnn_accel_system_instruction_master_translator_avalon_universal_master_0_readdata;       // dnn_accel_system_instruction_master_agent:av_readdata -> dnn_accel_system_instruction_master_translator:uav_readdata
	wire          dnn_accel_system_instruction_master_translator_avalon_universal_master_0_debugaccess;    // dnn_accel_system_instruction_master_translator:uav_debugaccess -> dnn_accel_system_instruction_master_agent:av_debugaccess
	wire   [31:0] dnn_accel_system_instruction_master_translator_avalon_universal_master_0_address;        // dnn_accel_system_instruction_master_translator:uav_address -> dnn_accel_system_instruction_master_agent:av_address
	wire          dnn_accel_system_instruction_master_translator_avalon_universal_master_0_read;           // dnn_accel_system_instruction_master_translator:uav_read -> dnn_accel_system_instruction_master_agent:av_read
	wire    [3:0] dnn_accel_system_instruction_master_translator_avalon_universal_master_0_byteenable;     // dnn_accel_system_instruction_master_translator:uav_byteenable -> dnn_accel_system_instruction_master_agent:av_byteenable
	wire          dnn_accel_system_instruction_master_translator_avalon_universal_master_0_readdatavalid;  // dnn_accel_system_instruction_master_agent:av_readdatavalid -> dnn_accel_system_instruction_master_translator:uav_readdatavalid
	wire          dnn_accel_system_instruction_master_translator_avalon_universal_master_0_lock;           // dnn_accel_system_instruction_master_translator:uav_lock -> dnn_accel_system_instruction_master_agent:av_lock
	wire          dnn_accel_system_instruction_master_translator_avalon_universal_master_0_write;          // dnn_accel_system_instruction_master_translator:uav_write -> dnn_accel_system_instruction_master_agent:av_write
	wire   [31:0] dnn_accel_system_instruction_master_translator_avalon_universal_master_0_writedata;      // dnn_accel_system_instruction_master_translator:uav_writedata -> dnn_accel_system_instruction_master_agent:av_writedata
	wire    [2:0] dnn_accel_system_instruction_master_translator_avalon_universal_master_0_burstcount;     // dnn_accel_system_instruction_master_translator:uav_burstcount -> dnn_accel_system_instruction_master_agent:av_burstcount
	wire          rsp_mux_003_src_valid;                                                                   // rsp_mux_003:src_valid -> dnn_accel_system_instruction_master_agent:rp_valid
	wire  [109:0] rsp_mux_003_src_data;                                                                    // rsp_mux_003:src_data -> dnn_accel_system_instruction_master_agent:rp_data
	wire          rsp_mux_003_src_ready;                                                                   // dnn_accel_system_instruction_master_agent:rp_ready -> rsp_mux_003:src_ready
	wire    [9:0] rsp_mux_003_src_channel;                                                                 // rsp_mux_003:src_channel -> dnn_accel_system_instruction_master_agent:rp_channel
	wire          rsp_mux_003_src_startofpacket;                                                           // rsp_mux_003:src_startofpacket -> dnn_accel_system_instruction_master_agent:rp_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                                             // rsp_mux_003:src_endofpacket -> dnn_accel_system_instruction_master_agent:rp_endofpacket
	wire          dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_waitrequest;   // dotopt_accelerator_0_avalon_master_1_agent:av_waitrequest -> dotopt_accelerator_0_avalon_master_1_translator:uav_waitrequest
	wire   [31:0] dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_readdata;      // dotopt_accelerator_0_avalon_master_1_agent:av_readdata -> dotopt_accelerator_0_avalon_master_1_translator:uav_readdata
	wire          dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_debugaccess;   // dotopt_accelerator_0_avalon_master_1_translator:uav_debugaccess -> dotopt_accelerator_0_avalon_master_1_agent:av_debugaccess
	wire   [31:0] dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_address;       // dotopt_accelerator_0_avalon_master_1_translator:uav_address -> dotopt_accelerator_0_avalon_master_1_agent:av_address
	wire          dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_read;          // dotopt_accelerator_0_avalon_master_1_translator:uav_read -> dotopt_accelerator_0_avalon_master_1_agent:av_read
	wire    [3:0] dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_byteenable;    // dotopt_accelerator_0_avalon_master_1_translator:uav_byteenable -> dotopt_accelerator_0_avalon_master_1_agent:av_byteenable
	wire          dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_readdatavalid; // dotopt_accelerator_0_avalon_master_1_agent:av_readdatavalid -> dotopt_accelerator_0_avalon_master_1_translator:uav_readdatavalid
	wire          dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_lock;          // dotopt_accelerator_0_avalon_master_1_translator:uav_lock -> dotopt_accelerator_0_avalon_master_1_agent:av_lock
	wire          dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_write;         // dotopt_accelerator_0_avalon_master_1_translator:uav_write -> dotopt_accelerator_0_avalon_master_1_agent:av_write
	wire   [31:0] dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_writedata;     // dotopt_accelerator_0_avalon_master_1_translator:uav_writedata -> dotopt_accelerator_0_avalon_master_1_agent:av_writedata
	wire    [2:0] dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_burstcount;    // dotopt_accelerator_0_avalon_master_1_translator:uav_burstcount -> dotopt_accelerator_0_avalon_master_1_agent:av_burstcount
	wire   [15:0] sdram_controller_s1_agent_m0_readdata;                                                   // sdram_controller_s1_translator:uav_readdata -> sdram_controller_s1_agent:m0_readdata
	wire          sdram_controller_s1_agent_m0_waitrequest;                                                // sdram_controller_s1_translator:uav_waitrequest -> sdram_controller_s1_agent:m0_waitrequest
	wire          sdram_controller_s1_agent_m0_debugaccess;                                                // sdram_controller_s1_agent:m0_debugaccess -> sdram_controller_s1_translator:uav_debugaccess
	wire   [31:0] sdram_controller_s1_agent_m0_address;                                                    // sdram_controller_s1_agent:m0_address -> sdram_controller_s1_translator:uav_address
	wire    [1:0] sdram_controller_s1_agent_m0_byteenable;                                                 // sdram_controller_s1_agent:m0_byteenable -> sdram_controller_s1_translator:uav_byteenable
	wire          sdram_controller_s1_agent_m0_read;                                                       // sdram_controller_s1_agent:m0_read -> sdram_controller_s1_translator:uav_read
	wire          sdram_controller_s1_agent_m0_readdatavalid;                                              // sdram_controller_s1_translator:uav_readdatavalid -> sdram_controller_s1_agent:m0_readdatavalid
	wire          sdram_controller_s1_agent_m0_lock;                                                       // sdram_controller_s1_agent:m0_lock -> sdram_controller_s1_translator:uav_lock
	wire   [15:0] sdram_controller_s1_agent_m0_writedata;                                                  // sdram_controller_s1_agent:m0_writedata -> sdram_controller_s1_translator:uav_writedata
	wire          sdram_controller_s1_agent_m0_write;                                                      // sdram_controller_s1_agent:m0_write -> sdram_controller_s1_translator:uav_write
	wire    [1:0] sdram_controller_s1_agent_m0_burstcount;                                                 // sdram_controller_s1_agent:m0_burstcount -> sdram_controller_s1_translator:uav_burstcount
	wire          sdram_controller_s1_agent_rf_source_valid;                                               // sdram_controller_s1_agent:rf_source_valid -> sdram_controller_s1_agent_rsp_fifo:in_valid
	wire   [92:0] sdram_controller_s1_agent_rf_source_data;                                                // sdram_controller_s1_agent:rf_source_data -> sdram_controller_s1_agent_rsp_fifo:in_data
	wire          sdram_controller_s1_agent_rf_source_ready;                                               // sdram_controller_s1_agent_rsp_fifo:in_ready -> sdram_controller_s1_agent:rf_source_ready
	wire          sdram_controller_s1_agent_rf_source_startofpacket;                                       // sdram_controller_s1_agent:rf_source_startofpacket -> sdram_controller_s1_agent_rsp_fifo:in_startofpacket
	wire          sdram_controller_s1_agent_rf_source_endofpacket;                                         // sdram_controller_s1_agent:rf_source_endofpacket -> sdram_controller_s1_agent_rsp_fifo:in_endofpacket
	wire          sdram_controller_s1_agent_rsp_fifo_out_valid;                                            // sdram_controller_s1_agent_rsp_fifo:out_valid -> sdram_controller_s1_agent:rf_sink_valid
	wire   [92:0] sdram_controller_s1_agent_rsp_fifo_out_data;                                             // sdram_controller_s1_agent_rsp_fifo:out_data -> sdram_controller_s1_agent:rf_sink_data
	wire          sdram_controller_s1_agent_rsp_fifo_out_ready;                                            // sdram_controller_s1_agent:rf_sink_ready -> sdram_controller_s1_agent_rsp_fifo:out_ready
	wire          sdram_controller_s1_agent_rsp_fifo_out_startofpacket;                                    // sdram_controller_s1_agent_rsp_fifo:out_startofpacket -> sdram_controller_s1_agent:rf_sink_startofpacket
	wire          sdram_controller_s1_agent_rsp_fifo_out_endofpacket;                                      // sdram_controller_s1_agent_rsp_fifo:out_endofpacket -> sdram_controller_s1_agent:rf_sink_endofpacket
	wire          sdram_controller_s1_agent_rdata_fifo_src_valid;                                          // sdram_controller_s1_agent:rdata_fifo_src_valid -> sdram_controller_s1_agent_rdata_fifo:in_valid
	wire   [17:0] sdram_controller_s1_agent_rdata_fifo_src_data;                                           // sdram_controller_s1_agent:rdata_fifo_src_data -> sdram_controller_s1_agent_rdata_fifo:in_data
	wire          sdram_controller_s1_agent_rdata_fifo_src_ready;                                          // sdram_controller_s1_agent_rdata_fifo:in_ready -> sdram_controller_s1_agent:rdata_fifo_src_ready
	wire   [31:0] bank0_s1_agent_m0_readdata;                                                              // bank0_s1_translator:uav_readdata -> bank0_s1_agent:m0_readdata
	wire          bank0_s1_agent_m0_waitrequest;                                                           // bank0_s1_translator:uav_waitrequest -> bank0_s1_agent:m0_waitrequest
	wire          bank0_s1_agent_m0_debugaccess;                                                           // bank0_s1_agent:m0_debugaccess -> bank0_s1_translator:uav_debugaccess
	wire   [31:0] bank0_s1_agent_m0_address;                                                               // bank0_s1_agent:m0_address -> bank0_s1_translator:uav_address
	wire    [3:0] bank0_s1_agent_m0_byteenable;                                                            // bank0_s1_agent:m0_byteenable -> bank0_s1_translator:uav_byteenable
	wire          bank0_s1_agent_m0_read;                                                                  // bank0_s1_agent:m0_read -> bank0_s1_translator:uav_read
	wire          bank0_s1_agent_m0_readdatavalid;                                                         // bank0_s1_translator:uav_readdatavalid -> bank0_s1_agent:m0_readdatavalid
	wire          bank0_s1_agent_m0_lock;                                                                  // bank0_s1_agent:m0_lock -> bank0_s1_translator:uav_lock
	wire   [31:0] bank0_s1_agent_m0_writedata;                                                             // bank0_s1_agent:m0_writedata -> bank0_s1_translator:uav_writedata
	wire          bank0_s1_agent_m0_write;                                                                 // bank0_s1_agent:m0_write -> bank0_s1_translator:uav_write
	wire    [2:0] bank0_s1_agent_m0_burstcount;                                                            // bank0_s1_agent:m0_burstcount -> bank0_s1_translator:uav_burstcount
	wire          bank0_s1_agent_rf_source_valid;                                                          // bank0_s1_agent:rf_source_valid -> bank0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] bank0_s1_agent_rf_source_data;                                                           // bank0_s1_agent:rf_source_data -> bank0_s1_agent_rsp_fifo:in_data
	wire          bank0_s1_agent_rf_source_ready;                                                          // bank0_s1_agent_rsp_fifo:in_ready -> bank0_s1_agent:rf_source_ready
	wire          bank0_s1_agent_rf_source_startofpacket;                                                  // bank0_s1_agent:rf_source_startofpacket -> bank0_s1_agent_rsp_fifo:in_startofpacket
	wire          bank0_s1_agent_rf_source_endofpacket;                                                    // bank0_s1_agent:rf_source_endofpacket -> bank0_s1_agent_rsp_fifo:in_endofpacket
	wire          bank0_s1_agent_rsp_fifo_out_valid;                                                       // bank0_s1_agent_rsp_fifo:out_valid -> bank0_s1_agent:rf_sink_valid
	wire  [110:0] bank0_s1_agent_rsp_fifo_out_data;                                                        // bank0_s1_agent_rsp_fifo:out_data -> bank0_s1_agent:rf_sink_data
	wire          bank0_s1_agent_rsp_fifo_out_ready;                                                       // bank0_s1_agent:rf_sink_ready -> bank0_s1_agent_rsp_fifo:out_ready
	wire          bank0_s1_agent_rsp_fifo_out_startofpacket;                                               // bank0_s1_agent_rsp_fifo:out_startofpacket -> bank0_s1_agent:rf_sink_startofpacket
	wire          bank0_s1_agent_rsp_fifo_out_endofpacket;                                                 // bank0_s1_agent_rsp_fifo:out_endofpacket -> bank0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                                   // cmd_mux_001:src_valid -> bank0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_001_src_data;                                                                    // cmd_mux_001:src_data -> bank0_s1_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                                   // bank0_s1_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [9:0] cmd_mux_001_src_channel;                                                                 // cmd_mux_001:src_channel -> bank0_s1_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                           // cmd_mux_001:src_startofpacket -> bank0_s1_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                             // cmd_mux_001:src_endofpacket -> bank0_s1_agent:cp_endofpacket
	wire   [31:0] bank1_s1_agent_m0_readdata;                                                              // bank1_s1_translator:uav_readdata -> bank1_s1_agent:m0_readdata
	wire          bank1_s1_agent_m0_waitrequest;                                                           // bank1_s1_translator:uav_waitrequest -> bank1_s1_agent:m0_waitrequest
	wire          bank1_s1_agent_m0_debugaccess;                                                           // bank1_s1_agent:m0_debugaccess -> bank1_s1_translator:uav_debugaccess
	wire   [31:0] bank1_s1_agent_m0_address;                                                               // bank1_s1_agent:m0_address -> bank1_s1_translator:uav_address
	wire    [3:0] bank1_s1_agent_m0_byteenable;                                                            // bank1_s1_agent:m0_byteenable -> bank1_s1_translator:uav_byteenable
	wire          bank1_s1_agent_m0_read;                                                                  // bank1_s1_agent:m0_read -> bank1_s1_translator:uav_read
	wire          bank1_s1_agent_m0_readdatavalid;                                                         // bank1_s1_translator:uav_readdatavalid -> bank1_s1_agent:m0_readdatavalid
	wire          bank1_s1_agent_m0_lock;                                                                  // bank1_s1_agent:m0_lock -> bank1_s1_translator:uav_lock
	wire   [31:0] bank1_s1_agent_m0_writedata;                                                             // bank1_s1_agent:m0_writedata -> bank1_s1_translator:uav_writedata
	wire          bank1_s1_agent_m0_write;                                                                 // bank1_s1_agent:m0_write -> bank1_s1_translator:uav_write
	wire    [2:0] bank1_s1_agent_m0_burstcount;                                                            // bank1_s1_agent:m0_burstcount -> bank1_s1_translator:uav_burstcount
	wire          bank1_s1_agent_rf_source_valid;                                                          // bank1_s1_agent:rf_source_valid -> bank1_s1_agent_rsp_fifo:in_valid
	wire  [110:0] bank1_s1_agent_rf_source_data;                                                           // bank1_s1_agent:rf_source_data -> bank1_s1_agent_rsp_fifo:in_data
	wire          bank1_s1_agent_rf_source_ready;                                                          // bank1_s1_agent_rsp_fifo:in_ready -> bank1_s1_agent:rf_source_ready
	wire          bank1_s1_agent_rf_source_startofpacket;                                                  // bank1_s1_agent:rf_source_startofpacket -> bank1_s1_agent_rsp_fifo:in_startofpacket
	wire          bank1_s1_agent_rf_source_endofpacket;                                                    // bank1_s1_agent:rf_source_endofpacket -> bank1_s1_agent_rsp_fifo:in_endofpacket
	wire          bank1_s1_agent_rsp_fifo_out_valid;                                                       // bank1_s1_agent_rsp_fifo:out_valid -> bank1_s1_agent:rf_sink_valid
	wire  [110:0] bank1_s1_agent_rsp_fifo_out_data;                                                        // bank1_s1_agent_rsp_fifo:out_data -> bank1_s1_agent:rf_sink_data
	wire          bank1_s1_agent_rsp_fifo_out_ready;                                                       // bank1_s1_agent:rf_sink_ready -> bank1_s1_agent_rsp_fifo:out_ready
	wire          bank1_s1_agent_rsp_fifo_out_startofpacket;                                               // bank1_s1_agent_rsp_fifo:out_startofpacket -> bank1_s1_agent:rf_sink_startofpacket
	wire          bank1_s1_agent_rsp_fifo_out_endofpacket;                                                 // bank1_s1_agent_rsp_fifo:out_endofpacket -> bank1_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                                   // cmd_mux_002:src_valid -> bank1_s1_agent:cp_valid
	wire  [109:0] cmd_mux_002_src_data;                                                                    // cmd_mux_002:src_data -> bank1_s1_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                                   // bank1_s1_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [9:0] cmd_mux_002_src_channel;                                                                 // cmd_mux_002:src_channel -> bank1_s1_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                           // cmd_mux_002:src_startofpacket -> bank1_s1_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                             // cmd_mux_002:src_endofpacket -> bank1_s1_agent:cp_endofpacket
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_readdata;                                         // jtag_uart_0_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest;                                      // jtag_uart_0_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_0_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess;                                      // jtag_uart_0_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_0_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_address;                                          // jtag_uart_0_avalon_jtag_slave_agent:m0_address -> jtag_uart_0_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable;                                       // jtag_uart_0_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_0_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_read;                                             // jtag_uart_0_avalon_jtag_slave_agent:m0_read -> jtag_uart_0_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid;                                    // jtag_uart_0_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_lock;                                             // jtag_uart_0_avalon_jtag_slave_agent:m0_lock -> jtag_uart_0_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_writedata;                                        // jtag_uart_0_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_0_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_write;                                            // jtag_uart_0_avalon_jtag_slave_agent:m0_write -> jtag_uart_0_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount;                                       // jtag_uart_0_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_0_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid;                                     // jtag_uart_0_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [110:0] jtag_uart_0_avalon_jtag_slave_agent_rf_source_data;                                      // jtag_uart_0_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready;                                     // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_0_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket;                             // jtag_uart_0_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket;                               // jtag_uart_0_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid;                                  // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_valid
	wire  [110:0] jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data;                                   // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready;                                  // jtag_uart_0_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                          // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                            // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                                   // cmd_mux_003:src_valid -> jtag_uart_0_avalon_jtag_slave_agent:cp_valid
	wire  [109:0] cmd_mux_003_src_data;                                                                    // cmd_mux_003:src_data -> jtag_uart_0_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                                   // jtag_uart_0_avalon_jtag_slave_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [9:0] cmd_mux_003_src_channel;                                                                 // cmd_mux_003:src_channel -> jtag_uart_0_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                           // cmd_mux_003:src_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                             // cmd_mux_003:src_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] vga_avalon_0_avalon_slave_0_agent_m0_readdata;                                           // vga_avalon_0_avalon_slave_0_translator:uav_readdata -> vga_avalon_0_avalon_slave_0_agent:m0_readdata
	wire          vga_avalon_0_avalon_slave_0_agent_m0_waitrequest;                                        // vga_avalon_0_avalon_slave_0_translator:uav_waitrequest -> vga_avalon_0_avalon_slave_0_agent:m0_waitrequest
	wire          vga_avalon_0_avalon_slave_0_agent_m0_debugaccess;                                        // vga_avalon_0_avalon_slave_0_agent:m0_debugaccess -> vga_avalon_0_avalon_slave_0_translator:uav_debugaccess
	wire   [31:0] vga_avalon_0_avalon_slave_0_agent_m0_address;                                            // vga_avalon_0_avalon_slave_0_agent:m0_address -> vga_avalon_0_avalon_slave_0_translator:uav_address
	wire    [3:0] vga_avalon_0_avalon_slave_0_agent_m0_byteenable;                                         // vga_avalon_0_avalon_slave_0_agent:m0_byteenable -> vga_avalon_0_avalon_slave_0_translator:uav_byteenable
	wire          vga_avalon_0_avalon_slave_0_agent_m0_read;                                               // vga_avalon_0_avalon_slave_0_agent:m0_read -> vga_avalon_0_avalon_slave_0_translator:uav_read
	wire          vga_avalon_0_avalon_slave_0_agent_m0_readdatavalid;                                      // vga_avalon_0_avalon_slave_0_translator:uav_readdatavalid -> vga_avalon_0_avalon_slave_0_agent:m0_readdatavalid
	wire          vga_avalon_0_avalon_slave_0_agent_m0_lock;                                               // vga_avalon_0_avalon_slave_0_agent:m0_lock -> vga_avalon_0_avalon_slave_0_translator:uav_lock
	wire   [31:0] vga_avalon_0_avalon_slave_0_agent_m0_writedata;                                          // vga_avalon_0_avalon_slave_0_agent:m0_writedata -> vga_avalon_0_avalon_slave_0_translator:uav_writedata
	wire          vga_avalon_0_avalon_slave_0_agent_m0_write;                                              // vga_avalon_0_avalon_slave_0_agent:m0_write -> vga_avalon_0_avalon_slave_0_translator:uav_write
	wire    [2:0] vga_avalon_0_avalon_slave_0_agent_m0_burstcount;                                         // vga_avalon_0_avalon_slave_0_agent:m0_burstcount -> vga_avalon_0_avalon_slave_0_translator:uav_burstcount
	wire          vga_avalon_0_avalon_slave_0_agent_rf_source_valid;                                       // vga_avalon_0_avalon_slave_0_agent:rf_source_valid -> vga_avalon_0_avalon_slave_0_agent_rsp_fifo:in_valid
	wire  [110:0] vga_avalon_0_avalon_slave_0_agent_rf_source_data;                                        // vga_avalon_0_avalon_slave_0_agent:rf_source_data -> vga_avalon_0_avalon_slave_0_agent_rsp_fifo:in_data
	wire          vga_avalon_0_avalon_slave_0_agent_rf_source_ready;                                       // vga_avalon_0_avalon_slave_0_agent_rsp_fifo:in_ready -> vga_avalon_0_avalon_slave_0_agent:rf_source_ready
	wire          vga_avalon_0_avalon_slave_0_agent_rf_source_startofpacket;                               // vga_avalon_0_avalon_slave_0_agent:rf_source_startofpacket -> vga_avalon_0_avalon_slave_0_agent_rsp_fifo:in_startofpacket
	wire          vga_avalon_0_avalon_slave_0_agent_rf_source_endofpacket;                                 // vga_avalon_0_avalon_slave_0_agent:rf_source_endofpacket -> vga_avalon_0_avalon_slave_0_agent_rsp_fifo:in_endofpacket
	wire          vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_valid;                                    // vga_avalon_0_avalon_slave_0_agent_rsp_fifo:out_valid -> vga_avalon_0_avalon_slave_0_agent:rf_sink_valid
	wire  [110:0] vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_data;                                     // vga_avalon_0_avalon_slave_0_agent_rsp_fifo:out_data -> vga_avalon_0_avalon_slave_0_agent:rf_sink_data
	wire          vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_ready;                                    // vga_avalon_0_avalon_slave_0_agent:rf_sink_ready -> vga_avalon_0_avalon_slave_0_agent_rsp_fifo:out_ready
	wire          vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket;                            // vga_avalon_0_avalon_slave_0_agent_rsp_fifo:out_startofpacket -> vga_avalon_0_avalon_slave_0_agent:rf_sink_startofpacket
	wire          vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket;                              // vga_avalon_0_avalon_slave_0_agent_rsp_fifo:out_endofpacket -> vga_avalon_0_avalon_slave_0_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                                   // cmd_mux_004:src_valid -> vga_avalon_0_avalon_slave_0_agent:cp_valid
	wire  [109:0] cmd_mux_004_src_data;                                                                    // cmd_mux_004:src_data -> vga_avalon_0_avalon_slave_0_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                                   // vga_avalon_0_avalon_slave_0_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [9:0] cmd_mux_004_src_channel;                                                                 // cmd_mux_004:src_channel -> vga_avalon_0_avalon_slave_0_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                           // cmd_mux_004:src_startofpacket -> vga_avalon_0_avalon_slave_0_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                             // cmd_mux_004:src_endofpacket -> vga_avalon_0_avalon_slave_0_agent:cp_endofpacket
	wire   [31:0] dnn_accel_system_debug_mem_slave_agent_m0_readdata;                                      // dnn_accel_system_debug_mem_slave_translator:uav_readdata -> dnn_accel_system_debug_mem_slave_agent:m0_readdata
	wire          dnn_accel_system_debug_mem_slave_agent_m0_waitrequest;                                   // dnn_accel_system_debug_mem_slave_translator:uav_waitrequest -> dnn_accel_system_debug_mem_slave_agent:m0_waitrequest
	wire          dnn_accel_system_debug_mem_slave_agent_m0_debugaccess;                                   // dnn_accel_system_debug_mem_slave_agent:m0_debugaccess -> dnn_accel_system_debug_mem_slave_translator:uav_debugaccess
	wire   [31:0] dnn_accel_system_debug_mem_slave_agent_m0_address;                                       // dnn_accel_system_debug_mem_slave_agent:m0_address -> dnn_accel_system_debug_mem_slave_translator:uav_address
	wire    [3:0] dnn_accel_system_debug_mem_slave_agent_m0_byteenable;                                    // dnn_accel_system_debug_mem_slave_agent:m0_byteenable -> dnn_accel_system_debug_mem_slave_translator:uav_byteenable
	wire          dnn_accel_system_debug_mem_slave_agent_m0_read;                                          // dnn_accel_system_debug_mem_slave_agent:m0_read -> dnn_accel_system_debug_mem_slave_translator:uav_read
	wire          dnn_accel_system_debug_mem_slave_agent_m0_readdatavalid;                                 // dnn_accel_system_debug_mem_slave_translator:uav_readdatavalid -> dnn_accel_system_debug_mem_slave_agent:m0_readdatavalid
	wire          dnn_accel_system_debug_mem_slave_agent_m0_lock;                                          // dnn_accel_system_debug_mem_slave_agent:m0_lock -> dnn_accel_system_debug_mem_slave_translator:uav_lock
	wire   [31:0] dnn_accel_system_debug_mem_slave_agent_m0_writedata;                                     // dnn_accel_system_debug_mem_slave_agent:m0_writedata -> dnn_accel_system_debug_mem_slave_translator:uav_writedata
	wire          dnn_accel_system_debug_mem_slave_agent_m0_write;                                         // dnn_accel_system_debug_mem_slave_agent:m0_write -> dnn_accel_system_debug_mem_slave_translator:uav_write
	wire    [2:0] dnn_accel_system_debug_mem_slave_agent_m0_burstcount;                                    // dnn_accel_system_debug_mem_slave_agent:m0_burstcount -> dnn_accel_system_debug_mem_slave_translator:uav_burstcount
	wire          dnn_accel_system_debug_mem_slave_agent_rf_source_valid;                                  // dnn_accel_system_debug_mem_slave_agent:rf_source_valid -> dnn_accel_system_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [110:0] dnn_accel_system_debug_mem_slave_agent_rf_source_data;                                   // dnn_accel_system_debug_mem_slave_agent:rf_source_data -> dnn_accel_system_debug_mem_slave_agent_rsp_fifo:in_data
	wire          dnn_accel_system_debug_mem_slave_agent_rf_source_ready;                                  // dnn_accel_system_debug_mem_slave_agent_rsp_fifo:in_ready -> dnn_accel_system_debug_mem_slave_agent:rf_source_ready
	wire          dnn_accel_system_debug_mem_slave_agent_rf_source_startofpacket;                          // dnn_accel_system_debug_mem_slave_agent:rf_source_startofpacket -> dnn_accel_system_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          dnn_accel_system_debug_mem_slave_agent_rf_source_endofpacket;                            // dnn_accel_system_debug_mem_slave_agent:rf_source_endofpacket -> dnn_accel_system_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_valid;                               // dnn_accel_system_debug_mem_slave_agent_rsp_fifo:out_valid -> dnn_accel_system_debug_mem_slave_agent:rf_sink_valid
	wire  [110:0] dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_data;                                // dnn_accel_system_debug_mem_slave_agent_rsp_fifo:out_data -> dnn_accel_system_debug_mem_slave_agent:rf_sink_data
	wire          dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_ready;                               // dnn_accel_system_debug_mem_slave_agent:rf_sink_ready -> dnn_accel_system_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                       // dnn_accel_system_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> dnn_accel_system_debug_mem_slave_agent:rf_sink_startofpacket
	wire          dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                         // dnn_accel_system_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> dnn_accel_system_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                                   // cmd_mux_005:src_valid -> dnn_accel_system_debug_mem_slave_agent:cp_valid
	wire  [109:0] cmd_mux_005_src_data;                                                                    // cmd_mux_005:src_data -> dnn_accel_system_debug_mem_slave_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                                   // dnn_accel_system_debug_mem_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [9:0] cmd_mux_005_src_channel;                                                                 // cmd_mux_005:src_channel -> dnn_accel_system_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                           // cmd_mux_005:src_startofpacket -> dnn_accel_system_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                             // cmd_mux_005:src_endofpacket -> dnn_accel_system_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] onchip_memory2_0_s1_agent_m0_readdata;                                                   // onchip_memory2_0_s1_translator:uav_readdata -> onchip_memory2_0_s1_agent:m0_readdata
	wire          onchip_memory2_0_s1_agent_m0_waitrequest;                                                // onchip_memory2_0_s1_translator:uav_waitrequest -> onchip_memory2_0_s1_agent:m0_waitrequest
	wire          onchip_memory2_0_s1_agent_m0_debugaccess;                                                // onchip_memory2_0_s1_agent:m0_debugaccess -> onchip_memory2_0_s1_translator:uav_debugaccess
	wire   [31:0] onchip_memory2_0_s1_agent_m0_address;                                                    // onchip_memory2_0_s1_agent:m0_address -> onchip_memory2_0_s1_translator:uav_address
	wire    [3:0] onchip_memory2_0_s1_agent_m0_byteenable;                                                 // onchip_memory2_0_s1_agent:m0_byteenable -> onchip_memory2_0_s1_translator:uav_byteenable
	wire          onchip_memory2_0_s1_agent_m0_read;                                                       // onchip_memory2_0_s1_agent:m0_read -> onchip_memory2_0_s1_translator:uav_read
	wire          onchip_memory2_0_s1_agent_m0_readdatavalid;                                              // onchip_memory2_0_s1_translator:uav_readdatavalid -> onchip_memory2_0_s1_agent:m0_readdatavalid
	wire          onchip_memory2_0_s1_agent_m0_lock;                                                       // onchip_memory2_0_s1_agent:m0_lock -> onchip_memory2_0_s1_translator:uav_lock
	wire   [31:0] onchip_memory2_0_s1_agent_m0_writedata;                                                  // onchip_memory2_0_s1_agent:m0_writedata -> onchip_memory2_0_s1_translator:uav_writedata
	wire          onchip_memory2_0_s1_agent_m0_write;                                                      // onchip_memory2_0_s1_agent:m0_write -> onchip_memory2_0_s1_translator:uav_write
	wire    [2:0] onchip_memory2_0_s1_agent_m0_burstcount;                                                 // onchip_memory2_0_s1_agent:m0_burstcount -> onchip_memory2_0_s1_translator:uav_burstcount
	wire          onchip_memory2_0_s1_agent_rf_source_valid;                                               // onchip_memory2_0_s1_agent:rf_source_valid -> onchip_memory2_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] onchip_memory2_0_s1_agent_rf_source_data;                                                // onchip_memory2_0_s1_agent:rf_source_data -> onchip_memory2_0_s1_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s1_agent_rf_source_ready;                                               // onchip_memory2_0_s1_agent_rsp_fifo:in_ready -> onchip_memory2_0_s1_agent:rf_source_ready
	wire          onchip_memory2_0_s1_agent_rf_source_startofpacket;                                       // onchip_memory2_0_s1_agent:rf_source_startofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s1_agent_rf_source_endofpacket;                                         // onchip_memory2_0_s1_agent:rf_source_endofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_valid;                                            // onchip_memory2_0_s1_agent_rsp_fifo:out_valid -> onchip_memory2_0_s1_agent:rf_sink_valid
	wire  [110:0] onchip_memory2_0_s1_agent_rsp_fifo_out_data;                                             // onchip_memory2_0_s1_agent_rsp_fifo:out_data -> onchip_memory2_0_s1_agent:rf_sink_data
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_ready;                                            // onchip_memory2_0_s1_agent:rf_sink_ready -> onchip_memory2_0_s1_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket;                                    // onchip_memory2_0_s1_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s1_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket;                                      // onchip_memory2_0_s1_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                                   // cmd_mux_006:src_valid -> onchip_memory2_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_006_src_data;                                                                    // cmd_mux_006:src_data -> onchip_memory2_0_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                                   // onchip_memory2_0_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire    [9:0] cmd_mux_006_src_channel;                                                                 // cmd_mux_006:src_channel -> onchip_memory2_0_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                           // cmd_mux_006:src_startofpacket -> onchip_memory2_0_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                             // cmd_mux_006:src_endofpacket -> onchip_memory2_0_s1_agent:cp_endofpacket
	wire   [31:0] pio_0_s1_agent_m0_readdata;                                                              // pio_0_s1_translator:uav_readdata -> pio_0_s1_agent:m0_readdata
	wire          pio_0_s1_agent_m0_waitrequest;                                                           // pio_0_s1_translator:uav_waitrequest -> pio_0_s1_agent:m0_waitrequest
	wire          pio_0_s1_agent_m0_debugaccess;                                                           // pio_0_s1_agent:m0_debugaccess -> pio_0_s1_translator:uav_debugaccess
	wire   [31:0] pio_0_s1_agent_m0_address;                                                               // pio_0_s1_agent:m0_address -> pio_0_s1_translator:uav_address
	wire    [3:0] pio_0_s1_agent_m0_byteenable;                                                            // pio_0_s1_agent:m0_byteenable -> pio_0_s1_translator:uav_byteenable
	wire          pio_0_s1_agent_m0_read;                                                                  // pio_0_s1_agent:m0_read -> pio_0_s1_translator:uav_read
	wire          pio_0_s1_agent_m0_readdatavalid;                                                         // pio_0_s1_translator:uav_readdatavalid -> pio_0_s1_agent:m0_readdatavalid
	wire          pio_0_s1_agent_m0_lock;                                                                  // pio_0_s1_agent:m0_lock -> pio_0_s1_translator:uav_lock
	wire   [31:0] pio_0_s1_agent_m0_writedata;                                                             // pio_0_s1_agent:m0_writedata -> pio_0_s1_translator:uav_writedata
	wire          pio_0_s1_agent_m0_write;                                                                 // pio_0_s1_agent:m0_write -> pio_0_s1_translator:uav_write
	wire    [2:0] pio_0_s1_agent_m0_burstcount;                                                            // pio_0_s1_agent:m0_burstcount -> pio_0_s1_translator:uav_burstcount
	wire          pio_0_s1_agent_rf_source_valid;                                                          // pio_0_s1_agent:rf_source_valid -> pio_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] pio_0_s1_agent_rf_source_data;                                                           // pio_0_s1_agent:rf_source_data -> pio_0_s1_agent_rsp_fifo:in_data
	wire          pio_0_s1_agent_rf_source_ready;                                                          // pio_0_s1_agent_rsp_fifo:in_ready -> pio_0_s1_agent:rf_source_ready
	wire          pio_0_s1_agent_rf_source_startofpacket;                                                  // pio_0_s1_agent:rf_source_startofpacket -> pio_0_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_0_s1_agent_rf_source_endofpacket;                                                    // pio_0_s1_agent:rf_source_endofpacket -> pio_0_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_valid;                                                       // pio_0_s1_agent_rsp_fifo:out_valid -> pio_0_s1_agent:rf_sink_valid
	wire  [110:0] pio_0_s1_agent_rsp_fifo_out_data;                                                        // pio_0_s1_agent_rsp_fifo:out_data -> pio_0_s1_agent:rf_sink_data
	wire          pio_0_s1_agent_rsp_fifo_out_ready;                                                       // pio_0_s1_agent:rf_sink_ready -> pio_0_s1_agent_rsp_fifo:out_ready
	wire          pio_0_s1_agent_rsp_fifo_out_startofpacket;                                               // pio_0_s1_agent_rsp_fifo:out_startofpacket -> pio_0_s1_agent:rf_sink_startofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_endofpacket;                                                 // pio_0_s1_agent_rsp_fifo:out_endofpacket -> pio_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                                   // cmd_mux_007:src_valid -> pio_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_007_src_data;                                                                    // cmd_mux_007:src_data -> pio_0_s1_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                                   // pio_0_s1_agent:cp_ready -> cmd_mux_007:src_ready
	wire    [9:0] cmd_mux_007_src_channel;                                                                 // cmd_mux_007:src_channel -> pio_0_s1_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                                           // cmd_mux_007:src_startofpacket -> pio_0_s1_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                             // cmd_mux_007:src_endofpacket -> pio_0_s1_agent:cp_endofpacket
	wire   [31:0] word_copy_interface_1_slave_agent_m0_readdata;                                           // word_copy_interface_1_slave_translator:uav_readdata -> word_copy_interface_1_slave_agent:m0_readdata
	wire          word_copy_interface_1_slave_agent_m0_waitrequest;                                        // word_copy_interface_1_slave_translator:uav_waitrequest -> word_copy_interface_1_slave_agent:m0_waitrequest
	wire          word_copy_interface_1_slave_agent_m0_debugaccess;                                        // word_copy_interface_1_slave_agent:m0_debugaccess -> word_copy_interface_1_slave_translator:uav_debugaccess
	wire   [31:0] word_copy_interface_1_slave_agent_m0_address;                                            // word_copy_interface_1_slave_agent:m0_address -> word_copy_interface_1_slave_translator:uav_address
	wire    [3:0] word_copy_interface_1_slave_agent_m0_byteenable;                                         // word_copy_interface_1_slave_agent:m0_byteenable -> word_copy_interface_1_slave_translator:uav_byteenable
	wire          word_copy_interface_1_slave_agent_m0_read;                                               // word_copy_interface_1_slave_agent:m0_read -> word_copy_interface_1_slave_translator:uav_read
	wire          word_copy_interface_1_slave_agent_m0_readdatavalid;                                      // word_copy_interface_1_slave_translator:uav_readdatavalid -> word_copy_interface_1_slave_agent:m0_readdatavalid
	wire          word_copy_interface_1_slave_agent_m0_lock;                                               // word_copy_interface_1_slave_agent:m0_lock -> word_copy_interface_1_slave_translator:uav_lock
	wire   [31:0] word_copy_interface_1_slave_agent_m0_writedata;                                          // word_copy_interface_1_slave_agent:m0_writedata -> word_copy_interface_1_slave_translator:uav_writedata
	wire          word_copy_interface_1_slave_agent_m0_write;                                              // word_copy_interface_1_slave_agent:m0_write -> word_copy_interface_1_slave_translator:uav_write
	wire    [2:0] word_copy_interface_1_slave_agent_m0_burstcount;                                         // word_copy_interface_1_slave_agent:m0_burstcount -> word_copy_interface_1_slave_translator:uav_burstcount
	wire          word_copy_interface_1_slave_agent_rf_source_valid;                                       // word_copy_interface_1_slave_agent:rf_source_valid -> word_copy_interface_1_slave_agent_rsp_fifo:in_valid
	wire  [110:0] word_copy_interface_1_slave_agent_rf_source_data;                                        // word_copy_interface_1_slave_agent:rf_source_data -> word_copy_interface_1_slave_agent_rsp_fifo:in_data
	wire          word_copy_interface_1_slave_agent_rf_source_ready;                                       // word_copy_interface_1_slave_agent_rsp_fifo:in_ready -> word_copy_interface_1_slave_agent:rf_source_ready
	wire          word_copy_interface_1_slave_agent_rf_source_startofpacket;                               // word_copy_interface_1_slave_agent:rf_source_startofpacket -> word_copy_interface_1_slave_agent_rsp_fifo:in_startofpacket
	wire          word_copy_interface_1_slave_agent_rf_source_endofpacket;                                 // word_copy_interface_1_slave_agent:rf_source_endofpacket -> word_copy_interface_1_slave_agent_rsp_fifo:in_endofpacket
	wire          word_copy_interface_1_slave_agent_rsp_fifo_out_valid;                                    // word_copy_interface_1_slave_agent_rsp_fifo:out_valid -> word_copy_interface_1_slave_agent:rf_sink_valid
	wire  [110:0] word_copy_interface_1_slave_agent_rsp_fifo_out_data;                                     // word_copy_interface_1_slave_agent_rsp_fifo:out_data -> word_copy_interface_1_slave_agent:rf_sink_data
	wire          word_copy_interface_1_slave_agent_rsp_fifo_out_ready;                                    // word_copy_interface_1_slave_agent:rf_sink_ready -> word_copy_interface_1_slave_agent_rsp_fifo:out_ready
	wire          word_copy_interface_1_slave_agent_rsp_fifo_out_startofpacket;                            // word_copy_interface_1_slave_agent_rsp_fifo:out_startofpacket -> word_copy_interface_1_slave_agent:rf_sink_startofpacket
	wire          word_copy_interface_1_slave_agent_rsp_fifo_out_endofpacket;                              // word_copy_interface_1_slave_agent_rsp_fifo:out_endofpacket -> word_copy_interface_1_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                                   // cmd_mux_008:src_valid -> word_copy_interface_1_slave_agent:cp_valid
	wire  [109:0] cmd_mux_008_src_data;                                                                    // cmd_mux_008:src_data -> word_copy_interface_1_slave_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                                   // word_copy_interface_1_slave_agent:cp_ready -> cmd_mux_008:src_ready
	wire    [9:0] cmd_mux_008_src_channel;                                                                 // cmd_mux_008:src_channel -> word_copy_interface_1_slave_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                                           // cmd_mux_008:src_startofpacket -> word_copy_interface_1_slave_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                             // cmd_mux_008:src_endofpacket -> word_copy_interface_1_slave_agent:cp_endofpacket
	wire   [31:0] dotopt_accelerator_0_slave_agent_m0_readdata;                                            // dotopt_accelerator_0_slave_translator:uav_readdata -> dotopt_accelerator_0_slave_agent:m0_readdata
	wire          dotopt_accelerator_0_slave_agent_m0_waitrequest;                                         // dotopt_accelerator_0_slave_translator:uav_waitrequest -> dotopt_accelerator_0_slave_agent:m0_waitrequest
	wire          dotopt_accelerator_0_slave_agent_m0_debugaccess;                                         // dotopt_accelerator_0_slave_agent:m0_debugaccess -> dotopt_accelerator_0_slave_translator:uav_debugaccess
	wire   [31:0] dotopt_accelerator_0_slave_agent_m0_address;                                             // dotopt_accelerator_0_slave_agent:m0_address -> dotopt_accelerator_0_slave_translator:uav_address
	wire    [3:0] dotopt_accelerator_0_slave_agent_m0_byteenable;                                          // dotopt_accelerator_0_slave_agent:m0_byteenable -> dotopt_accelerator_0_slave_translator:uav_byteenable
	wire          dotopt_accelerator_0_slave_agent_m0_read;                                                // dotopt_accelerator_0_slave_agent:m0_read -> dotopt_accelerator_0_slave_translator:uav_read
	wire          dotopt_accelerator_0_slave_agent_m0_readdatavalid;                                       // dotopt_accelerator_0_slave_translator:uav_readdatavalid -> dotopt_accelerator_0_slave_agent:m0_readdatavalid
	wire          dotopt_accelerator_0_slave_agent_m0_lock;                                                // dotopt_accelerator_0_slave_agent:m0_lock -> dotopt_accelerator_0_slave_translator:uav_lock
	wire   [31:0] dotopt_accelerator_0_slave_agent_m0_writedata;                                           // dotopt_accelerator_0_slave_agent:m0_writedata -> dotopt_accelerator_0_slave_translator:uav_writedata
	wire          dotopt_accelerator_0_slave_agent_m0_write;                                               // dotopt_accelerator_0_slave_agent:m0_write -> dotopt_accelerator_0_slave_translator:uav_write
	wire    [2:0] dotopt_accelerator_0_slave_agent_m0_burstcount;                                          // dotopt_accelerator_0_slave_agent:m0_burstcount -> dotopt_accelerator_0_slave_translator:uav_burstcount
	wire          dotopt_accelerator_0_slave_agent_rf_source_valid;                                        // dotopt_accelerator_0_slave_agent:rf_source_valid -> dotopt_accelerator_0_slave_agent_rsp_fifo:in_valid
	wire  [110:0] dotopt_accelerator_0_slave_agent_rf_source_data;                                         // dotopt_accelerator_0_slave_agent:rf_source_data -> dotopt_accelerator_0_slave_agent_rsp_fifo:in_data
	wire          dotopt_accelerator_0_slave_agent_rf_source_ready;                                        // dotopt_accelerator_0_slave_agent_rsp_fifo:in_ready -> dotopt_accelerator_0_slave_agent:rf_source_ready
	wire          dotopt_accelerator_0_slave_agent_rf_source_startofpacket;                                // dotopt_accelerator_0_slave_agent:rf_source_startofpacket -> dotopt_accelerator_0_slave_agent_rsp_fifo:in_startofpacket
	wire          dotopt_accelerator_0_slave_agent_rf_source_endofpacket;                                  // dotopt_accelerator_0_slave_agent:rf_source_endofpacket -> dotopt_accelerator_0_slave_agent_rsp_fifo:in_endofpacket
	wire          dotopt_accelerator_0_slave_agent_rsp_fifo_out_valid;                                     // dotopt_accelerator_0_slave_agent_rsp_fifo:out_valid -> dotopt_accelerator_0_slave_agent:rf_sink_valid
	wire  [110:0] dotopt_accelerator_0_slave_agent_rsp_fifo_out_data;                                      // dotopt_accelerator_0_slave_agent_rsp_fifo:out_data -> dotopt_accelerator_0_slave_agent:rf_sink_data
	wire          dotopt_accelerator_0_slave_agent_rsp_fifo_out_ready;                                     // dotopt_accelerator_0_slave_agent:rf_sink_ready -> dotopt_accelerator_0_slave_agent_rsp_fifo:out_ready
	wire          dotopt_accelerator_0_slave_agent_rsp_fifo_out_startofpacket;                             // dotopt_accelerator_0_slave_agent_rsp_fifo:out_startofpacket -> dotopt_accelerator_0_slave_agent:rf_sink_startofpacket
	wire          dotopt_accelerator_0_slave_agent_rsp_fifo_out_endofpacket;                               // dotopt_accelerator_0_slave_agent_rsp_fifo:out_endofpacket -> dotopt_accelerator_0_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_009_src_valid;                                                                   // cmd_mux_009:src_valid -> dotopt_accelerator_0_slave_agent:cp_valid
	wire  [109:0] cmd_mux_009_src_data;                                                                    // cmd_mux_009:src_data -> dotopt_accelerator_0_slave_agent:cp_data
	wire          cmd_mux_009_src_ready;                                                                   // dotopt_accelerator_0_slave_agent:cp_ready -> cmd_mux_009:src_ready
	wire    [9:0] cmd_mux_009_src_channel;                                                                 // cmd_mux_009:src_channel -> dotopt_accelerator_0_slave_agent:cp_channel
	wire          cmd_mux_009_src_startofpacket;                                                           // cmd_mux_009:src_startofpacket -> dotopt_accelerator_0_slave_agent:cp_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                             // cmd_mux_009:src_endofpacket -> dotopt_accelerator_0_slave_agent:cp_endofpacket
	wire          word_copy_interface_1_avalon_master_agent_cp_valid;                                      // word_copy_interface_1_avalon_master_agent:cp_valid -> router:sink_valid
	wire  [109:0] word_copy_interface_1_avalon_master_agent_cp_data;                                       // word_copy_interface_1_avalon_master_agent:cp_data -> router:sink_data
	wire          word_copy_interface_1_avalon_master_agent_cp_ready;                                      // router:sink_ready -> word_copy_interface_1_avalon_master_agent:cp_ready
	wire          word_copy_interface_1_avalon_master_agent_cp_startofpacket;                              // word_copy_interface_1_avalon_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          word_copy_interface_1_avalon_master_agent_cp_endofpacket;                                // word_copy_interface_1_avalon_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          dotopt_accelerator_0_avalon_master_agent_cp_valid;                                       // dotopt_accelerator_0_avalon_master_agent:cp_valid -> router_001:sink_valid
	wire  [109:0] dotopt_accelerator_0_avalon_master_agent_cp_data;                                        // dotopt_accelerator_0_avalon_master_agent:cp_data -> router_001:sink_data
	wire          dotopt_accelerator_0_avalon_master_agent_cp_ready;                                       // router_001:sink_ready -> dotopt_accelerator_0_avalon_master_agent:cp_ready
	wire          dotopt_accelerator_0_avalon_master_agent_cp_startofpacket;                               // dotopt_accelerator_0_avalon_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          dotopt_accelerator_0_avalon_master_agent_cp_endofpacket;                                 // dotopt_accelerator_0_avalon_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                                    // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [109:0] router_001_src_data;                                                                     // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                                    // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [9:0] router_001_src_channel;                                                                  // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                            // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                              // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          dnn_accel_system_data_master_agent_cp_valid;                                             // dnn_accel_system_data_master_agent:cp_valid -> router_002:sink_valid
	wire  [109:0] dnn_accel_system_data_master_agent_cp_data;                                              // dnn_accel_system_data_master_agent:cp_data -> router_002:sink_data
	wire          dnn_accel_system_data_master_agent_cp_ready;                                             // router_002:sink_ready -> dnn_accel_system_data_master_agent:cp_ready
	wire          dnn_accel_system_data_master_agent_cp_startofpacket;                                     // dnn_accel_system_data_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          dnn_accel_system_data_master_agent_cp_endofpacket;                                       // dnn_accel_system_data_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                    // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [109:0] router_002_src_data;                                                                     // router_002:src_data -> cmd_demux_002:sink_data
	wire          router_002_src_ready;                                                                    // cmd_demux_002:sink_ready -> router_002:src_ready
	wire    [9:0] router_002_src_channel;                                                                  // router_002:src_channel -> cmd_demux_002:sink_channel
	wire          router_002_src_startofpacket;                                                            // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          router_002_src_endofpacket;                                                              // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          dnn_accel_system_instruction_master_agent_cp_valid;                                      // dnn_accel_system_instruction_master_agent:cp_valid -> router_003:sink_valid
	wire  [109:0] dnn_accel_system_instruction_master_agent_cp_data;                                       // dnn_accel_system_instruction_master_agent:cp_data -> router_003:sink_data
	wire          dnn_accel_system_instruction_master_agent_cp_ready;                                      // router_003:sink_ready -> dnn_accel_system_instruction_master_agent:cp_ready
	wire          dnn_accel_system_instruction_master_agent_cp_startofpacket;                              // dnn_accel_system_instruction_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire          dnn_accel_system_instruction_master_agent_cp_endofpacket;                                // dnn_accel_system_instruction_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                    // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [109:0] router_003_src_data;                                                                     // router_003:src_data -> cmd_demux_003:sink_data
	wire          router_003_src_ready;                                                                    // cmd_demux_003:sink_ready -> router_003:src_ready
	wire    [9:0] router_003_src_channel;                                                                  // router_003:src_channel -> cmd_demux_003:sink_channel
	wire          router_003_src_startofpacket;                                                            // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          router_003_src_endofpacket;                                                              // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          dotopt_accelerator_0_avalon_master_1_agent_cp_valid;                                     // dotopt_accelerator_0_avalon_master_1_agent:cp_valid -> router_004:sink_valid
	wire  [109:0] dotopt_accelerator_0_avalon_master_1_agent_cp_data;                                      // dotopt_accelerator_0_avalon_master_1_agent:cp_data -> router_004:sink_data
	wire          dotopt_accelerator_0_avalon_master_1_agent_cp_ready;                                     // router_004:sink_ready -> dotopt_accelerator_0_avalon_master_1_agent:cp_ready
	wire          dotopt_accelerator_0_avalon_master_1_agent_cp_startofpacket;                             // dotopt_accelerator_0_avalon_master_1_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire          dotopt_accelerator_0_avalon_master_1_agent_cp_endofpacket;                               // dotopt_accelerator_0_avalon_master_1_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire          sdram_controller_s1_agent_rp_valid;                                                      // sdram_controller_s1_agent:rp_valid -> router_005:sink_valid
	wire   [91:0] sdram_controller_s1_agent_rp_data;                                                       // sdram_controller_s1_agent:rp_data -> router_005:sink_data
	wire          sdram_controller_s1_agent_rp_ready;                                                      // router_005:sink_ready -> sdram_controller_s1_agent:rp_ready
	wire          sdram_controller_s1_agent_rp_startofpacket;                                              // sdram_controller_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          sdram_controller_s1_agent_rp_endofpacket;                                                // sdram_controller_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          bank0_s1_agent_rp_valid;                                                                 // bank0_s1_agent:rp_valid -> router_006:sink_valid
	wire  [109:0] bank0_s1_agent_rp_data;                                                                  // bank0_s1_agent:rp_data -> router_006:sink_data
	wire          bank0_s1_agent_rp_ready;                                                                 // router_006:sink_ready -> bank0_s1_agent:rp_ready
	wire          bank0_s1_agent_rp_startofpacket;                                                         // bank0_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          bank0_s1_agent_rp_endofpacket;                                                           // bank0_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                                    // router_006:src_valid -> rsp_demux_001:sink_valid
	wire  [109:0] router_006_src_data;                                                                     // router_006:src_data -> rsp_demux_001:sink_data
	wire          router_006_src_ready;                                                                    // rsp_demux_001:sink_ready -> router_006:src_ready
	wire    [9:0] router_006_src_channel;                                                                  // router_006:src_channel -> rsp_demux_001:sink_channel
	wire          router_006_src_startofpacket;                                                            // router_006:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_006_src_endofpacket;                                                              // router_006:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          bank1_s1_agent_rp_valid;                                                                 // bank1_s1_agent:rp_valid -> router_007:sink_valid
	wire  [109:0] bank1_s1_agent_rp_data;                                                                  // bank1_s1_agent:rp_data -> router_007:sink_data
	wire          bank1_s1_agent_rp_ready;                                                                 // router_007:sink_ready -> bank1_s1_agent:rp_ready
	wire          bank1_s1_agent_rp_startofpacket;                                                         // bank1_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          bank1_s1_agent_rp_endofpacket;                                                           // bank1_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                                    // router_007:src_valid -> rsp_demux_002:sink_valid
	wire  [109:0] router_007_src_data;                                                                     // router_007:src_data -> rsp_demux_002:sink_data
	wire          router_007_src_ready;                                                                    // rsp_demux_002:sink_ready -> router_007:src_ready
	wire    [9:0] router_007_src_channel;                                                                  // router_007:src_channel -> rsp_demux_002:sink_channel
	wire          router_007_src_startofpacket;                                                            // router_007:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_007_src_endofpacket;                                                              // router_007:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_valid;                                            // jtag_uart_0_avalon_jtag_slave_agent:rp_valid -> router_008:sink_valid
	wire  [109:0] jtag_uart_0_avalon_jtag_slave_agent_rp_data;                                             // jtag_uart_0_avalon_jtag_slave_agent:rp_data -> router_008:sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_ready;                                            // router_008:sink_ready -> jtag_uart_0_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket;                                    // jtag_uart_0_avalon_jtag_slave_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket;                                      // jtag_uart_0_avalon_jtag_slave_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                                    // router_008:src_valid -> rsp_demux_003:sink_valid
	wire  [109:0] router_008_src_data;                                                                     // router_008:src_data -> rsp_demux_003:sink_data
	wire          router_008_src_ready;                                                                    // rsp_demux_003:sink_ready -> router_008:src_ready
	wire    [9:0] router_008_src_channel;                                                                  // router_008:src_channel -> rsp_demux_003:sink_channel
	wire          router_008_src_startofpacket;                                                            // router_008:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_008_src_endofpacket;                                                              // router_008:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          vga_avalon_0_avalon_slave_0_agent_rp_valid;                                              // vga_avalon_0_avalon_slave_0_agent:rp_valid -> router_009:sink_valid
	wire  [109:0] vga_avalon_0_avalon_slave_0_agent_rp_data;                                               // vga_avalon_0_avalon_slave_0_agent:rp_data -> router_009:sink_data
	wire          vga_avalon_0_avalon_slave_0_agent_rp_ready;                                              // router_009:sink_ready -> vga_avalon_0_avalon_slave_0_agent:rp_ready
	wire          vga_avalon_0_avalon_slave_0_agent_rp_startofpacket;                                      // vga_avalon_0_avalon_slave_0_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          vga_avalon_0_avalon_slave_0_agent_rp_endofpacket;                                        // vga_avalon_0_avalon_slave_0_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                                    // router_009:src_valid -> rsp_demux_004:sink_valid
	wire  [109:0] router_009_src_data;                                                                     // router_009:src_data -> rsp_demux_004:sink_data
	wire          router_009_src_ready;                                                                    // rsp_demux_004:sink_ready -> router_009:src_ready
	wire    [9:0] router_009_src_channel;                                                                  // router_009:src_channel -> rsp_demux_004:sink_channel
	wire          router_009_src_startofpacket;                                                            // router_009:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_009_src_endofpacket;                                                              // router_009:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          dnn_accel_system_debug_mem_slave_agent_rp_valid;                                         // dnn_accel_system_debug_mem_slave_agent:rp_valid -> router_010:sink_valid
	wire  [109:0] dnn_accel_system_debug_mem_slave_agent_rp_data;                                          // dnn_accel_system_debug_mem_slave_agent:rp_data -> router_010:sink_data
	wire          dnn_accel_system_debug_mem_slave_agent_rp_ready;                                         // router_010:sink_ready -> dnn_accel_system_debug_mem_slave_agent:rp_ready
	wire          dnn_accel_system_debug_mem_slave_agent_rp_startofpacket;                                 // dnn_accel_system_debug_mem_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          dnn_accel_system_debug_mem_slave_agent_rp_endofpacket;                                   // dnn_accel_system_debug_mem_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                                    // router_010:src_valid -> rsp_demux_005:sink_valid
	wire  [109:0] router_010_src_data;                                                                     // router_010:src_data -> rsp_demux_005:sink_data
	wire          router_010_src_ready;                                                                    // rsp_demux_005:sink_ready -> router_010:src_ready
	wire    [9:0] router_010_src_channel;                                                                  // router_010:src_channel -> rsp_demux_005:sink_channel
	wire          router_010_src_startofpacket;                                                            // router_010:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_010_src_endofpacket;                                                              // router_010:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          onchip_memory2_0_s1_agent_rp_valid;                                                      // onchip_memory2_0_s1_agent:rp_valid -> router_011:sink_valid
	wire  [109:0] onchip_memory2_0_s1_agent_rp_data;                                                       // onchip_memory2_0_s1_agent:rp_data -> router_011:sink_data
	wire          onchip_memory2_0_s1_agent_rp_ready;                                                      // router_011:sink_ready -> onchip_memory2_0_s1_agent:rp_ready
	wire          onchip_memory2_0_s1_agent_rp_startofpacket;                                              // onchip_memory2_0_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rp_endofpacket;                                                // onchip_memory2_0_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                                    // router_011:src_valid -> rsp_demux_006:sink_valid
	wire  [109:0] router_011_src_data;                                                                     // router_011:src_data -> rsp_demux_006:sink_data
	wire          router_011_src_ready;                                                                    // rsp_demux_006:sink_ready -> router_011:src_ready
	wire    [9:0] router_011_src_channel;                                                                  // router_011:src_channel -> rsp_demux_006:sink_channel
	wire          router_011_src_startofpacket;                                                            // router_011:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_011_src_endofpacket;                                                              // router_011:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          pio_0_s1_agent_rp_valid;                                                                 // pio_0_s1_agent:rp_valid -> router_012:sink_valid
	wire  [109:0] pio_0_s1_agent_rp_data;                                                                  // pio_0_s1_agent:rp_data -> router_012:sink_data
	wire          pio_0_s1_agent_rp_ready;                                                                 // router_012:sink_ready -> pio_0_s1_agent:rp_ready
	wire          pio_0_s1_agent_rp_startofpacket;                                                         // pio_0_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          pio_0_s1_agent_rp_endofpacket;                                                           // pio_0_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                                    // router_012:src_valid -> rsp_demux_007:sink_valid
	wire  [109:0] router_012_src_data;                                                                     // router_012:src_data -> rsp_demux_007:sink_data
	wire          router_012_src_ready;                                                                    // rsp_demux_007:sink_ready -> router_012:src_ready
	wire    [9:0] router_012_src_channel;                                                                  // router_012:src_channel -> rsp_demux_007:sink_channel
	wire          router_012_src_startofpacket;                                                            // router_012:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_012_src_endofpacket;                                                              // router_012:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          word_copy_interface_1_slave_agent_rp_valid;                                              // word_copy_interface_1_slave_agent:rp_valid -> router_013:sink_valid
	wire  [109:0] word_copy_interface_1_slave_agent_rp_data;                                               // word_copy_interface_1_slave_agent:rp_data -> router_013:sink_data
	wire          word_copy_interface_1_slave_agent_rp_ready;                                              // router_013:sink_ready -> word_copy_interface_1_slave_agent:rp_ready
	wire          word_copy_interface_1_slave_agent_rp_startofpacket;                                      // word_copy_interface_1_slave_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          word_copy_interface_1_slave_agent_rp_endofpacket;                                        // word_copy_interface_1_slave_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                                                    // router_013:src_valid -> rsp_demux_008:sink_valid
	wire  [109:0] router_013_src_data;                                                                     // router_013:src_data -> rsp_demux_008:sink_data
	wire          router_013_src_ready;                                                                    // rsp_demux_008:sink_ready -> router_013:src_ready
	wire    [9:0] router_013_src_channel;                                                                  // router_013:src_channel -> rsp_demux_008:sink_channel
	wire          router_013_src_startofpacket;                                                            // router_013:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_013_src_endofpacket;                                                              // router_013:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          dotopt_accelerator_0_slave_agent_rp_valid;                                               // dotopt_accelerator_0_slave_agent:rp_valid -> router_014:sink_valid
	wire  [109:0] dotopt_accelerator_0_slave_agent_rp_data;                                                // dotopt_accelerator_0_slave_agent:rp_data -> router_014:sink_data
	wire          dotopt_accelerator_0_slave_agent_rp_ready;                                               // router_014:sink_ready -> dotopt_accelerator_0_slave_agent:rp_ready
	wire          dotopt_accelerator_0_slave_agent_rp_startofpacket;                                       // dotopt_accelerator_0_slave_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          dotopt_accelerator_0_slave_agent_rp_endofpacket;                                         // dotopt_accelerator_0_slave_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                                                    // router_014:src_valid -> rsp_demux_009:sink_valid
	wire  [109:0] router_014_src_data;                                                                     // router_014:src_data -> rsp_demux_009:sink_data
	wire          router_014_src_ready;                                                                    // rsp_demux_009:sink_ready -> router_014:src_ready
	wire    [9:0] router_014_src_channel;                                                                  // router_014:src_channel -> rsp_demux_009:sink_channel
	wire          router_014_src_startofpacket;                                                            // router_014:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_014_src_endofpacket;                                                              // router_014:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          router_src_valid;                                                                        // router:src_valid -> word_copy_interface_1_avalon_master_limiter:cmd_sink_valid
	wire  [109:0] router_src_data;                                                                         // router:src_data -> word_copy_interface_1_avalon_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                                        // word_copy_interface_1_avalon_master_limiter:cmd_sink_ready -> router:src_ready
	wire    [9:0] router_src_channel;                                                                      // router:src_channel -> word_copy_interface_1_avalon_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                // router:src_startofpacket -> word_copy_interface_1_avalon_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                  // router:src_endofpacket -> word_copy_interface_1_avalon_master_limiter:cmd_sink_endofpacket
	wire  [109:0] word_copy_interface_1_avalon_master_limiter_cmd_src_data;                                // word_copy_interface_1_avalon_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          word_copy_interface_1_avalon_master_limiter_cmd_src_ready;                               // cmd_demux:sink_ready -> word_copy_interface_1_avalon_master_limiter:cmd_src_ready
	wire    [9:0] word_copy_interface_1_avalon_master_limiter_cmd_src_channel;                             // word_copy_interface_1_avalon_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          word_copy_interface_1_avalon_master_limiter_cmd_src_startofpacket;                       // word_copy_interface_1_avalon_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          word_copy_interface_1_avalon_master_limiter_cmd_src_endofpacket;                         // word_copy_interface_1_avalon_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                       // rsp_mux:src_valid -> word_copy_interface_1_avalon_master_limiter:rsp_sink_valid
	wire  [109:0] rsp_mux_src_data;                                                                        // rsp_mux:src_data -> word_copy_interface_1_avalon_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                       // word_copy_interface_1_avalon_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [9:0] rsp_mux_src_channel;                                                                     // rsp_mux:src_channel -> word_copy_interface_1_avalon_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                               // rsp_mux:src_startofpacket -> word_copy_interface_1_avalon_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                 // rsp_mux:src_endofpacket -> word_copy_interface_1_avalon_master_limiter:rsp_sink_endofpacket
	wire          word_copy_interface_1_avalon_master_limiter_rsp_src_valid;                               // word_copy_interface_1_avalon_master_limiter:rsp_src_valid -> word_copy_interface_1_avalon_master_agent:rp_valid
	wire  [109:0] word_copy_interface_1_avalon_master_limiter_rsp_src_data;                                // word_copy_interface_1_avalon_master_limiter:rsp_src_data -> word_copy_interface_1_avalon_master_agent:rp_data
	wire          word_copy_interface_1_avalon_master_limiter_rsp_src_ready;                               // word_copy_interface_1_avalon_master_agent:rp_ready -> word_copy_interface_1_avalon_master_limiter:rsp_src_ready
	wire    [9:0] word_copy_interface_1_avalon_master_limiter_rsp_src_channel;                             // word_copy_interface_1_avalon_master_limiter:rsp_src_channel -> word_copy_interface_1_avalon_master_agent:rp_channel
	wire          word_copy_interface_1_avalon_master_limiter_rsp_src_startofpacket;                       // word_copy_interface_1_avalon_master_limiter:rsp_src_startofpacket -> word_copy_interface_1_avalon_master_agent:rp_startofpacket
	wire          word_copy_interface_1_avalon_master_limiter_rsp_src_endofpacket;                         // word_copy_interface_1_avalon_master_limiter:rsp_src_endofpacket -> word_copy_interface_1_avalon_master_agent:rp_endofpacket
	wire          router_004_src_valid;                                                                    // router_004:src_valid -> dotopt_accelerator_0_avalon_master_1_limiter:cmd_sink_valid
	wire  [109:0] router_004_src_data;                                                                     // router_004:src_data -> dotopt_accelerator_0_avalon_master_1_limiter:cmd_sink_data
	wire          router_004_src_ready;                                                                    // dotopt_accelerator_0_avalon_master_1_limiter:cmd_sink_ready -> router_004:src_ready
	wire    [9:0] router_004_src_channel;                                                                  // router_004:src_channel -> dotopt_accelerator_0_avalon_master_1_limiter:cmd_sink_channel
	wire          router_004_src_startofpacket;                                                            // router_004:src_startofpacket -> dotopt_accelerator_0_avalon_master_1_limiter:cmd_sink_startofpacket
	wire          router_004_src_endofpacket;                                                              // router_004:src_endofpacket -> dotopt_accelerator_0_avalon_master_1_limiter:cmd_sink_endofpacket
	wire  [109:0] dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_data;                               // dotopt_accelerator_0_avalon_master_1_limiter:cmd_src_data -> cmd_demux_004:sink_data
	wire          dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_ready;                              // cmd_demux_004:sink_ready -> dotopt_accelerator_0_avalon_master_1_limiter:cmd_src_ready
	wire    [9:0] dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_channel;                            // dotopt_accelerator_0_avalon_master_1_limiter:cmd_src_channel -> cmd_demux_004:sink_channel
	wire          dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_startofpacket;                      // dotopt_accelerator_0_avalon_master_1_limiter:cmd_src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire          dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_endofpacket;                        // dotopt_accelerator_0_avalon_master_1_limiter:cmd_src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire          rsp_mux_004_src_valid;                                                                   // rsp_mux_004:src_valid -> dotopt_accelerator_0_avalon_master_1_limiter:rsp_sink_valid
	wire  [109:0] rsp_mux_004_src_data;                                                                    // rsp_mux_004:src_data -> dotopt_accelerator_0_avalon_master_1_limiter:rsp_sink_data
	wire          rsp_mux_004_src_ready;                                                                   // dotopt_accelerator_0_avalon_master_1_limiter:rsp_sink_ready -> rsp_mux_004:src_ready
	wire    [9:0] rsp_mux_004_src_channel;                                                                 // rsp_mux_004:src_channel -> dotopt_accelerator_0_avalon_master_1_limiter:rsp_sink_channel
	wire          rsp_mux_004_src_startofpacket;                                                           // rsp_mux_004:src_startofpacket -> dotopt_accelerator_0_avalon_master_1_limiter:rsp_sink_startofpacket
	wire          rsp_mux_004_src_endofpacket;                                                             // rsp_mux_004:src_endofpacket -> dotopt_accelerator_0_avalon_master_1_limiter:rsp_sink_endofpacket
	wire          dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_valid;                              // dotopt_accelerator_0_avalon_master_1_limiter:rsp_src_valid -> dotopt_accelerator_0_avalon_master_1_agent:rp_valid
	wire  [109:0] dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_data;                               // dotopt_accelerator_0_avalon_master_1_limiter:rsp_src_data -> dotopt_accelerator_0_avalon_master_1_agent:rp_data
	wire          dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_ready;                              // dotopt_accelerator_0_avalon_master_1_agent:rp_ready -> dotopt_accelerator_0_avalon_master_1_limiter:rsp_src_ready
	wire    [9:0] dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_channel;                            // dotopt_accelerator_0_avalon_master_1_limiter:rsp_src_channel -> dotopt_accelerator_0_avalon_master_1_agent:rp_channel
	wire          dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_startofpacket;                      // dotopt_accelerator_0_avalon_master_1_limiter:rsp_src_startofpacket -> dotopt_accelerator_0_avalon_master_1_agent:rp_startofpacket
	wire          dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_endofpacket;                        // dotopt_accelerator_0_avalon_master_1_limiter:rsp_src_endofpacket -> dotopt_accelerator_0_avalon_master_1_agent:rp_endofpacket
	wire          sdram_controller_s1_burst_adapter_source0_valid;                                         // sdram_controller_s1_burst_adapter:source0_valid -> sdram_controller_s1_agent:cp_valid
	wire   [91:0] sdram_controller_s1_burst_adapter_source0_data;                                          // sdram_controller_s1_burst_adapter:source0_data -> sdram_controller_s1_agent:cp_data
	wire          sdram_controller_s1_burst_adapter_source0_ready;                                         // sdram_controller_s1_agent:cp_ready -> sdram_controller_s1_burst_adapter:source0_ready
	wire    [9:0] sdram_controller_s1_burst_adapter_source0_channel;                                       // sdram_controller_s1_burst_adapter:source0_channel -> sdram_controller_s1_agent:cp_channel
	wire          sdram_controller_s1_burst_adapter_source0_startofpacket;                                 // sdram_controller_s1_burst_adapter:source0_startofpacket -> sdram_controller_s1_agent:cp_startofpacket
	wire          sdram_controller_s1_burst_adapter_source0_endofpacket;                                   // sdram_controller_s1_burst_adapter:source0_endofpacket -> sdram_controller_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                                    // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [109:0] cmd_demux_src0_data;                                                                     // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                    // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [9:0] cmd_demux_src0_channel;                                                                  // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                            // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                              // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                    // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [109:0] cmd_demux_src1_data;                                                                     // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                                    // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [9:0] cmd_demux_src1_channel;                                                                  // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                            // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                              // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                    // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [109:0] cmd_demux_src2_data;                                                                     // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                                    // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [9:0] cmd_demux_src2_channel;                                                                  // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                            // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                              // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [109:0] cmd_demux_001_src0_data;                                                                 // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                                // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [9:0] cmd_demux_001_src0_channel;                                                              // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                        // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                          // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [109:0] cmd_demux_002_src0_data;                                                                 // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire          cmd_demux_002_src0_ready;                                                                // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire    [9:0] cmd_demux_002_src0_channel;                                                              // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                                        // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                          // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                // cmd_demux_002:src1_valid -> cmd_mux_001:sink1_valid
	wire  [109:0] cmd_demux_002_src1_data;                                                                 // cmd_demux_002:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_002_src1_ready;                                                                // cmd_mux_001:sink1_ready -> cmd_demux_002:src1_ready
	wire    [9:0] cmd_demux_002_src1_channel;                                                              // cmd_demux_002:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_002_src1_startofpacket;                                                        // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                          // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_002_src2_valid;                                                                // cmd_demux_002:src2_valid -> cmd_mux_002:sink1_valid
	wire  [109:0] cmd_demux_002_src2_data;                                                                 // cmd_demux_002:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_002_src2_ready;                                                                // cmd_mux_002:sink1_ready -> cmd_demux_002:src2_ready
	wire    [9:0] cmd_demux_002_src2_channel;                                                              // cmd_demux_002:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_002_src2_startofpacket;                                                        // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                          // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_002_src3_valid;                                                                // cmd_demux_002:src3_valid -> cmd_mux_003:sink0_valid
	wire  [109:0] cmd_demux_002_src3_data;                                                                 // cmd_demux_002:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_002_src3_ready;                                                                // cmd_mux_003:sink0_ready -> cmd_demux_002:src3_ready
	wire    [9:0] cmd_demux_002_src3_channel;                                                              // cmd_demux_002:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_002_src3_startofpacket;                                                        // cmd_demux_002:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                                          // cmd_demux_002:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_002_src4_valid;                                                                // cmd_demux_002:src4_valid -> cmd_mux_004:sink0_valid
	wire  [109:0] cmd_demux_002_src4_data;                                                                 // cmd_demux_002:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_002_src4_ready;                                                                // cmd_mux_004:sink0_ready -> cmd_demux_002:src4_ready
	wire    [9:0] cmd_demux_002_src4_channel;                                                              // cmd_demux_002:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_002_src4_startofpacket;                                                        // cmd_demux_002:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_002_src4_endofpacket;                                                          // cmd_demux_002:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_002_src5_valid;                                                                // cmd_demux_002:src5_valid -> cmd_mux_005:sink0_valid
	wire  [109:0] cmd_demux_002_src5_data;                                                                 // cmd_demux_002:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_002_src5_ready;                                                                // cmd_mux_005:sink0_ready -> cmd_demux_002:src5_ready
	wire    [9:0] cmd_demux_002_src5_channel;                                                              // cmd_demux_002:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_002_src5_startofpacket;                                                        // cmd_demux_002:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_002_src5_endofpacket;                                                          // cmd_demux_002:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_002_src6_valid;                                                                // cmd_demux_002:src6_valid -> cmd_mux_006:sink0_valid
	wire  [109:0] cmd_demux_002_src6_data;                                                                 // cmd_demux_002:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_002_src6_ready;                                                                // cmd_mux_006:sink0_ready -> cmd_demux_002:src6_ready
	wire    [9:0] cmd_demux_002_src6_channel;                                                              // cmd_demux_002:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_002_src6_startofpacket;                                                        // cmd_demux_002:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_002_src6_endofpacket;                                                          // cmd_demux_002:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_002_src7_valid;                                                                // cmd_demux_002:src7_valid -> cmd_mux_007:sink0_valid
	wire  [109:0] cmd_demux_002_src7_data;                                                                 // cmd_demux_002:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_002_src7_ready;                                                                // cmd_mux_007:sink0_ready -> cmd_demux_002:src7_ready
	wire    [9:0] cmd_demux_002_src7_channel;                                                              // cmd_demux_002:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_002_src7_startofpacket;                                                        // cmd_demux_002:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_002_src7_endofpacket;                                                          // cmd_demux_002:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_002_src8_valid;                                                                // cmd_demux_002:src8_valid -> cmd_mux_008:sink0_valid
	wire  [109:0] cmd_demux_002_src8_data;                                                                 // cmd_demux_002:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_002_src8_ready;                                                                // cmd_mux_008:sink0_ready -> cmd_demux_002:src8_ready
	wire    [9:0] cmd_demux_002_src8_channel;                                                              // cmd_demux_002:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_002_src8_startofpacket;                                                        // cmd_demux_002:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_002_src8_endofpacket;                                                          // cmd_demux_002:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_002_src9_valid;                                                                // cmd_demux_002:src9_valid -> cmd_mux_009:sink0_valid
	wire  [109:0] cmd_demux_002_src9_data;                                                                 // cmd_demux_002:src9_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_002_src9_ready;                                                                // cmd_mux_009:sink0_ready -> cmd_demux_002:src9_ready
	wire    [9:0] cmd_demux_002_src9_channel;                                                              // cmd_demux_002:src9_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_002_src9_startofpacket;                                                        // cmd_demux_002:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_002_src9_endofpacket;                                                          // cmd_demux_002:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_003_src0_valid;                                                                // cmd_demux_003:src0_valid -> cmd_mux_005:sink1_valid
	wire  [109:0] cmd_demux_003_src0_data;                                                                 // cmd_demux_003:src0_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_003_src0_ready;                                                                // cmd_mux_005:sink1_ready -> cmd_demux_003:src0_ready
	wire    [9:0] cmd_demux_003_src0_channel;                                                              // cmd_demux_003:src0_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_003_src0_startofpacket;                                                        // cmd_demux_003:src0_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                                                          // cmd_demux_003:src0_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_003_src1_valid;                                                                // cmd_demux_003:src1_valid -> cmd_mux_006:sink1_valid
	wire  [109:0] cmd_demux_003_src1_data;                                                                 // cmd_demux_003:src1_data -> cmd_mux_006:sink1_data
	wire          cmd_demux_003_src1_ready;                                                                // cmd_mux_006:sink1_ready -> cmd_demux_003:src1_ready
	wire    [9:0] cmd_demux_003_src1_channel;                                                              // cmd_demux_003:src1_channel -> cmd_mux_006:sink1_channel
	wire          cmd_demux_003_src1_startofpacket;                                                        // cmd_demux_003:src1_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          cmd_demux_003_src1_endofpacket;                                                          // cmd_demux_003:src1_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          cmd_demux_004_src0_valid;                                                                // cmd_demux_004:src0_valid -> cmd_mux_001:sink2_valid
	wire  [109:0] cmd_demux_004_src0_data;                                                                 // cmd_demux_004:src0_data -> cmd_mux_001:sink2_data
	wire          cmd_demux_004_src0_ready;                                                                // cmd_mux_001:sink2_ready -> cmd_demux_004:src0_ready
	wire    [9:0] cmd_demux_004_src0_channel;                                                              // cmd_demux_004:src0_channel -> cmd_mux_001:sink2_channel
	wire          cmd_demux_004_src0_startofpacket;                                                        // cmd_demux_004:src0_startofpacket -> cmd_mux_001:sink2_startofpacket
	wire          cmd_demux_004_src0_endofpacket;                                                          // cmd_demux_004:src0_endofpacket -> cmd_mux_001:sink2_endofpacket
	wire          cmd_demux_004_src1_valid;                                                                // cmd_demux_004:src1_valid -> cmd_mux_002:sink2_valid
	wire  [109:0] cmd_demux_004_src1_data;                                                                 // cmd_demux_004:src1_data -> cmd_mux_002:sink2_data
	wire          cmd_demux_004_src1_ready;                                                                // cmd_mux_002:sink2_ready -> cmd_demux_004:src1_ready
	wire    [9:0] cmd_demux_004_src1_channel;                                                              // cmd_demux_004:src1_channel -> cmd_mux_002:sink2_channel
	wire          cmd_demux_004_src1_startofpacket;                                                        // cmd_demux_004:src1_startofpacket -> cmd_mux_002:sink2_startofpacket
	wire          cmd_demux_004_src1_endofpacket;                                                          // cmd_demux_004:src1_endofpacket -> cmd_mux_002:sink2_endofpacket
	wire          rsp_demux_src0_valid;                                                                    // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [109:0] rsp_demux_src0_data;                                                                     // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                    // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [9:0] rsp_demux_src0_channel;                                                                  // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                            // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                              // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                                    // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [109:0] rsp_demux_src1_data;                                                                     // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                                    // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [9:0] rsp_demux_src1_channel;                                                                  // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                            // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                              // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                                    // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [109:0] rsp_demux_src2_data;                                                                     // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src2_ready;                                                                    // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire    [9:0] rsp_demux_src2_channel;                                                                  // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src2_startofpacket;                                                            // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                              // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [109:0] rsp_demux_001_src0_data;                                                                 // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                                // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [9:0] rsp_demux_001_src0_channel;                                                              // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                        // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                          // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                                // rsp_demux_001:src1_valid -> rsp_mux_002:sink1_valid
	wire  [109:0] rsp_demux_001_src1_data;                                                                 // rsp_demux_001:src1_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src1_ready;                                                                // rsp_mux_002:sink1_ready -> rsp_demux_001:src1_ready
	wire    [9:0] rsp_demux_001_src1_channel;                                                              // rsp_demux_001:src1_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                                        // rsp_demux_001:src1_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                          // rsp_demux_001:src1_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_001_src2_valid;                                                                // rsp_demux_001:src2_valid -> rsp_mux_004:sink0_valid
	wire  [109:0] rsp_demux_001_src2_data;                                                                 // rsp_demux_001:src2_data -> rsp_mux_004:sink0_data
	wire          rsp_demux_001_src2_ready;                                                                // rsp_mux_004:sink0_ready -> rsp_demux_001:src2_ready
	wire    [9:0] rsp_demux_001_src2_channel;                                                              // rsp_demux_001:src2_channel -> rsp_mux_004:sink0_channel
	wire          rsp_demux_001_src2_startofpacket;                                                        // rsp_demux_001:src2_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire          rsp_demux_001_src2_endofpacket;                                                          // rsp_demux_001:src2_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [109:0] rsp_demux_002_src0_data;                                                                 // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                                // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [9:0] rsp_demux_002_src0_channel;                                                              // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                        // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                          // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                                // rsp_demux_002:src1_valid -> rsp_mux_002:sink2_valid
	wire  [109:0] rsp_demux_002_src1_data;                                                                 // rsp_demux_002:src1_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src1_ready;                                                                // rsp_mux_002:sink2_ready -> rsp_demux_002:src1_ready
	wire    [9:0] rsp_demux_002_src1_channel;                                                              // rsp_demux_002:src1_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                                        // rsp_demux_002:src1_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                          // rsp_demux_002:src1_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_002_src2_valid;                                                                // rsp_demux_002:src2_valid -> rsp_mux_004:sink1_valid
	wire  [109:0] rsp_demux_002_src2_data;                                                                 // rsp_demux_002:src2_data -> rsp_mux_004:sink1_data
	wire          rsp_demux_002_src2_ready;                                                                // rsp_mux_004:sink1_ready -> rsp_demux_002:src2_ready
	wire    [9:0] rsp_demux_002_src2_channel;                                                              // rsp_demux_002:src2_channel -> rsp_mux_004:sink1_channel
	wire          rsp_demux_002_src2_startofpacket;                                                        // rsp_demux_002:src2_startofpacket -> rsp_mux_004:sink1_startofpacket
	wire          rsp_demux_002_src2_endofpacket;                                                          // rsp_demux_002:src2_endofpacket -> rsp_mux_004:sink1_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                // rsp_demux_003:src0_valid -> rsp_mux_002:sink3_valid
	wire  [109:0] rsp_demux_003_src0_data;                                                                 // rsp_demux_003:src0_data -> rsp_mux_002:sink3_data
	wire          rsp_demux_003_src0_ready;                                                                // rsp_mux_002:sink3_ready -> rsp_demux_003:src0_ready
	wire    [9:0] rsp_demux_003_src0_channel;                                                              // rsp_demux_003:src0_channel -> rsp_mux_002:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                        // rsp_demux_003:src0_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                          // rsp_demux_003:src0_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                // rsp_demux_004:src0_valid -> rsp_mux_002:sink4_valid
	wire  [109:0] rsp_demux_004_src0_data;                                                                 // rsp_demux_004:src0_data -> rsp_mux_002:sink4_data
	wire          rsp_demux_004_src0_ready;                                                                // rsp_mux_002:sink4_ready -> rsp_demux_004:src0_ready
	wire    [9:0] rsp_demux_004_src0_channel;                                                              // rsp_demux_004:src0_channel -> rsp_mux_002:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                                        // rsp_demux_004:src0_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                          // rsp_demux_004:src0_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                                // rsp_demux_005:src0_valid -> rsp_mux_002:sink5_valid
	wire  [109:0] rsp_demux_005_src0_data;                                                                 // rsp_demux_005:src0_data -> rsp_mux_002:sink5_data
	wire          rsp_demux_005_src0_ready;                                                                // rsp_mux_002:sink5_ready -> rsp_demux_005:src0_ready
	wire    [9:0] rsp_demux_005_src0_channel;                                                              // rsp_demux_005:src0_channel -> rsp_mux_002:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                                        // rsp_demux_005:src0_startofpacket -> rsp_mux_002:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                          // rsp_demux_005:src0_endofpacket -> rsp_mux_002:sink5_endofpacket
	wire          rsp_demux_005_src1_valid;                                                                // rsp_demux_005:src1_valid -> rsp_mux_003:sink0_valid
	wire  [109:0] rsp_demux_005_src1_data;                                                                 // rsp_demux_005:src1_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_005_src1_ready;                                                                // rsp_mux_003:sink0_ready -> rsp_demux_005:src1_ready
	wire    [9:0] rsp_demux_005_src1_channel;                                                              // rsp_demux_005:src1_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_005_src1_startofpacket;                                                        // rsp_demux_005:src1_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                                          // rsp_demux_005:src1_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_006_src0_valid;                                                                // rsp_demux_006:src0_valid -> rsp_mux_002:sink6_valid
	wire  [109:0] rsp_demux_006_src0_data;                                                                 // rsp_demux_006:src0_data -> rsp_mux_002:sink6_data
	wire          rsp_demux_006_src0_ready;                                                                // rsp_mux_002:sink6_ready -> rsp_demux_006:src0_ready
	wire    [9:0] rsp_demux_006_src0_channel;                                                              // rsp_demux_006:src0_channel -> rsp_mux_002:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                                        // rsp_demux_006:src0_startofpacket -> rsp_mux_002:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                          // rsp_demux_006:src0_endofpacket -> rsp_mux_002:sink6_endofpacket
	wire          rsp_demux_006_src1_valid;                                                                // rsp_demux_006:src1_valid -> rsp_mux_003:sink1_valid
	wire  [109:0] rsp_demux_006_src1_data;                                                                 // rsp_demux_006:src1_data -> rsp_mux_003:sink1_data
	wire          rsp_demux_006_src1_ready;                                                                // rsp_mux_003:sink1_ready -> rsp_demux_006:src1_ready
	wire    [9:0] rsp_demux_006_src1_channel;                                                              // rsp_demux_006:src1_channel -> rsp_mux_003:sink1_channel
	wire          rsp_demux_006_src1_startofpacket;                                                        // rsp_demux_006:src1_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                                          // rsp_demux_006:src1_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire          rsp_demux_007_src0_valid;                                                                // rsp_demux_007:src0_valid -> rsp_mux_002:sink7_valid
	wire  [109:0] rsp_demux_007_src0_data;                                                                 // rsp_demux_007:src0_data -> rsp_mux_002:sink7_data
	wire          rsp_demux_007_src0_ready;                                                                // rsp_mux_002:sink7_ready -> rsp_demux_007:src0_ready
	wire    [9:0] rsp_demux_007_src0_channel;                                                              // rsp_demux_007:src0_channel -> rsp_mux_002:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                                        // rsp_demux_007:src0_startofpacket -> rsp_mux_002:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                          // rsp_demux_007:src0_endofpacket -> rsp_mux_002:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                                                // rsp_demux_008:src0_valid -> rsp_mux_002:sink8_valid
	wire  [109:0] rsp_demux_008_src0_data;                                                                 // rsp_demux_008:src0_data -> rsp_mux_002:sink8_data
	wire          rsp_demux_008_src0_ready;                                                                // rsp_mux_002:sink8_ready -> rsp_demux_008:src0_ready
	wire    [9:0] rsp_demux_008_src0_channel;                                                              // rsp_demux_008:src0_channel -> rsp_mux_002:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                                        // rsp_demux_008:src0_startofpacket -> rsp_mux_002:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                          // rsp_demux_008:src0_endofpacket -> rsp_mux_002:sink8_endofpacket
	wire          rsp_demux_009_src0_valid;                                                                // rsp_demux_009:src0_valid -> rsp_mux_002:sink9_valid
	wire  [109:0] rsp_demux_009_src0_data;                                                                 // rsp_demux_009:src0_data -> rsp_mux_002:sink9_data
	wire          rsp_demux_009_src0_ready;                                                                // rsp_mux_002:sink9_ready -> rsp_demux_009:src0_ready
	wire    [9:0] rsp_demux_009_src0_channel;                                                              // rsp_demux_009:src0_channel -> rsp_mux_002:sink9_channel
	wire          rsp_demux_009_src0_startofpacket;                                                        // rsp_demux_009:src0_startofpacket -> rsp_mux_002:sink9_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                                          // rsp_demux_009:src0_endofpacket -> rsp_mux_002:sink9_endofpacket
	wire          router_005_src_valid;                                                                    // router_005:src_valid -> sdram_controller_s1_rsp_width_adapter:in_valid
	wire   [91:0] router_005_src_data;                                                                     // router_005:src_data -> sdram_controller_s1_rsp_width_adapter:in_data
	wire          router_005_src_ready;                                                                    // sdram_controller_s1_rsp_width_adapter:in_ready -> router_005:src_ready
	wire    [9:0] router_005_src_channel;                                                                  // router_005:src_channel -> sdram_controller_s1_rsp_width_adapter:in_channel
	wire          router_005_src_startofpacket;                                                            // router_005:src_startofpacket -> sdram_controller_s1_rsp_width_adapter:in_startofpacket
	wire          router_005_src_endofpacket;                                                              // router_005:src_endofpacket -> sdram_controller_s1_rsp_width_adapter:in_endofpacket
	wire          sdram_controller_s1_rsp_width_adapter_src_valid;                                         // sdram_controller_s1_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [109:0] sdram_controller_s1_rsp_width_adapter_src_data;                                          // sdram_controller_s1_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          sdram_controller_s1_rsp_width_adapter_src_ready;                                         // rsp_demux:sink_ready -> sdram_controller_s1_rsp_width_adapter:out_ready
	wire    [9:0] sdram_controller_s1_rsp_width_adapter_src_channel;                                       // sdram_controller_s1_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          sdram_controller_s1_rsp_width_adapter_src_startofpacket;                                 // sdram_controller_s1_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          sdram_controller_s1_rsp_width_adapter_src_endofpacket;                                   // sdram_controller_s1_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire          cmd_mux_src_valid;                                                                       // cmd_mux:src_valid -> sdram_controller_s1_cmd_width_adapter:in_valid
	wire  [109:0] cmd_mux_src_data;                                                                        // cmd_mux:src_data -> sdram_controller_s1_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                                       // sdram_controller_s1_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [9:0] cmd_mux_src_channel;                                                                     // cmd_mux:src_channel -> sdram_controller_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                               // cmd_mux:src_startofpacket -> sdram_controller_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                 // cmd_mux:src_endofpacket -> sdram_controller_s1_cmd_width_adapter:in_endofpacket
	wire          sdram_controller_s1_cmd_width_adapter_src_valid;                                         // sdram_controller_s1_cmd_width_adapter:out_valid -> sdram_controller_s1_burst_adapter:sink0_valid
	wire   [91:0] sdram_controller_s1_cmd_width_adapter_src_data;                                          // sdram_controller_s1_cmd_width_adapter:out_data -> sdram_controller_s1_burst_adapter:sink0_data
	wire          sdram_controller_s1_cmd_width_adapter_src_ready;                                         // sdram_controller_s1_burst_adapter:sink0_ready -> sdram_controller_s1_cmd_width_adapter:out_ready
	wire    [9:0] sdram_controller_s1_cmd_width_adapter_src_channel;                                       // sdram_controller_s1_cmd_width_adapter:out_channel -> sdram_controller_s1_burst_adapter:sink0_channel
	wire          sdram_controller_s1_cmd_width_adapter_src_startofpacket;                                 // sdram_controller_s1_cmd_width_adapter:out_startofpacket -> sdram_controller_s1_burst_adapter:sink0_startofpacket
	wire          sdram_controller_s1_cmd_width_adapter_src_endofpacket;                                   // sdram_controller_s1_cmd_width_adapter:out_endofpacket -> sdram_controller_s1_burst_adapter:sink0_endofpacket
	wire    [9:0] word_copy_interface_1_avalon_master_limiter_cmd_valid_data;                              // word_copy_interface_1_avalon_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [9:0] dotopt_accelerator_0_avalon_master_1_limiter_cmd_valid_data;                             // dotopt_accelerator_0_avalon_master_1_limiter:cmd_src_valid -> cmd_demux_004:sink_valid
	wire          sdram_controller_s1_agent_rdata_fifo_out_valid;                                          // sdram_controller_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [17:0] sdram_controller_s1_agent_rdata_fifo_out_data;                                           // sdram_controller_s1_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          sdram_controller_s1_agent_rdata_fifo_out_ready;                                          // avalon_st_adapter:in_0_ready -> sdram_controller_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                                           // avalon_st_adapter:out_0_valid -> sdram_controller_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_out_0_data;                                                            // avalon_st_adapter:out_0_data -> sdram_controller_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                           // sdram_controller_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                           // avalon_st_adapter:out_0_error -> sdram_controller_s1_agent:rdata_fifo_sink_error
	wire          bank0_s1_agent_rdata_fifo_src_valid;                                                     // bank0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] bank0_s1_agent_rdata_fifo_src_data;                                                      // bank0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          bank0_s1_agent_rdata_fifo_src_ready;                                                     // avalon_st_adapter_001:in_0_ready -> bank0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                       // avalon_st_adapter_001:out_0_valid -> bank0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                        // avalon_st_adapter_001:out_0_data -> bank0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                       // bank0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                       // avalon_st_adapter_001:out_0_error -> bank0_s1_agent:rdata_fifo_sink_error
	wire          bank1_s1_agent_rdata_fifo_src_valid;                                                     // bank1_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] bank1_s1_agent_rdata_fifo_src_data;                                                      // bank1_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          bank1_s1_agent_rdata_fifo_src_ready;                                                     // avalon_st_adapter_002:in_0_ready -> bank1_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                       // avalon_st_adapter_002:out_0_valid -> bank1_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                        // avalon_st_adapter_002:out_0_data -> bank1_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                       // bank1_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                       // avalon_st_adapter_002:out_0_error -> bank1_s1_agent:rdata_fifo_sink_error
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid;                                // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data;                                 // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready;                                // avalon_st_adapter_003:in_0_ready -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                       // avalon_st_adapter_003:out_0_valid -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                                        // avalon_st_adapter_003:out_0_data -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                       // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                       // avalon_st_adapter_003:out_0_error -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_valid;                                  // vga_avalon_0_avalon_slave_0_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_data;                                   // vga_avalon_0_avalon_slave_0_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_ready;                                  // avalon_st_adapter_004:in_0_ready -> vga_avalon_0_avalon_slave_0_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                       // avalon_st_adapter_004:out_0_valid -> vga_avalon_0_avalon_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                        // avalon_st_adapter_004:out_0_data -> vga_avalon_0_avalon_slave_0_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                       // vga_avalon_0_avalon_slave_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                       // avalon_st_adapter_004:out_0_error -> vga_avalon_0_avalon_slave_0_agent:rdata_fifo_sink_error
	wire          dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_valid;                             // dnn_accel_system_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_data;                              // dnn_accel_system_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_ready;                             // avalon_st_adapter_005:in_0_ready -> dnn_accel_system_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                       // avalon_st_adapter_005:out_0_valid -> dnn_accel_system_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                                        // avalon_st_adapter_005:out_0_data -> dnn_accel_system_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                       // dnn_accel_system_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                       // avalon_st_adapter_005:out_0_error -> dnn_accel_system_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_valid;                                          // onchip_memory2_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] onchip_memory2_0_s1_agent_rdata_fifo_src_data;                                           // onchip_memory2_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_ready;                                          // avalon_st_adapter_006:in_0_ready -> onchip_memory2_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                       // avalon_st_adapter_006:out_0_valid -> onchip_memory2_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                        // avalon_st_adapter_006:out_0_data -> onchip_memory2_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                       // onchip_memory2_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                       // avalon_st_adapter_006:out_0_error -> onchip_memory2_0_s1_agent:rdata_fifo_sink_error
	wire          pio_0_s1_agent_rdata_fifo_src_valid;                                                     // pio_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] pio_0_s1_agent_rdata_fifo_src_data;                                                      // pio_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          pio_0_s1_agent_rdata_fifo_src_ready;                                                     // avalon_st_adapter_007:in_0_ready -> pio_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                       // avalon_st_adapter_007:out_0_valid -> pio_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                        // avalon_st_adapter_007:out_0_data -> pio_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                       // pio_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                       // avalon_st_adapter_007:out_0_error -> pio_0_s1_agent:rdata_fifo_sink_error
	wire          word_copy_interface_1_slave_agent_rdata_fifo_src_valid;                                  // word_copy_interface_1_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] word_copy_interface_1_slave_agent_rdata_fifo_src_data;                                   // word_copy_interface_1_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          word_copy_interface_1_slave_agent_rdata_fifo_src_ready;                                  // avalon_st_adapter_008:in_0_ready -> word_copy_interface_1_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                       // avalon_st_adapter_008:out_0_valid -> word_copy_interface_1_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                                        // avalon_st_adapter_008:out_0_data -> word_copy_interface_1_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                       // word_copy_interface_1_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                       // avalon_st_adapter_008:out_0_error -> word_copy_interface_1_slave_agent:rdata_fifo_sink_error
	wire          dotopt_accelerator_0_slave_agent_rdata_fifo_src_valid;                                   // dotopt_accelerator_0_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire   [33:0] dotopt_accelerator_0_slave_agent_rdata_fifo_src_data;                                    // dotopt_accelerator_0_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire          dotopt_accelerator_0_slave_agent_rdata_fifo_src_ready;                                   // avalon_st_adapter_009:in_0_ready -> dotopt_accelerator_0_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_009_out_0_valid;                                                       // avalon_st_adapter_009:out_0_valid -> dotopt_accelerator_0_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_009_out_0_data;                                                        // avalon_st_adapter_009:out_0_data -> dotopt_accelerator_0_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                                       // dotopt_accelerator_0_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                                       // avalon_st_adapter_009:out_0_error -> dotopt_accelerator_0_slave_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) word_copy_interface_1_avalon_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                                      //                       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                           //                     reset.reset
		.uav_address            (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (word_copy_interface_1_avalon_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (word_copy_interface_1_avalon_master_waitrequest),                                        //                          .waitrequest
		.av_read                (word_copy_interface_1_avalon_master_read),                                               //                          .read
		.av_readdata            (word_copy_interface_1_avalon_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (word_copy_interface_1_avalon_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (word_copy_interface_1_avalon_master_write),                                              //                          .write
		.av_writedata           (word_copy_interface_1_avalon_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                                   //               (terminated)
		.av_byteenable          (4'b1111),                                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                   //               (terminated)
		.av_begintransfer       (1'b0),                                                                                   //               (terminated)
		.av_chipselect          (1'b0),                                                                                   //               (terminated)
		.av_lock                (1'b0),                                                                                   //               (terminated)
		.av_debugaccess         (1'b0),                                                                                   //               (terminated)
		.uav_clken              (),                                                                                       //               (terminated)
		.av_clken               (1'b1),                                                                                   //               (terminated)
		.uav_response           (2'b00),                                                                                  //               (terminated)
		.av_response            (),                                                                                       //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                   //               (terminated)
		.av_writeresponsevalid  ()                                                                                        //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) dotopt_accelerator_0_avalon_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                                     //                       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                          //                     reset.reset
		.uav_address            (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (dotopt_accelerator_0_avalon_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (dotopt_accelerator_0_avalon_master_waitrequest),                                        //                          .waitrequest
		.av_read                (dotopt_accelerator_0_avalon_master_read),                                               //                          .read
		.av_readdata            (dotopt_accelerator_0_avalon_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (dotopt_accelerator_0_avalon_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (dotopt_accelerator_0_avalon_master_write),                                              //                          .write
		.av_writedata           (dotopt_accelerator_0_avalon_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                                  //               (terminated)
		.av_byteenable          (4'b1111),                                                                               //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                  //               (terminated)
		.av_begintransfer       (1'b0),                                                                                  //               (terminated)
		.av_chipselect          (1'b0),                                                                                  //               (terminated)
		.av_lock                (1'b0),                                                                                  //               (terminated)
		.av_debugaccess         (1'b0),                                                                                  //               (terminated)
		.uav_clken              (),                                                                                      //               (terminated)
		.av_clken               (1'b1),                                                                                  //               (terminated)
		.uav_response           (2'b00),                                                                                 //               (terminated)
		.av_response            (),                                                                                      //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                  //               (terminated)
		.av_writeresponsevalid  ()                                                                                       //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (28),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (1)
	) dnn_accel_system_data_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                               //                       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                    //                     reset.reset
		.uav_address            (dnn_accel_system_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (dnn_accel_system_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (dnn_accel_system_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (dnn_accel_system_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (dnn_accel_system_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (dnn_accel_system_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (dnn_accel_system_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (dnn_accel_system_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (dnn_accel_system_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (dnn_accel_system_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (dnn_accel_system_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (dnn_accel_system_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (dnn_accel_system_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (dnn_accel_system_data_master_byteenable),                                         //                          .byteenable
		.av_read                (dnn_accel_system_data_master_read),                                               //                          .read
		.av_readdata            (dnn_accel_system_data_master_readdata),                                           //                          .readdata
		.av_write               (dnn_accel_system_data_master_write),                                              //                          .write
		.av_writedata           (dnn_accel_system_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (dnn_accel_system_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                            //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                            //               (terminated)
		.av_begintransfer       (1'b0),                                                                            //               (terminated)
		.av_chipselect          (1'b0),                                                                            //               (terminated)
		.av_readdatavalid       (),                                                                                //               (terminated)
		.av_lock                (1'b0),                                                                            //               (terminated)
		.uav_clken              (),                                                                                //               (terminated)
		.av_clken               (1'b1),                                                                            //               (terminated)
		.uav_response           (2'b00),                                                                           //               (terminated)
		.av_response            (),                                                                                //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                            //               (terminated)
		.av_writeresponsevalid  ()                                                                                 //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) dotopt_accelerator_0_avalon_master_1_translator (
		.clk                    (pll_0_outclk0_clk),                                                                       //                       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                            //                     reset.reset
		.uav_address            (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (dotopt_accelerator_0_avalon_master_1_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (dotopt_accelerator_0_avalon_master_1_waitrequest),                                        //                          .waitrequest
		.av_read                (dotopt_accelerator_0_avalon_master_1_read),                                               //                          .read
		.av_readdata            (dotopt_accelerator_0_avalon_master_1_readdata),                                           //                          .readdata
		.av_readdatavalid       (dotopt_accelerator_0_avalon_master_1_readdatavalid),                                      //                          .readdatavalid
		.av_write               (dotopt_accelerator_0_avalon_master_1_write),                                              //                          .write
		.av_writedata           (dotopt_accelerator_0_avalon_master_1_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                                    //               (terminated)
		.av_byteenable          (4'b1111),                                                                                 //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                    //               (terminated)
		.av_begintransfer       (1'b0),                                                                                    //               (terminated)
		.av_chipselect          (1'b0),                                                                                    //               (terminated)
		.av_lock                (1'b0),                                                                                    //               (terminated)
		.av_debugaccess         (1'b0),                                                                                    //               (terminated)
		.uav_clken              (),                                                                                        //               (terminated)
		.av_clken               (1'b1),                                                                                    //               (terminated)
		.uav_response           (2'b00),                                                                                   //               (terminated)
		.av_response            (),                                                                                        //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                    //               (terminated)
		.av_writeresponsevalid  ()                                                                                         //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) dnn_accel_system_instruction_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                                      //                       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                           //                     reset.reset
		.uav_address            (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (dnn_accel_system_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (dnn_accel_system_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (dnn_accel_system_instruction_master_read),                                               //                          .read
		.av_readdata            (dnn_accel_system_instruction_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                                   //               (terminated)
		.av_byteenable          (4'b1111),                                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                   //               (terminated)
		.av_begintransfer       (1'b0),                                                                                   //               (terminated)
		.av_chipselect          (1'b0),                                                                                   //               (terminated)
		.av_readdatavalid       (),                                                                                       //               (terminated)
		.av_write               (1'b0),                                                                                   //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                                   //               (terminated)
		.av_lock                (1'b0),                                                                                   //               (terminated)
		.av_debugaccess         (1'b0),                                                                                   //               (terminated)
		.uav_clken              (),                                                                                       //               (terminated)
		.av_clken               (1'b1),                                                                                   //               (terminated)
		.uav_response           (2'b00),                                                                                  //               (terminated)
		.av_response            (),                                                                                       //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                   //               (terminated)
		.av_writeresponsevalid  ()                                                                                        //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sdram_controller_s1_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sdram_controller_s1_agent_m0_address),                         // avalon_universal_slave_0.address
		.uav_burstcount         (sdram_controller_s1_agent_m0_burstcount),                      //                         .burstcount
		.uav_read               (sdram_controller_s1_agent_m0_read),                            //                         .read
		.uav_write              (sdram_controller_s1_agent_m0_write),                           //                         .write
		.uav_waitrequest        (sdram_controller_s1_agent_m0_waitrequest),                     //                         .waitrequest
		.uav_readdatavalid      (sdram_controller_s1_agent_m0_readdatavalid),                   //                         .readdatavalid
		.uav_byteenable         (sdram_controller_s1_agent_m0_byteenable),                      //                         .byteenable
		.uav_readdata           (sdram_controller_s1_agent_m0_readdata),                        //                         .readdata
		.uav_writedata          (sdram_controller_s1_agent_m0_writedata),                       //                         .writedata
		.uav_lock               (sdram_controller_s1_agent_m0_lock),                            //                         .lock
		.uav_debugaccess        (sdram_controller_s1_agent_m0_debugaccess),                     //                         .debugaccess
		.av_address             (sdram_controller_s1_address),                                  //      avalon_anti_slave_0.address
		.av_write               (sdram_controller_s1_write),                                    //                         .write
		.av_read                (sdram_controller_s1_read),                                     //                         .read
		.av_readdata            (sdram_controller_s1_readdata),                                 //                         .readdata
		.av_writedata           (sdram_controller_s1_writedata),                                //                         .writedata
		.av_byteenable          (sdram_controller_s1_byteenable),                               //                         .byteenable
		.av_readdatavalid       (sdram_controller_s1_readdatavalid),                            //                         .readdatavalid
		.av_waitrequest         (sdram_controller_s1_waitrequest),                              //                         .waitrequest
		.av_chipselect          (sdram_controller_s1_chipselect),                               //                         .chipselect
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.av_clken               (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) bank0_s1_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (bank0_s1_agent_m0_address),                                    // avalon_universal_slave_0.address
		.uav_burstcount         (bank0_s1_agent_m0_burstcount),                                 //                         .burstcount
		.uav_read               (bank0_s1_agent_m0_read),                                       //                         .read
		.uav_write              (bank0_s1_agent_m0_write),                                      //                         .write
		.uav_waitrequest        (bank0_s1_agent_m0_waitrequest),                                //                         .waitrequest
		.uav_readdatavalid      (bank0_s1_agent_m0_readdatavalid),                              //                         .readdatavalid
		.uav_byteenable         (bank0_s1_agent_m0_byteenable),                                 //                         .byteenable
		.uav_readdata           (bank0_s1_agent_m0_readdata),                                   //                         .readdata
		.uav_writedata          (bank0_s1_agent_m0_writedata),                                  //                         .writedata
		.uav_lock               (bank0_s1_agent_m0_lock),                                       //                         .lock
		.uav_debugaccess        (bank0_s1_agent_m0_debugaccess),                                //                         .debugaccess
		.av_address             (bank0_s1_address),                                             //      avalon_anti_slave_0.address
		.av_write               (bank0_s1_write),                                               //                         .write
		.av_readdata            (bank0_s1_readdata),                                            //                         .readdata
		.av_writedata           (bank0_s1_writedata),                                           //                         .writedata
		.av_byteenable          (bank0_s1_byteenable),                                          //                         .byteenable
		.av_chipselect          (bank0_s1_chipselect),                                          //                         .chipselect
		.av_clken               (bank0_s1_clken),                                               //                         .clken
		.av_read                (),                                                             //              (terminated)
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_waitrequest         (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) bank1_s1_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (bank1_s1_agent_m0_address),                                    // avalon_universal_slave_0.address
		.uav_burstcount         (bank1_s1_agent_m0_burstcount),                                 //                         .burstcount
		.uav_read               (bank1_s1_agent_m0_read),                                       //                         .read
		.uav_write              (bank1_s1_agent_m0_write),                                      //                         .write
		.uav_waitrequest        (bank1_s1_agent_m0_waitrequest),                                //                         .waitrequest
		.uav_readdatavalid      (bank1_s1_agent_m0_readdatavalid),                              //                         .readdatavalid
		.uav_byteenable         (bank1_s1_agent_m0_byteenable),                                 //                         .byteenable
		.uav_readdata           (bank1_s1_agent_m0_readdata),                                   //                         .readdata
		.uav_writedata          (bank1_s1_agent_m0_writedata),                                  //                         .writedata
		.uav_lock               (bank1_s1_agent_m0_lock),                                       //                         .lock
		.uav_debugaccess        (bank1_s1_agent_m0_debugaccess),                                //                         .debugaccess
		.av_address             (bank1_s1_address),                                             //      avalon_anti_slave_0.address
		.av_write               (bank1_s1_write),                                               //                         .write
		.av_readdata            (bank1_s1_readdata),                                            //                         .readdata
		.av_writedata           (bank1_s1_writedata),                                           //                         .writedata
		.av_byteenable          (bank1_s1_byteenable),                                          //                         .byteenable
		.av_chipselect          (bank1_s1_chipselect),                                          //                         .chipselect
		.av_clken               (bank1_s1_clken),                                               //                         .clken
		.av_read                (),                                                             //              (terminated)
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_waitrequest         (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_0_avalon_jtag_slave_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (jtag_uart_0_avalon_jtag_slave_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (jtag_uart_0_avalon_jtag_slave_agent_m0_read),                  //                         .read
		.uav_write              (jtag_uart_0_avalon_jtag_slave_agent_m0_write),                 //                         .write
		.uav_waitrequest        (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),             //                         .writedata
		.uav_lock               (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (jtag_uart_0_avalon_jtag_slave_address),                        //      avalon_anti_slave_0.address
		.av_write               (jtag_uart_0_avalon_jtag_slave_write),                          //                         .write
		.av_read                (jtag_uart_0_avalon_jtag_slave_read),                           //                         .read
		.av_readdata            (jtag_uart_0_avalon_jtag_slave_readdata),                       //                         .readdata
		.av_writedata           (jtag_uart_0_avalon_jtag_slave_writedata),                      //                         .writedata
		.av_waitrequest         (jtag_uart_0_avalon_jtag_slave_waitrequest),                    //                         .waitrequest
		.av_chipselect          (jtag_uart_0_avalon_jtag_slave_chipselect),                     //                         .chipselect
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_byteenable          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.av_clken               (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (4),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) vga_avalon_0_avalon_slave_0_translator (
		.clk                    (pll_0_outclk0_clk),                                  //                      clk.clk
		.reset                  (vga_avalon_0_reset_reset_bridge_in_reset_reset),     //                    reset.reset
		.uav_address            (vga_avalon_0_avalon_slave_0_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (vga_avalon_0_avalon_slave_0_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (vga_avalon_0_avalon_slave_0_agent_m0_read),          //                         .read
		.uav_write              (vga_avalon_0_avalon_slave_0_agent_m0_write),         //                         .write
		.uav_waitrequest        (vga_avalon_0_avalon_slave_0_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (vga_avalon_0_avalon_slave_0_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (vga_avalon_0_avalon_slave_0_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (vga_avalon_0_avalon_slave_0_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (vga_avalon_0_avalon_slave_0_agent_m0_writedata),     //                         .writedata
		.uav_lock               (vga_avalon_0_avalon_slave_0_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (vga_avalon_0_avalon_slave_0_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (vga_avalon_0_avalon_slave_0_address),                //      avalon_anti_slave_0.address
		.av_write               (vga_avalon_0_avalon_slave_0_write),                  //                         .write
		.av_read                (vga_avalon_0_avalon_slave_0_read),                   //                         .read
		.av_readdata            (vga_avalon_0_avalon_slave_0_readdata),               //                         .readdata
		.av_writedata           (vga_avalon_0_avalon_slave_0_writedata),              //                         .writedata
		.av_begintransfer       (),                                                   //              (terminated)
		.av_beginbursttransfer  (),                                                   //              (terminated)
		.av_burstcount          (),                                                   //              (terminated)
		.av_byteenable          (),                                                   //              (terminated)
		.av_readdatavalid       (1'b0),                                               //              (terminated)
		.av_waitrequest         (1'b0),                                               //              (terminated)
		.av_writebyteenable     (),                                                   //              (terminated)
		.av_lock                (),                                                   //              (terminated)
		.av_chipselect          (),                                                   //              (terminated)
		.av_clken               (),                                                   //              (terminated)
		.uav_clken              (1'b0),                                               //              (terminated)
		.av_debugaccess         (),                                                   //              (terminated)
		.av_outputenable        (),                                                   //              (terminated)
		.uav_response           (),                                                   //              (terminated)
		.av_response            (2'b00),                                              //              (terminated)
		.uav_writeresponsevalid (),                                                   //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dnn_accel_system_debug_mem_slave_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (dnn_accel_system_debug_mem_slave_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount         (dnn_accel_system_debug_mem_slave_agent_m0_burstcount),         //                         .burstcount
		.uav_read               (dnn_accel_system_debug_mem_slave_agent_m0_read),               //                         .read
		.uav_write              (dnn_accel_system_debug_mem_slave_agent_m0_write),              //                         .write
		.uav_waitrequest        (dnn_accel_system_debug_mem_slave_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid      (dnn_accel_system_debug_mem_slave_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable         (dnn_accel_system_debug_mem_slave_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata           (dnn_accel_system_debug_mem_slave_agent_m0_readdata),           //                         .readdata
		.uav_writedata          (dnn_accel_system_debug_mem_slave_agent_m0_writedata),          //                         .writedata
		.uav_lock               (dnn_accel_system_debug_mem_slave_agent_m0_lock),               //                         .lock
		.uav_debugaccess        (dnn_accel_system_debug_mem_slave_agent_m0_debugaccess),        //                         .debugaccess
		.av_address             (dnn_accel_system_debug_mem_slave_address),                     //      avalon_anti_slave_0.address
		.av_write               (dnn_accel_system_debug_mem_slave_write),                       //                         .write
		.av_read                (dnn_accel_system_debug_mem_slave_read),                        //                         .read
		.av_readdata            (dnn_accel_system_debug_mem_slave_readdata),                    //                         .readdata
		.av_writedata           (dnn_accel_system_debug_mem_slave_writedata),                   //                         .writedata
		.av_byteenable          (dnn_accel_system_debug_mem_slave_byteenable),                  //                         .byteenable
		.av_waitrequest         (dnn_accel_system_debug_mem_slave_waitrequest),                 //                         .waitrequest
		.av_debugaccess         (dnn_accel_system_debug_mem_slave_debugaccess),                 //                         .debugaccess
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.av_chipselect          (),                                                             //              (terminated)
		.av_clken               (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memory2_0_s1_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_memory2_0_s1_agent_m0_address),                         // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s1_agent_m0_burstcount),                      //                         .burstcount
		.uav_read               (onchip_memory2_0_s1_agent_m0_read),                            //                         .read
		.uav_write              (onchip_memory2_0_s1_agent_m0_write),                           //                         .write
		.uav_waitrequest        (onchip_memory2_0_s1_agent_m0_waitrequest),                     //                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s1_agent_m0_readdatavalid),                   //                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s1_agent_m0_byteenable),                      //                         .byteenable
		.uav_readdata           (onchip_memory2_0_s1_agent_m0_readdata),                        //                         .readdata
		.uav_writedata          (onchip_memory2_0_s1_agent_m0_writedata),                       //                         .writedata
		.uav_lock               (onchip_memory2_0_s1_agent_m0_lock),                            //                         .lock
		.uav_debugaccess        (onchip_memory2_0_s1_agent_m0_debugaccess),                     //                         .debugaccess
		.av_address             (onchip_memory2_0_s1_address),                                  //      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s1_write),                                    //                         .write
		.av_readdata            (onchip_memory2_0_s1_readdata),                                 //                         .readdata
		.av_writedata           (onchip_memory2_0_s1_writedata),                                //                         .writedata
		.av_byteenable          (onchip_memory2_0_s1_byteenable),                               //                         .byteenable
		.av_chipselect          (onchip_memory2_0_s1_chipselect),                               //                         .chipselect
		.av_clken               (onchip_memory2_0_s1_clken),                                    //                         .clken
		.av_read                (),                                                             //              (terminated)
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_waitrequest         (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_0_s1_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pio_0_s1_agent_m0_address),                                    // avalon_universal_slave_0.address
		.uav_burstcount         (pio_0_s1_agent_m0_burstcount),                                 //                         .burstcount
		.uav_read               (pio_0_s1_agent_m0_read),                                       //                         .read
		.uav_write              (pio_0_s1_agent_m0_write),                                      //                         .write
		.uav_waitrequest        (pio_0_s1_agent_m0_waitrequest),                                //                         .waitrequest
		.uav_readdatavalid      (pio_0_s1_agent_m0_readdatavalid),                              //                         .readdatavalid
		.uav_byteenable         (pio_0_s1_agent_m0_byteenable),                                 //                         .byteenable
		.uav_readdata           (pio_0_s1_agent_m0_readdata),                                   //                         .readdata
		.uav_writedata          (pio_0_s1_agent_m0_writedata),                                  //                         .writedata
		.uav_lock               (pio_0_s1_agent_m0_lock),                                       //                         .lock
		.uav_debugaccess        (pio_0_s1_agent_m0_debugaccess),                                //                         .debugaccess
		.av_address             (pio_0_s1_address),                                             //      avalon_anti_slave_0.address
		.av_write               (pio_0_s1_write),                                               //                         .write
		.av_readdata            (pio_0_s1_readdata),                                            //                         .readdata
		.av_writedata           (pio_0_s1_writedata),                                           //                         .writedata
		.av_chipselect          (pio_0_s1_chipselect),                                          //                         .chipselect
		.av_read                (),                                                             //              (terminated)
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_byteenable          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_waitrequest         (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.av_clken               (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (4),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) word_copy_interface_1_slave_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (word_copy_interface_1_slave_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (word_copy_interface_1_slave_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (word_copy_interface_1_slave_agent_m0_read),                    //                         .read
		.uav_write              (word_copy_interface_1_slave_agent_m0_write),                   //                         .write
		.uav_waitrequest        (word_copy_interface_1_slave_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (word_copy_interface_1_slave_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (word_copy_interface_1_slave_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (word_copy_interface_1_slave_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (word_copy_interface_1_slave_agent_m0_writedata),               //                         .writedata
		.uav_lock               (word_copy_interface_1_slave_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (word_copy_interface_1_slave_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (word_copy_interface_1_slave_address),                          //      avalon_anti_slave_0.address
		.av_write               (word_copy_interface_1_slave_write),                            //                         .write
		.av_read                (word_copy_interface_1_slave_read),                             //                         .read
		.av_readdata            (word_copy_interface_1_slave_readdata),                         //                         .readdata
		.av_writedata           (word_copy_interface_1_slave_writedata),                        //                         .writedata
		.av_waitrequest         (word_copy_interface_1_slave_waitrequest),                      //                         .waitrequest
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_byteenable          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.av_chipselect          (),                                                             //              (terminated)
		.av_clken               (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (4),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dotopt_accelerator_0_slave_translator (
		.clk                    (pll_0_outclk0_clk),                                            //                      clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (dotopt_accelerator_0_slave_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (dotopt_accelerator_0_slave_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (dotopt_accelerator_0_slave_agent_m0_read),                     //                         .read
		.uav_write              (dotopt_accelerator_0_slave_agent_m0_write),                    //                         .write
		.uav_waitrequest        (dotopt_accelerator_0_slave_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (dotopt_accelerator_0_slave_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (dotopt_accelerator_0_slave_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (dotopt_accelerator_0_slave_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (dotopt_accelerator_0_slave_agent_m0_writedata),                //                         .writedata
		.uav_lock               (dotopt_accelerator_0_slave_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (dotopt_accelerator_0_slave_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (dotopt_accelerator_0_slave_address),                           //      avalon_anti_slave_0.address
		.av_write               (dotopt_accelerator_0_slave_write),                             //                         .write
		.av_read                (dotopt_accelerator_0_slave_read),                              //                         .read
		.av_readdata            (dotopt_accelerator_0_slave_readdata),                          //                         .readdata
		.av_writedata           (dotopt_accelerator_0_slave_writedata),                         //                         .writedata
		.av_waitrequest         (dotopt_accelerator_0_slave_waitrequest),                       //                         .waitrequest
		.av_begintransfer       (),                                                             //              (terminated)
		.av_beginbursttransfer  (),                                                             //              (terminated)
		.av_burstcount          (),                                                             //              (terminated)
		.av_byteenable          (),                                                             //              (terminated)
		.av_readdatavalid       (1'b0),                                                         //              (terminated)
		.av_writebyteenable     (),                                                             //              (terminated)
		.av_lock                (),                                                             //              (terminated)
		.av_chipselect          (),                                                             //              (terminated)
		.av_clken               (),                                                             //              (terminated)
		.uav_clken              (1'b0),                                                         //              (terminated)
		.av_debugaccess         (),                                                             //              (terminated)
		.av_outputenable        (),                                                             //              (terminated)
		.uav_response           (),                                                             //              (terminated)
		.av_response            (2'b00),                                                        //              (terminated)
		.uav_writeresponsevalid (),                                                             //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                          //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (4),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) word_copy_interface_1_avalon_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                                      //       clk.clk
		.reset                 (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (word_copy_interface_1_avalon_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (word_copy_interface_1_avalon_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (word_copy_interface_1_avalon_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (word_copy_interface_1_avalon_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (word_copy_interface_1_avalon_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (word_copy_interface_1_avalon_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (word_copy_interface_1_avalon_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (word_copy_interface_1_avalon_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (word_copy_interface_1_avalon_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (word_copy_interface_1_avalon_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (word_copy_interface_1_avalon_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (word_copy_interface_1_avalon_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                                       // (terminated)
		.av_writeresponsevalid ()                                                                                        // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (3),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dotopt_accelerator_0_avalon_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                                     //       clk.clk
		.reset                 (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                          // clk_reset.reset
		.av_address            (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (dotopt_accelerator_0_avalon_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (dotopt_accelerator_0_avalon_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (dotopt_accelerator_0_avalon_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (dotopt_accelerator_0_avalon_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (dotopt_accelerator_0_avalon_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (dotopt_accelerator_0_avalon_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                                 //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                                  //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                               //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                         //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                           //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                                 //          .ready
		.av_response           (),                                                                                      // (terminated)
		.av_writeresponsevalid ()                                                                                       // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dnn_accel_system_data_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                               //       clk.clk
		.reset                 (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                    // clk_reset.reset
		.av_address            (dnn_accel_system_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (dnn_accel_system_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (dnn_accel_system_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (dnn_accel_system_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (dnn_accel_system_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (dnn_accel_system_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (dnn_accel_system_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (dnn_accel_system_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (dnn_accel_system_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (dnn_accel_system_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (dnn_accel_system_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (dnn_accel_system_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (dnn_accel_system_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (dnn_accel_system_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (dnn_accel_system_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (dnn_accel_system_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                           //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                            //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                         //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                   //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                     //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready),                                                           //          .ready
		.av_response           (),                                                                                // (terminated)
		.av_writeresponsevalid ()                                                                                 // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dnn_accel_system_instruction_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                                      //       clk.clk
		.reset                 (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (dnn_accel_system_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (dnn_accel_system_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (dnn_accel_system_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (dnn_accel_system_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (dnn_accel_system_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (dnn_accel_system_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                                  //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                                   //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                                //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                                          //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                                            //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready),                                                                  //          .ready
		.av_response           (),                                                                                       // (terminated)
		.av_writeresponsevalid ()                                                                                        // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dotopt_accelerator_0_avalon_master_1_agent (
		.clk                   (pll_0_outclk0_clk),                                                                       //       clk.clk
		.reset                 (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.av_address            (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (dotopt_accelerator_0_avalon_master_1_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (dotopt_accelerator_0_avalon_master_1_agent_cp_valid),                                     //        cp.valid
		.cp_data               (dotopt_accelerator_0_avalon_master_1_agent_cp_data),                                      //          .data
		.cp_startofpacket      (dotopt_accelerator_0_avalon_master_1_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (dotopt_accelerator_0_avalon_master_1_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (dotopt_accelerator_0_avalon_master_1_agent_cp_ready),                                     //          .ready
		.rp_valid              (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_data),                               //          .data
		.rp_channel            (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                                        // (terminated)
		.av_writeresponsevalid ()                                                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (91),
		.PKT_ORI_BURST_SIZE_L      (89),
		.PKT_RESPONSE_STATUS_H     (88),
		.PKT_RESPONSE_STATUS_L     (87),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_TRANS_LOCK            (54),
		.PKT_BEGIN_BURST           (69),
		.PKT_PROTECTION_H          (82),
		.PKT_PROTECTION_L          (80),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (59),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_POSTED          (51),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (74),
		.PKT_SRC_ID_L              (71),
		.PKT_DEST_ID_H             (78),
		.PKT_DEST_ID_L             (75),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (92),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sdram_controller_s1_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sdram_controller_s1_agent_m0_address),                         //              m0.address
		.m0_burstcount           (sdram_controller_s1_agent_m0_burstcount),                      //                .burstcount
		.m0_byteenable           (sdram_controller_s1_agent_m0_byteenable),                      //                .byteenable
		.m0_debugaccess          (sdram_controller_s1_agent_m0_debugaccess),                     //                .debugaccess
		.m0_lock                 (sdram_controller_s1_agent_m0_lock),                            //                .lock
		.m0_readdata             (sdram_controller_s1_agent_m0_readdata),                        //                .readdata
		.m0_readdatavalid        (sdram_controller_s1_agent_m0_readdatavalid),                   //                .readdatavalid
		.m0_read                 (sdram_controller_s1_agent_m0_read),                            //                .read
		.m0_waitrequest          (sdram_controller_s1_agent_m0_waitrequest),                     //                .waitrequest
		.m0_writedata            (sdram_controller_s1_agent_m0_writedata),                       //                .writedata
		.m0_write                (sdram_controller_s1_agent_m0_write),                           //                .write
		.rp_endofpacket          (sdram_controller_s1_agent_rp_endofpacket),                     //              rp.endofpacket
		.rp_ready                (sdram_controller_s1_agent_rp_ready),                           //                .ready
		.rp_valid                (sdram_controller_s1_agent_rp_valid),                           //                .valid
		.rp_data                 (sdram_controller_s1_agent_rp_data),                            //                .data
		.rp_startofpacket        (sdram_controller_s1_agent_rp_startofpacket),                   //                .startofpacket
		.cp_ready                (sdram_controller_s1_burst_adapter_source0_ready),              //              cp.ready
		.cp_valid                (sdram_controller_s1_burst_adapter_source0_valid),              //                .valid
		.cp_data                 (sdram_controller_s1_burst_adapter_source0_data),               //                .data
		.cp_startofpacket        (sdram_controller_s1_burst_adapter_source0_startofpacket),      //                .startofpacket
		.cp_endofpacket          (sdram_controller_s1_burst_adapter_source0_endofpacket),        //                .endofpacket
		.cp_channel              (sdram_controller_s1_burst_adapter_source0_channel),            //                .channel
		.rf_sink_ready           (sdram_controller_s1_agent_rsp_fifo_out_ready),                 //         rf_sink.ready
		.rf_sink_valid           (sdram_controller_s1_agent_rsp_fifo_out_valid),                 //                .valid
		.rf_sink_startofpacket   (sdram_controller_s1_agent_rsp_fifo_out_startofpacket),         //                .startofpacket
		.rf_sink_endofpacket     (sdram_controller_s1_agent_rsp_fifo_out_endofpacket),           //                .endofpacket
		.rf_sink_data            (sdram_controller_s1_agent_rsp_fifo_out_data),                  //                .data
		.rf_source_ready         (sdram_controller_s1_agent_rf_source_ready),                    //       rf_source.ready
		.rf_source_valid         (sdram_controller_s1_agent_rf_source_valid),                    //                .valid
		.rf_source_startofpacket (sdram_controller_s1_agent_rf_source_startofpacket),            //                .startofpacket
		.rf_source_endofpacket   (sdram_controller_s1_agent_rf_source_endofpacket),              //                .endofpacket
		.rf_source_data          (sdram_controller_s1_agent_rf_source_data),                     //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                //                .error
		.rdata_fifo_src_ready    (sdram_controller_s1_agent_rdata_fifo_src_ready),               //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sdram_controller_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_src_data     (sdram_controller_s1_agent_rdata_fifo_src_data),                //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (93),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_controller_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sdram_controller_s1_agent_rf_source_data),                     //        in.data
		.in_valid          (sdram_controller_s1_agent_rf_source_valid),                    //          .valid
		.in_ready          (sdram_controller_s1_agent_rf_source_ready),                    //          .ready
		.in_startofpacket  (sdram_controller_s1_agent_rf_source_startofpacket),            //          .startofpacket
		.in_endofpacket    (sdram_controller_s1_agent_rf_source_endofpacket),              //          .endofpacket
		.out_data          (sdram_controller_s1_agent_rsp_fifo_out_data),                  //       out.data
		.out_valid         (sdram_controller_s1_agent_rsp_fifo_out_valid),                 //          .valid
		.out_ready         (sdram_controller_s1_agent_rsp_fifo_out_ready),                 //          .ready
		.out_startofpacket (sdram_controller_s1_agent_rsp_fifo_out_startofpacket),         //          .startofpacket
		.out_endofpacket   (sdram_controller_s1_agent_rsp_fifo_out_endofpacket),           //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_controller_s1_agent_rdata_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sdram_controller_s1_agent_rdata_fifo_src_data),                //        in.data
		.in_valid          (sdram_controller_s1_agent_rdata_fifo_src_valid),               //          .valid
		.in_ready          (sdram_controller_s1_agent_rdata_fifo_src_ready),               //          .ready
		.out_data          (sdram_controller_s1_agent_rdata_fifo_out_data),                //       out.data
		.out_valid         (sdram_controller_s1_agent_rdata_fifo_out_valid),               //          .valid
		.out_ready         (sdram_controller_s1_agent_rdata_fifo_out_ready),               //          .ready
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_startofpacket  (1'b0),                                                         // (terminated)
		.in_endofpacket    (1'b0),                                                         // (terminated)
		.out_startofpacket (),                                                             // (terminated)
		.out_endofpacket   (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) bank0_s1_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (bank0_s1_agent_m0_address),                                    //              m0.address
		.m0_burstcount           (bank0_s1_agent_m0_burstcount),                                 //                .burstcount
		.m0_byteenable           (bank0_s1_agent_m0_byteenable),                                 //                .byteenable
		.m0_debugaccess          (bank0_s1_agent_m0_debugaccess),                                //                .debugaccess
		.m0_lock                 (bank0_s1_agent_m0_lock),                                       //                .lock
		.m0_readdata             (bank0_s1_agent_m0_readdata),                                   //                .readdata
		.m0_readdatavalid        (bank0_s1_agent_m0_readdatavalid),                              //                .readdatavalid
		.m0_read                 (bank0_s1_agent_m0_read),                                       //                .read
		.m0_waitrequest          (bank0_s1_agent_m0_waitrequest),                                //                .waitrequest
		.m0_writedata            (bank0_s1_agent_m0_writedata),                                  //                .writedata
		.m0_write                (bank0_s1_agent_m0_write),                                      //                .write
		.rp_endofpacket          (bank0_s1_agent_rp_endofpacket),                                //              rp.endofpacket
		.rp_ready                (bank0_s1_agent_rp_ready),                                      //                .ready
		.rp_valid                (bank0_s1_agent_rp_valid),                                      //                .valid
		.rp_data                 (bank0_s1_agent_rp_data),                                       //                .data
		.rp_startofpacket        (bank0_s1_agent_rp_startofpacket),                              //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                      //                .channel
		.rf_sink_ready           (bank0_s1_agent_rsp_fifo_out_ready),                            //         rf_sink.ready
		.rf_sink_valid           (bank0_s1_agent_rsp_fifo_out_valid),                            //                .valid
		.rf_sink_startofpacket   (bank0_s1_agent_rsp_fifo_out_startofpacket),                    //                .startofpacket
		.rf_sink_endofpacket     (bank0_s1_agent_rsp_fifo_out_endofpacket),                      //                .endofpacket
		.rf_sink_data            (bank0_s1_agent_rsp_fifo_out_data),                             //                .data
		.rf_source_ready         (bank0_s1_agent_rf_source_ready),                               //       rf_source.ready
		.rf_source_valid         (bank0_s1_agent_rf_source_valid),                               //                .valid
		.rf_source_startofpacket (bank0_s1_agent_rf_source_startofpacket),                       //                .startofpacket
		.rf_source_endofpacket   (bank0_s1_agent_rf_source_endofpacket),                         //                .endofpacket
		.rf_source_data          (bank0_s1_agent_rf_source_data),                                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (bank0_s1_agent_rdata_fifo_src_ready),                          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (bank0_s1_agent_rdata_fifo_src_valid),                          //                .valid
		.rdata_fifo_src_data     (bank0_s1_agent_rdata_fifo_src_data),                           //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) bank0_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (bank0_s1_agent_rf_source_data),                                //        in.data
		.in_valid          (bank0_s1_agent_rf_source_valid),                               //          .valid
		.in_ready          (bank0_s1_agent_rf_source_ready),                               //          .ready
		.in_startofpacket  (bank0_s1_agent_rf_source_startofpacket),                       //          .startofpacket
		.in_endofpacket    (bank0_s1_agent_rf_source_endofpacket),                         //          .endofpacket
		.out_data          (bank0_s1_agent_rsp_fifo_out_data),                             //       out.data
		.out_valid         (bank0_s1_agent_rsp_fifo_out_valid),                            //          .valid
		.out_ready         (bank0_s1_agent_rsp_fifo_out_ready),                            //          .ready
		.out_startofpacket (bank0_s1_agent_rsp_fifo_out_startofpacket),                    //          .startofpacket
		.out_endofpacket   (bank0_s1_agent_rsp_fifo_out_endofpacket),                      //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) bank1_s1_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (bank1_s1_agent_m0_address),                                    //              m0.address
		.m0_burstcount           (bank1_s1_agent_m0_burstcount),                                 //                .burstcount
		.m0_byteenable           (bank1_s1_agent_m0_byteenable),                                 //                .byteenable
		.m0_debugaccess          (bank1_s1_agent_m0_debugaccess),                                //                .debugaccess
		.m0_lock                 (bank1_s1_agent_m0_lock),                                       //                .lock
		.m0_readdata             (bank1_s1_agent_m0_readdata),                                   //                .readdata
		.m0_readdatavalid        (bank1_s1_agent_m0_readdatavalid),                              //                .readdatavalid
		.m0_read                 (bank1_s1_agent_m0_read),                                       //                .read
		.m0_waitrequest          (bank1_s1_agent_m0_waitrequest),                                //                .waitrequest
		.m0_writedata            (bank1_s1_agent_m0_writedata),                                  //                .writedata
		.m0_write                (bank1_s1_agent_m0_write),                                      //                .write
		.rp_endofpacket          (bank1_s1_agent_rp_endofpacket),                                //              rp.endofpacket
		.rp_ready                (bank1_s1_agent_rp_ready),                                      //                .ready
		.rp_valid                (bank1_s1_agent_rp_valid),                                      //                .valid
		.rp_data                 (bank1_s1_agent_rp_data),                                       //                .data
		.rp_startofpacket        (bank1_s1_agent_rp_startofpacket),                              //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                      //                .channel
		.rf_sink_ready           (bank1_s1_agent_rsp_fifo_out_ready),                            //         rf_sink.ready
		.rf_sink_valid           (bank1_s1_agent_rsp_fifo_out_valid),                            //                .valid
		.rf_sink_startofpacket   (bank1_s1_agent_rsp_fifo_out_startofpacket),                    //                .startofpacket
		.rf_sink_endofpacket     (bank1_s1_agent_rsp_fifo_out_endofpacket),                      //                .endofpacket
		.rf_sink_data            (bank1_s1_agent_rsp_fifo_out_data),                             //                .data
		.rf_source_ready         (bank1_s1_agent_rf_source_ready),                               //       rf_source.ready
		.rf_source_valid         (bank1_s1_agent_rf_source_valid),                               //                .valid
		.rf_source_startofpacket (bank1_s1_agent_rf_source_startofpacket),                       //                .startofpacket
		.rf_source_endofpacket   (bank1_s1_agent_rf_source_endofpacket),                         //                .endofpacket
		.rf_source_data          (bank1_s1_agent_rf_source_data),                                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (bank1_s1_agent_rdata_fifo_src_ready),                          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (bank1_s1_agent_rdata_fifo_src_valid),                          //                .valid
		.rdata_fifo_src_data     (bank1_s1_agent_rdata_fifo_src_data),                           //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) bank1_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (bank1_s1_agent_rf_source_data),                                //        in.data
		.in_valid          (bank1_s1_agent_rf_source_valid),                               //          .valid
		.in_ready          (bank1_s1_agent_rf_source_ready),                               //          .ready
		.in_startofpacket  (bank1_s1_agent_rf_source_startofpacket),                       //          .startofpacket
		.in_endofpacket    (bank1_s1_agent_rf_source_endofpacket),                         //          .endofpacket
		.out_data          (bank1_s1_agent_rsp_fifo_out_data),                             //       out.data
		.out_valid         (bank1_s1_agent_rsp_fifo_out_valid),                            //          .valid
		.out_ready         (bank1_s1_agent_rsp_fifo_out_ready),                            //          .ready
		.out_startofpacket (bank1_s1_agent_rsp_fifo_out_startofpacket),                    //          .startofpacket
		.out_endofpacket   (bank1_s1_agent_rsp_fifo_out_endofpacket),                      //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_uart_0_avalon_jtag_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                              //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (jtag_uart_0_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_0_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_0_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_0_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                          //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                          //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                           //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                    //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                        //                .channel
		.rf_sink_ready           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                              //                .error
		.rdata_fifo_src_ready    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                              //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated)
		.csr_read          (1'b0),                                                           // (terminated)
		.csr_write         (1'b0),                                                           // (terminated)
		.csr_readdata      (),                                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated)
		.almost_full_data  (),                                                               // (terminated)
		.almost_empty_data (),                                                               // (terminated)
		.in_empty          (1'b0),                                                           // (terminated)
		.out_empty         (),                                                               // (terminated)
		.in_error          (1'b0),                                                           // (terminated)
		.out_error         (),                                                               // (terminated)
		.in_channel        (1'b0),                                                           // (terminated)
		.out_channel       ()                                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) vga_avalon_0_avalon_slave_0_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (vga_avalon_0_reset_reset_bridge_in_reset_reset),               //       clk_reset.reset
		.m0_address              (vga_avalon_0_avalon_slave_0_agent_m0_address),                 //              m0.address
		.m0_burstcount           (vga_avalon_0_avalon_slave_0_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (vga_avalon_0_avalon_slave_0_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (vga_avalon_0_avalon_slave_0_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (vga_avalon_0_avalon_slave_0_agent_m0_lock),                    //                .lock
		.m0_readdata             (vga_avalon_0_avalon_slave_0_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (vga_avalon_0_avalon_slave_0_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (vga_avalon_0_avalon_slave_0_agent_m0_read),                    //                .read
		.m0_waitrequest          (vga_avalon_0_avalon_slave_0_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (vga_avalon_0_avalon_slave_0_agent_m0_writedata),               //                .writedata
		.m0_write                (vga_avalon_0_avalon_slave_0_agent_m0_write),                   //                .write
		.rp_endofpacket          (vga_avalon_0_avalon_slave_0_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (vga_avalon_0_avalon_slave_0_agent_rp_ready),                   //                .ready
		.rp_valid                (vga_avalon_0_avalon_slave_0_agent_rp_valid),                   //                .valid
		.rp_data                 (vga_avalon_0_avalon_slave_0_agent_rp_data),                    //                .data
		.rp_startofpacket        (vga_avalon_0_avalon_slave_0_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                                      //                .channel
		.rf_sink_ready           (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (vga_avalon_0_avalon_slave_0_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (vga_avalon_0_avalon_slave_0_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (vga_avalon_0_avalon_slave_0_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (vga_avalon_0_avalon_slave_0_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (vga_avalon_0_avalon_slave_0_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) vga_avalon_0_avalon_slave_0_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (vga_avalon_0_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.in_data           (vga_avalon_0_avalon_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (vga_avalon_0_avalon_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (vga_avalon_0_avalon_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (vga_avalon_0_avalon_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (vga_avalon_0_avalon_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (vga_avalon_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) dnn_accel_system_debug_mem_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                                 //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (dnn_accel_system_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (dnn_accel_system_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (dnn_accel_system_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (dnn_accel_system_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (dnn_accel_system_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (dnn_accel_system_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (dnn_accel_system_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (dnn_accel_system_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (dnn_accel_system_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (dnn_accel_system_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (dnn_accel_system_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (dnn_accel_system_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (dnn_accel_system_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (dnn_accel_system_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (dnn_accel_system_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (dnn_accel_system_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                             //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                             //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                              //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                                       //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                                           //                .channel
		.rf_sink_ready           (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (dnn_accel_system_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (dnn_accel_system_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (dnn_accel_system_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (dnn_accel_system_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (dnn_accel_system_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                                 //                .error
		.rdata_fifo_src_ready    (dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dnn_accel_system_debug_mem_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                                 //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (dnn_accel_system_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (dnn_accel_system_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (dnn_accel_system_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (dnn_accel_system_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (dnn_accel_system_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (dnn_accel_system_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                             // (terminated)
		.csr_read          (1'b0),                                                              // (terminated)
		.csr_write         (1'b0),                                                              // (terminated)
		.csr_readdata      (),                                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                              // (terminated)
		.almost_full_data  (),                                                                  // (terminated)
		.almost_empty_data (),                                                                  // (terminated)
		.in_empty          (1'b0),                                                              // (terminated)
		.out_empty         (),                                                                  // (terminated)
		.in_error          (1'b0),                                                              // (terminated)
		.out_error         (),                                                                  // (terminated)
		.in_channel        (1'b0),                                                              // (terminated)
		.out_channel       ()                                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_memory2_0_s1_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (onchip_memory2_0_s1_agent_m0_address),                         //              m0.address
		.m0_burstcount           (onchip_memory2_0_s1_agent_m0_burstcount),                      //                .burstcount
		.m0_byteenable           (onchip_memory2_0_s1_agent_m0_byteenable),                      //                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s1_agent_m0_debugaccess),                     //                .debugaccess
		.m0_lock                 (onchip_memory2_0_s1_agent_m0_lock),                            //                .lock
		.m0_readdata             (onchip_memory2_0_s1_agent_m0_readdata),                        //                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s1_agent_m0_readdatavalid),                   //                .readdatavalid
		.m0_read                 (onchip_memory2_0_s1_agent_m0_read),                            //                .read
		.m0_waitrequest          (onchip_memory2_0_s1_agent_m0_waitrequest),                     //                .waitrequest
		.m0_writedata            (onchip_memory2_0_s1_agent_m0_writedata),                       //                .writedata
		.m0_write                (onchip_memory2_0_s1_agent_m0_write),                           //                .write
		.rp_endofpacket          (onchip_memory2_0_s1_agent_rp_endofpacket),                     //              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s1_agent_rp_ready),                           //                .ready
		.rp_valid                (onchip_memory2_0_s1_agent_rp_valid),                           //                .valid
		.rp_data                 (onchip_memory2_0_s1_agent_rp_data),                            //                .data
		.rp_startofpacket        (onchip_memory2_0_s1_agent_rp_startofpacket),                   //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_006_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                                      //                .channel
		.rf_sink_ready           (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),                 //         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),                 //                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket),         //                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),           //                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s1_agent_rsp_fifo_out_data),                  //                .data
		.rf_source_ready         (onchip_memory2_0_s1_agent_rf_source_ready),                    //       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s1_agent_rf_source_valid),                    //                .valid
		.rf_source_startofpacket (onchip_memory2_0_s1_agent_rf_source_startofpacket),            //                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s1_agent_rf_source_endofpacket),              //                .endofpacket
		.rf_source_data          (onchip_memory2_0_s1_agent_rf_source_data),                     //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),               //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s1_agent_rdata_fifo_src_data),                //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory2_0_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (onchip_memory2_0_s1_agent_rf_source_data),                     //        in.data
		.in_valid          (onchip_memory2_0_s1_agent_rf_source_valid),                    //          .valid
		.in_ready          (onchip_memory2_0_s1_agent_rf_source_ready),                    //          .ready
		.in_startofpacket  (onchip_memory2_0_s1_agent_rf_source_startofpacket),            //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_agent_rf_source_endofpacket),              //          .endofpacket
		.out_data          (onchip_memory2_0_s1_agent_rsp_fifo_out_data),                  //       out.data
		.out_valid         (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),                 //          .valid
		.out_ready         (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),                 //          .ready
		.out_startofpacket (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket),         //          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),           //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pio_0_s1_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pio_0_s1_agent_m0_address),                                    //              m0.address
		.m0_burstcount           (pio_0_s1_agent_m0_burstcount),                                 //                .burstcount
		.m0_byteenable           (pio_0_s1_agent_m0_byteenable),                                 //                .byteenable
		.m0_debugaccess          (pio_0_s1_agent_m0_debugaccess),                                //                .debugaccess
		.m0_lock                 (pio_0_s1_agent_m0_lock),                                       //                .lock
		.m0_readdata             (pio_0_s1_agent_m0_readdata),                                   //                .readdata
		.m0_readdatavalid        (pio_0_s1_agent_m0_readdatavalid),                              //                .readdatavalid
		.m0_read                 (pio_0_s1_agent_m0_read),                                       //                .read
		.m0_waitrequest          (pio_0_s1_agent_m0_waitrequest),                                //                .waitrequest
		.m0_writedata            (pio_0_s1_agent_m0_writedata),                                  //                .writedata
		.m0_write                (pio_0_s1_agent_m0_write),                                      //                .write
		.rp_endofpacket          (pio_0_s1_agent_rp_endofpacket),                                //              rp.endofpacket
		.rp_ready                (pio_0_s1_agent_rp_ready),                                      //                .ready
		.rp_valid                (pio_0_s1_agent_rp_valid),                                      //                .valid
		.rp_data                 (pio_0_s1_agent_rp_data),                                       //                .data
		.rp_startofpacket        (pio_0_s1_agent_rp_startofpacket),                              //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_007_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                                      //                .channel
		.rf_sink_ready           (pio_0_s1_agent_rsp_fifo_out_ready),                            //         rf_sink.ready
		.rf_sink_valid           (pio_0_s1_agent_rsp_fifo_out_valid),                            //                .valid
		.rf_sink_startofpacket   (pio_0_s1_agent_rsp_fifo_out_startofpacket),                    //                .startofpacket
		.rf_sink_endofpacket     (pio_0_s1_agent_rsp_fifo_out_endofpacket),                      //                .endofpacket
		.rf_sink_data            (pio_0_s1_agent_rsp_fifo_out_data),                             //                .data
		.rf_source_ready         (pio_0_s1_agent_rf_source_ready),                               //       rf_source.ready
		.rf_source_valid         (pio_0_s1_agent_rf_source_valid),                               //                .valid
		.rf_source_startofpacket (pio_0_s1_agent_rf_source_startofpacket),                       //                .startofpacket
		.rf_source_endofpacket   (pio_0_s1_agent_rf_source_endofpacket),                         //                .endofpacket
		.rf_source_data          (pio_0_s1_agent_rf_source_data),                                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (pio_0_s1_agent_rdata_fifo_src_ready),                          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_0_s1_agent_rdata_fifo_src_valid),                          //                .valid
		.rdata_fifo_src_data     (pio_0_s1_agent_rdata_fifo_src_data),                           //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_0_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pio_0_s1_agent_rf_source_data),                                //        in.data
		.in_valid          (pio_0_s1_agent_rf_source_valid),                               //          .valid
		.in_ready          (pio_0_s1_agent_rf_source_ready),                               //          .ready
		.in_startofpacket  (pio_0_s1_agent_rf_source_startofpacket),                       //          .startofpacket
		.in_endofpacket    (pio_0_s1_agent_rf_source_endofpacket),                         //          .endofpacket
		.out_data          (pio_0_s1_agent_rsp_fifo_out_data),                             //       out.data
		.out_valid         (pio_0_s1_agent_rsp_fifo_out_valid),                            //          .valid
		.out_ready         (pio_0_s1_agent_rsp_fifo_out_ready),                            //          .ready
		.out_startofpacket (pio_0_s1_agent_rsp_fifo_out_startofpacket),                    //          .startofpacket
		.out_endofpacket   (pio_0_s1_agent_rsp_fifo_out_endofpacket),                      //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) word_copy_interface_1_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (word_copy_interface_1_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (word_copy_interface_1_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (word_copy_interface_1_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (word_copy_interface_1_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (word_copy_interface_1_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (word_copy_interface_1_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (word_copy_interface_1_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (word_copy_interface_1_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (word_copy_interface_1_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (word_copy_interface_1_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (word_copy_interface_1_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (word_copy_interface_1_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (word_copy_interface_1_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (word_copy_interface_1_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (word_copy_interface_1_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (word_copy_interface_1_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_008_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                                      //                .channel
		.rf_sink_ready           (word_copy_interface_1_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (word_copy_interface_1_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (word_copy_interface_1_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (word_copy_interface_1_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (word_copy_interface_1_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (word_copy_interface_1_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (word_copy_interface_1_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (word_copy_interface_1_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (word_copy_interface_1_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (word_copy_interface_1_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (word_copy_interface_1_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (word_copy_interface_1_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (word_copy_interface_1_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) word_copy_interface_1_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (word_copy_interface_1_slave_agent_rf_source_data),             //        in.data
		.in_valid          (word_copy_interface_1_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (word_copy_interface_1_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (word_copy_interface_1_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (word_copy_interface_1_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (word_copy_interface_1_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (word_copy_interface_1_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (word_copy_interface_1_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (word_copy_interface_1_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (word_copy_interface_1_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) dotopt_accelerator_0_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                            //             clk.clk
		.reset                   (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (dotopt_accelerator_0_slave_agent_m0_address),                  //              m0.address
		.m0_burstcount           (dotopt_accelerator_0_slave_agent_m0_burstcount),               //                .burstcount
		.m0_byteenable           (dotopt_accelerator_0_slave_agent_m0_byteenable),               //                .byteenable
		.m0_debugaccess          (dotopt_accelerator_0_slave_agent_m0_debugaccess),              //                .debugaccess
		.m0_lock                 (dotopt_accelerator_0_slave_agent_m0_lock),                     //                .lock
		.m0_readdata             (dotopt_accelerator_0_slave_agent_m0_readdata),                 //                .readdata
		.m0_readdatavalid        (dotopt_accelerator_0_slave_agent_m0_readdatavalid),            //                .readdatavalid
		.m0_read                 (dotopt_accelerator_0_slave_agent_m0_read),                     //                .read
		.m0_waitrequest          (dotopt_accelerator_0_slave_agent_m0_waitrequest),              //                .waitrequest
		.m0_writedata            (dotopt_accelerator_0_slave_agent_m0_writedata),                //                .writedata
		.m0_write                (dotopt_accelerator_0_slave_agent_m0_write),                    //                .write
		.rp_endofpacket          (dotopt_accelerator_0_slave_agent_rp_endofpacket),              //              rp.endofpacket
		.rp_ready                (dotopt_accelerator_0_slave_agent_rp_ready),                    //                .ready
		.rp_valid                (dotopt_accelerator_0_slave_agent_rp_valid),                    //                .valid
		.rp_data                 (dotopt_accelerator_0_slave_agent_rp_data),                     //                .data
		.rp_startofpacket        (dotopt_accelerator_0_slave_agent_rp_startofpacket),            //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_009_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                                      //                .channel
		.rf_sink_ready           (dotopt_accelerator_0_slave_agent_rsp_fifo_out_ready),          //         rf_sink.ready
		.rf_sink_valid           (dotopt_accelerator_0_slave_agent_rsp_fifo_out_valid),          //                .valid
		.rf_sink_startofpacket   (dotopt_accelerator_0_slave_agent_rsp_fifo_out_startofpacket),  //                .startofpacket
		.rf_sink_endofpacket     (dotopt_accelerator_0_slave_agent_rsp_fifo_out_endofpacket),    //                .endofpacket
		.rf_sink_data            (dotopt_accelerator_0_slave_agent_rsp_fifo_out_data),           //                .data
		.rf_source_ready         (dotopt_accelerator_0_slave_agent_rf_source_ready),             //       rf_source.ready
		.rf_source_valid         (dotopt_accelerator_0_slave_agent_rf_source_valid),             //                .valid
		.rf_source_startofpacket (dotopt_accelerator_0_slave_agent_rf_source_startofpacket),     //                .startofpacket
		.rf_source_endofpacket   (dotopt_accelerator_0_slave_agent_rf_source_endofpacket),       //                .endofpacket
		.rf_source_data          (dotopt_accelerator_0_slave_agent_rf_source_data),              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (dotopt_accelerator_0_slave_agent_rdata_fifo_src_ready),        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dotopt_accelerator_0_slave_agent_rdata_fifo_src_valid),        //                .valid
		.rdata_fifo_src_data     (dotopt_accelerator_0_slave_agent_rdata_fifo_src_data),         //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dotopt_accelerator_0_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                            //       clk.clk
		.reset             (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (dotopt_accelerator_0_slave_agent_rf_source_data),              //        in.data
		.in_valid          (dotopt_accelerator_0_slave_agent_rf_source_valid),             //          .valid
		.in_ready          (dotopt_accelerator_0_slave_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (dotopt_accelerator_0_slave_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (dotopt_accelerator_0_slave_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (dotopt_accelerator_0_slave_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (dotopt_accelerator_0_slave_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (dotopt_accelerator_0_slave_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (dotopt_accelerator_0_slave_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (dotopt_accelerator_0_slave_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	dnn_accel_system_mm_interconnect_0_router router (
		.sink_ready         (word_copy_interface_1_avalon_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (word_copy_interface_1_avalon_master_agent_cp_valid),           //          .valid
		.sink_data          (word_copy_interface_1_avalon_master_agent_cp_data),            //          .data
		.sink_startofpacket (word_copy_interface_1_avalon_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (word_copy_interface_1_avalon_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                             //       src.ready
		.src_valid          (router_src_valid),                                             //          .valid
		.src_data           (router_src_data),                                              //          .data
		.src_channel        (router_src_channel),                                           //          .channel
		.src_startofpacket  (router_src_startofpacket),                                     //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                        //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (dotopt_accelerator_0_avalon_master_agent_cp_ready),            //      sink.ready
		.sink_valid         (dotopt_accelerator_0_avalon_master_agent_cp_valid),            //          .valid
		.sink_data          (dotopt_accelerator_0_avalon_master_agent_cp_data),             //          .data
		.sink_startofpacket (dotopt_accelerator_0_avalon_master_agent_cp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (dotopt_accelerator_0_avalon_master_agent_cp_endofpacket),      //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                         //       src.ready
		.src_valid          (router_001_src_valid),                                         //          .valid
		.src_data           (router_001_src_data),                                          //          .data
		.src_channel        (router_001_src_channel),                                       //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (dnn_accel_system_data_master_agent_cp_ready),                  //      sink.ready
		.sink_valid         (dnn_accel_system_data_master_agent_cp_valid),                  //          .valid
		.sink_data          (dnn_accel_system_data_master_agent_cp_data),                   //          .data
		.sink_startofpacket (dnn_accel_system_data_master_agent_cp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (dnn_accel_system_data_master_agent_cp_endofpacket),            //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                         //       src.ready
		.src_valid          (router_002_src_valid),                                         //          .valid
		.src_data           (router_002_src_data),                                          //          .data
		.src_channel        (router_002_src_channel),                                       //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (dnn_accel_system_instruction_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (dnn_accel_system_instruction_master_agent_cp_valid),           //          .valid
		.sink_data          (dnn_accel_system_instruction_master_agent_cp_data),            //          .data
		.sink_startofpacket (dnn_accel_system_instruction_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (dnn_accel_system_instruction_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                         //       src.ready
		.src_valid          (router_003_src_valid),                                         //          .valid
		.src_data           (router_003_src_data),                                          //          .data
		.src_channel        (router_003_src_channel),                                       //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (dotopt_accelerator_0_avalon_master_1_agent_cp_ready),          //      sink.ready
		.sink_valid         (dotopt_accelerator_0_avalon_master_1_agent_cp_valid),          //          .valid
		.sink_data          (dotopt_accelerator_0_avalon_master_1_agent_cp_data),           //          .data
		.sink_startofpacket (dotopt_accelerator_0_avalon_master_1_agent_cp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (dotopt_accelerator_0_avalon_master_1_agent_cp_endofpacket),    //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                                         //       src.ready
		.src_valid          (router_004_src_valid),                                         //          .valid
		.src_data           (router_004_src_data),                                          //          .data
		.src_channel        (router_004_src_channel),                                       //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (sdram_controller_s1_agent_rp_ready),                           //      sink.ready
		.sink_valid         (sdram_controller_s1_agent_rp_valid),                           //          .valid
		.sink_data          (sdram_controller_s1_agent_rp_data),                            //          .data
		.sink_startofpacket (sdram_controller_s1_agent_rp_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (sdram_controller_s1_agent_rp_endofpacket),                     //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                         //       src.ready
		.src_valid          (router_005_src_valid),                                         //          .valid
		.src_data           (router_005_src_data),                                          //          .data
		.src_channel        (router_005_src_channel),                                       //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_006 router_006 (
		.sink_ready         (bank0_s1_agent_rp_ready),                                      //      sink.ready
		.sink_valid         (bank0_s1_agent_rp_valid),                                      //          .valid
		.sink_data          (bank0_s1_agent_rp_data),                                       //          .data
		.sink_startofpacket (bank0_s1_agent_rp_startofpacket),                              //          .startofpacket
		.sink_endofpacket   (bank0_s1_agent_rp_endofpacket),                                //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                                         //       src.ready
		.src_valid          (router_006_src_valid),                                         //          .valid
		.src_data           (router_006_src_data),                                          //          .data
		.src_channel        (router_006_src_channel),                                       //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_006 router_007 (
		.sink_ready         (bank1_s1_agent_rp_ready),                                      //      sink.ready
		.sink_valid         (bank1_s1_agent_rp_valid),                                      //          .valid
		.sink_data          (bank1_s1_agent_rp_data),                                       //          .data
		.sink_startofpacket (bank1_s1_agent_rp_startofpacket),                              //          .startofpacket
		.sink_endofpacket   (bank1_s1_agent_rp_endofpacket),                                //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                                         //       src.ready
		.src_valid          (router_007_src_valid),                                         //          .valid
		.src_data           (router_007_src_data),                                          //          .data
		.src_channel        (router_007_src_channel),                                       //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),                 //      sink.ready
		.sink_valid         (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),                 //          .valid
		.sink_data          (jtag_uart_0_avalon_jtag_slave_agent_rp_data),                  //          .data
		.sink_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),           //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                                         //       src.ready
		.src_valid          (router_008_src_valid),                                         //          .valid
		.src_data           (router_008_src_data),                                          //          .data
		.src_channel        (router_008_src_channel),                                       //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_008 router_009 (
		.sink_ready         (vga_avalon_0_avalon_slave_0_agent_rp_ready),         //      sink.ready
		.sink_valid         (vga_avalon_0_avalon_slave_0_agent_rp_valid),         //          .valid
		.sink_data          (vga_avalon_0_avalon_slave_0_agent_rp_data),          //          .data
		.sink_startofpacket (vga_avalon_0_avalon_slave_0_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (vga_avalon_0_avalon_slave_0_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                  //       clk.clk
		.reset              (vga_avalon_0_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.src_ready          (router_009_src_ready),                               //       src.ready
		.src_valid          (router_009_src_valid),                               //          .valid
		.src_data           (router_009_src_data),                                //          .data
		.src_channel        (router_009_src_channel),                             //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                       //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                          //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_010 router_010 (
		.sink_ready         (dnn_accel_system_debug_mem_slave_agent_rp_ready),              //      sink.ready
		.sink_valid         (dnn_accel_system_debug_mem_slave_agent_rp_valid),              //          .valid
		.sink_data          (dnn_accel_system_debug_mem_slave_agent_rp_data),               //          .data
		.sink_startofpacket (dnn_accel_system_debug_mem_slave_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (dnn_accel_system_debug_mem_slave_agent_rp_endofpacket),        //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                                         //       src.ready
		.src_valid          (router_010_src_valid),                                         //          .valid
		.src_data           (router_010_src_data),                                          //          .data
		.src_channel        (router_010_src_channel),                                       //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_010 router_011 (
		.sink_ready         (onchip_memory2_0_s1_agent_rp_ready),                           //      sink.ready
		.sink_valid         (onchip_memory2_0_s1_agent_rp_valid),                           //          .valid
		.sink_data          (onchip_memory2_0_s1_agent_rp_data),                            //          .data
		.sink_startofpacket (onchip_memory2_0_s1_agent_rp_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (onchip_memory2_0_s1_agent_rp_endofpacket),                     //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                                         //       src.ready
		.src_valid          (router_011_src_valid),                                         //          .valid
		.src_data           (router_011_src_data),                                          //          .data
		.src_channel        (router_011_src_channel),                                       //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_008 router_012 (
		.sink_ready         (pio_0_s1_agent_rp_ready),                                      //      sink.ready
		.sink_valid         (pio_0_s1_agent_rp_valid),                                      //          .valid
		.sink_data          (pio_0_s1_agent_rp_data),                                       //          .data
		.sink_startofpacket (pio_0_s1_agent_rp_startofpacket),                              //          .startofpacket
		.sink_endofpacket   (pio_0_s1_agent_rp_endofpacket),                                //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                                         //       src.ready
		.src_valid          (router_012_src_valid),                                         //          .valid
		.src_data           (router_012_src_data),                                          //          .data
		.src_channel        (router_012_src_channel),                                       //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_008 router_013 (
		.sink_ready         (word_copy_interface_1_slave_agent_rp_ready),                   //      sink.ready
		.sink_valid         (word_copy_interface_1_slave_agent_rp_valid),                   //          .valid
		.sink_data          (word_copy_interface_1_slave_agent_rp_data),                    //          .data
		.sink_startofpacket (word_copy_interface_1_slave_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (word_copy_interface_1_slave_agent_rp_endofpacket),             //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                                         //       src.ready
		.src_valid          (router_013_src_valid),                                         //          .valid
		.src_data           (router_013_src_data),                                          //          .data
		.src_channel        (router_013_src_channel),                                       //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_router_008 router_014 (
		.sink_ready         (dotopt_accelerator_0_slave_agent_rp_ready),                    //      sink.ready
		.sink_valid         (dotopt_accelerator_0_slave_agent_rp_valid),                    //          .valid
		.sink_data          (dotopt_accelerator_0_slave_agent_rp_data),                     //          .data
		.sink_startofpacket (dotopt_accelerator_0_slave_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (dotopt_accelerator_0_slave_agent_rp_endofpacket),              //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                                         //       src.ready
		.src_valid          (router_014_src_valid),                                         //          .valid
		.src_data           (router_014_src_data),                                          //          .data
		.src_channel        (router_014_src_channel),                                       //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                                    //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) word_copy_interface_1_avalon_master_limiter (
		.clk                    (pll_0_outclk0_clk),                                                 //       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),      // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                  //          .valid
		.cmd_sink_data          (router_src_data),                                                   //          .data
		.cmd_sink_channel       (router_src_channel),                                                //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                          //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                            //          .endofpacket
		.cmd_src_ready          (word_copy_interface_1_avalon_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (word_copy_interface_1_avalon_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (word_copy_interface_1_avalon_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (word_copy_interface_1_avalon_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (word_copy_interface_1_avalon_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                 //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                               //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                           //          .endofpacket
		.rsp_src_ready          (word_copy_interface_1_avalon_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (word_copy_interface_1_avalon_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (word_copy_interface_1_avalon_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (word_copy_interface_1_avalon_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (word_copy_interface_1_avalon_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (word_copy_interface_1_avalon_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (word_copy_interface_1_avalon_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) dotopt_accelerator_0_avalon_master_1_limiter (
		.clk                    (pll_0_outclk0_clk),                                                  //       clk.clk
		.reset                  (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),       // clk_reset.reset
		.cmd_sink_ready         (router_004_src_ready),                                               //  cmd_sink.ready
		.cmd_sink_valid         (router_004_src_valid),                                               //          .valid
		.cmd_sink_data          (router_004_src_data),                                                //          .data
		.cmd_sink_channel       (router_004_src_channel),                                             //          .channel
		.cmd_sink_startofpacket (router_004_src_startofpacket),                                       //          .startofpacket
		.cmd_sink_endofpacket   (router_004_src_endofpacket),                                         //          .endofpacket
		.cmd_src_ready          (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_004_src_ready),                                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_004_src_valid),                                              //          .valid
		.rsp_sink_channel       (rsp_mux_004_src_channel),                                            //          .channel
		.rsp_sink_data          (rsp_mux_004_src_data),                                               //          .data
		.rsp_sink_startofpacket (rsp_mux_004_src_startofpacket),                                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_004_src_endofpacket),                                        //          .endofpacket
		.rsp_src_ready          (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (dotopt_accelerator_0_avalon_master_1_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (dotopt_accelerator_0_avalon_master_1_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (69),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (64),
		.PKT_BURST_SIZE_L          (62),
		.PKT_BURST_TYPE_H          (66),
		.PKT_BURST_TYPE_L          (65),
		.PKT_BURSTWRAP_H           (61),
		.PKT_BURSTWRAP_L           (59),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (92),
		.ST_CHANNEL_W              (10),
		.OUT_BYTE_CNT_H            (57),
		.OUT_BURSTWRAP_H           (61),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) sdram_controller_s1_burst_adapter (
		.clk                   (pll_0_outclk0_clk),                                            //       cr0.clk
		.reset                 (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (sdram_controller_s1_cmd_width_adapter_src_valid),              //     sink0.valid
		.sink0_data            (sdram_controller_s1_cmd_width_adapter_src_data),               //          .data
		.sink0_channel         (sdram_controller_s1_cmd_width_adapter_src_channel),            //          .channel
		.sink0_startofpacket   (sdram_controller_s1_cmd_width_adapter_src_startofpacket),      //          .startofpacket
		.sink0_endofpacket     (sdram_controller_s1_cmd_width_adapter_src_endofpacket),        //          .endofpacket
		.sink0_ready           (sdram_controller_s1_cmd_width_adapter_src_ready),              //          .ready
		.source0_valid         (sdram_controller_s1_burst_adapter_source0_valid),              //   source0.valid
		.source0_data          (sdram_controller_s1_burst_adapter_source0_data),               //          .data
		.source0_channel       (sdram_controller_s1_burst_adapter_source0_channel),            //          .channel
		.source0_startofpacket (sdram_controller_s1_burst_adapter_source0_startofpacket),      //          .startofpacket
		.source0_endofpacket   (sdram_controller_s1_burst_adapter_source0_endofpacket),        //          .endofpacket
		.source0_ready         (sdram_controller_s1_burst_adapter_source0_ready)               //          .ready
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (pll_0_outclk0_clk),                                                 //        clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),      //  clk_reset.reset
		.sink_ready         (word_copy_interface_1_avalon_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (word_copy_interface_1_avalon_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (word_copy_interface_1_avalon_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (word_copy_interface_1_avalon_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (word_copy_interface_1_avalon_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (word_copy_interface_1_avalon_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                              //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                              //           .valid
		.src0_data          (cmd_demux_src0_data),                                               //           .data
		.src0_channel       (cmd_demux_src0_channel),                                            //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                        //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                              //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                              //           .valid
		.src1_data          (cmd_demux_src1_data),                                               //           .data
		.src1_channel       (cmd_demux_src1_channel),                                            //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                        //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                              //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                              //           .valid
		.src2_data          (cmd_demux_src2_data),                                               //           .data
		.src2_channel       (cmd_demux_src2_channel),                                            //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                      //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket)                                         //           .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                         //      sink.ready
		.sink_channel       (router_001_src_channel),                                       //          .channel
		.sink_data          (router_001_src_data),                                          //          .data
		.sink_startofpacket (router_001_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_001_src_valid),                                         //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                                     //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                     //          .valid
		.src0_data          (cmd_demux_001_src0_data),                                      //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                                   //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                         //      sink.ready
		.sink_channel       (router_002_src_channel),                                       //          .channel
		.sink_data          (router_002_src_data),                                          //          .data
		.sink_startofpacket (router_002_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_002_src_valid),                                         //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                                     //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                                     //          .valid
		.src0_data          (cmd_demux_002_src0_data),                                      //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                                   //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                                     //      src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                                     //          .valid
		.src1_data          (cmd_demux_002_src1_data),                                      //          .data
		.src1_channel       (cmd_demux_002_src1_channel),                                   //          .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                               //          .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                                     //      src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                                     //          .valid
		.src2_data          (cmd_demux_002_src2_data),                                      //          .data
		.src2_channel       (cmd_demux_002_src2_channel),                                   //          .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                             //          .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                               //          .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                                     //      src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                                     //          .valid
		.src3_data          (cmd_demux_002_src3_data),                                      //          .data
		.src3_channel       (cmd_demux_002_src3_channel),                                   //          .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),                             //          .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),                               //          .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                                     //      src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                                     //          .valid
		.src4_data          (cmd_demux_002_src4_data),                                      //          .data
		.src4_channel       (cmd_demux_002_src4_channel),                                   //          .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),                             //          .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket),                               //          .endofpacket
		.src5_ready         (cmd_demux_002_src5_ready),                                     //      src5.ready
		.src5_valid         (cmd_demux_002_src5_valid),                                     //          .valid
		.src5_data          (cmd_demux_002_src5_data),                                      //          .data
		.src5_channel       (cmd_demux_002_src5_channel),                                   //          .channel
		.src5_startofpacket (cmd_demux_002_src5_startofpacket),                             //          .startofpacket
		.src5_endofpacket   (cmd_demux_002_src5_endofpacket),                               //          .endofpacket
		.src6_ready         (cmd_demux_002_src6_ready),                                     //      src6.ready
		.src6_valid         (cmd_demux_002_src6_valid),                                     //          .valid
		.src6_data          (cmd_demux_002_src6_data),                                      //          .data
		.src6_channel       (cmd_demux_002_src6_channel),                                   //          .channel
		.src6_startofpacket (cmd_demux_002_src6_startofpacket),                             //          .startofpacket
		.src6_endofpacket   (cmd_demux_002_src6_endofpacket),                               //          .endofpacket
		.src7_ready         (cmd_demux_002_src7_ready),                                     //      src7.ready
		.src7_valid         (cmd_demux_002_src7_valid),                                     //          .valid
		.src7_data          (cmd_demux_002_src7_data),                                      //          .data
		.src7_channel       (cmd_demux_002_src7_channel),                                   //          .channel
		.src7_startofpacket (cmd_demux_002_src7_startofpacket),                             //          .startofpacket
		.src7_endofpacket   (cmd_demux_002_src7_endofpacket),                               //          .endofpacket
		.src8_ready         (cmd_demux_002_src8_ready),                                     //      src8.ready
		.src8_valid         (cmd_demux_002_src8_valid),                                     //          .valid
		.src8_data          (cmd_demux_002_src8_data),                                      //          .data
		.src8_channel       (cmd_demux_002_src8_channel),                                   //          .channel
		.src8_startofpacket (cmd_demux_002_src8_startofpacket),                             //          .startofpacket
		.src8_endofpacket   (cmd_demux_002_src8_endofpacket),                               //          .endofpacket
		.src9_ready         (cmd_demux_002_src9_ready),                                     //      src9.ready
		.src9_valid         (cmd_demux_002_src9_valid),                                     //          .valid
		.src9_data          (cmd_demux_002_src9_data),                                      //          .data
		.src9_channel       (cmd_demux_002_src9_channel),                                   //          .channel
		.src9_startofpacket (cmd_demux_002_src9_startofpacket),                             //          .startofpacket
		.src9_endofpacket   (cmd_demux_002_src9_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_003 cmd_demux_003 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                         //      sink.ready
		.sink_channel       (router_003_src_channel),                                       //          .channel
		.sink_data          (router_003_src_data),                                          //          .data
		.sink_startofpacket (router_003_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_003_src_valid),                                         //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                                     //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                                     //          .valid
		.src0_data          (cmd_demux_003_src0_data),                                      //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                                   //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                                     //      src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                                     //          .valid
		.src1_data          (cmd_demux_003_src1_data),                                      //          .data
		.src1_channel       (cmd_demux_003_src1_channel),                                   //          .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_004 cmd_demux_004 (
		.clk                (pll_0_outclk0_clk),                                                  //        clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset),       //  clk_reset.reset
		.sink_ready         (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_channel),       //           .channel
		.sink_data          (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (dotopt_accelerator_0_avalon_master_1_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (dotopt_accelerator_0_avalon_master_1_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_004_src0_ready),                                           //       src0.ready
		.src0_valid         (cmd_demux_004_src0_valid),                                           //           .valid
		.src0_data          (cmd_demux_004_src0_data),                                            //           .data
		.src0_channel       (cmd_demux_004_src0_channel),                                         //           .channel
		.src0_startofpacket (cmd_demux_004_src0_startofpacket),                                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_004_src0_endofpacket),                                     //           .endofpacket
		.src1_ready         (cmd_demux_004_src1_ready),                                           //       src1.ready
		.src1_valid         (cmd_demux_004_src1_valid),                                           //           .valid
		.src1_data          (cmd_demux_004_src1_data),                                            //           .data
		.src1_channel       (cmd_demux_004_src1_channel),                                         //           .channel
		.src1_startofpacket (cmd_demux_004_src1_startofpacket),                                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_004_src1_endofpacket)                                      //           .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                            //       src.ready
		.src_valid           (cmd_mux_src_valid),                                            //          .valid
		.src_data            (cmd_mux_src_data),                                             //          .data
		.src_channel         (cmd_mux_src_channel),                                          //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                      //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                         //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                         //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                       //          .channel
		.sink0_data          (cmd_demux_src0_data),                                          //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                                   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                                     //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                                     //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                                   //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                                      //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                               //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                                     //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                                     //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                                   //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                                      //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                             //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                        //          .valid
		.src_data            (cmd_mux_001_src_data),                                         //          .data
		.src_channel         (cmd_mux_001_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                         //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                         //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                       //          .channel
		.sink0_data          (cmd_demux_src1_data),                                          //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                                   //          .endofpacket
		.sink1_ready         (cmd_demux_002_src1_ready),                                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src1_valid),                                     //          .valid
		.sink1_channel       (cmd_demux_002_src1_channel),                                   //          .channel
		.sink1_data          (cmd_demux_002_src1_data),                                      //          .data
		.sink1_startofpacket (cmd_demux_002_src1_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src1_endofpacket),                               //          .endofpacket
		.sink2_ready         (cmd_demux_004_src0_ready),                                     //     sink2.ready
		.sink2_valid         (cmd_demux_004_src0_valid),                                     //          .valid
		.sink2_channel       (cmd_demux_004_src0_channel),                                   //          .channel
		.sink2_data          (cmd_demux_004_src0_data),                                      //          .data
		.sink2_startofpacket (cmd_demux_004_src0_startofpacket),                             //          .startofpacket
		.sink2_endofpacket   (cmd_demux_004_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                        //          .valid
		.src_data            (cmd_mux_002_src_data),                                         //          .data
		.src_channel         (cmd_mux_002_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                         //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                         //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                       //          .channel
		.sink0_data          (cmd_demux_src2_data),                                          //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                 //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                                   //          .endofpacket
		.sink1_ready         (cmd_demux_002_src2_ready),                                     //     sink1.ready
		.sink1_valid         (cmd_demux_002_src2_valid),                                     //          .valid
		.sink1_channel       (cmd_demux_002_src2_channel),                                   //          .channel
		.sink1_data          (cmd_demux_002_src2_data),                                      //          .data
		.sink1_startofpacket (cmd_demux_002_src2_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src2_endofpacket),                               //          .endofpacket
		.sink2_ready         (cmd_demux_004_src1_ready),                                     //     sink2.ready
		.sink2_valid         (cmd_demux_004_src1_valid),                                     //          .valid
		.sink2_channel       (cmd_demux_004_src1_channel),                                   //          .channel
		.sink2_data          (cmd_demux_004_src1_data),                                      //          .data
		.sink2_startofpacket (cmd_demux_004_src1_startofpacket),                             //          .startofpacket
		.sink2_endofpacket   (cmd_demux_004_src1_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_003 cmd_mux_003 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                        //          .valid
		.src_data            (cmd_mux_003_src_data),                                         //          .data
		.src_channel         (cmd_mux_003_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_002_src3_ready),                                     //     sink0.ready
		.sink0_valid         (cmd_demux_002_src3_valid),                                     //          .valid
		.sink0_channel       (cmd_demux_002_src3_channel),                                   //          .channel
		.sink0_data          (cmd_demux_002_src3_data),                                      //          .data
		.sink0_startofpacket (cmd_demux_002_src3_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src3_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_003 cmd_mux_004 (
		.clk                 (pll_0_outclk0_clk),                              //       clk.clk
		.reset               (vga_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                          //          .valid
		.src_data            (cmd_mux_004_src_data),                           //          .data
		.src_channel         (cmd_mux_004_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (cmd_demux_002_src4_ready),                       //     sink0.ready
		.sink0_valid         (cmd_demux_002_src4_valid),                       //          .valid
		.sink0_channel       (cmd_demux_002_src4_channel),                     //          .channel
		.sink0_data          (cmd_demux_002_src4_data),                        //          .data
		.sink0_startofpacket (cmd_demux_002_src4_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src4_endofpacket)                  //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_005 cmd_mux_005 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                        //          .valid
		.src_data            (cmd_mux_005_src_data),                                         //          .data
		.src_channel         (cmd_mux_005_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_002_src5_ready),                                     //     sink0.ready
		.sink0_valid         (cmd_demux_002_src5_valid),                                     //          .valid
		.sink0_channel       (cmd_demux_002_src5_channel),                                   //          .channel
		.sink0_data          (cmd_demux_002_src5_data),                                      //          .data
		.sink0_startofpacket (cmd_demux_002_src5_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src5_endofpacket),                               //          .endofpacket
		.sink1_ready         (cmd_demux_003_src0_ready),                                     //     sink1.ready
		.sink1_valid         (cmd_demux_003_src0_valid),                                     //          .valid
		.sink1_channel       (cmd_demux_003_src0_channel),                                   //          .channel
		.sink1_data          (cmd_demux_003_src0_data),                                      //          .data
		.sink1_startofpacket (cmd_demux_003_src0_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_005 cmd_mux_006 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                                        //          .valid
		.src_data            (cmd_mux_006_src_data),                                         //          .data
		.src_channel         (cmd_mux_006_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_002_src6_ready),                                     //     sink0.ready
		.sink0_valid         (cmd_demux_002_src6_valid),                                     //          .valid
		.sink0_channel       (cmd_demux_002_src6_channel),                                   //          .channel
		.sink0_data          (cmd_demux_002_src6_data),                                      //          .data
		.sink0_startofpacket (cmd_demux_002_src6_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src6_endofpacket),                               //          .endofpacket
		.sink1_ready         (cmd_demux_003_src1_ready),                                     //     sink1.ready
		.sink1_valid         (cmd_demux_003_src1_valid),                                     //          .valid
		.sink1_channel       (cmd_demux_003_src1_channel),                                   //          .channel
		.sink1_data          (cmd_demux_003_src1_data),                                      //          .data
		.sink1_startofpacket (cmd_demux_003_src1_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src1_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_003 cmd_mux_007 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                                        //          .valid
		.src_data            (cmd_mux_007_src_data),                                         //          .data
		.src_channel         (cmd_mux_007_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_002_src7_ready),                                     //     sink0.ready
		.sink0_valid         (cmd_demux_002_src7_valid),                                     //          .valid
		.sink0_channel       (cmd_demux_002_src7_channel),                                   //          .channel
		.sink0_data          (cmd_demux_002_src7_data),                                      //          .data
		.sink0_startofpacket (cmd_demux_002_src7_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src7_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_003 cmd_mux_008 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                                        //          .valid
		.src_data            (cmd_mux_008_src_data),                                         //          .data
		.src_channel         (cmd_mux_008_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_002_src8_ready),                                     //     sink0.ready
		.sink0_valid         (cmd_demux_002_src8_valid),                                     //          .valid
		.sink0_channel       (cmd_demux_002_src8_channel),                                   //          .channel
		.sink0_data          (cmd_demux_002_src8_data),                                      //          .data
		.sink0_startofpacket (cmd_demux_002_src8_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src8_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_mux_003 cmd_mux_009 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                                        //          .valid
		.src_data            (cmd_mux_009_src_data),                                         //          .data
		.src_channel         (cmd_mux_009_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (cmd_demux_002_src9_ready),                                     //     sink0.ready
		.sink0_valid         (cmd_demux_002_src9_valid),                                     //          .valid
		.sink0_channel       (cmd_demux_002_src9_channel),                                   //          .channel
		.sink0_data          (cmd_demux_002_src9_data),                                      //          .data
		.sink0_startofpacket (cmd_demux_002_src9_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src9_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (sdram_controller_s1_rsp_width_adapter_src_ready),              //      sink.ready
		.sink_channel       (sdram_controller_s1_rsp_width_adapter_src_channel),            //          .channel
		.sink_data          (sdram_controller_s1_rsp_width_adapter_src_data),               //          .data
		.sink_startofpacket (sdram_controller_s1_rsp_width_adapter_src_startofpacket),      //          .startofpacket
		.sink_endofpacket   (sdram_controller_s1_rsp_width_adapter_src_endofpacket),        //          .endofpacket
		.sink_valid         (sdram_controller_s1_rsp_width_adapter_src_valid),              //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                         //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                         //          .valid
		.src0_data          (rsp_demux_src0_data),                                          //          .data
		.src0_channel       (rsp_demux_src0_channel),                                       //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                                   //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                         //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                         //          .valid
		.src1_data          (rsp_demux_src1_data),                                          //          .data
		.src1_channel       (rsp_demux_src1_channel),                                       //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                                 //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                                   //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                         //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                         //          .valid
		.src2_data          (rsp_demux_src2_data),                                          //          .data
		.src2_channel       (rsp_demux_src2_channel),                                       //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                                 //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                                         //      sink.ready
		.sink_channel       (router_006_src_channel),                                       //          .channel
		.sink_data          (router_006_src_data),                                          //          .data
		.sink_startofpacket (router_006_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_006_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_001_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                                     //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                                     //          .valid
		.src1_data          (rsp_demux_001_src1_data),                                      //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                                   //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket),                               //          .endofpacket
		.src2_ready         (rsp_demux_001_src2_ready),                                     //      src2.ready
		.src2_valid         (rsp_demux_001_src2_valid),                                     //          .valid
		.src2_data          (rsp_demux_001_src2_data),                                      //          .data
		.src2_channel       (rsp_demux_001_src2_channel),                                   //          .channel
		.src2_startofpacket (rsp_demux_001_src2_startofpacket),                             //          .startofpacket
		.src2_endofpacket   (rsp_demux_001_src2_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                                         //      sink.ready
		.sink_channel       (router_007_src_channel),                                       //          .channel
		.sink_data          (router_007_src_data),                                          //          .data
		.sink_startofpacket (router_007_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_007_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_002_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                                     //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                                     //          .valid
		.src1_data          (rsp_demux_002_src1_data),                                      //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                                   //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket),                               //          .endofpacket
		.src2_ready         (rsp_demux_002_src2_ready),                                     //      src2.ready
		.src2_valid         (rsp_demux_002_src2_valid),                                     //          .valid
		.src2_data          (rsp_demux_002_src2_data),                                      //          .data
		.src2_channel       (rsp_demux_002_src2_channel),                                   //          .channel
		.src2_startofpacket (rsp_demux_002_src2_startofpacket),                             //          .startofpacket
		.src2_endofpacket   (rsp_demux_002_src2_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_001 rsp_demux_003 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                                         //      sink.ready
		.sink_channel       (router_008_src_channel),                                       //          .channel
		.sink_data          (router_008_src_data),                                          //          .data
		.sink_startofpacket (router_008_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_008_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_003_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_001 rsp_demux_004 (
		.clk                (pll_0_outclk0_clk),                              //       clk.clk
		.reset              (vga_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                           //      sink.ready
		.sink_channel       (router_009_src_channel),                         //          .channel
		.sink_data          (router_009_src_data),                            //          .data
		.sink_startofpacket (router_009_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_009_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_004_src0_data),                        //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_003 rsp_demux_005 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                                         //      sink.ready
		.sink_channel       (router_010_src_channel),                                       //          .channel
		.sink_data          (router_010_src_data),                                          //          .data
		.sink_startofpacket (router_010_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_010_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_005_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                                     //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                                     //          .valid
		.src1_data          (rsp_demux_005_src1_data),                                      //          .data
		.src1_channel       (rsp_demux_005_src1_channel),                                   //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_003 rsp_demux_006 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                                         //      sink.ready
		.sink_channel       (router_011_src_channel),                                       //          .channel
		.sink_data          (router_011_src_data),                                          //          .data
		.sink_startofpacket (router_011_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_011_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_006_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                                     //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                                     //          .valid
		.src1_data          (rsp_demux_006_src1_data),                                      //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                                   //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_001 rsp_demux_007 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                                         //      sink.ready
		.sink_channel       (router_012_src_channel),                                       //          .channel
		.sink_data          (router_012_src_data),                                          //          .data
		.sink_startofpacket (router_012_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_012_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_007_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_001 rsp_demux_008 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                                         //      sink.ready
		.sink_channel       (router_013_src_channel),                                       //          .channel
		.sink_data          (router_013_src_data),                                          //          .data
		.sink_startofpacket (router_013_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_013_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_008_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_cmd_demux_001 rsp_demux_009 (
		.clk                (pll_0_outclk0_clk),                                            //       clk.clk
		.reset              (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                                         //      sink.ready
		.sink_channel       (router_014_src_channel),                                       //          .channel
		.sink_data          (router_014_src_data),                                          //          .data
		.sink_startofpacket (router_014_src_startofpacket),                                 //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                                   //          .endofpacket
		.sink_valid         (router_014_src_valid),                                         //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_009_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                            //       src.ready
		.src_valid           (rsp_mux_src_valid),                                            //          .valid
		.src_data            (rsp_mux_src_data),                                             //          .data
		.src_channel         (rsp_mux_src_channel),                                          //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                      //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                         //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                         //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                       //          .channel
		.sink0_data          (rsp_demux_src0_data),                                          //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                 //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                   //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                     //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                     //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                   //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                      //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                               //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                     //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                     //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                   //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                      //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                             //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                        //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                        //          .valid
		.src_data            (rsp_mux_001_src_data),                                         //          .data
		.src_channel         (rsp_mux_001_src_channel),                                      //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                         //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                         //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                       //          .channel
		.sink0_data          (rsp_demux_src1_data),                                          //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                                 //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                                    //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                        //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                        //          .valid
		.src_data            (rsp_mux_002_src_data),                                         //          .data
		.src_channel         (rsp_mux_002_src_channel),                                      //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                                         //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                                         //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                                       //          .channel
		.sink0_data          (rsp_demux_src2_data),                                          //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                                 //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket),                                   //          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                                     //     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                                     //          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                                   //          .channel
		.sink1_data          (rsp_demux_001_src1_data),                                      //          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                               //          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),                                     //     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),                                     //          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),                                   //          .channel
		.sink2_data          (rsp_demux_002_src1_data),                                      //          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),                             //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),                               //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                                     //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                                     //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                                   //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                                      //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                             //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                               //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                                     //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                                     //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                                   //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                                      //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),                             //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),                               //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                                     //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                                     //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),                                   //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                                      //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),                             //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),                               //          .endofpacket
		.sink6_ready         (rsp_demux_006_src0_ready),                                     //     sink6.ready
		.sink6_valid         (rsp_demux_006_src0_valid),                                     //          .valid
		.sink6_channel       (rsp_demux_006_src0_channel),                                   //          .channel
		.sink6_data          (rsp_demux_006_src0_data),                                      //          .data
		.sink6_startofpacket (rsp_demux_006_src0_startofpacket),                             //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),                               //          .endofpacket
		.sink7_ready         (rsp_demux_007_src0_ready),                                     //     sink7.ready
		.sink7_valid         (rsp_demux_007_src0_valid),                                     //          .valid
		.sink7_channel       (rsp_demux_007_src0_channel),                                   //          .channel
		.sink7_data          (rsp_demux_007_src0_data),                                      //          .data
		.sink7_startofpacket (rsp_demux_007_src0_startofpacket),                             //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src0_endofpacket),                               //          .endofpacket
		.sink8_ready         (rsp_demux_008_src0_ready),                                     //     sink8.ready
		.sink8_valid         (rsp_demux_008_src0_valid),                                     //          .valid
		.sink8_channel       (rsp_demux_008_src0_channel),                                   //          .channel
		.sink8_data          (rsp_demux_008_src0_data),                                      //          .data
		.sink8_startofpacket (rsp_demux_008_src0_startofpacket),                             //          .startofpacket
		.sink8_endofpacket   (rsp_demux_008_src0_endofpacket),                               //          .endofpacket
		.sink9_ready         (rsp_demux_009_src0_ready),                                     //     sink9.ready
		.sink9_valid         (rsp_demux_009_src0_valid),                                     //          .valid
		.sink9_channel       (rsp_demux_009_src0_channel),                                   //          .channel
		.sink9_data          (rsp_demux_009_src0_data),                                      //          .data
		.sink9_startofpacket (rsp_demux_009_src0_startofpacket),                             //          .startofpacket
		.sink9_endofpacket   (rsp_demux_009_src0_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_mux_003 rsp_mux_003 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                                        //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                                        //          .valid
		.src_data            (rsp_mux_003_src_data),                                         //          .data
		.src_channel         (rsp_mux_003_src_channel),                                      //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (rsp_demux_005_src1_ready),                                     //     sink0.ready
		.sink0_valid         (rsp_demux_005_src1_valid),                                     //          .valid
		.sink0_channel       (rsp_demux_005_src1_channel),                                   //          .channel
		.sink0_data          (rsp_demux_005_src1_data),                                      //          .data
		.sink0_startofpacket (rsp_demux_005_src1_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_005_src1_endofpacket),                               //          .endofpacket
		.sink1_ready         (rsp_demux_006_src1_ready),                                     //     sink1.ready
		.sink1_valid         (rsp_demux_006_src1_valid),                                     //          .valid
		.sink1_channel       (rsp_demux_006_src1_channel),                                   //          .channel
		.sink1_data          (rsp_demux_006_src1_data),                                      //          .data
		.sink1_startofpacket (rsp_demux_006_src1_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_006_src1_endofpacket)                                //          .endofpacket
	);

	dnn_accel_system_mm_interconnect_0_rsp_mux_003 rsp_mux_004 (
		.clk                 (pll_0_outclk0_clk),                                            //       clk.clk
		.reset               (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_004_src_ready),                                        //       src.ready
		.src_valid           (rsp_mux_004_src_valid),                                        //          .valid
		.src_data            (rsp_mux_004_src_data),                                         //          .data
		.src_channel         (rsp_mux_004_src_channel),                                      //          .channel
		.src_startofpacket   (rsp_mux_004_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (rsp_mux_004_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (rsp_demux_001_src2_ready),                                     //     sink0.ready
		.sink0_valid         (rsp_demux_001_src2_valid),                                     //          .valid
		.sink0_channel       (rsp_demux_001_src2_channel),                                   //          .channel
		.sink0_data          (rsp_demux_001_src2_data),                                      //          .data
		.sink0_startofpacket (rsp_demux_001_src2_startofpacket),                             //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src2_endofpacket),                               //          .endofpacket
		.sink1_ready         (rsp_demux_002_src2_ready),                                     //     sink1.ready
		.sink1_valid         (rsp_demux_002_src2_valid),                                     //          .valid
		.sink1_channel       (rsp_demux_002_src2_channel),                                   //          .channel
		.sink1_data          (rsp_demux_002_src2_data),                                      //          .data
		.sink1_startofpacket (rsp_demux_002_src2_startofpacket),                             //          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src2_endofpacket)                                //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (58),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (61),
		.IN_PKT_BURSTWRAP_L            (59),
		.IN_PKT_BURST_SIZE_H           (64),
		.IN_PKT_BURST_SIZE_L           (62),
		.IN_PKT_RESPONSE_STATUS_H      (88),
		.IN_PKT_RESPONSE_STATUS_L      (87),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (66),
		.IN_PKT_BURST_TYPE_L           (65),
		.IN_PKT_ORI_BURST_SIZE_L       (89),
		.IN_PKT_ORI_BURST_SIZE_H       (91),
		.IN_ST_DATA_W                  (92),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (106),
		.OUT_PKT_RESPONSE_STATUS_L     (105),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (107),
		.OUT_PKT_ORI_BURST_SIZE_H      (109),
		.OUT_ST_DATA_W                 (110),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sdram_controller_s1_rsp_width_adapter (
		.clk                  (pll_0_outclk0_clk),                                            //       clk.clk
		.reset                (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (router_005_src_valid),                                         //      sink.valid
		.in_channel           (router_005_src_channel),                                       //          .channel
		.in_startofpacket     (router_005_src_startofpacket),                                 //          .startofpacket
		.in_endofpacket       (router_005_src_endofpacket),                                   //          .endofpacket
		.in_ready             (router_005_src_ready),                                         //          .ready
		.in_data              (router_005_src_data),                                          //          .data
		.out_endofpacket      (sdram_controller_s1_rsp_width_adapter_src_endofpacket),        //       src.endofpacket
		.out_data             (sdram_controller_s1_rsp_width_adapter_src_data),               //          .data
		.out_channel          (sdram_controller_s1_rsp_width_adapter_src_channel),            //          .channel
		.out_valid            (sdram_controller_s1_rsp_width_adapter_src_valid),              //          .valid
		.out_ready            (sdram_controller_s1_rsp_width_adapter_src_ready),              //          .ready
		.out_startofpacket    (sdram_controller_s1_rsp_width_adapter_src_startofpacket),      //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (106),
		.IN_PKT_RESPONSE_STATUS_L      (105),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (107),
		.IN_PKT_ORI_BURST_SIZE_H       (109),
		.IN_ST_DATA_W                  (110),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (58),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (64),
		.OUT_PKT_BURST_SIZE_L          (62),
		.OUT_PKT_RESPONSE_STATUS_H     (88),
		.OUT_PKT_RESPONSE_STATUS_L     (87),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (66),
		.OUT_PKT_BURST_TYPE_L          (65),
		.OUT_PKT_ORI_BURST_SIZE_L      (89),
		.OUT_PKT_ORI_BURST_SIZE_H      (91),
		.OUT_ST_DATA_W                 (92),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sdram_controller_s1_cmd_width_adapter (
		.clk                  (pll_0_outclk0_clk),                                            //       clk.clk
		.reset                (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                            //      sink.valid
		.in_channel           (cmd_mux_src_channel),                                          //          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                                    //          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                                      //          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                            //          .ready
		.in_data              (cmd_mux_src_data),                                             //          .data
		.out_endofpacket      (sdram_controller_s1_cmd_width_adapter_src_endofpacket),        //       src.endofpacket
		.out_data             (sdram_controller_s1_cmd_width_adapter_src_data),               //          .data
		.out_channel          (sdram_controller_s1_cmd_width_adapter_src_channel),            //          .channel
		.out_valid            (sdram_controller_s1_cmd_width_adapter_src_valid),              //          .valid
		.out_ready            (sdram_controller_s1_cmd_width_adapter_src_ready),              //          .ready
		.out_startofpacket    (sdram_controller_s1_cmd_width_adapter_src_startofpacket),      //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sdram_controller_s1_agent_rdata_fifo_out_data),                //     in_0.data
		.in_0_valid     (sdram_controller_s1_agent_rdata_fifo_out_valid),               //         .valid
		.in_0_ready     (sdram_controller_s1_agent_rdata_fifo_out_ready),               //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                                 //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                                //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                                //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                                 //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (bank0_s1_agent_rdata_fifo_src_data),                           //     in_0.data
		.in_0_valid     (bank0_s1_agent_rdata_fifo_src_valid),                          //         .valid
		.in_0_ready     (bank0_s1_agent_rdata_fifo_src_ready),                          //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (bank1_s1_agent_rdata_fifo_src_data),                           //     in_0.data
		.in_0_valid     (bank1_s1_agent_rdata_fifo_src_valid),                          //         .valid
		.in_0_ready     (bank1_s1_agent_rdata_fifo_src_ready),                          //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                      // in_clk_0.clk
		.in_rst_0_reset (vga_avalon_0_reset_reset_bridge_in_reset_reset),         // in_rst_0.reset
		.in_0_data      (vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (vga_avalon_0_avalon_slave_0_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                       //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                      //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                      //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                       //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_data),   //     in_0.data
		.in_0_valid     (dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_valid),  //         .valid
		.in_0_ready     (dnn_accel_system_debug_mem_slave_agent_rdata_fifo_src_ready),  //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_memory2_0_s1_agent_rdata_fifo_src_data),                //     in_0.data
		.in_0_valid     (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),               //         .valid
		.in_0_ready     (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),               //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pio_0_s1_agent_rdata_fifo_src_data),                           //     in_0.data
		.in_0_valid     (pio_0_s1_agent_rdata_fifo_src_valid),                          //         .valid
		.in_0_ready     (pio_0_s1_agent_rdata_fifo_src_ready),                          //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (word_copy_interface_1_slave_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (word_copy_interface_1_slave_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (word_copy_interface_1_slave_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)                             //         .error
	);

	dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                            // in_clk_0.clk
		.in_rst_0_reset (word_copy_interface_1_reset_sink_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (dotopt_accelerator_0_slave_agent_rdata_fifo_src_data),         //     in_0.data
		.in_0_valid     (dotopt_accelerator_0_slave_agent_rdata_fifo_src_valid),        //         .valid
		.in_0_ready     (dotopt_accelerator_0_slave_agent_rdata_fifo_src_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)                             //         .error
	);

endmodule
