// Seed: 1831533471
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1
);
  parameter id_3 = 1 == -1;
  tri id_4;
  ;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_4 = 1;
endmodule
module module_3 (
    output tri id_0,
    input supply0 id_1,
    output tri id_2,
    output wand id_3,
    output tri0 id_4,
    input tri id_5,
    output supply0 id_6
    , id_10,
    input uwire id_7,
    output uwire id_8
);
  initial begin : LABEL_0
    id_10 <= (-1'b0);
  end
  logic [-1 'b0 : 1] id_11 = id_10;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
