
@article{DBLomet1977SIGSOFT,
 author="D. B. Lomet",
 title="Process Structuring, Synchronization, and Recovery Using Atomic Actions",
 journal={SIGSOFT Softw. Eng. Notes},
 Year="1977",
 Volume={2},
 Number={2},
 issn={0163-5948},
 pages="128--137",
 doi={10.1145/390019.808319},
 publisher={ACM},
 address={New York, NY, USA},
 note="URL:
\url{http://portal.acm.org/citation.cfm?id=808319#}
",
 lastchecked="June 27, 2008",
 redirected="http://dl.acm.org/citation.cfm?id=808319",
 redirectchecked="November 13, 2016",
}

@inproceedings{Knight:1986:AMF:319838.319854,
 author = {Knight, Tom},
 title = {An Architecture for Mostly Functional Languages},
 booktitle = {Proceedings of the 1986 ACM Conference on LISP and Functional Programming},
 series = {LFP '86},
 year = {1986},
 isbn = {0-89791-200-4},
 location = {Cambridge, Massachusetts, USA},
 pages = {105--112},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/319838.319854},
 doi = {10.1145/319838.319854},
 acmid = {319854},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@conference{CMohan1992LessOptimism,
 author="C. Mohan",
 title="Less Optimism About Optimistic Concurrency Control",
 Year="1992",
 Month="February",
 booktitle="Second International Workshop on Research Issues
on Data Engineering: Transaction and Query Processing",
 pages="199-204",
 address="Tempe, AZ, USA",
 note="Available:
\url{http://ieeexplore.ieee.org/xpls/abs_all.jsp?tp=&arnumber=227405&isnumber=5905}
[Viewed April 7, 2008]",
}

@inproceedings{Herlihy93a,
 author="Maurice Herlihy and J. Eliot B. Moss",
 title="Transactional Memory: Architectural Support for Lock-Free Data
Structures",
 Year="1993",
 Month="May",
 location="San Diego, CA, USA",
 booktitle="ISCA '93: Proceeding of the 20\textsuperscript{th} Annual International Symposium
on Computer Architecture",
 pages="289-300",
 doi="10.1145/165123.165164",
}

@article{JMStone93,
 author="Janice S. Stone and Harold S. Stone and Philip Heidelberger and
John Turek",
 title="Multiple Reservations and the {Oklahoma} Update",
 Year="1993",
 Month="November",
 journal="{IEEE} Parallel and Distributed Technology Systems and Applications",
 volume="1",
 number="4",
 pages="58-71",
 doi="10.1109/88.260295",
}

@article{Herlihy95,
 author="Maurice Herlihy and J. Elliot B. Moss",
 title="System for Achieving Atomic Non-Sequential Multi-Word Operations
in Shared Memory",
 Year="1995",
 Month="June",
 journal="United States Patent",
 number="5,428,761",
}

@conference{Shavit95,
 author="Nir Shavit and Dan Touitou",
 title="Software Transactional Memory",
 booktitle="Proceedings of the 14\textsuperscript{th} Annual {ACM}
Symposium on Principles of Distributed Computing",
 Year="1995",
 Month="August",
 pages="204-213",
 address="Ottawa, Ontario, Canada",
 doi="10.1145/224964.224987",
}

@conference{Martinez01a,
 Author = "Jose F. Martinez and Josep Torrellas",
 Title = "Speculative Locks for Concurrent Execution of Critical Sections
in Shared-Memory Multiprocessors",
 Booktitle = "Workshop on Memory Performance Issues, International Symposium
on Computer Architecture",
 month="June",
 year="2001",
 address="Gothenburg, Sweden",
 note="Available:
\url{https://iacoma.cs.uiuc.edu/iacoma-papers/wmpi_locks.pdf}
[Viewed June 23, 2004]",
}

@conference{Rajwar01a,
 Author = "Ravi Rajwar and James R. Goodman",
 Title = "Speculative Lock Elision: Enabling Highly Concurrent Multithreaded
Execution",
 Booktitle = "Proceedings of the 34\textsuperscript{th} Annual ACM/IEEE International Symposium on Microarchitecture",
 series = {MICRO 34},
 publisher="The Institute of Electrical and Electronics Engineers, Inc.",
 month="December",
 year="2001",
 address = "Austin, TX",
 pages = "294-305",
 url="http://pages.cs.wisc.edu/~rajwar/papers/micro01.pdf",
 lastchecked="November 14, 2016",
}

@conference{Martinez02a,
 Author = "Jose F. Martinez and Josep Torrellas",
 Title = "Speculative Synchronization: Applying Thread-Level Speculation
to Explicitly Parallel Applications",
 Booktitle = "Proceedings of the 10\textsuperscript{th} International
Conference on Architectural Support for Programming Languages and
Operating Systems",
 month="October",
 year="2002",
 pages="18-29",
 address = "San Jose, CA",
 url={http://iacoma.cs.uiuc.edu/iacoma-papers/asplos02.pdf},
}

@conference{Rajwar02a,
 Author = "Ravi Rajwar and James R. Goodman",
 Title = "Transactional Lock-Free Execution of Lock-Based Programs",
 Booktitle = "Proceedings of the 10\textsuperscript{th} International
Conference on Architectural Support for Programming Languages and
Operating Systems",
 month="October",
 year="2002",
 pages="5-17",
 address = "Austin, TX",
 doi="10.1145/605397.605399",
 url="http://pages.cs.wisc.edu/~rajwar/papers/asplos02.pdf",
 lastchecked="November 14, 2016",
}

@incollection{HerlihyLMS03,
 author	= {Maurice Herlihy and Victor Luchangco and Mark Moir and
William N. {Scherer III}},
 title		= {Software Transactional Memory for Dynamic-Sized Data
		   Structures},
 booktitle	= {Proceedings of the 22th Annual ACM SIGOPS Symposium on
		  Principles of Distributed Computing},
 publisher	= {Association for Computing Machinery},
 pages		= {92-101},
 month		= {July},
 year		= {2003},
 note="Available:
\url{http://research.sun.com/scalable/pubs/PODC03.pdf}
[Viewed December 22, 2006]",
}

@incollection{WilliamNSchererIII2004CSJP,
 author	= {William N. {Scherer III} and Michael L. Scott},
 title		= {Contention Management in Dynamic Software
		  Transactional Memory},
 booktitle	= {Proceedings of ACM PODC Workshop on Concurrency
		   and Synchronization in Java Programs},
 publisher	= {Association for Computing Machinery},
 pages		= {70--79},
 year		= {2004},
 note="Available:
\url{http://www.cs.rice.edu/~wns1/papers/2004-CSJP-CM.pdf}
[Viewed September 11, 2007]",
}

@inproceedings{LanceHammond2004a,
 author = {Lance Hammond and Brian D. Carlstrom and Vicky Wong and Ben Hertzberg
and Mike Chen and Christos Kozyrakis and Kunle Olukotun},
 title = {Programming with Transactional Coherence and Consistency ({TCC})},
 booktitle = {Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems},
 year = {2004},
 location = {Boston, MA, USA},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 note="Available:
\url{http://csl.stanford.edu/~christos/publications/2004.programming_tcc.asplos.pdf}
[Viewed December 23, 2006]",
}

@inproceedings{LanceHammond2004b,
 author = {Lance Hammond and Vicky Wong and Mike Chen and Brian D. Carlstrom and Ben Hertzberg and Manohar K. Prabhu and Honggo Wijaya and Christos Kozyrakis and Kunle Olukotun},
 title = {Transactional Memory Coherence and Consistency},
 booktitle = {The 31\textsuperscript{st} International Symposium on Computer Architecture (ISCA 2004)},
 year = {2004},
 location = {M\"unchen, Germany},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 note="Available:
\url{http://csl.stanford.edu/~christos/publications/2004.tcc.isca.pdf}
[Viewed December 23, 2006]",
}

@inproceedings{MauriceHerlihy2005-TM-manifesto.pldi,
 author={Maurice Herlihy},
 title={The transactional manifesto: software engineering and non-blocking synchronization},
 booktitle={PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation},
 year={2005},
 isbn={1-59593-056-6},
 pages={280--280},
 location={Chicago, IL, USA},
 doi={10.1145/1065010.1065011},
 publisher={ACM Press},
 address={New York, NY, USA},
 url={http://research.ihost.com/pldi2005/manifesto.pldi.ppt},
}

@incollection{rajwar:vtm:isca:2005,
 author	= {Rajwar, Ravi and Herlihy, Maurice and Lai, Konrad},
 title		= {Virtualizing Transactional Memory},
 booktitle	= {Proceedings of the 32nd Annual International Symposium on Computer Architecture},
 publisher	= {IEEE Computer Society},
 address = "Washington, DC, USA",
 pages		= {494--505},
 month		= {Jun},
 year		= {2005},
 note="Available:
\url{http://www.cs.wisc.edu/~isca2005/papers/08A-02.PDF}
[Viewed December 21, 2006]",
}

@inproceedings{Blundell2005DebunkTM,
 author="C. Blundell and E. C. Lewis and M. Martin",
 title="Deconstructing Transactional Semantics: The Subtleties of Atomicity",
 booktitle={Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD)},
 year={2005},
 month="June",
 note="Available:
\url{http://acg.cis.upenn.edu/papers/wddd05_atomic_semantics.pdf}
[Viewed February 28, 2021]",
}

@incollection{WilliamNSchererIII2005,
 author	= {William N. {Scherer III} and Michael L. Scott},
 title		= {Advanced Contention Management for Dynamic Software
		  Transactional Memory},
 booktitle	= {Proceedings of the 24th Annual ACM SIGOPS Symposium on
		  Principles of Distributed Computing},
 publisher	= {Association for Computing Machinery},
 pages		= {240--248},
 month		= {July},
 year		= {2005},
 note="Available:
\url{http://www.cs.rochester.edu/~scherer/papers/2005-PODC-AdvCM.pdf}
[Viewed December 22, 2006]",
}

@article{CScottAnanian2006,
 author="C. Scott Ananian and Krste Asanovic and Bradley C. Kuszmaul and
Charles E. Leiserson",
 title="Unbounded Transactional Memory",
 Year="2006",
 Month="January-February",
 institution="IEEE Computer Society",
 journal="IEEE Micro",
 pages="59-69",
 doi="10.1109/MM.2006.26",
}

@inproceedings{KevinEMoore2006,
 author="Kevin E. Moore and Jayaram Bobba and Michelle J. Moravan and
Mark D. Hill and David A. Wood",
 title="{LogTM}: Log-based Transactional Memory",
 booktitle={Proceedings of the 12\textsuperscript{th} Annual International
Symposium on High Performance Computer Architecture (HPCA-12)},
 year={2006},
 location={Austin, Texas, United States},
 publisher={IEEE},
 address = "Washington, DC, USA",
 doi="10.1109/HPCA.2006.1598134",
 note="Available:
\url{http://www.cs.wisc.edu/multifacet/papers/hpca06_logtm.pdf}
[Viewed December 21, 2006]",
}

@inproceedings{SanjeevKumar2006,
 author="Sanjeev Kumar and Michael Chu and Christopher J. Hughes and
Partha Kumar and Anthony Nguyen",
 title="Hybrid Transactional Memory",
 booktitle={Proceedings of the ACM SIGPLAN 2006 Symposium on Principles
and Practice of Parallel Programming},
 year={2006},
 location={New York, New York, United States},
 publisher={ACM SIGPLAN},
 doi="10.1145/1122971.1123003",
}

@techreport{RobertEnnals2006a,
 author="Robert Ennals",
 title="Software Transactional Memory Should Not Be Obstruction-Free",
 institution="Intel Cambridge Research",
 address="Cambridge, MA",
 year="2006",
 number="IRC-TR-06-052",
 url={http://www.cambridge.intel-research.net/~rennals/052_Rob_Ennals.pdf},
 lastchecked="September 6, 2006",
}

@inproceedings{VirendraJMarath2006a,
 author="Virendra J. Marathe and Michael F. Spear and Christopher Heriot and
Athul Acharya and David Eisenstat and William N. {Scherer III} and
Michael L Scott",
 title="Lowering the Overhead of Nonblocking Software Transactional Memory",
 booktitle={TRANSACT: the First ACM SIGPLAN Workshop on
Languages, Compilers, and Hardware Support for Transactional Computing},
 year={2006},
 month={June},
 location={Ottawa, Ontario, Canada},
 publisher={ACM SIGPLAN},
 note="Available:
\url{http://www.cs.rochester.edu/u/scott/papers/2006_TRANSACT_RSTM.pdf}
[Viewed January 4, 2007]",
}

@article{Blundell2006TMdeadlock,
 author="C. Blundell and E. C. Lewis and M. Martin",
 title="Subtleties of Transactional Memory and Atomicity Semantics",
 Journal={Computer Architecture Letters},
 year={2006},
 Volume="5",
 Number="2",
 doi="10.1109/L-CA.2006.18",
 note="Available:
\url{http://acg.cis.upenn.edu/papers/cal06_atomic_semantics.pdf}
[Viewed February 28, 2021]",
}

@inproceedings{DaveDice2006DISC,
 author="Dave Dice and Ori Shalev and Nir Shavit",
 title="Transactional Locking {II}",
 booktitle={Proc. International Symposium on Distributed Computing},
 year={2006},
 publisher={Springer Verlag},
 doi={10.1007/11864219_14},
}

@inproceedings{Colvin2006LazyList,
 author = {Robert Colvin and Lindsay Groves and Victor Luchangco and Mark Moir},
 title = {Formal Verification of a Lazy Concurrent List-Based Set Algorithm},
 booktitle = {Computer Aided Verification (CAV) 2006},
 year = {2006},
 month = "August",
 pages = {475--488},
 publisher = {Springer},
 address = {Seattle, WA, USA},
 note="Available:
\url{http://research.sun.com/scalable/pubs/CAV2006.pdf}
[Viewed October 1, 2010]",
}

@inproceedings{BratinSaha2006MICRO,
 author = {Saha, Bratin and Adl-Tabatabai, Ali-Reza and Jacobson, Quinn},
 title = {Architectural Support for Software Transactional Memory},
 booktitle = {Proceedings of the 39\textsuperscript{th} Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 39},
 year = {2006},
 isbn = {0-7695-2732-9},
 pages = {185--196},
 doi = {10.1109/MICRO.2006.9},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 note="Available:
\url{http://portal.acm.org/citation.cfm?id=1194838#}
[Viewed March 10, 2008]",
}

@article{Ramadan:2007:MTM:1273440.1250675,
 author = {Ramadan, Hany E. and Rossbach, Christopher J. and Porter, Donald E. and Hofmann, Owen S. and Bhandari, Aditya and Witchel, Emmett},
 title = {{MetaTM}/{TxLinux}: transactional memory for an operating system},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2007},
 volume = {35},
 number = {2},
 month = jun,
 year = {2007},
 issn = {0163-5964},
 pages = {92--103},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1273440.1250675},
 doi = {10.1145/1273440.1250675},
 acmid = {1250675},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {MetaTM, OS support, TxLinux, transactional memory},
}

@inproceedings{ChistopherJRossbach2007a,
 author="Chistopher J. Rossbach and Owen S. Hofmann and Donald E. Porter and
Hany E. Ramadan and Aditya Bhandari and Emmett Witchel",
 title="{TxLinux}: Using and Managing Hardware Transactional Memory in
an Operating System",
 booktitle={SOSP'07: Twenty-First ACM Symposium on Operating Systems Principles},
 year={2007},
 month={October},
 location={Stevenson, WA, USA},
 publisher={ACM SIGOPS},
 doi={10.1145/1294261.1294271},
 note="Available:
\url{http://www.sosp2007.org/papers/sosp056-rossbach.pdf}
[Viewed October 21, 2007]",
}

@inproceedings{McKenney2007PLOSTM,
 author={Paul E. McKenney and Maged Michael and Jonathan Walpole},
 title="Why The Grass May Not Be Greener On The Other Side: A Comparison of Locking vs. Transactional Memory",
 booktitle="Programming Languages and Operating Systems",
 month="October",
 year="2007",
 isbn={978-1-59593-922-7},
 pages="1--5",
 location={Stevenson, Washington, USA},
 doi={10.1145/1376789.1376798},
 publisher="ACM SIGOPS",
 address={New York, NY, USA},
}

@inproceedings{DanGrossman2007TMGCAnalogy,
 author={Dan Grossman},
 title="The transactional memory / garbage collection analogy",
 booktitle="{OOPSLA '07: Proceedings of the 22nd annual ACM SIGPLAN conference on Object oriented programming systems and applications}",
 month="October",
 year="2007",
 isbn={978-1-59593-786-5},
 pages="695--706",
 location={Montreal, Quebec, Canada},
 doi={10.1145/1297027.1297080},
 publisher="ACM",
 address={New York, NY, USA},
 note="Available:
\url{https://homes.cs.washington.edu/~djg/papers/analogy_oopsla07.pdf}
[Viewed February 27, 2021]",
}

@unpublished{DonaldEPorter2007TRANSACT,
 author={Donald E. Porter and Emmett Witchel},
 title="Lessons From Large Transactional Systems",
 month="December",
 year="2007",
 note="Personal communication <20071214220521.GA5721@olive-green.cs.utexas.edu>",
}

@inproceedings{SpearMaratheScott2007Privatization,
 author={Michael Spear and Virendra J. Marathe and Luke Dalessandro
and Michael Scott},
 title="Privatization techniques for software transactional memory",
 booktitle={PODC '07: Proceedings of the twenty-sixth annual ACM symposium on Principles of distributed computing},
 year="2007",
 location={Portland, OR, USA},
 publisher="ACM",
 address={New York, NY, USA},
 isbn={978-1-59593-616-5},
 pages="338--339",
 note="Available:
\url{http://www.cs.rochester.edu/u/scott/papers/2008_TRANSACT_inevitability.pdf}
[Viewed January 10, 2009]",
}

@techreport{MarkDHill2007DeconstructHTM,
 author="Mark D. Hill and Derek Hower and Kevin E. Moore and Michael M. Swift
and Haris Volos and David A. Wood",
 title="A Case for Deconstructing Hardware Transactional Memory Systems",
 institution="Department of Computer Sciences, University of Wisconsin--Madison",
 address="Madison, Wisconsin",
 year="2007",
 number="CS-TR-2007-1594",
 url={http://research.cs.wisc.edu/multifacet/papers/tr1594_dtm.pdf},
 lastchecked="December 5, 2016",
}

@inproceedings{SpearMichaelScott2008InevitableSTM,
 author={Michael Spear and Maged Michael and Michael Scott},
 title="Inevitability Mechanisms for Software Transactional Memory",
 booktitle="{3\textsuperscript{rd} ACM SIGPLAN Workshop on Transactional Computing}",
 day="23",
 month="February",
 year="2008",
 location={Salt Lake City, Utah},
 publisher="ACM",
 address={New York, NY, USA},
 note="Available:
\url{http://www.cs.rochester.edu/u/scott/papers/2008_TRANSACT_inevitability.pdf}
[Viewed January 10, 2009]",
}

@inproceedings{Volos2008TRANSACT,
 author = {Haris Volos and Neelam Goyal and Michael M. Swift},
 title = {Pathological Interaction of Locks with Transactional Memory},
 booktitle = {3rd ACM SIGPLAN Workshop on Transactional Computing},
 month = "February",
 year = {2008},
 location = {Salt Lake City, Utah, USA},
 publisher = {ACM},
 address = {New York, NY, USA},
 note="Available:
\url{http://www.cs.wisc.edu/multifacet/papers/transact08_txlock.pdf}
[Viewed September 7, 2009]",
}

@article{YangNi2008CppTXN,
 author = {Yang Ni and Adam Welc and Ali-Reza Adl-Tabatabai and Moshe Bach and Sion Berkowits and James Cownie and Robert Geva and Sergey Kozhukow and Ravi Narayanaswamy and Jeffrey Olivier and Serguei Preis and Bratin Saha and Ady Tal and Xinmin Tian},
 title = {Design and implementation of transactional constructs for C/C++},
 journal = {SIGPLAN Not.},
 volume = {43},
 number = {10},
 year = {2008},
 issn = {0362-1340},
 pages = {195--212},
 doi = {10.1145/1449955.1449780},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{RichardMYoo2008STMisTough,
 author="Richard M. Yoo and Yang Ni and Adam Welc and Bratin Saha and
Ali-Reza Adl-Tabatabai and Hsien-Hsin S. Lee",
 title="Kicking the tires of software transactional memory:
why the going gets tough",
 booktitle={SPAA},
 year="2008",
 pages="265--274",
 doi="10.1145/1378533.1378582",
}

@inproceedings{MaratheSpearScott2008TransparentPrivatization,
 author="Marathe, Virendra J. and Spear, Michael F. and Scott, Michael L.",
 title="Scalable Techniques for Transparent Privatization in
Software Transactional Memory",
 booktitle="ICPP '08: Proceedings of the 2008 37th International Conference
on Parallel Processing",
 year="2008",
 isbn="978-0-7695-3374-2",
 pages="67--74",
 doi="10.1109/ICPP.2008.69",
 publisher="IEEE Computer Society",
 address="Washington, DC, USA",
 note="Available:
\url{http://www.cs.rochester.edu/u/scott/papers/2008_icpp_privatization.pdf}
[Viewed March 23, 2010]",
}

@conference{DaveDice2008TransactLockElision,
 author="Dave Dice and Maurice Herlihy and Doug Lea and Yossi Lev and Victor Luchangco and Wayne Mesard and Mark Moir and Kevin Moore and Dan Nussbaum",
 title="Applications of the Adaptive Transactional Memory Test
Platform",
 Year="2008",
 Month="February",
 booktitle="3\textsuperscript{rd} ACM SIGPLAN Workshop on Transactional Computing",
 pages="1--10",
 address="Salt Lake City, UT, USA",
 url={http://wwwa.unine.ch/transact08/papers/Dice-Applications.pdf},
 lastchecked="February 28, 2021",
}

@conference{MichaelMSwift2008VirtualizedTM,
 author="Michael M. Swift and Haris Volos and Neelam Goyal and Luke Yen and Mark D. Hill and David A. Wood",
 title="OS Support for Virtualizing Hardware Transactional Memory",
 Year="2008",
 Month="February",
 booktitle="3\textsuperscript{rd} ACM SIGPLAN Workshop on Transactional Memory (TRANSACT)",
 pages="1--10",
 address="Salt Lake City, UT, USA",
 url={http://research.cs.wisc.edu/multifacet/papers/transact08_tvm.pdf},
}

@article{CalinCascaval2008tmtoy,
 author = "Calin Cascaval and Colin Blundell and Maged Michael and Harold W.
Cain and Peng Wu and Stefanie Chiras and Siddhartha Chatterjee",
 title = "Software Transactional Memory: Why Is It Only a Research Toy?",
 journal = "ACM Queue",
 month = "September",
 year = 2008,
 doi = "10.1145/1454456.1454466",
}

@inproceedings{Ramadan:2008:DTM:1521747.1521799,
 author = {Ramadan, Hany E. and Rossbach, Christopher J. and Witchel, Emmett},
 title = {Dependence-aware transactional memory for increased concurrency},
 booktitle = {Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 41},
 year = {2008},
 isbn = {978-1-4244-2836-6},
 pages = {246--257},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2008.4771795},
 doi = {10.1109/MICRO.2008.4771795},
 acmid = {1521799},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@conference{DaveDice2009ASPLOSRockHTM,
 author="Dave Dice and Yossi Lev and Mark Moir and Dan Nussbaum",
 title="Early Experience with a Commercial Hardware Transactional Memory Implementation",
 Year="2009",
 Month="March",
 booktitle="Fourteenth International Conference on Architectural Support
for Programming Languages and Operating Systems (ASPLOS '09)",
 pages="157--168",
 address="Washington, DC, USA",
 doi="10.1145/1508244.1508263",
}

@conference{HansJBoehm2009HOTPAR,
 author="Hans-J. Boehm",
 title="Transactional Memory Should Be an Implementation Technique, Not a Programming Interface",
 Year="2009",
 Month="March",
 booktitle="HOTPAR 2009",
 pages="6",
 address="Berkeley, CA, USA",
 note="Available:
\url{https://www.usenix.org/event/hotpar09/tech/full_papers/boehm/boehm.pdf}
[Viewed May 24, 2009]",
}

@unpublished{PaulEMcKenney2009TMeverywhere,
 author={Paul E. McKenney},
 title="Transactional Memory Everywhere?",
 month="September",
 year="2009",
 note="\url{https://paulmck.livejournal.com/13841.html}",
}

@inproceedings{TatianaShpeisman2009CppTM,
 author = {Shpeisman, Tatiana and Adl-Tabatabai, Ali-Reza and Geva, Robert and Ni, Yang and Welc, Adam},
 title = {Towards transactional memory semantics for {C++}},
 booktitle = {SPAA '09: Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures},
 year = {2009},
 isbn = {978-1-60558-606-9},
 pages = {49--58},
 location = {Calgary, AB, Canada},
 doi = {10.1145/1583991.1584012},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{DonaldEPorter2009OSTXN,
 author = {Porter, Donald E. and Hofmann, Owen S. and Rossbach, Christopher J. and Benn, Alexander and Witchel, Emmett},
 title = {Operating systems transactions},
 booktitle = {SOSP '09: Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles},
 year = {2009},
 isbn = {978-1-60558-752-3},
 pages = {161--176},
 location = {Big Sky, Montana, USA},
 doi = {10.1145/1629575.1629591},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@unpublished{CliffClick2009AzulHTM,
 author={Cliff Click},
 title="And now some Hardware Transactional Memory comments...",
 month="February",
 year="2009",
 note="URL:
\url{http://www.cliffc.org/blog/2009/02/25/and-now-some-hardware-transactional-memory-comments/}",
 lastchecked="November 4, 2016",
}

@article{Dragojevic:2009:STM:1543135.1542494,
 author = {Dragojevi\'{c}, Aleksandar and Guerraoui, Rachid and Kapalka, Michal},
 title = {Stretching Transactional Memory},
 journal = {SIGPLAN Not.},
 issue_date = {June 2009},
 volume = {44},
 number = {6},
 month = jun,
 year = {2009},
 issn = {0362-1340},
 pages = {155--165},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1543135.1542494},
 doi = {10.1145/1543135.1542494},
 acmid = {1542494},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmarks, software transactional memories},
}

@inproceedings{Dragojevic:2009:STM:1542476.1542494,
 author = {Dragojevi\'{c}, Aleksandar and Guerraoui, Rachid and Kapalka, Michal},
 title = {Stretching Transactional Memory},
 booktitle = {Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '09},
 year = {2009},
 isbn = {978-1-60558-392-1},
 location = {Dublin, Ireland},
 pages = {155--165},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1542476.1542494},
 doi = {10.1145/1542476.1542494},
 acmid = {1542494},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmarks, software transactional memories},
}

@unpublished{Ali-Reza-Adl-Tabatabai2009CppTM,
 author="Ali-Reza Adl-Tabatabai and Tatiana Shpeisman",
 title="Draft Specification of Transactional Language Constructs for {C++}",
 Year="2009",
 Month="August",
 Note="URL:
\nolinkurl{https://software.intel.com/sites/default/files/ee/47/21569} [broken as of July 2023]",
}

@unpublished{JoeDuffy2010RetroTM,
 author={Joe Duffy},
 title="A (brief) retrospective on transactional memory",
 month="January",
 year="2010",
 note="\url{http://joeduffyblog.com/2010/01/03/a-brief-retrospective-on-transactional-memory/}",
}

@unpublished{JoeDuffy2010RetroTM2,
 author={Joe Duffy},
 title="More thoughts on transactional memory",
 month="May",
 year="2010",
 note="\url{http://joeduffyblog.com/2010/05/16/more-thoughts-on-transactional-memory/}",
}

@article{PaulEMcKenney2010OSRGrassGreener,
 author="Paul E. McKenney and Maged M. Michael and Josh Triplett and Jonathan Walpole",
 title="Why the grass may not be greener on the other side: a comparison of locking vs. transactional memory",
 journal="ACM Operating Systems Review",
 year=2010,
 volume=44,
 number=3,
 month="July",
 doi="10.1145/1842733.1842749",
}

@article{ArunRaman2010MultithreadedTransactions,
 author = {Raman, Arun and Kim, Hanjun and Mason, Thomas R. and Jablin, Thomas B. and August, David I.},
 title = {Speculative parallelization using software multi-threaded transactions},
 journal = {SIGARCH Comput. Archit. News},
 volume = {38},
 number = {1},
 year = {2010},
 issn = {0163-5964},
 pages = {65--76},
 doi = {10.1145/1735970.1736030},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{LukeDalessandro2010NOrecSTM,
 author    = {Luke Dalessandro and Michael F. Spear and Michael L. Scott},
 title     = "{NOrec}: streamlining {STM} by abolishing ownership records",
 booktitle = {PPOPP},
 year      = {2010},
 pages     = {67-78},
 doi       = {10.1145/1693453.1693464},
}

@unpublished{AleksandarDragovejic2010STMnotToy,
 author={Aleksandar Dragovejic and Pascal Felber and Vincent Gramoli and Rachid Guerraoui},
 title="Why {STM} can be more than a Research Toy",
 month="February",
 year="2010",
 note="http://infoscience.epfl.ch/record/144052/files/paper.pdf",
}

@inproceedings{DavidDice:2010:SCA:HTM:deque,
 author = {Dice, Dave and Lev, Yossi and Marathe, Virendra J. and Moir, Mark and Nussbaum, Dan and Oleszewski, Marek},
 title = {Simplifying concurrent algorithms by exploiting hardware transactional memory},
 booktitle = {Proceedings of the 22nd ACM symposium on Parallelism in algorithms and architectures},
 series = {SPAA '10},
 year = {2010},
 isbn = {978-1-4503-0079-7},
 location = {Thira, Santorini, Greece},
 pages = {325--334},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1810479.1810537},
 acmid = {1810537},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {hardware, synchronization, transactional memory},
 doi = {10.1145/1810479.1810537},
}

@inproceedings{Attiya:2009:STMReadOnlyLimits,
 author = {Attiya, Hagit and Hillel, Eshcar and Milani, Alessia},
 title = {Inherent limitations on disjoint-access parallel implementations of transactional memory},
 booktitle = {Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures},
 series = {SPAA '09},
 year = {2009},
 isbn = {978-1-60558-606-9},
 location = {Calgary, AB, Canada},
 pages = {69--78},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1583991.1584015},
 doi = {10.1145/1583991.1584015},
 acmid = {1584015},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {disjoint-access parallelism, impossibility result, lower bound, partial snapshots, transactional memory},
}

@inproceedings{Attiya:2010:ICT:1835698.1835699,
 author = {Attiya, Hagit},
 title = {The Inherent Complexity of Transactional Memory and What to Do About It},
 booktitle = {Proceedings of the 29th ACM SIGACT-SIGOPS Symposium on Principles of Distributed Computing},
 series = {PODC '10},
 year = {2010},
 isbn = {978-1-60558-888-9},
 location = {Zurich, Switzerland},
 pages = {1--5},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/1835698.1835699},
 doi = {10.1145/1835698.1835699},
 acmid = {1835699},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {lower bounds, mini-transactions, transactional memory},
}

@unpublished{HaroldWCainIII2010HTMsuspend,
 author={Harold W. {Cain III} and Bradly G. Frey and Benjamin Herrenschmidt and Hung Q. Le and Cathy May and Maged M. Michael and Jose E. Moreira and Priya A. Nagpurkar and Naresh Nayar and Randal C. Swanberg},
 title="Transactional Memory System Supporting Unbroken Suspended Execution",
 month="December",
 year="2010",
 day="2010",
 note="US Patent Application 20110296148A1",
}

@inproceedings{MartinSchoeberl2010realtimeTM,
 author = {Schoeberl, Martin and Brandner, Florian and Vitek, Jan},
 year = {2010},
 month = {01},
 pages = {326-333},
 title = {{RTTM}: {Real-time} transactional memory},
 booktitle = {Proceedings of the 2010 ACM Symposium on Applied Computing},
 doi = {10.1145/1774088.1774158},
}

@inproceedings{LukeDalessandro:2011:ASPLOS:HybridNOrecSTM:deque,
 author = {Luke Dalessandro and Francois Carouge and Sean White and Yossi Lev and Mark Moir and Michael L. Scott and Michael F. Spear},
 title = "Hybrid {NOrec}: A Case Study in the Effectiveness of Best Effort Hardware Transactional Memory",
 booktitle = {Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
 series = {ASPLOS '11},
 year = {2011},
 isbn = {978-1-4503-0266},
 location = {Newport Beach, CA, USA},
 pages = {39–52},
 numpages = {13},
 doi = {10.1145/1961295.1950373},
 url = {http://www.cs.rochester.edu/u/scott/papers/2011_asplos.pdf},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{VPankratius2011TMvsLockingProductivity,
 author = {V Pankratius and A R Adl-Tabatabai},
 title = {A study of transactional memory vs. locks in practice},
 booktitle = {Proceedings of the 23rd ACM symposium on Parallelism in algorithms and architectures (2011)},
 series = {SPAA '11},
 year = {2011},
 isbn = {978-1-4503-07437},
 location = {San Jose, CA, USA},
 pages = {43--52},
 url = {http://doi.acm.org/10.1145/1989493.1989500},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{AleksandarDragovejic2011STMnotToy,
 author={Aleksandar Dragovejic and Pascal Felber and Vincent Gramoli and Rachid Guerraoui},
 title="Why {STM} can be more than a Research Toy",
 month="April",
 year="2011",
 journal="Communications of the ACM",
 pages="70--77",
 url={http://dl.acm.org/citation.cfm?id=1924440},
 doi="10.1145/1924421.1924440",
}

@inproceedings{MartinPohlack2011HTM2TLE,
 author={Martin Pohlack and Stephan Diestelhorst},
 title="From Lightweight Hardware Transactional Memory to Lightweight Lock Elision",
 booktitle="TRANSACT 2011",
 month="June",
 year="2011",
 day="5",
 publisher="ACM SIGPLAN",
 location="San Jose, CA, USA",
 url="http://www.cs.purdue.edu/transact11/web/presentations/Pohlack-slides.pdf",
}

@inproceedings{YujieLiu2011ToxicTransactions,
 author={Yujie Liu and Michael Spear},
 title="Toxic Transactions",
 booktitle="TRANSACT 2011",
 month="June",
 year="2011",
 day="5",
 publisher="ACM SIGPLAN",
 location="San Jose, CA, USA",
 url="https://www.cs.purdue.edu/transact11/web/papers/Liu.pdf",
 lastchecked="November 13, 2016",
}

@inproceedings{EgeAkpinar2011HTM2TLE,
 author={Ege Akpinar and Sasa Tomic and Adrian Cristal and Osman Unsal and Mateo Valero},
 title="A Comprehensive Study of Conflict Resolution Policies in Hardware Transactional Memory",
 booktitle="TRANSACT 2011",
 month="June",
 year="2011",
 day="5",
 publisher="ACM SIGPLAN",
 location="New Orleans, LA, USA",
 url="http://www.cs.purdue.edu/transact11/web/papers/Akpinar.pdf",
}

@unpublished{RickMerrit2011PowerTM,
 author={Rick Merritt},
 title="{IBM} plants transactional memory in {CPU}",
 month="August",
 year="2011",
 note="EE Times \url{https://www.eetimes.com/ibm-plants-transactional-memory-in-cpu/}",
}

@unpublished{Ali-Reza-Adl-Tabatabai2012CppTM,
 author="Ali-Reza Adl-Tabatabai and Tatiana Shpeisman and Justin Gottschlich",
 title="Draft Specification of Transactional Language Constructs for {C++} Version 1.1",
 Year="2012",
 Month="February",
 Note="URL:
\url{https://www.open-std.org/jtc1/sc22/wg14/www/docs/n1613.pdf}",
}

@inproceedings{AlexanderMatveev2012PessimisticTM,
 author={Alexander Matveev and Nir Shavit},
 title="Towards a Fully Pessimistic {STM} Model",
 booktitle="TRANSACT 2012",
 month="February",
 year="2012",
 day="26",
 publisher="ACM SIGPLAN",
 location="San Jose, CA, USA",
 url="http://transact2012.cse.lehigh.edu/papers/matveev.pdf",
}

@unpublished{PaulEMcKenney2012HTMCacheGeometry,
 author={Paul E. McKenney},
 title="Transactional Memory Everywhere: HTM and Cache Geometry",
 month="June",
 year="2011",
 day="10",
 note="\url{https://paulmck.livejournal.com/tag/transactional%20memory%20everywhere}",
}

@conference{ChristianJacobi2012MainframeTM,
 author={Christian Jacobi and Timothy Slegel and Dan Greiner},
 title="Transactional Memory Architecture and Implementation for {IBM} {System} z",
 booktitle="Proceedings of the 45\textsuperscript{th} Annual IEEE/ACM International Symposium on Microarchitecture",
 series = {MICRO 45},
 pages = {25--36},
 month="December",
 year="2012",
 address={Vancouver B.C. Canada},
 doi="10.1109/MICRO.2012.12",
 note="Presentation slides:
  \url{https://www.microarch.org/micro45/talks-posters/3-jacobi-presentation.pdf}",
}

@conference{JustinGottschlich2013TMdebug,
 author="Justin Gottschlich and Rob Knauerhase and Gilles Pokam",
 title="But How Do We Really Debug Transactional Memory?",
 Year="2013",
 Month="June",
 booktitle="5\textsuperscript{th} USENIX Workshop on Hot Topics in Parallelism (HotPar 2013)",
 address="San Jose, CA, USA",
 url="https://www.usenix.org/system/files/conference/hotpar13/hotpar13-gottschlich.pdf",
 lastchecked="November 12, 2016",
}

@inproceedings{Yoo:2013:PEI:2503210.2503232,
 author = {Yoo, Richard M. and Hughes, Christopher J. and Lai, Konrad and Rajwar, Ravi},
 title = {Performance Evaluation of {Intel}\textsuperscript\textregistered\
{Transactional} {Synchronization} {Extensions} for High-performance Computing},
 booktitle = {Proceedings of SC13:  International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '13},
 year = {2013},
 isbn = {978-1-4503-2378-9},
 location = {Denver, Colorado},
 pages = {19:1--19:11},
 articleno = {19},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2503210.2503232},
 doi = {10.1145/2503210.2503232},
 acmid = {2503232},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {high-performance computing, transactional memory},
}

@article{Gramoli:2014:DTP:2541883.2541900,
 author = {Gramoli, Vincent and Guerraoui, Rachid},
 title = {Democratizing Transactional Programming},
 journal = {Commun. ACM},
 issue_date = {January 2014},
 volume = {57},
 number = {1},
 month = jan,
 year = {2014},
 issn = {0001-0782},
 pages = {86--93},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/2541883.2541900},
 doi = {10.1145/2541883.2541900},
 acmid = {2541900},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{Kleen:2014:SEL:2566590.2576793,
 author = {Kleen, Andi},
 title = {Scaling Existing Lock-based Applications with Lock Elision},
 journal = {Commun. ACM},
 issue_date = {March 2014},
 volume = {57},
 number = {3},
 month = mar,
 year = {2014},
 issn = {0001-0782},
 pages = {52--56},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/2576793},
 doi = {10.1145/2576793},
 acmid = {2576793},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@unpublished{ScottWasson2014HaswellDisableTSX,
 Author="Scott Wasson",
 Title="Errata prompts {Intel} to disable {TSX} in {Haswell}, early {Broadwell} {CPUs}",
 month="August",
 day="12",
 year="2014",
 note="\url{https://techreport.com/news/26911/errata-prompts-intel-to-disable-tsx-in-haswell-early-broadwell-cpus/}",
}

@article{Le:2015:TMS:3266491.3266500,
 author = {Le, H. Q. and Guthrie, G. L. and Williams, D. E. and Michael, M. M. and Frey, B. G. and Starke, W. J. and May, C. and Odaira, R. and Nakaike, T.},
 title = {Transactional Memory Support in the {IBM} {POWER8} Processor},
 journal = {IBM J. Res. Dev.},
 issue_date = {January/February 2015},
 volume = {59},
 number = {1},
 month = jan,
 year = {2015},
 issn = {0018-8646},
 pages = {8:1--8:14},
 url = {https://doi.org/10.1147/JRD.2014.2380199},
 doi = {10.1147/JRD.2014.2380199},
 acmid = {3266500},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
}

@inproceedings{Matveev:2015:RLS:2815400.2815406,
 author = {Matveev, Alexander and Shavit, Nir and Felber, Pascal and Marlier, Patrick},
 title = {Read-log-update: A Lightweight Synchronization Mechanism for Concurrent Programming},
 booktitle = {Proceedings of the 25th Symposium on Operating Systems Principles},
 series = {SOSP '15},
 year = {2015},
 isbn = {978-1-4503-3834-9},
 location = {Monterey, California},
 pages = {168--183},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2815400.2815406},
 doi = {10.1145/2815400.2815406},
 acmid = {2815406},
 publisher = {ACM},
 address = {New York, NY, USA},
 annotation = {
	http://people.csail.mit.edu/amatveev/RLU_SOSP15_paper.pdf
	LWN review: https://lwn.net/Articles/667593/
		    https://lwn.net/Articles/667720/,
},
}

@inproceedings{Siakavaras2017CombiningHA,
 title={Combining {HTM} and {RCU} to Implement Highly Efficient Balanced Binary Search Trees},
 author={Dimitrios Siakavaras and Konstantinos Nikas and Georgios Goumas and Nectarios Koziris},
 year={2017},
 month={February},
 day={5},
 location="Austin, TX, USA",
 booktitle="12\textsuperscript{th} {ACM} {SIGPLAN} Workshop on Transactional Computing",
 pages={},
 url="http://transact2017.cse.lehigh.edu/siakavaras.pdf",
}

@article{DBLP:journals/corr/AlistarhKKRS14,
 author    = {Dan Alistarh and
              Justin Kopinsky and
              Petr Kuznetsov and
              Srivatsan Ravi and
              Nir Shavit},
 title     = {Inherent Limitations of Hybrid Transactional Memory},
 journal   = {CoRR},
 volume    = {abs/1405.5689},
 year      = {2014},
 url       = {http://arxiv.org/abs/1405.5689},
 timestamp = {Wed, 07 Jun 2017 14:42:22 +0200},
 biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/AlistarhKKRS14},
 bibsource = {dblp computer science bibliography, http://dblp.org},
}

@unpublished{YeongjinJang2016TSXbreakKASLR,
 author={Yeongjin Jang and Sangho Lee and Taesoo Kim},
 title="Breaking Kernel Address Space Layout Randomization {(KASLR)} With {Intel} {TSX}",
 month="July",
 year="2016",
 note="Black Hat USA 2018 \url{https://www.blackhat.com/us-16/briefings.html#breaking-kernel-address-space-layout-randomization-kaslr-with-intel-tsx}",
 lastchecked="October 27, 2018",
}

@inproceedings{Jang:2016:BKA:2976749.2978321,
 author = {Jang, Yeongjin and Lee, Sangho and Kim, Taesoo},
 title = {Breaking Kernel Address Space Layout Randomization with {Intel} {TSX}},
 booktitle = {Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security},
 series = {CCS '16},
 year = {2016},
 isbn = {978-1-4503-4139-4},
 location = {Vienna, Austria},
 pages = {380--392},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2976749.2978321},
 doi = {10.1145/2976749.2978321},
 acmid = {2978321},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {attacks, hardware security, system security},
}

@inproceedings{PascalFelber2016rwlockElision,
 author = {Felber, Pascal and Issa, Shady and Matveev, Alexander and Romano, Paolo},
 title = {Hardware Read-Write Lock Elision},
 year = {2016},
 isbn = {9781450342407},
 publisher = {Association for Computing Machinery},
 address = {New York, NY, USA},
 url = {https://doi.org/10.1145/2901318.2901346},
 doi = {10.1145/2901318.2901346},
 booktitle = {Proceedings of the Eleventh European Conference on Computer Systems},
 articleno = {34},
 numpages = {15},
 location = {London, United Kingdom},
 series = {EuroSys '16},
 annotation = {
	Uses Power8 transaction suspend/resume and also rollback-only
	transactions.  Read-side transaction is suspended through the
	critical section.  Writers use RCU-like approach to exclude
	readers.
 },
}

@inproceedings{CatherineNemitz2018LockSTMrealtime,
 author = {Catherine E. Nemitz and James H. Anderson},
 title = {Work-In-Progress: Lock-Based Software Transactional Memory for Real-Time Systems},
 booktitle = {2018 IEEE Real-Time Systems Symposium},
 series = {RTSS'18},
 year = {2018},
 location = {Nashville, TN, USA},
 pages = {147--150},
 numpages = {4},
 url = {http://www.cs.unc.edu/~anderson/papers/rtss18wipb.pdf},
 doi = {10.1109/RTSS.2018.00026},
 publisher = {IEEE},
 address = {New York, NY, USA},
}

@inproceedings{Kim:2019:MSR:3297858.3304040,
 author = {Kim, Jaeho and Mathew, Ajit and Kashyap, Sanidhya and Ramanathan, Madhava Krishnan and Min, Changwoo},
 title = {MV-RLU: Scaling Read-Log-Update with Multi-Versioning},
 booktitle = {Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '19},
 year = {2019},
 isbn = {978-1-4503-6240-5},
 location = {Providence, RI, USA},
 pages = {779--792},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/3297858.3304040},
 doi = {10.1145/3297858.3304040},
 acmid = {3304040},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {concurrency control, garbage collection, multi-version, synchronization},
}

@inproceedings{Gu:2019:PSE:3358807.3358885,
 author = {Gu, Jinyu and Yu, Qianqian and Wang, Xiayang and Wang, Zhaoguo and Zang, Binyu and Guan, Haibing and Chen, Haibo},
 title = {Pisces: A Scalable and Efficient Persistent Transactional Memory},
 booktitle = {Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference},
 series = {USENIX ATC '19},
 year = {2019},
 isbn = {978-1-939133-03-8},
 location = {Renton, WA, USA},
 pages = {913--928},
 numpages = {16},
 url = {http://dl.acm.org/citation.cfm?id=3358807.3358885},
 acmid = {3358885},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
}

@unpublished{JimAnderson2019STMRT,
 author={Jim Anderson},
 title="Software Transactional Memory for Real-Time Systems",
 day="6",
 month="August",
 year="2019",
 note="\url{https://www.cs.unc.edu/~anderson/projects/rtstm.html}",
 lastchecked="January 4, 2021",
}

% Was 10.1145/3387945.3391621
@article{RobertOCallahan2020DebuggingHTM,
 author = {O'Callahan, Robert and Huey, Kyle and O'Dell, Devon and Coatta, Terry},
 title = {To Catch a Failure: The Record-and-Replay Approach to Debugging: A Discussion with Robert O’Callahan, Kyle Huey, Devon O’Dell, and Terry Coatta},
 year = {2020},
 issue_date = {January-February 2020},
 publisher = {Association for Computing Machinery},
 address = {New York, NY, USA},
 volume = {18},
 number = {1},
 issn = {1542-7730},
 url = {https://doi.org/10.1145/3387945.3391621},
 doi = {10.1145/3387945.3391621},
 journal = {Queue},
 month = feb,
 pages = {61–79},
 numpages = {19},
}

@unpublished{Intel2020HaswellTSXordering,
 Author="Intel",
 Title="{Desktop 4th Generation Intel\textsuperscript\textregistered\ Core\textsuperscript\texttrademark\ Processor Family, Desktop Intel\textsuperscript\textregistered\ Pentium\textsuperscript\textregistered\ Processor Family, and Desktop Intel\textsuperscript\textregistered\ Celeron\textsuperscript\textregistered\ Processor Family}",
 month="April",
 year="2020",
 note="\url{http://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/4th-gen-core-family-desktop-specification-update.pdf}",
}

@unpublished{TimothyHayes2020ARM-HTM,
 author={Timothy Hayes},
 title="A shift to concurrency",
 day="27",
 month="October",
 year="2020",
 note="\url{https://community.arm.com/developer/research/b/articles/posts/arms-transactional-memory-extension-support-}",
 lastchecked="January 4, 2021",
}

@manual{Intel2020TSXdevguide,
 title="Intel Transactional Synchronization Extensions (Intel TSX) Programming Considerations",
 organization="{Intel Corporation}",
 day="04",
 month="December",
 year="2020",
 edition="2021.1",
 note="In \emph{Intel C++ Compiler Classic Developer Guide and Reference}, \url{https://software.intel.com/content/dam/develop/external/us/en/documents/cpp_compiler_classic.pdf}, page 1506",
 lastchecked="January 14, 2021",
}

@unpublished{Intel2021perfTSXordering,
 Author="Intel",
 Title="Performance Monitoring Impact of {Intel}\textsuperscript\textregistered\ {Transactional} {Synchronization} {Extension} Memory Ordering Issue",
 month="June",
 day="28",
 year="2021",
 note="\url{https://www.intel.com/content/dam/support/us/en/documents/processors/Performance-Monitoring-Impact-of-TSX-Memory-Ordering-Issue-604224.pdf}",
}

@unpublished{MichaelLarabel2021DisableTSX,
 Author="Michael Larabel",
 Title="Intel To Disable {TSX} By Default On More {CPUs} With New Microcode",
 month="June",
 day="28",
 year="2021",
 note="\url{https://www.phoronix.com/scan.php?page=news_item&px=Intel-TSX-Off-New-Microcode}",
}
