# Compile of ram.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:23:44 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (32) for port "/processor/InstructMem/add".
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem File: C:/Users/Ahmed/Desktop/ProjectArch/InstMem.vhd Line: 16
# FATAL ERROR while loading design
# Error loading design
# End time: 23:23:44 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of InstMem.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:24:41 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (32) for port "/processor/InstructMem/add".
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem File: C:/Users/Ahmed/Desktop/ProjectArch/InstMem.vhd Line: 16
# FATAL ERROR while loading design
# Error loading design
# End time: 23:24:41 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of InstMem.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:25:25 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (32) for port "/processor/InstructMem/dataOUT".
#    Time: 0 ps  Iteration: 0  Instance: /processor/InstructMem File: C:/Users/Ahmed/Desktop/ProjectArch/InstMem.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# End time: 23:25:25 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of InstMem.vhd failed with 1 errors.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:26:06 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# ** Error: (vsim-13) Recompile work.instructionmem(inst) because work.instructionmem has changed.
# Load interrupted
# Error loading design
# End time: 23:26:06 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of InstMem.vhd failed with 1 errors.
# Compile of InstMem.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:28:23 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.mux2_3bits(mymux2)
# Loading work.regs_file(regs_struct)
# Loading work.my_ndff(a_my_ndff)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.ctrl(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.b1(myb1)
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (20) for port "/processor/memory/RAM_ADDR".
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory File: C:/Users/Ahmed/Desktop/ProjectArch/ram/ram.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 23:28:23 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of ram.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:28:56 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.mux2_3bits(mymux2)
# Loading work.regs_file(regs_struct)
# Loading work.my_ndff(a_my_ndff)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.ctrl(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.b1(myb1)
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst \
sim:/processor/Reg1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ahmed  Hostname: DESKTOP-UD6OOP6  ProcessID: 17864
#           Attempting to use alternate WLF file "./wlftki4aax".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftki4aax
force -freeze sim:/processor/inP 16#FFFFFFFF 0
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/rst 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
run
run
run
force -freeze sim:/processor/inP 11111111111111111100111111111111 0
run
quit -sim
# End time: 23:31:37 on Jun 08,2021, Elapsed time: 0:02:41
# Errors: 0, Warnings: 9
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 23:36:30 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.mux2_3bits(mymux2)
# Loading work.regs_file(regs_struct)
# Loading work.my_ndff(a_my_ndff)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.ctrl(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.b1(myb1)
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst \
sim:/processor/outP
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ahmed  Hostname: DESKTOP-UD6OOP6  ProcessID: 17864
#           Attempting to use alternate WLF file "./wlftgmcfq8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgmcfq8
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
add wave -position insertpoint sim:/processor/RegisterFile/reg0/*
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
add wave -position insertpoint sim:/processor/RegisterFile/reg0/*
add wave -position insertpoint  \
sim:/processor/RegisterFile/reg1/q
add wave -position insertpoint  \
sim:/processor/InstructMem/ram
add wave -position insertpoint  \
sim:/processor/InstructMem/add
run
force -freeze sim:/processor/InstructMem/ram {{{0100000100000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000} {0100000000000000}}} 0
# ** UI-Msg: (vsim-3455) Can force arrays only if they are one-dimensional arrays of character enums.
# 
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0100000100000000 0
run
run
force -freeze sim:/processor/inP 00000000000000000000000000000011 0
run
force -freeze sim:/processor/InstructMem/ram(0) 0100100100000000 0
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0101000100000000 0
run
run
force -freeze sim:/processor/InstructMem/ram(1) 0000000000000010 0
force -freeze sim:/processor/InstructMem/ram(0) 0101100100000000 0
force -freeze sim:/processor/InstructMem/ram(1) 0000000001000000 0
run
run
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0110000100000000 0
run
run
force -freeze sim:/processor/RegisterFile/reg1/q 00000000000000000000000000000000 0
# ** Warning: (vsim-8780) Forcing /processor/RegisterFile/regester1 as root of /processor/RegisterFile/reg1/q specified in the force.
run
force -freeze sim:/processor/InstructMem/ram(0) 0110100100000000 0
run
run
force -freeze sim:/processor/RegisterFile/reg0/q 00000000000000000000000000000111 0
# ** Warning: (vsim-8780) Forcing /processor/RegisterFile/regester0 as root of /processor/RegisterFile/reg0/q specified in the force.
force -freeze sim:/processor/InstructMem/ram(0) 011000100000000 0
# Value length (15) does not equal array index length (16).
# ** UI-Msg: (vsim-4011) Invalid force value: 011000100000000 0.
# 
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0111100000000000 0
run
run
run
run
force -freeze sim:/processor/InstructMem/ram(0) 1000000000000000 0
run
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0010000000000000 0
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/RegisterFile/reg0/q 16#FFFF0000 0
# ** Warning: (vsim-8780) Forcing /processor/RegisterFile/regester0 as root of /processor/RegisterFile/reg0/q specified in the force.
force -freeze sim:/processor/InstructMem/add 16#00000000 0
# ** Warning: (vsim-8780) Forcing /processor/PcOut as root of /processor/InstructMem/add specified in the force.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
run
run
force -freeze sim:/processor/inP 00000000000000000000000000001111 0
run
run
run
force -freeze sim:/processor/rst 0 0
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
run
force -freeze sim:/processor/InstructMem/ram(0) 0010000000000000 0
run
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0010100000000000 0
run
run
run
run
run
run
force -freeze sim:/processor/InstructMem/ram(0) 0011000000000000 0
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
add wave -position insertpoint  \
sim:/processor/PcStart
add wave -position insertpoint  \
sim:/processor/PcOut
add wave -position insertpoint  \
sim:/processor/newPC
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
run
run
run
quit -sim
# End time: 00:18:07 on Jun 09,2021, Elapsed time: 0:41:37
# Errors: 0, Warnings: 6
# Compile of processor.vhd was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 00:18:28 on Jun 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(behav)
# ** Warning: (vsim-3473) Component instance "Pc : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.adder2(myadder)
# Loading work.instructionmem(inst)
# Loading work.controlunit(my_controlunit)
# Loading work.mux2_3bits(mymux2)
# Loading work.regs_file(regs_struct)
# Loading work.my_ndff(a_my_ndff)
# Loading work.decoder(mydecoder)
# Loading work.tri_state_buffer(struct)
# Loading work.mux4(mymux4)
# Loading work.mux2(mymux2)
# Loading work.alu(behav)
# Loading work.fa(behav)
# Loading work.adder(behav)
# Loading work.shreg(behav)
# ** Warning: (vsim-3473) Component instance "ccr : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.ctrl(behav)
# Loading work.decoder24(mydecoder24)
# Loading work.b1(myb1)
# ** Warning: (vsim-3473) Component instance "SP : dReg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /processor File: C:/Users/Ahmed/Desktop/ProjectArch/VHDL - PROJECT/processor.vhd
# Loading work.sub(mysub)
# Loading work.ram(behavioral)
# Loading work.selector(myselector)
add wave -position insertpoint  \
sim:/processor/inP \
sim:/processor/clk \
sim:/processor/rst \
sim:/processor/outP \
sim:/processor/PcStart \
sim:/processor/PcOut \
sim:/processor/PcCall \
sim:/processor/newPC
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ahmed  Hostname: DESKTOP-UD6OOP6  ProcessID: 17864
#           Attempting to use alternate WLF file "./wlfttx91hv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttx91hv
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/memory
run
run
force -freeze sim:/processor/PcStart 16#00000000 0
run
run
run
run
force -freeze sim:/processor/PcStart 00000000000000000000000000000011 0
run
run
run
run
run
run
run
run
force -freeze sim:/processor/rst 1 0
run
run
run
run
run
# End time: 00:23:56 on Jun 09,2021, Elapsed time: 0:05:28
# Errors: 0, Warnings: 9
