<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Libsetila: LPS22HB CTRL_REG3 register description</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Libsetila
   &#160;<span id="projectnumber">v0.5.6</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPS22HB CTRL_REG3 register description<div class="ingroups"><a class="el" href="group__DEV__REG__CMD.html">Device Register Descriptors and Commands</a> &raquo; <a class="el" href="group__LPS22HB__DESC.html">LPS22HB</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPS22HB CTRL_REG3 register description:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__LPS22HB__CTRL__REG3__REG__DESC.png" border="0" alt="" usemap="#group____LPS22HB____CTRL____REG3____REG____DESC"/>
<map name="group____LPS22HB____CTRL____REG3____REG____DESC" id="group____LPS22HB____CTRL____REG3____REG____DESC">
<area shape="rect" id="node1" href="group__LPS22HB__DESC.html" title="LPS22HB" alt="" coords="5,13,85,39"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga568614993aa553d733c7ee2709c7591d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#ga568614993aa553d733c7ee2709c7591d">LPS22HB_CTRL_REG3_INT_H_L</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ga568614993aa553d733c7ee2709c7591d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low bit INT_H_L of CTRL_REG3 register.  <a href="#ga568614993aa553d733c7ee2709c7591d">More...</a><br /></td></tr>
<tr class="separator:ga568614993aa553d733c7ee2709c7591d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820fa660189beb032ee1ebf3574fcbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#ga820fa660189beb032ee1ebf3574fcbb8">LPS22HB_CTRL_REG3_PP_OD</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ga820fa660189beb032ee1ebf3574fcbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads PP_OD bit of CTRL_REG3 register.  <a href="#ga820fa660189beb032ee1ebf3574fcbb8">More...</a><br /></td></tr>
<tr class="separator:ga820fa660189beb032ee1ebf3574fcbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdca67964252b2032e822d13a2229e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#gabdca67964252b2032e822d13a2229e7d">LPS22HB_CTRL_REG3_F_FSS5</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:gabdca67964252b2032e822d13a2229e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO full flag on INT_DRDY pin F_FSS5 bit of CTRL_REG3 register.  <a href="#gabdca67964252b2032e822d13a2229e7d">More...</a><br /></td></tr>
<tr class="separator:gabdca67964252b2032e822d13a2229e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1455e73b3a1f7df29b5148dbfc31edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#gaf1455e73b3a1f7df29b5148dbfc31edd">LPS22HB_CTRL_REG3_F_FTH</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gaf1455e73b3a1f7df29b5148dbfc31edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status on INT_DRDY pin F_FTH bit of CTRL_REG3 register.  <a href="#gaf1455e73b3a1f7df29b5148dbfc31edd">More...</a><br /></td></tr>
<tr class="separator:gaf1455e73b3a1f7df29b5148dbfc31edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee14ff0b3e1311e755fc686d3042f0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#gaee14ff0b3e1311e755fc686d3042f0c8">LPS22HB_CTRL_REG3_F_OVR</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:gaee14ff0b3e1311e755fc686d3042f0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun interrupt on INT_DRDY pin F_OVR bit of CTRL_REG3 register.  <a href="#gaee14ff0b3e1311e755fc686d3042f0c8">More...</a><br /></td></tr>
<tr class="separator:gaee14ff0b3e1311e755fc686d3042f0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2c6ed95add4f3441907a6a90072b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#ga1c2c6ed95add4f3441907a6a90072b00">LPS22HB_CTRL_REG3_DRDY</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga1c2c6ed95add4f3441907a6a90072b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready signal on INT_DRDY pin DRDY bit of CTRL_REG3 register.  <a href="#ga1c2c6ed95add4f3441907a6a90072b00">More...</a><br /></td></tr>
<tr class="separator:ga1c2c6ed95add4f3441907a6a90072b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cca4267354fd9cc4c6c59e98797e0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#ga5cca4267354fd9cc4c6c59e98797e0fb">LPS22HB_CTRL_REG3_INT_S2</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga5cca4267354fd9cc4c6c59e98797e0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data signal on INT_DRDY pin control S2 bit of CTRL_REG3 register.  <a href="#ga5cca4267354fd9cc4c6c59e98797e0fb">More...</a><br /></td></tr>
<tr class="separator:ga5cca4267354fd9cc4c6c59e98797e0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2f7a05df529afdd2c31668876c45d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS22HB__CTRL__REG3__REG__DESC.html#gabb2f7a05df529afdd2c31668876c45d9">LPS22HB_CTRL_REG3_INT_S1</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gabb2f7a05df529afdd2c31668876c45d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data signal on INT_DRDY pin control S1 bit of CTRL_REG3 register.  <a href="#gabb2f7a05df529afdd2c31668876c45d9">More...</a><br /></td></tr>
<tr class="separator:gabb2f7a05df529afdd2c31668876c45d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1c2c6ed95add4f3441907a6a90072b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c2c6ed95add4f3441907a6a90072b00">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_DRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_DRDY&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data-ready signal on INT_DRDY pin DRDY bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="gabdca67964252b2032e822d13a2229e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdca67964252b2032e822d13a2229e7d">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_F_FSS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_F_FSS5&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO full flag on INT_DRDY pin F_FSS5 bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="gaf1455e73b3a1f7df29b5148dbfc31edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1455e73b3a1f7df29b5148dbfc31edd">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_F_FTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_F_FTH&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO watermark status on INT_DRDY pin F_FTH bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="gaee14ff0b3e1311e755fc686d3042f0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee14ff0b3e1311e755fc686d3042f0c8">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_F_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_F_OVR&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO overrun interrupt on INT_DRDY pin F_OVR bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="ga568614993aa553d733c7ee2709c7591d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga568614993aa553d733c7ee2709c7591d">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_INT_H_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_INT_H_L&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt active-high/low bit INT_H_L of CTRL_REG3 register. </p>

</div>
</div>
<a id="gabb2f7a05df529afdd2c31668876c45d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2f7a05df529afdd2c31668876c45d9">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_INT_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_INT_S1&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data signal on INT_DRDY pin control S1 bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="ga5cca4267354fd9cc4c6c59e98797e0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cca4267354fd9cc4c6c59e98797e0fb">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_INT_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_INT_S2&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data signal on INT_DRDY pin control S2 bit of CTRL_REG3 register. </p>

</div>
</div>
<a id="ga820fa660189beb032ee1ebf3574fcbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga820fa660189beb032ee1ebf3574fcbb8">&#9670;&nbsp;</a></span>LPS22HB_CTRL_REG3_PP_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS22HB_CTRL_REG3_PP_OD&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Push-pull/open drain selection on interrupt pads PP_OD bit of CTRL_REG3 register. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 15 2021 18:41:15 for Libsetila by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
