Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 18:12:09 2023
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  188         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (189)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (951)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (189)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_board (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: clk_divider/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram_images/mono/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram_images/mono/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (951)
--------------------------------------------------
 There are 951 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  965          inf        0.000                      0                  965           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           965 Endpoints
Min Delay           965 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.528ns  (logic 1.963ns (5.855%)  route 31.565ns (94.145%))
  Logic Levels:           8  (FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       27.374    27.892    ram_images/read_address_reg[8]
    SLICE_X9Y96          MUXF7 (Prop_muxf7_S_O)       0.276    28.167 r  ram_images/vga_blue_o_reg[3]_i_149/O
                         net (fo=1, routed)           0.694    28.862    ram_images/vga_blue_o_reg[3]_i_149_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.299    29.161 r  ram_images/vga_blue_o[3]_i_91/O
                         net (fo=1, routed)           0.000    29.161    ram_images/vga_blue_o[3]_i_91_n_0
    SLICE_X9Y101         MUXF7 (Prop_muxf7_I0_O)      0.212    29.373 r  ram_images/vga_blue_o_reg[3]_i_40/O
                         net (fo=1, routed)           0.000    29.373    ram_images/vga_blue_o_reg[3]_i_40_n_0
    SLICE_X9Y101         MUXF8 (Prop_muxf8_I1_O)      0.094    29.467 r  ram_images/vga_blue_o_reg[3]_i_14/O
                         net (fo=1, routed)           0.812    30.279    ram_images/vga_blue_o_reg[3]_i_14_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.316    30.595 r  ram_images/vga_blue_o[3]_i_5/O
                         net (fo=1, routed)           1.330    31.924    ram_images/vga_blue_o[3]_i_5_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124    32.048 r  ram_images/vga_blue_o[3]_i_2/O
                         net (fo=1, routed)           1.356    33.404    ram_images/read_data0[3]
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124    33.528 r  ram_images/vga_blue_o[3]_i_1/O
                         net (fo=1, routed)           0.000    33.528    data[3]
    SLICE_X8Y88          FDRE                                         r  vga_blue_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.292ns  (logic 1.940ns (5.827%)  route 31.352ns (94.173%))
  Logic Levels:           8  (FDRE=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       27.013    27.531    ram_images/read_address_reg[8]
    SLICE_X13Y88         LUT6 (Prop_lut6_I2_O)        0.124    27.655 r  ram_images/vga_blue_o[0]_i_126/O
                         net (fo=1, routed)           1.072    28.728    ram_images/vga_blue_o[0]_i_126_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124    28.852 r  ram_images/vga_blue_o[0]_i_44/O
                         net (fo=1, routed)           0.761    29.612    ram_images/vga_blue_o[0]_i_44_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124    29.736 r  ram_images/vga_blue_o[0]_i_14/O
                         net (fo=1, routed)           0.000    29.736    ram_images/vga_blue_o[0]_i_14_n_0
    SLICE_X34Y87         MUXF7 (Prop_muxf7_I0_O)      0.241    29.977 r  ram_images/vga_blue_o_reg[0]_i_6/O
                         net (fo=1, routed)           0.949    30.926    ram_images/vga_blue_o_reg[0]_i_6_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.298    31.224 r  ram_images/vga_blue_o[0]_i_3/O
                         net (fo=1, routed)           0.000    31.224    ram_images/vga_blue_o[0]_i_3_n_0
    SLICE_X33Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    31.436 r  ram_images/vga_blue_o_reg[0]_i_2/O
                         net (fo=1, routed)           1.557    32.993    ram_images/read_data0[0]
    SLICE_X47Y71         LUT6 (Prop_lut6_I0_O)        0.299    33.292 r  ram_images/vga_blue_o[0]_i_1/O
                         net (fo=1, routed)           0.000    33.292    data[0]
    SLICE_X47Y71         FDRE                                         r  vga_blue_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.323ns  (logic 1.946ns (6.213%)  route 29.377ns (93.787%))
  Logic Levels:           8  (FDRE=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       25.508    26.026    ram_images/read_address_reg[8]
    SLICE_X13Y112        LUT6 (Prop_lut6_I2_O)        0.124    26.150 r  ram_images/vga_green_o[0]_i_105/O
                         net (fo=1, routed)           0.846    26.996    ram_images/vga_green_o[0]_i_105_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I1_O)        0.124    27.120 r  ram_images/vga_green_o[0]_i_35/O
                         net (fo=1, routed)           1.127    28.247    ram_images/vga_green_o[0]_i_35_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I1_O)        0.124    28.371 r  ram_images/vga_green_o[0]_i_13/O
                         net (fo=1, routed)           0.000    28.371    ram_images/vga_green_o[0]_i_13_n_0
    SLICE_X8Y113         MUXF7 (Prop_muxf7_I1_O)      0.247    28.618 r  ram_images/vga_green_o_reg[0]_i_5/O
                         net (fo=1, routed)           0.982    29.600    ram_images/vga_green_o_reg[0]_i_5_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.298    29.898 r  ram_images/vga_green_o[0]_i_3/O
                         net (fo=1, routed)           0.000    29.898    ram_images/vga_green_o[0]_i_3_n_0
    SLICE_X9Y122         MUXF7 (Prop_muxf7_I0_O)      0.212    30.110 r  ram_images/vga_green_o_reg[0]_i_2/O
                         net (fo=1, routed)           0.914    31.024    ram_images/read_data0[4]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.299    31.323 r  ram_images/vga_green_o[0]_i_1/O
                         net (fo=1, routed)           0.000    31.323    data[4]
    SLICE_X9Y102         FDRE                                         r  vga_green_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_0_6/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.832ns  (logic 0.518ns (1.680%)  route 30.314ns (98.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       30.314    30.832    ram_images/read_address_reg[8]
    RAMB36_X0Y8          RAMB36E1                                     r  ram_images/read_data_aux_reg_0_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.689ns  (logic 2.152ns (7.012%)  route 28.537ns (92.988%))
  Logic Levels:           10  (FDRE=1 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE                         0.000     0.000 r  read_address_reg[2]/C
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[2]/Q
                         net (fo=14894, routed)      21.887    22.405    ram_images/read_address_reg[2]
    SLICE_X21Y179        LUT6 (Prop_lut6_I2_O)        0.124    22.529 r  ram_images/g44_b6/O
                         net (fo=1, routed)           0.815    23.344    ram_images/g44_b6_n_0
    SLICE_X21Y178        LUT6 (Prop_lut6_I5_O)        0.124    23.468 r  ram_images/vga_green_o[2]_i_613/O
                         net (fo=1, routed)           0.000    23.468    ram_images/vga_green_o[2]_i_613_n_0
    SLICE_X21Y178        MUXF7 (Prop_muxf7_I1_O)      0.217    23.685 r  ram_images/vga_green_o_reg[2]_i_209/O
                         net (fo=1, routed)           0.000    23.685    ram_images/vga_green_o_reg[2]_i_209_n_0
    SLICE_X21Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    23.779 r  ram_images/vga_green_o_reg[2]_i_73/O
                         net (fo=1, routed)           0.941    24.720    ram_images/vga_green_o_reg[2]_i_73_n_0
    SLICE_X22Y176        LUT6 (Prop_lut6_I1_O)        0.316    25.036 r  ram_images/vga_green_o[2]_i_23/O
                         net (fo=1, routed)           0.989    26.026    ram_images/vga_green_o[2]_i_23_n_0
    SLICE_X25Y173        LUT6 (Prop_lut6_I5_O)        0.124    26.150 r  ram_images/vga_green_o[2]_i_8/O
                         net (fo=1, routed)           1.345    27.494    ram_images/vga_green_o[2]_i_8_n_0
    SLICE_X23Y163        LUT6 (Prop_lut6_I5_O)        0.124    27.618 r  ram_images/vga_green_o[2]_i_3/O
                         net (fo=1, routed)           0.000    27.618    ram_images/vga_green_o[2]_i_3_n_0
    SLICE_X23Y163        MUXF7 (Prop_muxf7_I0_O)      0.212    27.830 r  ram_images/vga_green_o_reg[2]_i_2/O
                         net (fo=1, routed)           2.560    30.390    ram_images/read_data0[6]
    SLICE_X15Y104        LUT6 (Prop_lut6_I0_O)        0.299    30.689 r  ram_images/vga_green_o[2]_i_1/O
                         net (fo=1, routed)           0.000    30.689    data[6]
    SLICE_X15Y104        FDRE                                         r  vga_green_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_6/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.494ns  (logic 0.518ns (1.699%)  route 29.976ns (98.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       29.976    30.494    ram_images/read_address_reg[8]
    RAMB36_X0Y9          RAMB36E1                                     r  ram_images/read_data_aux_reg_1_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_0_1/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.156ns  (logic 0.518ns (1.718%)  route 29.638ns (98.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       29.638    30.156    ram_images/read_address_reg[8]
    RAMB36_X0Y10         RAMB36E1                                     r  ram_images/read_data_aux_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_1/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.818ns  (logic 0.518ns (1.737%)  route 29.300ns (98.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       29.300    29.818    ram_images/read_address_reg[8]
    RAMB36_X0Y11         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_1_9__0/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.480ns  (logic 0.518ns (1.757%)  route 28.962ns (98.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE                         0.000     0.000 r  read_address_reg[8]/C
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[8]/Q
                         net (fo=1958, routed)       28.962    29.480    ram_images/read_address_reg[8]
    RAMB36_X0Y12         RAMB36E1                                     r  ram_images/read_data_aux_reg_1_9__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.420ns  (logic 2.188ns (7.437%)  route 27.232ns (92.563%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE                         0.000     0.000 r  read_address_reg[2]/C
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  read_address_reg[2]/Q
                         net (fo=14894, routed)      21.293    21.811    ram_images/read_address_reg[2]
    SLICE_X45Y173        LUT6 (Prop_lut6_I2_O)        0.124    21.935 r  ram_images/g513_b5/O
                         net (fo=1, routed)           0.000    21.935    ram_images/g513_b5_n_0
    SLICE_X45Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    22.152 r  ram_images/vga_green_o_reg[1]_i_680/O
                         net (fo=1, routed)           0.661    22.814    ram_images/vga_green_o_reg[1]_i_680_n_0
    SLICE_X44Y173        LUT6 (Prop_lut6_I5_O)        0.299    23.113 r  ram_images/vga_green_o[1]_i_447/O
                         net (fo=1, routed)           0.000    23.113    ram_images/vga_green_o[1]_i_447_n_0
    SLICE_X44Y173        MUXF7 (Prop_muxf7_I0_O)      0.238    23.351 r  ram_images/vga_green_o_reg[1]_i_151/O
                         net (fo=1, routed)           0.000    23.351    ram_images/vga_green_o_reg[1]_i_151_n_0
    SLICE_X44Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    23.455 r  ram_images/vga_green_o_reg[1]_i_44/O
                         net (fo=1, routed)           0.608    24.062    ram_images/vga_green_o_reg[1]_i_44_n_0
    SLICE_X41Y170        LUT6 (Prop_lut6_I5_O)        0.316    24.378 r  ram_images/vga_green_o[1]_i_12/O
                         net (fo=1, routed)           0.982    25.360    ram_images/vga_green_o[1]_i_12_n_0
    SLICE_X41Y163        LUT6 (Prop_lut6_I5_O)        0.124    25.484 r  ram_images/vga_green_o[1]_i_4/O
                         net (fo=1, routed)           1.046    26.530    ram_images/vga_green_o[1]_i_4_n_0
    SLICE_X41Y152        LUT5 (Prop_lut5_I2_O)        0.124    26.654 r  ram_images/vga_green_o[1]_i_2/O
                         net (fo=1, routed)           2.643    29.296    ram_images/read_data0[5]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.124    29.420 r  ram_images/vga_green_o[1]_i_1/O
                         net (fo=1, routed)           0.000    29.420    data[5]
    SLICE_X8Y104         FDRE                                         r  vga_green_o_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_images/mono/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/mono/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.357%)  route 0.177ns (55.643%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  ram_images/mono/Q1_reg/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/mono/Q1_reg/Q
                         net (fo=2, routed)           0.177     0.318    ram_images/mono/Q1
    SLICE_X4Y65          FDRE                                         r  ram_images/mono/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_images/mono/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/mono/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE                         0.000     0.000 r  ram_images/mono/Q2_reg/C
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/mono/Q2_reg/Q
                         net (fo=2, routed)           0.185     0.326    ram_images/mono/Q2
    SLICE_X4Y65          FDRE                                         r  ram_images/mono/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divider/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.183ns (51.811%)  route 0.170ns (48.189%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  clk_divider/counter_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.170     0.311    clk_divider/counter[0]
    SLICE_X53Y95         LUT2 (Prop_lut2_I1_O)        0.042     0.353 r  clk_divider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    clk_divider/counter[1]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  clk_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divider/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  clk_divider/counter_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    clk_divider/counter[0]
    SLICE_X53Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  clk_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    clk_divider/counter[0]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  clk_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divider/clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.217%)  route 0.170ns (47.783%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  clk_divider/counter_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.170     0.311    clk_divider/counter[0]
    SLICE_X53Y95         LUT3 (Prop_lut3_I1_O)        0.045     0.356 r  clk_divider/clk_i_1/O
                         net (fo=1, routed)           0.000     0.356    clk_divider/clk_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  clk_divider/clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[23]/C
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[23]/Q
                         net (fo=3, routed)           0.118     0.259    vc/vertical_position[23]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vc/vertical_position_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vc/vertical_position_counter_reg[20]_i_1_n_4
    SLICE_X1Y59          FDRE                                         r  vc/vertical_position_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[27]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    vc/vertical_position[27]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vc/vertical_position_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vc/vertical_position_counter_reg[24]_i_1_n_4
    SLICE_X1Y60          FDRE                                         r  vc/vertical_position_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[15]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    vc/vertical_position[15]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vc/vertical_position_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vc/vertical_position_counter_reg[12]_i_1_n_4
    SLICE_X1Y57          FDRE                                         r  vc/vertical_position_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[19]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    vc/vertical_position[19]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vc/vertical_position_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vc/vertical_position_counter_reg[16]_i_1_n_4
    SLICE_X1Y58          FDRE                                         r  vc/vertical_position_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[11]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    vc/vertical_position[11]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vc/vertical_position_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vc/vertical_position_counter_reg[8]_i_1_n_4
    SLICE_X1Y56          FDRE                                         r  vc/vertical_position_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





