vcs -R -full64 -sverilog testfixture.v SET_syn.v +access+r +vcs+fsdbon +neg_tchk +define+SDF -v /home/cell_library/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays