Copyright (C) Institut Mines-Telecom / Telecom ParisTech

This repository and its sub-directories contain the VHDL source code, VHDL
simulation environment, simulation and synthesis scripts of a simple design
example for the Xilinx Zynq core. It can be ported on any board based on Xilinx
Zynq cores but has been specifically designed for the Zybo board by Digilent.

It is governed by the CeCILL license under French law and abiding by the rules
of distribution of free software. You can use, modify and/ or redistribute the
software under the terms of the CeCILL license as circulated by CEA, CNRS and
INRIA at the following URL:

http://www.cecill.info/

Contact: renaud.pacalet@telecom-paristech.fr
