/** @file
  Auto-Generated System Configuration Setup C file.

  This file is auto-generated by parsing VFR.

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2019 - 2020 Intel Corporation. <BR>

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/

#include "SysConfigSetup.h"

EFI_STATUS
EFIAPI
SetupSysConfig (
    IN EFI_PEI_SERVICES                              **PeiServices,
#if defined(ME_SUPPORT_FLAG) && ME_SUPPORT_FLAG
    IN OUT   ME_RC_CONFIGURATION                     *MeRcConfiguration,
#endif // ME_SUPPORT_FLAG
#ifdef IE_SUPPORT
    IN OUT   IE_RC_CONFIGURATION                     *IeRcConfiguration,
#endif // IE_SUPPORT
    IN OUT   SYSTEM_CONFIGURATION                    *Setup,
    IN OUT   PCH_SETUP                               *PchSetup,
    IN OUT   SOCKET_IIO_CONFIGURATION                *SocketIioConfig,
    IN OUT   SOCKET_COMMONRC_CONFIGURATION           *SocketCommonRcConfig,
    IN OUT   SOCKET_MP_LINK_CONFIGURATION            *SocketMpLinkConfig,
    IN OUT   SOCKET_MEMORY_CONFIGURATION             *SocketMemoryConfig,
    IN OUT   SOCKET_POWERMANAGEMENT_CONFIGURATION    *SocketPowerManagementConfig,
    IN OUT   SOCKET_PROCESSORCORE_CONFIGURATION      *SocketProcessorCoreConfig
)
/*++

Routine Description:

  This file is automatically generated. Please do NOT modify !!!
  Create default values for SYSTEM_CONFIGURATION structure.
  Create default values for PCH_SETUP structure.

Arguments:

  PeiServices:         PEI Services Table.
  Setup:               Pointer to structure to be initialised.
  PchSetup:            Pointer to structure to be initialised.

Returns:

  !EFI_SUCCESS      - if any failure
  EFI_SUCCESS       - Successful

--*/
{
  EFI_STATUS    Status;
  Status = EFI_SUCCESS;

#if defined(ME_SUPPORT_FLAG) && ME_SUPPORT_FLAG
  DEBUG ((EFI_D_ERROR, "Initialise ME_RC_CONFIGURATION\n"));
#endif // ME_SUPPORT_FLAG
#ifdef IE_SUPPORT
  DEBUG ((EFI_D_ERROR, "Initialise IE_RC_CONFIGURATION\n"));
#endif // IE_SUPPORT
  DEBUG ((EFI_D_ERROR, "Initialise SYSTEM_CONFIGURATION\n"));
  DEBUG ((EFI_D_ERROR, "Initialise PCH_SETUP\n"));
  DEBUG ((EFI_D_ERROR, "Initialise SOCKET_IIO_CONFIGURATION\n"));
  DEBUG ((EFI_D_ERROR, "Initialise SOCKET_COMMONRC_CONFIGURATION\n"));
  DEBUG ((EFI_D_ERROR, "Initialise SOCKET_MP_LINK_CONFIGURATION\n"));
  DEBUG ((EFI_D_ERROR, "Initialise SOCKET_MEMORY_CONFIGURATION\n"));
  DEBUG ((EFI_D_ERROR, "Initialise SOCKET_POWERMANAGEMENT_CONFIGURATION\n"));
  DEBUG ((EFI_D_ERROR, "Initialise SOCKET_PROCESSORCORE_CONFIGURATION\n"));


  Setup->VariablePlatId = 0x0000;
  Setup->ApplicationProfile = 0xFF;
  Setup->Use1GPageTable = 0x01;
  Setup->ResetOnMemMapChange = 0x00;
  Setup->WakeOnLanSupport = 0x00;
  Setup->ValidationBreakpointType = 0x00;
  Setup->bsdBreakpoint = 0x0000;
  Setup->ForceSetup = 0x00;
  Setup->BiosGuardEnabled = 0x00;
  Setup->DfxPopulateBGDirectory = 0x00;
  Setup->EnableAntiFlashWearout = 0x00;
  Setup->XmlCliSupport = 0x01;
  Setup->SkipXmlComprs = 0x00;
  Setup->PublishSetupPgPtr = 0x00;
  Setup->DfxAdvDebugJumper = 0x02;
  Setup->DfxPpvEnabled = 0x02;
  Setup->SerialBaudRate = 0x0001C200;
  Setup->serialDebugMsgLvl = 0x04;
  Setup->serialDebugTrace = 0x00;
  Setup->serialDebugMsgLvlTrainResults = 0x08;
  Setup->VideoSelect = 0x00;
  Setup->Ps2PortSwap = 0x00;
  Setup->Numlock = 0x00;
  Setup->WakeOnLanS5 = 0x00;
  Setup->BootNetwork = 0x00;
  Setup->ARIEnable = 0x01;
  Setup->ARIForward = 0x00;
  Setup->SRIOVEnable = 0x01;
  Setup->SystemPageSize = 0x00;
  Setup->MRIOVEnable = 0x00;
  Setup->WakeOnRTCS4S5 = 0x00;
  Setup->RTCWakeupTimeHour = 0x00;
  Setup->RTCWakeupTimeMinute = 0x00;
  Setup->RTCWakeupTimeSecond = 0x00;
  PchSetup->FirmwareConfiguration = 0x00;
  Setup->RsaSupport = 0x00;
  Setup->LegacyPxeRom = 0x00;
  Setup->EfiNetworkSupport = 0x00;
  Setup->LomDisableByGpio = 0x01;
  Setup->FpkPortConfig[0] = 0x01;
  Setup->FpkPortConfig[1] = 0x01;
  Setup->FpkPortConfig[2] = 0x01;
  Setup->FpkPortConfig[3] = 0x01;
  Setup->ReserveMem = 0x00;
  Setup->ReserveStartAddr = 0x0000000000100000;
  Setup->TagecMem = 0x00;
  PchSetup->DciEn = 0x00;
  PchSetup->PchDciAutoDetect = 0x00;
  PchSetup->DeepSxMode = 0x00;
  PchSetup->Gp27WakeFromDeepSx = 0x00;
  PchSetup->PchSirqMode = 0x00;
  PchSetup->EnableClockSpreadSpec = 0x01;
  PchSetup->StateAfterG3 = 0x00;
  PchSetup->IchPort80Route = 0x00;
  PchSetup->PchCrossThrottling = 0x01;
  PchSetup->PchIoApic24119Entries = 0x00;
  PchSetup->PciePllSsc = 0x14;
  PchSetup->UsbPrecondition = 0x00;
  PchSetup->PchUsbManualMode = 0x00;
  PchSetup->Btcg = 0x01;
  PchSetup->Usb3PinsTermination = 0x01;
  PchSetup->EnableUsb3Pin[0] = 0x00;
  PchSetup->EnableUsb3Pin[1] = 0x00;
  PchSetup->EnableUsb3Pin[2] = 0x00;
  PchSetup->EnableUsb3Pin[3] = 0x00;
  PchSetup->EnableUsb3Pin[4] = 0x00;
  PchSetup->EnableUsb3Pin[5] = 0x00;
  PchSetup->EnableUsb3Pin[6] = 0x00;
  PchSetup->EnableUsb3Pin[7] = 0x00;
  PchSetup->EnableUsb3Pin[8] = 0x00;
  PchSetup->EnableUsb3Pin[9] = 0x00;
  PchSetup->PchUsbPerPortCtl = 0x00;
  PchSetup->PchUsbHsPort[0] = 0x01;
  PchSetup->PchUsbHsPort[1] = 0x01;
  PchSetup->PchUsbHsPort[2] = 0x01;
  PchSetup->PchUsbHsPort[3] = 0x01;
  PchSetup->PchUsbHsPort[4] = 0x01;
  PchSetup->PchUsbHsPort[5] = 0x01;
  PchSetup->PchUsbHsPort[6] = 0x01;
  PchSetup->PchUsbHsPort[7] = 0x01;
  PchSetup->PchUsbHsPort[8] = 0x01;
  PchSetup->PchUsbHsPort[9] = 0x01;
  PchSetup->PchUsbHsPort[10] = 0x01;
  PchSetup->PchUsbHsPort[11] = 0x01;
  PchSetup->PchUsbHsPort[12] = 0x01;
  PchSetup->PchUsbHsPort[13] = 0x01;
  PchSetup->PchUsbSsPort[0] = 0x01;
  PchSetup->PchUsbSsPort[1] = 0x01;
  PchSetup->PchUsbSsPort[2] = 0x01;
  PchSetup->PchUsbSsPort[3] = 0x01;
  PchSetup->PchUsbSsPort[4] = 0x01;
  PchSetup->PchUsbSsPort[5] = 0x01;
  PchSetup->PchUsbSsPort[6] = 0x01;
  PchSetup->PchUsbSsPort[7] = 0x01;
  PchSetup->PchUsbSsPort[8] = 0x01;
  PchSetup->PchUsbSsPort[9] = 0x01;
  PchSetup->XhciIdleL1 = 0x01;
  PchSetup->XhciDisMSICapability = 0x00;
  PchSetup->XhciOcMapEnabled = 0x01;
  Setup->XhciWakeOnUsbEnabled = 0x01;
  PchSetup->PchUsbDegradeBar = 0x00;
  Setup->UsbLegacySupport = 0x00;
  Setup->UsbEmul6064 = 0x00;
  Setup->UsbMassResetDelay = 0x01;
  Setup->UsbNonBoot = 0x00;
  PchSetup->PchHdAudio = 0x01;
  PchSetup->PchHdAudioCodecSelect = 0x00;
  PchSetup->PchHdAudioPme = 0x00;
  PchSetup->DfxHdaVcType = 0x00;
  PchSetup->PchSata = 0x01;
  PchSetup->SataInterfaceMode = 0x00;
  PchSetup->SataTestMode = 0x00;
  PchSetup->SataSalp = 0x01;
  PchSetup->SataAlternateId = 0x00;
  PchSetup->SataRaidLoadEfiDriver[0] = 0x00;
  PchSetup->RstPcieStorageRemap[0] = 0x00;
  PchSetup->RstPcieStorageRemapPort[0] = 0x00;
  PchSetup->RstPcieStorageRemap[1] = 0x00;
  PchSetup->RstPcieStorageRemapPort[1] = 0x00;
  PchSetup->RstPcieStorageRemap[2] = 0x00;
  PchSetup->RstPcieStorageRemapPort[2] = 0x00;
  PchSetup->SataPort[0] = 0x01;
  PchSetup->SataHotPlug[0] = 0x00;
  PchSetup->SataExternal[0] = 0x00;
  PchSetup->SataMechanicalSw[0] = 0x01;
  PchSetup->SataSpinUp[0] = 0x00;
  PchSetup->SataType[0] = 0x00;
  PchSetup->SataTopology[0] = 0x00;
  PchSetup->SataPort[1] = 0x01;
  PchSetup->SataHotPlug[1] = 0x00;
  PchSetup->SataExternal[1] = 0x00;
  PchSetup->SataMechanicalSw[1] = 0x01;
  PchSetup->SataSpinUp[1] = 0x00;
  PchSetup->SataType[1] = 0x00;
  PchSetup->SataTopology[1] = 0x00;
  PchSetup->SataPort[2] = 0x01;
  PchSetup->PxDevSlp[2] = 0x00;
  PchSetup->SataHotPlug[2] = 0x00;
  PchSetup->SataExternal[2] = 0x00;
  PchSetup->SataMechanicalSw[2] = 0x01;
  PchSetup->SataSpinUp[2] = 0x00;
  PchSetup->SataType[2] = 0x00;
  PchSetup->SataTopology[2] = 0x00;
  PchSetup->SataPort[3] = 0x01;
  PchSetup->SataHotPlug[3] = 0x00;
  PchSetup->SataExternal[3] = 0x00;
  PchSetup->SataMechanicalSw[3] = 0x01;
  PchSetup->SataSpinUp[3] = 0x00;
  PchSetup->SataType[3] = 0x00;
  PchSetup->SataTopology[3] = 0x00;
  PchSetup->SataPort[4] = 0x01;
  PchSetup->SataHotPlug[4] = 0x00;
  PchSetup->SataExternal[4] = 0x00;
  PchSetup->SataMechanicalSw[4] = 0x01;
  PchSetup->SataSpinUp[4] = 0x00;
  PchSetup->SataType[4] = 0x00;
  PchSetup->SataTopology[4] = 0x00;
  PchSetup->SataPort[5] = 0x01;
  PchSetup->SataHotPlug[5] = 0x00;
  PchSetup->SataMechanicalSw[5] = 0x01;
  PchSetup->SataExternal[5] = 0x00;
  PchSetup->SataSpinUp[5] = 0x00;
  PchSetup->SataType[5] = 0x00;
  PchSetup->SataTopology[5] = 0x00;
  PchSetup->SataPort[6] = 0x01;
  PchSetup->SataHotPlug[6] = 0x00;
  PchSetup->SataMechanicalSw[6] = 0x01;
  PchSetup->SataExternal[6] = 0x00;
  PchSetup->SataSpinUp[6] = 0x00;
  PchSetup->SataType[6] = 0x00;
  PchSetup->SataTopology[6] = 0x00;
  PchSetup->SataPort[7] = 0x01;
  PchSetup->SataHotPlug[7] = 0x00;
  PchSetup->SataMechanicalSw[7] = 0x01;
  PchSetup->SataExternal[7] = 0x00;
  PchSetup->SataSpinUp[7] = 0x00;
  PchSetup->SataType[7] = 0x00;
  PchSetup->SataTopology[7] = 0x00;
  PchSetup->SataHddlk = 0x01;
  PchSetup->SataLedl = 0x01;
  PchSetup->SataRaidR0 = 0x01;
  PchSetup->SataRaidR1 = 0x01;
  PchSetup->SataRaidR10 = 0x01;
  PchSetup->SataRaidR5 = 0x01;
  PchSetup->SataRaidIrrt = 0x01;
  PchSetup->SataRaidOub = 0x01;
  PchSetup->SataRaidIooe = 0x01;
  PchSetup->SataRaidSrt = 0x01;
  PchSetup->SataRaidOromDelay = 0x00;
  PchSetup->PchsSata = 0x01;
  PchSetup->sSataInterfaceMode = 0x00;
  PchSetup->sSataTestMode = 0x00;
  PchSetup->sSataSalp = 0x01;
  PchSetup->sSataAlternateId = 0x00;
  PchSetup->SataRaidLoadEfiDriver[1] = 0x00;
  PchSetup->sSataPort[0] = 0x01;
  PchSetup->sSataHotPlug[0] = 0x00;
  PchSetup->sSataExternal[0] = 0x00;
  PchSetup->sSataSpinUp[0] = 0x00;
  PchSetup->sSataType[0] = 0x00;
  PchSetup->sSataTopology[0] = 0x00;
  PchSetup->sSataPort[1] = 0x01;
  PchSetup->sSataHotPlug[1] = 0x00;
  PchSetup->sSataExternal[1] = 0x00;
  PchSetup->sSataSpinUp[1] = 0x00;
  PchSetup->sSataType[1] = 0x00;
  PchSetup->sSataTopology[1] = 0x00;
  PchSetup->sSataPort[2] = 0x01;
  PchSetup->sSataHotPlug[2] = 0x00;
  PchSetup->sSataExternal[2] = 0x00;
  PchSetup->sSataSpinUp[2] = 0x00;
  PchSetup->sSataType[2] = 0x00;
  PchSetup->sSataTopology[2] = 0x00;
  PchSetup->sSataPort[3] = 0x01;
  PchSetup->sSataHotPlug[3] = 0x00;
  PchSetup->sSataExternal[3] = 0x00;
  PchSetup->sSataSpinUp[3] = 0x00;
  PchSetup->sSataType[3] = 0x00;
  PchSetup->sSataTopology[3] = 0x00;
  PchSetup->sSataPort[4] = 0x01;
  PchSetup->sSataHotPlug[4] = 0x00;
  PchSetup->sSataExternal[4] = 0x00;
  PchSetup->sSataSpinUp[4] = 0x00;
  PchSetup->sSataType[4] = 0x00;
  PchSetup->sSataTopology[4] = 0x00;
  PchSetup->sSataPort[5] = 0x01;
  PchSetup->sSataHotPlug[5] = 0x00;
  PchSetup->sSataExternal[5] = 0x00;
  PchSetup->sSataSpinUp[5] = 0x00;
  PchSetup->sSataType[5] = 0x00;
  PchSetup->sSataTopology[5] = 0x00;
  PchSetup->sSataHddlk = 0x01;
  PchSetup->sSataLedl = 0x01;
  PchSetup->sSataRaidR0 = 0x01;
  PchSetup->sSataRaidR1 = 0x01;
  PchSetup->sSataRaidR10 = 0x01;
  PchSetup->sSataRaidR5 = 0x01;
  PchSetup->sSataRaidIrrt = 0x01;
  PchSetup->sSataRaidOub = 0x01;
  PchSetup->sSataRaidIooe = 0x01;
  PchSetup->sSataRaidSrt = 0x01;
  PchSetup->sSataRaidOromDelay = 0x00;
  PchSetup->PchWakeOnLan = 0x00;
  PchSetup->PchSlpLanLowDc = 0x01;
  PchSetup->PchLanK1Off = 0x00;
  PchSetup->PciDelayOptimizationEcr = 0x00;
  PchSetup->PcieComplianceTestMode = 0x00;
  PchSetup->PchPcieGlobalAspm = 0x02;
  PchSetup->PchPcieUX16CompletionTimeout = 0x00;
  PchSetup->PchPcieUX8CompletionTimeout = 0x00;
  PchSetup->PchPcieUX16MaxPayloadSize = 0x02;
  PchSetup->PchPcieUX8MaxPayloadSize = 0x02;
  Setup->PcieClockGatingDisabled = 0x00;
  Setup->PcieDmiAspm = 0x00;
  PchSetup->PcieDmiExtSync = 0x00;
  PchSetup->PcieDmiStopAndScreamEnable = 0x00;
  PchSetup->XTpmLen = 0x01;
  Setup->GbePciePortNum = 0x00;
  PchSetup->PcieRootPortSBDE = 0x00;
  PchSetup->PcieSBDEPort = 0x00;
  PchSetup->PcieRootPortFunctionSwapping = 0x01;
  PchSetup->PcieRootPortMaxReadRequestSize = 0x02;
  PchSetup->PcieLaneCm[0] = 0x06;
  PchSetup->PcieLaneCp[0] = 0x06;
  PchSetup->PcieLaneCm[1] = 0x06;
  PchSetup->PcieLaneCp[1] = 0x06;
  PchSetup->PcieLaneCm[2] = 0x06;
  PchSetup->PcieLaneCp[2] = 0x06;
  PchSetup->PcieLaneCm[3] = 0x06;
  PchSetup->PcieLaneCp[3] = 0x06;
  PchSetup->PcieLaneCm[4] = 0x06;
  PchSetup->PcieLaneCp[4] = 0x06;
  PchSetup->PcieLaneCm[5] = 0x06;
  PchSetup->PcieLaneCp[5] = 0x06;
  PchSetup->PcieLaneCm[6] = 0x06;
  PchSetup->PcieLaneCp[6] = 0x06;
  PchSetup->PcieLaneCm[7] = 0x06;
  PchSetup->PcieLaneCp[7] = 0x06;
  PchSetup->PcieLaneCm[8] = 0x06;
  PchSetup->PcieLaneCp[8] = 0x06;
  PchSetup->PcieLaneCm[9] = 0x06;
  PchSetup->PcieLaneCp[9] = 0x06;
  PchSetup->PcieLaneCm[10] = 0x06;
  PchSetup->PcieLaneCp[10] = 0x06;
  PchSetup->PcieLaneCm[11] = 0x06;
  PchSetup->PcieLaneCp[11] = 0x06;
  PchSetup->PcieLaneCm[12] = 0x06;
  PchSetup->PcieLaneCp[12] = 0x06;
  PchSetup->PcieLaneCm[13] = 0x06;
  PchSetup->PcieLaneCp[13] = 0x06;
  PchSetup->PcieLaneCm[14] = 0x06;
  PchSetup->PcieLaneCp[14] = 0x06;
  PchSetup->PcieLaneCm[15] = 0x06;
  PchSetup->PcieLaneCp[15] = 0x06;
  PchSetup->PcieLaneCm[16] = 0x06;
  PchSetup->PcieLaneCp[16] = 0x06;
  PchSetup->PcieLaneCm[17] = 0x06;
  PchSetup->PcieLaneCp[17] = 0x06;
  PchSetup->PcieLaneCm[18] = 0x06;
  PchSetup->PcieLaneCp[18] = 0x06;
  PchSetup->PcieLaneCm[19] = 0x06;
  PchSetup->PcieLaneCp[19] = 0x06;
  PchSetup->PcieSwEqOverride = 0x00;
  PchSetup->PcieSwEqCoeffCm[0] = 0x06;
  PchSetup->PcieSwEqCoeffCp[0] = 0x02;
  PchSetup->PcieSwEqCoeffCm[1] = 0x04;
  PchSetup->PcieSwEqCoeffCp[1] = 0x02;
  PchSetup->PcieSwEqCoeffCm[2] = 0x08;
  PchSetup->PcieSwEqCoeffCp[2] = 0x02;
  PchSetup->PcieSwEqCoeffCm[3] = 0x02;
  PchSetup->PcieSwEqCoeffCp[3] = 0x02;
  PchSetup->PcieSwEqCoeffCm[4] = 0x0A;
  PchSetup->PcieSwEqCoeffCp[4] = 0x02;
  PchSetup->PcieRootPortEn[0] = 0x01;
  PchSetup->PcieRootPortAspm[0] = 0x00;
  PchSetup->PcieRootPortL1SubStates[0] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[0] = 0x01;
  PchSetup->PcieRootPortACS[0] = 0x01;
  PchSetup->PcieRootPortURE[0] = 0x00;
  PchSetup->PcieRootPortFEE[0] = 0x00;
  PchSetup->PcieRootPortNFE[0] = 0x00;
  PchSetup->PcieRootPortCEE[0] = 0x00;
  PchSetup->PcieRootPortSFE[0] = 0x00;
  PchSetup->PcieRootPortSNE[0] = 0x00;
  PchSetup->PcieRootPortSCE[0] = 0x00;
  PchSetup->PcieRootPortPMCE[0] = 0x00;
  PchSetup->PcieRootPortHPE[0] = 0x00;
  PchSetup->PcieRootPortAER[0] = 0x01;
  PchSetup->PcieRootPortSpeed[0] = 0x00;
  PchSetup->PcieTopology[0] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[0] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[0] = 0x00;
  PchSetup->PchPcieLtrEnable[0] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[0] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[0] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[0] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[0] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[0] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[0] = 0x02;
  PchSetup->PcieRootPortEn[1] = 0x01;
  PchSetup->PcieRootPortAspm[1] = 0x00;
  PchSetup->PcieRootPortL1SubStates[1] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[1] = 0x01;
  PchSetup->PcieRootPortACS[1] = 0x01;
  PchSetup->PcieRootPortURE[1] = 0x00;
  PchSetup->PcieRootPortFEE[1] = 0x00;
  PchSetup->PcieRootPortNFE[1] = 0x00;
  PchSetup->PcieRootPortCEE[1] = 0x00;
  PchSetup->PcieRootPortSFE[1] = 0x00;
  PchSetup->PcieRootPortSNE[1] = 0x00;
  PchSetup->PcieRootPortSCE[1] = 0x00;
  PchSetup->PcieRootPortPMCE[1] = 0x00;
  PchSetup->PcieRootPortHPE[1] = 0x00;
  PchSetup->PcieRootPortAER[1] = 0x01;
  PchSetup->PcieRootPortSpeed[1] = 0x00;
  PchSetup->PcieTopology[1] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[1] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[1] = 0x00;
  PchSetup->PchPcieLtrEnable[1] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[1] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[1] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[1] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[1] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[1] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[1] = 0x02;
  PchSetup->PcieRootPortEn[2] = 0x01;
  PchSetup->PcieRootPortAspm[2] = 0x00;
  PchSetup->PcieRootPortL1SubStates[2] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[2] = 0x01;
  PchSetup->PcieRootPortACS[2] = 0x01;
  PchSetup->PcieRootPortURE[2] = 0x00;
  PchSetup->PcieRootPortFEE[2] = 0x00;
  PchSetup->PcieRootPortNFE[2] = 0x00;
  PchSetup->PcieRootPortCEE[2] = 0x00;
  PchSetup->PcieRootPortSFE[2] = 0x00;
  PchSetup->PcieRootPortSNE[2] = 0x00;
  PchSetup->PcieRootPortSCE[2] = 0x00;
  PchSetup->PcieRootPortPMCE[2] = 0x00;
  PchSetup->PcieRootPortHPE[2] = 0x00;
  PchSetup->PcieRootPortAER[2] = 0x01;
  PchSetup->PcieRootPortSpeed[2] = 0x00;
  PchSetup->PcieTopology[2] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[2] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[2] = 0x00;
  PchSetup->PchPcieLtrEnable[2] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[2] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[2] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[2] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[2] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[2] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[2] = 0x02;
  PchSetup->PcieRootPortEn[3] = 0x01;
  PchSetup->PcieRootPortAspm[3] = 0x00;
  PchSetup->PcieRootPortL1SubStates[3] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[3] = 0x01;
  PchSetup->PcieRootPortACS[3] = 0x01;
  PchSetup->PcieRootPortURE[3] = 0x00;
  PchSetup->PcieRootPortFEE[3] = 0x00;
  PchSetup->PcieRootPortNFE[3] = 0x00;
  PchSetup->PcieRootPortCEE[3] = 0x00;
  PchSetup->PcieRootPortSFE[3] = 0x00;
  PchSetup->PcieRootPortSNE[3] = 0x00;
  PchSetup->PcieRootPortSCE[3] = 0x00;
  PchSetup->PcieRootPortPMCE[3] = 0x00;
  PchSetup->PcieRootPortHPE[3] = 0x00;
  PchSetup->PcieRootPortAER[3] = 0x01;
  PchSetup->PcieRootPortSpeed[3] = 0x00;
  PchSetup->PcieTopology[3] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[3] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[3] = 0x00;
  PchSetup->PchPcieLtrEnable[3] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[3] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[3] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[3] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[3] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[3] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[3] = 0x02;
  PchSetup->PcieRootPortEn[4] = 0x01;
  PchSetup->PcieRootPortAspm[4] = 0x00;
  PchSetup->PcieRootPortL1SubStates[4] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[4] = 0x01;
  PchSetup->PcieRootPortACS[4] = 0x01;
  PchSetup->PcieRootPortURE[4] = 0x00;
  PchSetup->PcieRootPortFEE[4] = 0x00;
  PchSetup->PcieRootPortNFE[4] = 0x00;
  PchSetup->PcieRootPortCEE[4] = 0x00;
  PchSetup->PcieRootPortSFE[4] = 0x00;
  PchSetup->PcieRootPortSNE[4] = 0x00;
  PchSetup->PcieRootPortSCE[4] = 0x00;
  PchSetup->PcieRootPortPMCE[4] = 0x00;
  PchSetup->PcieRootPortHPE[4] = 0x00;
  PchSetup->PcieRootPortAER[4] = 0x01;
  PchSetup->PcieRootPortSpeed[4] = 0x00;
  PchSetup->PcieTopology[4] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[4] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[4] = 0x00;
  PchSetup->PchPcieLtrEnable[4] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[4] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[4] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[4] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[4] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[4] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[4] = 0x02;
  PchSetup->PcieRootPortEn[5] = 0x01;
  PchSetup->PcieRootPortAspm[5] = 0x00;
  PchSetup->PcieRootPortL1SubStates[5] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[5] = 0x01;
  PchSetup->PcieRootPortACS[5] = 0x01;
  PchSetup->PcieRootPortURE[5] = 0x00;
  PchSetup->PcieRootPortFEE[5] = 0x00;
  PchSetup->PcieRootPortNFE[5] = 0x00;
  PchSetup->PcieRootPortCEE[5] = 0x00;
  PchSetup->PcieRootPortSFE[5] = 0x00;
  PchSetup->PcieRootPortSNE[5] = 0x00;
  PchSetup->PcieRootPortSCE[5] = 0x00;
  PchSetup->PcieRootPortPMCE[5] = 0x00;
  PchSetup->PcieRootPortHPE[5] = 0x00;
  PchSetup->PcieRootPortAER[5] = 0x01;
  PchSetup->PcieRootPortSpeed[5] = 0x00;
  PchSetup->PcieTopology[5] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[5] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[5] = 0x00;
  PchSetup->PchPcieLtrEnable[5] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[5] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[5] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[5] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[5] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[5] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[5] = 0x02;
  PchSetup->PcieRootPortEn[6] = 0x01;
  PchSetup->PcieRootPortAspm[6] = 0x00;
  PchSetup->PcieRootPortL1SubStates[6] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[6] = 0x01;
  PchSetup->PcieRootPortACS[6] = 0x01;
  PchSetup->PcieRootPortURE[6] = 0x00;
  PchSetup->PcieRootPortFEE[6] = 0x00;
  PchSetup->PcieRootPortNFE[6] = 0x00;
  PchSetup->PcieRootPortCEE[6] = 0x00;
  PchSetup->PcieRootPortSFE[6] = 0x00;
  PchSetup->PcieRootPortSNE[6] = 0x00;
  PchSetup->PcieRootPortSCE[6] = 0x00;
  PchSetup->PcieRootPortPMCE[6] = 0x00;
  PchSetup->PcieRootPortHPE[6] = 0x00;
  PchSetup->PcieRootPortAER[6] = 0x01;
  PchSetup->PcieRootPortSpeed[6] = 0x00;
  PchSetup->PcieTopology[6] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[6] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[6] = 0x00;
  PchSetup->PchPcieLtrEnable[6] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[6] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[6] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[6] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[6] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[6] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[6] = 0x02;
  PchSetup->PcieRootPortEn[7] = 0x01;
  PchSetup->PcieRootPortAspm[7] = 0x00;
  PchSetup->PcieRootPortL1SubStates[7] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[7] = 0x01;
  PchSetup->PcieRootPortACS[7] = 0x01;
  PchSetup->PcieRootPortURE[7] = 0x00;
  PchSetup->PcieRootPortFEE[7] = 0x00;
  PchSetup->PcieRootPortNFE[7] = 0x00;
  PchSetup->PcieRootPortCEE[7] = 0x00;
  PchSetup->PcieRootPortSFE[7] = 0x00;
  PchSetup->PcieRootPortSNE[7] = 0x00;
  PchSetup->PcieRootPortSCE[7] = 0x00;
  PchSetup->PcieRootPortPMCE[7] = 0x00;
  PchSetup->PcieRootPortHPE[7] = 0x00;
  PchSetup->PcieRootPortAER[7] = 0x01;
  PchSetup->PcieRootPortSpeed[7] = 0x00;
  PchSetup->PcieTopology[7] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[7] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[7] = 0x00;
  PchSetup->PchPcieLtrEnable[7] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[7] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[7] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[7] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[7] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[7] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[7] = 0x02;
  PchSetup->PcieRootPortEn[8] = 0x01;
  PchSetup->PcieRootPortAspm[8] = 0x00;
  PchSetup->PcieRootPortL1SubStates[8] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[8] = 0x01;
  PchSetup->PcieRootPortACS[8] = 0x01;
  PchSetup->PcieRootPortURE[8] = 0x00;
  PchSetup->PcieRootPortFEE[8] = 0x00;
  PchSetup->PcieRootPortNFE[8] = 0x00;
  PchSetup->PcieRootPortCEE[8] = 0x00;
  PchSetup->PcieRootPortSFE[8] = 0x00;
  PchSetup->PcieRootPortSNE[8] = 0x00;
  PchSetup->PcieRootPortSCE[8] = 0x00;
  PchSetup->PcieRootPortPMCE[8] = 0x00;
  PchSetup->PcieRootPortHPE[8] = 0x00;
  PchSetup->PcieRootPortAER[8] = 0x01;
  PchSetup->PcieRootPortSpeed[8] = 0x00;
  PchSetup->PcieTopology[8] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[8] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[8] = 0x00;
  PchSetup->PchPcieLtrEnable[8] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[8] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[8] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[8] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[8] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[8] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[8] = 0x02;
  PchSetup->PcieRootPortEn[9] = 0x01;
  PchSetup->PcieRootPortAspm[9] = 0x00;
  PchSetup->PcieRootPortL1SubStates[9] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[9] = 0x01;
  PchSetup->PcieRootPortACS[9] = 0x01;
  PchSetup->PcieRootPortURE[9] = 0x00;
  PchSetup->PcieRootPortFEE[9] = 0x00;
  PchSetup->PcieRootPortNFE[9] = 0x00;
  PchSetup->PcieRootPortCEE[9] = 0x00;
  PchSetup->PcieRootPortSFE[9] = 0x00;
  PchSetup->PcieRootPortSNE[9] = 0x00;
  PchSetup->PcieRootPortSCE[9] = 0x00;
  PchSetup->PcieRootPortPMCE[9] = 0x00;
  PchSetup->PcieRootPortHPE[9] = 0x00;
  PchSetup->PcieRootPortAER[9] = 0x01;
  PchSetup->PcieRootPortSpeed[9] = 0x00;
  PchSetup->PcieTopology[9] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[9] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[9] = 0x00;
  PchSetup->PchPcieLtrEnable[9] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[9] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[9] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[9] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[9] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[9] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[9] = 0x02;
  PchSetup->PcieRootPortEn[10] = 0x01;
  PchSetup->PcieRootPortAspm[10] = 0x00;
  PchSetup->PcieRootPortL1SubStates[10] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[10] = 0x01;
  PchSetup->PcieRootPortACS[10] = 0x01;
  PchSetup->PcieRootPortURE[10] = 0x00;
  PchSetup->PcieRootPortFEE[10] = 0x00;
  PchSetup->PcieRootPortNFE[10] = 0x00;
  PchSetup->PcieRootPortCEE[10] = 0x00;
  PchSetup->PcieRootPortSFE[10] = 0x00;
  PchSetup->PcieRootPortSNE[10] = 0x00;
  PchSetup->PcieRootPortSCE[10] = 0x00;
  PchSetup->PcieRootPortPMCE[10] = 0x00;
  PchSetup->PcieRootPortHPE[10] = 0x00;
  PchSetup->PcieRootPortAER[10] = 0x01;
  PchSetup->PcieRootPortSpeed[10] = 0x00;
  PchSetup->PcieTopology[10] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[10] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[10] = 0x00;
  PchSetup->PchPcieLtrEnable[10] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[10] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[10] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[10] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[10] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[10] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[10] = 0x02;
  PchSetup->PcieRootPortEn[11] = 0x01;
  PchSetup->PcieRootPortAspm[11] = 0x00;
  PchSetup->PcieRootPortL1SubStates[11] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[11] = 0x01;
  PchSetup->PcieRootPortACS[11] = 0x01;
  PchSetup->PcieRootPortURE[11] = 0x00;
  PchSetup->PcieRootPortFEE[11] = 0x00;
  PchSetup->PcieRootPortNFE[11] = 0x00;
  PchSetup->PcieRootPortCEE[11] = 0x00;
  PchSetup->PcieRootPortSFE[11] = 0x00;
  PchSetup->PcieRootPortSNE[11] = 0x00;
  PchSetup->PcieRootPortSCE[11] = 0x00;
  PchSetup->PcieRootPortPMCE[11] = 0x00;
  PchSetup->PcieRootPortHPE[11] = 0x00;
  PchSetup->PcieRootPortAER[11] = 0x01;
  PchSetup->PcieRootPortSpeed[11] = 0x00;
  PchSetup->PcieTopology[11] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[11] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[11] = 0x00;
  PchSetup->PchPcieLtrEnable[11] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[11] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[11] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[11] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[11] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[11] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[11] = 0x02;
  PchSetup->PcieRootPortEn[12] = 0x01;
  PchSetup->PcieRootPortAspm[12] = 0x00;
  PchSetup->PcieRootPortL1SubStates[12] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[12] = 0x01;
  PchSetup->PcieRootPortACS[12] = 0x01;
  PchSetup->PcieRootPortURE[12] = 0x00;
  PchSetup->PcieRootPortFEE[12] = 0x00;
  PchSetup->PcieRootPortNFE[12] = 0x00;
  PchSetup->PcieRootPortCEE[12] = 0x00;
  PchSetup->PcieRootPortSFE[12] = 0x00;
  PchSetup->PcieRootPortSNE[12] = 0x00;
  PchSetup->PcieRootPortSCE[12] = 0x00;
  PchSetup->PcieRootPortPMCE[12] = 0x00;
  PchSetup->PcieRootPortHPE[12] = 0x00;
  PchSetup->PcieRootPortAER[12] = 0x01;
  PchSetup->PcieRootPortSpeed[12] = 0x00;
  PchSetup->PcieTopology[12] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[12] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[12] = 0x00;
  PchSetup->PchPcieLtrEnable[12] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[12] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[12] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[12] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[12] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[12] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[12] = 0x02;
  PchSetup->PcieRootPortEn[13] = 0x01;
  PchSetup->PcieRootPortAspm[13] = 0x00;
  PchSetup->PcieRootPortL1SubStates[13] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[13] = 0x01;
  PchSetup->PcieRootPortACS[13] = 0x01;
  PchSetup->PcieRootPortURE[13] = 0x00;
  PchSetup->PcieRootPortFEE[13] = 0x00;
  PchSetup->PcieRootPortNFE[13] = 0x00;
  PchSetup->PcieRootPortCEE[13] = 0x00;
  PchSetup->PcieRootPortSFE[13] = 0x00;
  PchSetup->PcieRootPortSNE[13] = 0x00;
  PchSetup->PcieRootPortSCE[13] = 0x00;
  PchSetup->PcieRootPortPMCE[13] = 0x00;
  PchSetup->PcieRootPortHPE[13] = 0x00;
  PchSetup->PcieRootPortAER[13] = 0x01;
  PchSetup->PcieRootPortSpeed[13] = 0x00;
  PchSetup->PcieTopology[13] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[13] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[13] = 0x00;
  PchSetup->PchPcieLtrEnable[13] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[13] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[13] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[13] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[13] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[13] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[13] = 0x02;
  PchSetup->PcieRootPortEn[14] = 0x01;
  PchSetup->PcieRootPortAspm[14] = 0x00;
  PchSetup->PcieRootPortL1SubStates[14] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[14] = 0x01;
  PchSetup->PcieRootPortACS[14] = 0x01;
  PchSetup->PcieRootPortURE[14] = 0x00;
  PchSetup->PcieRootPortFEE[14] = 0x00;
  PchSetup->PcieRootPortNFE[14] = 0x00;
  PchSetup->PcieRootPortCEE[14] = 0x00;
  PchSetup->PcieRootPortSFE[14] = 0x00;
  PchSetup->PcieRootPortSNE[14] = 0x00;
  PchSetup->PcieRootPortSCE[14] = 0x00;
  PchSetup->PcieRootPortPMCE[14] = 0x00;
  PchSetup->PcieRootPortHPE[14] = 0x00;
  PchSetup->PcieRootPortAER[14] = 0x01;
  PchSetup->PcieRootPortSpeed[14] = 0x00;
  PchSetup->PcieTopology[14] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[14] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[14] = 0x00;
  PchSetup->PchPcieLtrEnable[14] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[14] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[14] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[14] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[14] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[14] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[14] = 0x02;
  PchSetup->PcieRootPortEn[15] = 0x01;
  PchSetup->PcieRootPortAspm[15] = 0x00;
  PchSetup->PcieRootPortL1SubStates[15] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[15] = 0x01;
  PchSetup->PcieRootPortACS[15] = 0x01;
  PchSetup->PcieRootPortURE[15] = 0x00;
  PchSetup->PcieRootPortFEE[15] = 0x00;
  PchSetup->PcieRootPortNFE[15] = 0x00;
  PchSetup->PcieRootPortCEE[15] = 0x00;
  PchSetup->PcieRootPortSFE[15] = 0x00;
  PchSetup->PcieRootPortSNE[15] = 0x00;
  PchSetup->PcieRootPortSCE[15] = 0x00;
  PchSetup->PcieRootPortPMCE[15] = 0x00;
  PchSetup->PcieRootPortHPE[15] = 0x00;
  PchSetup->PcieRootPortAER[15] = 0x01;
  PchSetup->PcieRootPortSpeed[15] = 0x00;
  PchSetup->PcieTopology[15] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[15] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[15] = 0x00;
  PchSetup->PchPcieLtrEnable[15] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[15] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[15] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[15] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[15] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[15] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[15] = 0x02;
  PchSetup->PcieRootPortEn[16] = 0x01;
  PchSetup->PcieRootPortAspm[16] = 0x00;
  PchSetup->PcieRootPortL1SubStates[16] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[16] = 0x01;
  PchSetup->PcieRootPortACS[16] = 0x01;
  PchSetup->PcieRootPortURE[16] = 0x00;
  PchSetup->PcieRootPortFEE[16] = 0x00;
  PchSetup->PcieRootPortNFE[16] = 0x00;
  PchSetup->PcieRootPortCEE[16] = 0x00;
  PchSetup->PcieRootPortSFE[16] = 0x00;
  PchSetup->PcieRootPortSNE[16] = 0x00;
  PchSetup->PcieRootPortSCE[16] = 0x00;
  PchSetup->PcieRootPortPMCE[16] = 0x00;
  PchSetup->PcieRootPortHPE[16] = 0x00;
  PchSetup->PcieRootPortAER[16] = 0x01;
  PchSetup->PcieRootPortSpeed[16] = 0x00;
  PchSetup->PcieTopology[16] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[16] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[16] = 0x00;
  PchSetup->PchPcieLtrEnable[16] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[16] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[16] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[16] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[16] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[16] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[16] = 0x02;
  PchSetup->PcieRootPortEn[17] = 0x01;
  PchSetup->PcieRootPortAspm[17] = 0x00;
  PchSetup->PcieRootPortL1SubStates[17] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[17] = 0x01;
  PchSetup->PcieRootPortACS[17] = 0x01;
  PchSetup->PcieRootPortURE[17] = 0x00;
  PchSetup->PcieRootPortFEE[17] = 0x00;
  PchSetup->PcieRootPortNFE[17] = 0x00;
  PchSetup->PcieRootPortCEE[17] = 0x00;
  PchSetup->PcieRootPortSFE[17] = 0x00;
  PchSetup->PcieRootPortSNE[17] = 0x00;
  PchSetup->PcieRootPortSCE[17] = 0x00;
  PchSetup->PcieRootPortPMCE[17] = 0x00;
  PchSetup->PcieRootPortHPE[17] = 0x00;
  PchSetup->PcieRootPortAER[17] = 0x01;
  PchSetup->PcieRootPortSpeed[17] = 0x00;
  PchSetup->PcieTopology[17] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[17] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[17] = 0x00;
  PchSetup->PchPcieLtrEnable[17] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[17] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[17] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[17] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[17] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[17] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[17] = 0x02;
  PchSetup->PcieRootPortEn[18] = 0x01;
  PchSetup->PcieRootPortAspm[18] = 0x00;
  PchSetup->PcieRootPortL1SubStates[18] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[18] = 0x01;
  PchSetup->PcieRootPortACS[18] = 0x01;
  PchSetup->PcieRootPortURE[18] = 0x00;
  PchSetup->PcieRootPortFEE[18] = 0x00;
  PchSetup->PcieRootPortNFE[18] = 0x00;
  PchSetup->PcieRootPortCEE[18] = 0x00;
  PchSetup->PcieRootPortSFE[18] = 0x00;
  PchSetup->PcieRootPortSNE[18] = 0x00;
  PchSetup->PcieRootPortSCE[18] = 0x00;
  PchSetup->PcieRootPortPMCE[18] = 0x00;
  PchSetup->PcieRootPortHPE[18] = 0x00;
  PchSetup->PcieRootPortAER[18] = 0x01;
  PchSetup->PcieRootPortSpeed[18] = 0x00;
  PchSetup->PcieTopology[18] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[18] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[18] = 0x00;
  PchSetup->PchPcieLtrEnable[18] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[18] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[18] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[18] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[18] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[18] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[18] = 0x02;
  PchSetup->PcieRootPortEn[19] = 0x01;
  PchSetup->PcieRootPortAspm[19] = 0x00;
  PchSetup->PcieRootPortL1SubStates[19] = 0x03;
  PchSetup->PcieRootPortEqPh3Method[19] = 0x01;
  PchSetup->PcieRootPortACS[19] = 0x01;
  PchSetup->PcieRootPortURE[19] = 0x00;
  PchSetup->PcieRootPortFEE[19] = 0x00;
  PchSetup->PcieRootPortNFE[19] = 0x00;
  PchSetup->PcieRootPortCEE[19] = 0x00;
  PchSetup->PcieRootPortSFE[19] = 0x00;
  PchSetup->PcieRootPortSNE[19] = 0x00;
  PchSetup->PcieRootPortSCE[19] = 0x00;
  PchSetup->PcieRootPortPMCE[19] = 0x00;
  PchSetup->PcieRootPortHPE[19] = 0x00;
  PchSetup->PcieRootPortAER[19] = 0x01;
  PchSetup->PcieRootPortSpeed[19] = 0x00;
  PchSetup->PcieTopology[19] = 0x00;
  PchSetup->PcieRootPortMaxPayLoadSize[19] = 0x00;
  PchSetup->PcieRootPortCompletionTimeout[19] = 0x00;
  PchSetup->PchPcieLtrEnable[19] = 0x01;
  PchSetup->PchPcieSnoopLatencyOverrideMode[19] = 0x02;
  PchSetup->PchPcieSnoopLatencyOverrideValue[19] = 0x003C;
  PchSetup->PchPcieSnoopLatencyOverrideMultiplier[19] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideMode[19] = 0x02;
  PchSetup->PchPcieNonSnoopLatencyOverrideValue[19] = 0x003C;
  PchSetup->PchPcieNonSnoopLatencyOverrideMultiplier[19] = 0x02;
  PchSetup->ThermalDeviceEnable = 0x03;
  PchSetup->PchTraceHubMode = 0x02;
  PchSetup->PchTraceHubMemReg0Size = 0x00000000;
  PchSetup->PchTraceHubMemReg1Size = 0x00000000;
  PchSetup->PchAdrEn = 0x00;
  PchSetup->AdrGpioSel = 0x00;
  PchSetup->AdrHostPartitionReset = 0x00;
  PchSetup->AdrTimerEn = 0x00;
  PchSetup->AdrSysPwrOk = 0x00;
  PchSetup->AdrOverClockingWdt = 0x00;
  PchSetup->AdrCpuThermalWdt = 0x00;
  PchSetup->AdrPmcParityError = 0x00;
  PchSetup->AdrTimerVal = 0x04;
  PchSetup->AdrMultiplierVal = 0x63;
  PchSetup->Dwr_Enable = 0x00;
  PchSetup->Dwr_Stall = 0x00;
  PchSetup->Dwr_BmcRootPort = 0x05;
  PchSetup->DwrEn_PMCGBL = 0x01;
  PchSetup->DwrEn_MEWDT = 0x00;
  PchSetup->DwrEn_IEWDT = 0x00;
  PchSetup->Dwr_MeResetPrepDone = 0x00;
  PchSetup->Dwr_IeResetPrepDone = 0x00;
  PchSetup->PchP2sbDevReveal = 0x00;
  PchSetup->PchP2sbUnlock = 0x00;
  PchSetup->TestDmiAspmCtrl = 0x01;
  PchSetup->PmcReadDisable = 0x01;
  PchSetup->TestSmbusSpdWriteDisable = 0x01;
  PchSetup->PchAllUnLock = 0x00;
  PchSetup->PchTraceHubHide = 0x01;
  PchSetup->PchGpioLockDown = 0x01;
  PchSetup->PchRtcLock = 0x01;
  PchSetup->PchBiosLock = 0x01;
  PchSetup->PchThermalUnlock = 0x00;
  PchSetup->PchEvaLockDown = 0x01;
  PchSetup->FlashLockDown = 0x00;
  PchSetup->PchEvaMrom0HookEnable = 0x01;
  PchSetup->PchEvaMrom1HookEnable = 0x01;
  PchSetup->TestMctpBroadcastCycle = 0x00;
  PchSetup->DmiLinkDownHangBypass = 0x00;
  PchSetup->PchSataLtrEnable = 0x01;
  PchSetup->PchSataLtrOverride = 0x00;
  PchSetup->PchSataSnoopLatencyOverrideValue = 0x0028;
  PchSetup->PchSataSnoopLatencyOverrideMultiplier = 0x02;
  PchSetup->PchSataLtrConfigLock = 0x01;
  PchSetup->PchSSataLtrEnable = 0x01;
  PchSetup->PchSSataLtrOverride = 0x00;
  PchSetup->PchSSataSnoopLatencyOverrideValue = 0x0028;
  PchSetup->PchSSataSnoopLatencyOverrideMultiplier = 0x02;
  PchSetup->PchSSataLtrConfigLock = 0x01;
  PchSetup->PchPcieForceLtrOverride[0] = 0x00;
  PchSetup->PchPcieForceLtrOverride[1] = 0x00;
  PchSetup->PchPcieForceLtrOverride[2] = 0x00;
  PchSetup->PchPcieForceLtrOverride[3] = 0x00;
  PchSetup->PchPcieForceLtrOverride[4] = 0x00;
  PchSetup->PchPcieForceLtrOverride[5] = 0x00;
  PchSetup->PchPcieForceLtrOverride[6] = 0x00;
  PchSetup->PchPcieForceLtrOverride[7] = 0x00;
  PchSetup->PchPcieForceLtrOverride[8] = 0x00;
  PchSetup->PchPcieForceLtrOverride[9] = 0x00;
  PchSetup->PchPcieForceLtrOverride[10] = 0x00;
  PchSetup->PchPcieForceLtrOverride[11] = 0x00;
  PchSetup->PchPcieForceLtrOverride[12] = 0x00;
  PchSetup->PchPcieForceLtrOverride[13] = 0x00;
  PchSetup->PchPcieForceLtrOverride[14] = 0x00;
  PchSetup->PchPcieForceLtrOverride[15] = 0x00;
  PchSetup->PchPcieForceLtrOverride[16] = 0x00;
  PchSetup->PchPcieForceLtrOverride[17] = 0x00;
  PchSetup->PchPcieForceLtrOverride[18] = 0x00;
  PchSetup->PchPcieForceLtrOverride[19] = 0x00;
  Setup->SystemErrorEn = 0x01;
  Setup->RasLogLevel = 0x01;
  Setup->PoisonEn = 0x01;
  Setup->ViralEn = 0x00;
  Setup->ClearViralStatus = 0x00;
  Setup->CloakingEn = 0x00;
  Setup->UboxToPcuMcaEn = 0x01;
  Setup->FatalErrSpinLoopEn = 0x00;
  Setup->McBankWarmBootClearError = 0x01;
  Setup->ShutdownSuppression = 0x00;
  Setup->EmcaEn = 0x01;
  Setup->LmceEn = 0x01;
  Setup->EmcaIgnOptin = 0x00;
  Setup->EmcaCsmiEn = 0x02;
  Setup->EmcaCsmiThreshold = 0x0000;
  Setup->CsmiDynamicDisable = 0x01;
  Setup->EmcaMsmiEn = 0x02;
  Setup->ElogCorrErrEn = 0x01;
  Setup->ElogMemErrEn = 0x01;
  Setup->ElogProcErrEn = 0x01;
  Setup->OscEn = 0x00;
  Setup->McaSpinLoop = 0x00;
  Setup->WheaSupportEn = 0x01;
  Setup->WheaLogMemoryEn = 0x01;
  Setup->WheaLogProcEn = 0x01;
  Setup->WheaLogPciEn = 0x01;
  Setup->McaBankErrInjEn = 0x00;
  Setup->AEPErrorInjEn = 0x00;
  Setup->WheaErrorInjSupportEn = 0x00;
  Setup->WheaErrInjEn = 0x01;
  Setup->WheaPcieErrInjEn = 0x00;
  Setup->PcieErrInjActionTable = 0x00;
  Setup->MeSegErrorInjEn = 0x00;
  Setup->KTIFailoverSmiEn = 0x00;
  Setup->MemErrEn = 0x01;
  Setup->CorrMemErrEn = 0x01;
  Setup->SpareIntSelect = 0x01;
  Setup->PfdEn = 0x00;
  Setup->FnvErrorEn = 0x01;
  Setup->FnvErrorLowPrioritySignal = 0x01;
  Setup->FnvErrorHighPrioritySignal = 0x01;
  Setup->NgnAddressRangeScrub = 0x00;
  Setup->NgnHostAlertPatrolScrubUNC = 0x01;
  Setup->ReportAlertSPA = 0x01;
  Setup->DcpmmUncPoison = 0x01;
  Setup->DdrtInternalAlertEn = 0x00;
  Setup->NgnHostAlertDpa = 0x00;
  Setup->IioErrorEn = 0x01;
  Setup->OsNativeAerSupport = 0x00;
  Setup->IoMcaEn = 0x01;
  Setup->IioSev1Pcc = 0x01;
  Setup->IioErrorPin0En = 0x00;
  Setup->IioErrorPin1En = 0x00;
  Setup->IioErrorPin2En = 0x00;
  Setup->IioErrRegistersClearEn = 0x01;
  Setup->LerEn = 0x00;
  Setup->DisableMAerrorLoggingDueToLER = 0x01;
  Setup->EdpcEn = 0x00;
  Setup->EdpcInterrupt = 0x01;
  Setup->EdpcErrCorMsg = 0x01;
  Setup->IioIrpErrorEn = 0x01;
  Setup->irpp0_parityError = 0x01;
  Setup->irpp0_qtOverflow = 0x01;
  Setup->irpp0_unexprsp = 0x01;
  Setup->irpp0_csraccunaligned = 0x01;
  Setup->irpp0_unceccCs0 = 0x01;
  Setup->irpp0_unceccCs1 = 0x01;
  Setup->irpp0_rcvdpoison = 0x01;
  Setup->irpp0_crreccCs0 = 0x01;
  Setup->irpp0_crreccCs1 = 0x01;
  Setup->IioMiscErrorEn = 0x01;
  Setup->IioVtdErrorEn = 0x01;
  Setup->IioDmaErrorEn = 0x01;
  Setup->IioDmiErrorEn = 0x01;
  Setup->PcieErrEn = 0x01;
  Setup->IioPcieAddCorrErrorEn = 0x01;
  Setup->IioPcieAddUnCorrEn = 0x01;
  Setup->IioPcieAddRcvComWithUr = 0x00;
  Setup->IioPcieAerSpecCompEn = 0x00;
  Setup->ItcOtcCaMaEnable = 0x00;
  Setup->PsfUrEnable = 0x01;
  Setup->PmsbRouterParityErrEn = 0x01;
  Setup->PcieCorrErrEn = 0x01;
  Setup->PcieUncorrErrEn = 0x01;
  Setup->PcieFatalErrEn = 0x01;
  Setup->PcieCorErrCntr = 0x00;
  Setup->PcieCorErrThres = 0x0001;
  Setup->PcieCorErrLimitEn = 0x00;
  Setup->PcieCorErrLimit = 0x00000050;
  Setup->PcieAerCorrErrEn = 0x01;
  Setup->PcieAerNfatErrEn = 0x01;
  Setup->PcieAerFatErrEn = 0x01;
  Setup->PcieAerAdNfatErrEn = 0x01;
  Setup->PcieAerEcrcEn = 0x01;
  Setup->PcieAerUreEn = 0x00;
  Setup->PcieAerSurpriseLinkDownEn = 0x00;
  //Setup->SerrPropEn = 0x01;
  //Setup->PerrPropEn = 0x01;
  //Setup->OsSigOnSerrEn = 0x01;
  //Setup->OsSigOnPerrEn = 0x01;
  Setup->PropagateSerr = 0x01;
  Setup->PropagatePerr = 0x01;
  Setup->ExpectedBer = 0x00000007FFFFFFFF;
  Setup->Gen12TimeWindow = 0x0000FFFF;
  Setup->Gen34TimeWindow = 0x02;
  Setup->Gen12ErrorThreshold = 0x00;
  Setup->Gen34ErrorThreshold = 0x10;
  Setup->Gen34ReEqualization = 0x01;
  Setup->Gen2LinkDegradation = 0x01;
  Setup->Gen3LinkDegradation = 0x01;
  Setup->Gen4LinkDegradation = 0x01;
  Setup->Ce2LmLoggingEn = 0x01;
  Setup->KtiFirstCeLatchEn = 0x01;
  Setup->PatrolScrubErrorReporting = 0x01;
  Setup->ConsoleRedirection = 0x01;
  Setup->FlowControl = 0x00;
  Setup->BaudRate = 0x0000000000000005;
  Setup->TerminalType = 0x00;
  Setup->Parity = 0x01;
  Setup->DataBits = 0x08;
  Setup->StopBits = 0x01;
  Setup->TerminalResolution = 0x00;
  Setup->LegacyOsRedirection = 0x01;
  MeRcConfiguration->Amt = 0x01;
  MeRcConfiguration->DelayedAuthenticationMode = 0x00;
  MeRcConfiguration->MeFwDowngrade = 0x00;
  MeRcConfiguration->LocalFwUpdEnabled = 0x00;
  MeRcConfiguration->MngState = 0x01;
  MeRcConfiguration->MdesCapability = 0x00;
  MeRcConfiguration->AmtbxHotKeyPressed = 0x00;
  MeRcConfiguration->HideUnConfigureMeConfirm = 0x00;
  MeRcConfiguration->UnConfigureMe = 0x00;
  MeRcConfiguration->USBProvision = 0x01;
  MeRcConfiguration->FWProgress = 0x01;
  MeRcConfiguration->AmtCiraRequest = 0x00;
  MeRcConfiguration->AmtCiraTimeout = 0x00;
  MeRcConfiguration->Asf = 0x01;
  MeRcConfiguration->WatchDog = 0x00;
  MeRcConfiguration->WatchDogTimerBios = 0x0000;
  MeRcConfiguration->WatchDogOs = 0x00;
  MeRcConfiguration->WatchDogTimerOs = 0x0000;
  MeRcConfiguration->CoreBiosDoneEnabled = 0x01;
  MeRcConfiguration->MebxDebugMsg = 0x00;
  MeRcConfiguration->AmtbxSelectionScreen = 0x00;
  MeRcConfiguration->MebxNonUiTextMode = 0x00;
  MeRcConfiguration->MebxUiTextMode = 0x00;
  MeRcConfiguration->MebxGraphicsMode = 0x00;
  MeRcConfiguration->HeciTimeouts = 0x01;
  MeRcConfiguration->BiosReflash = 0x01;
  MeRcConfiguration->BiosSetup = 0x01;
  MeRcConfiguration->BiosPause = 0x01;
  MeRcConfiguration->SecureBootExposureToFw = 0x01;
  MeRcConfiguration->HsioMessagingEnabled = 0x01;
  MeRcConfiguration->SendDidMsg = 0x01;
  MeRcConfiguration->DidInitStat = 0x00;
  MeRcConfiguration->HostResetNotification = 0x01;
  MeRcConfiguration->EndOfPostMessage = 0x02;
  MeRcConfiguration->MeStateControl = 0x01;
  MeRcConfiguration->HeciCommunication = 0x02;
  MeRcConfiguration->HeciCommunication2 = 0x02;
  MeRcConfiguration->HeciCommunication3 = 0x02;
  MeRcConfiguration->MeIderEnabled = 0x02;
  MeRcConfiguration->KtDeviceEnable = 0x02;
  MeRcConfiguration->DisableD0I3SettingForHeci = 0x00;
  MeRcConfiguration->IccClkOverride = 0x00;
  MeRcConfiguration->RegLock = 0x00;
  MeRcConfiguration->IccProfile = 0x00;
  MeRcConfiguration->Frequency[1] = 0x0000;
  MeRcConfiguration->Spread[1] = 0x00;
  MeRcConfiguration->Frequency[0] = 0x0000;
  MeRcConfiguration->Spread[0] = 0x00;
  MeRcConfiguration->MePttEnabled = 0x00;
  MeRcConfiguration->MePttSuppressCommandSend = 0x00;
  MeRcConfiguration->SpsAltitude = 0x8000;
  MeRcConfiguration->SpsMctpBusOwner = 0x0000;
  MeRcConfiguration->SpsPsuAddress[0] = 0x58;
  MeRcConfiguration->SpsPsuAddress[1] = 0x59;
  MeRcConfiguration->SpsPsuAddress[2] = 0x00;
  MeRcConfiguration->SpsPsuAddress[3] = 0x00;
  MeRcConfiguration->MeTimeout = 0x02;
  MeRcConfiguration->PreDidMeResetEnabled = 0x00;
  MeRcConfiguration->MeHmrfpoViaHeci3 = 0x00;
  MeRcConfiguration->MeHmrfpoLockEnabled = 0x01;
  MeRcConfiguration->MeHmrfpoEnableEnabled = 0x00;
  MeRcConfiguration->MeGrPromotionEnabled = 0x00;
  MeRcConfiguration->MeGrLockEnabled = 0x01;
  MeRcConfiguration->MeHeci1HideInMe = 0x00;
  MeRcConfiguration->MeHeci2HideInMe = 0x00;
  MeRcConfiguration->MeHeci3HideInMe = 0x00;
  MeRcConfiguration->BreakRtcEnabled = 0x00;
  MeRcConfiguration->NmPwrOptBootOverride = 0x00;
  MeRcConfiguration->NmPwrOptBoot = 0x00;
  MeRcConfiguration->NmCores2DisableOverride = 0x00;
  MeRcConfiguration->NmCores2Disable = 0x00;
  MeRcConfiguration->NmPowerMsmtOverride = 0x00;
  MeRcConfiguration->NmPowerMsmtSupport = 0x00;
  MeRcConfiguration->NmHwChangeOverride = 0x00;
  MeRcConfiguration->NmHwChangeStatus = 0x00;
  MeRcConfiguration->NmPtuLoadOverride = 0x00;
  MeRcConfiguration->MeEnableHeciTraces = 0x01;
//APTIOV_SERVER_OVERRIDE_RC_START :  
#if IE_SUPPORT
//APTIOV_SERVER_OVERRIDE_RC_END :  
  IeRcConfiguration->IeHeci1Enabled = 0x00;
  IeRcConfiguration->IeHeci2Enabled = 0x00;
  IeRcConfiguration->IeHeci3Enabled = 0x00;
  IeRcConfiguration->IeIderEnabled = 0x00;
  IeRcConfiguration->IeKtEnabled = 0x00;
  IeRcConfiguration->IeDidEnabled = 0x01;
  IeRcConfiguration->SubsystemVendorId = 0x8086;
  IeRcConfiguration->SubsystemId = 0x7270;
//APTIOV_SERVER_OVERRIDE_RC_START :  
#endif
//APTIOV_SERVER_OVERRIDE_RC_END :  
  Setup->BootAllOptions = 0x00;
  Setup->OverclockingSupport = 0x00;
  Setup->FilterPll = 0x00;
  Setup->CoreMaxOcRatio = 0x00;
  Setup->CoreVoltageMode = 0x00;
  Setup->CoreVoltageOverride = 0x0000;
  Setup->CoreExtraTurboVoltage = 0x0000;
  Setup->CoreVoltageOffset = 0x0000;
  Setup->CoreVoltageOffsetPrefix = 0x00;
  Setup->ClrMaxOcRatio = 0x00;
  Setup->ClrVoltageMode = 0x00;
  Setup->ClrVoltageOverride = 0x0000;
  Setup->ClrExtraTurboVoltage = 0x0000;
  Setup->ClrVoltageOffset = 0x0000;
  Setup->ClrVoltageOffsetPrefix = 0x00;
  Setup->UncoreVoltageOffset = 0x0000;
  Setup->UncoreVoltageOffsetPrefix = 0x00;
  Setup->IoaVoltageOffset = 0x0000;
  Setup->IoaVoltageOffsetPrefix = 0x00;
  Setup->IodVoltageOffset = 0x0000;
  Setup->IodVoltageOffsetPrefix = 0x00;
  Setup->VccIoVoltage = 0x00;
  Setup->SvidEnable = 0x01;
  Setup->SvidVoltageOverride = 0x0000;
  Setup->CpuVccInVoltage = 0x0167;
  Setup->FivrFaultsEnable = 0x01;
  Setup->FivrEfficiencyEnable = 0x01;
  Setup->SetShellFirst = 0x00;
  SocketCommonRcConfig->MmcfgBase = 0x06;
  SocketCommonRcConfig->MmcfgSize = 0x06;
  SocketCommonRcConfig->MmiohBase = 0x00000002;
  SocketCommonRcConfig->MmiohSize = 0x0003;
  SocketCommonRcConfig->IsocEn = 0x02;
  SocketCommonRcConfig->NumaEn = 0x01;
  SocketCommonRcConfig->UmaBasedClustering = 0x00;
  SocketMemoryConfig->Srat = 0x01;
  SocketMemoryConfig->SratMemoryHotPlug = 0x00;
  SocketMemoryConfig->SratCpuHotPlug = 0x00;
  SocketCommonRcConfig->DfxRstCplBitsEn = 0x0F;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[0] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[1] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[2] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[3] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[4] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[5] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[6] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[7] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[8] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[9] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[10] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[11] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[12] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[13] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[14] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[15] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[16] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[17] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[18] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[19] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[20] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[21] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[22] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[23] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[24] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[25] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[26] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[27] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[28] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[29] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[30] = 0xFF;
  SocketCommonRcConfig->DfxB2PMailboxCmdEnMask[31] = 0xFF;
  SocketCommonRcConfig->DfxB2PErrAssertAtCommand = 0x00;
  SocketMpLinkConfig->DegradePrecedence = 0x00;
  SocketMpLinkConfig->Degrade4SPreference = 0x00;
  SocketMpLinkConfig->QpiLinkSpeedMode = 0x01;
  SocketMpLinkConfig->QpiLinkSpeed = 0x03;
  SocketMpLinkConfig->KtiLinkL0pEn = 0x00;
  SocketMpLinkConfig->KtiLinkL1En = 0x02;
  SocketMpLinkConfig->KtiFailoverEn = 0x02;
  SocketMpLinkConfig->DirectoryModeEn = 0x01;
  SocketMpLinkConfig->XptRemotePrefetchEn = 0x00;
  SocketMpLinkConfig->KtiPrefetchEn = 0x01;
  SocketMpLinkConfig->RdCurForXptPrefetchEn = 0x02;
  SocketMpLinkConfig->KtiLinkVnaOverride = 0x7F;
  SocketMpLinkConfig->KtiCrcMode = 0x02;
  SocketMpLinkConfig->KtiLbEn = 0x00;
  SocketMpLinkConfig->KtiSkuMismatchCheck = 0x01;
  SocketMpLinkConfig->IrqThreshold = 0x01;
  SocketMpLinkConfig->TorThresLoctoremNorm = 0x01;
  SocketMpLinkConfig->TorThresLoctoremEmpty = 0x01;
  SocketMpLinkConfig->TscSyncEn = 0x02;
  SocketMpLinkConfig->QpiCpuSktHotPlugEn = 0x00;
  SocketMpLinkConfig->KtiCpuSktHotPlugTopology = 0x00;
  SocketMpLinkConfig->IoDcMode = 0x01;
  SocketMpLinkConfig->LegacyVgaSoc = 0x00;
  SocketMpLinkConfig->SplitLock = 0x00;
  SocketMpLinkConfig->SncEn = 0x00;
  SocketMpLinkConfig->XptPrefetchEn = 0x02;
  SocketMpLinkConfig->D2KCreditConfig = 0x02;
  SocketMpLinkConfig->SnoopThrottleConfig = 0x00;
  SocketMpLinkConfig->LegacyVgaStack = 0x00;
  SocketMpLinkConfig->P2pRelaxedOrdering = 0x00;
  SocketMpLinkConfig->DfxPmonConfig = 0x02;
  SocketMpLinkConfig->DfxM2IosfPmonAccessControl = 0x02;
  SocketMpLinkConfig->DebugPrintLevel = 0x0F;
  SocketMpLinkConfig->StaleAtoSOptEn = 0x00;
  SocketMpLinkConfig->LLCDeadLineAlloc = 0x01;
  SocketMpLinkConfig->DfxHaltLinkFailReset = 0x02;
  SocketMpLinkConfig->DfxKtiMaxInitAbort = 0x02;
  SocketMpLinkConfig->DfxLlcShareDrdCrd = 0x02;
  SocketMpLinkConfig->DfxBiasFwdMode = 0x05;
  SocketMpLinkConfig->DfxSnoopFanoutEn = 0x02;
  SocketMpLinkConfig->DfxHitMeEn = 0x02;
  SocketMpLinkConfig->DfxFrcfwdinv = 0x02;
  SocketMpLinkConfig->DfxDbpEnable = 0x02;
  SocketMpLinkConfig->DfxCleanEvictAlwaysLive = 0x02;
  SocketMpLinkConfig->DfxModifiedEvictAlwaysLive = 0x02;
  SocketMpLinkConfig->DfxOsbEn = 0x02;
  SocketMpLinkConfig->DfxOsbLocRd = 0x02;
  SocketMpLinkConfig->DfxOsbLocRdCur = 0x02;
  SocketMpLinkConfig->DfxOsbRmtRd = 0x02;
  SocketMpLinkConfig->DfxHitMeRfoDirsEn = 0x02;
  SocketMpLinkConfig->DfxGateOsbIodcAllocEn = 0x02;
  SocketMpLinkConfig->DfxDualLinksInterleavingMode = 0x02;
  SocketMpLinkConfig->DfxSystemDegradeMode = 0x01;
  SocketMpLinkConfig->DfxVn1En = 0x02;
  SocketMpLinkConfig->DfxD2cEn = 0x02;
  SocketMpLinkConfig->DfxD2kEn = 0x02;
  SocketMpLinkConfig->DfxLockMaster = 0x04;
  SocketMpLinkConfig->DfxM3KtiCountMismatchEn = 0x02;
  SocketMpLinkConfig->DfxSnoopFanoutChaInterleaveEn = 0x02;
  SocketMpLinkConfig->DfxClockModulationEn = 0x02;
  SocketMpLinkConfig->DfxMdfisAdvancedTrainingEn = 0x02;
  SocketMpLinkConfig->DfxCxlSecLvl = 0x02;
  SocketMpLinkConfig->DfxCxlStcge = 0x01;
  SocketMpLinkConfig->DfxCxlSdcge = 0x01;
  SocketMpLinkConfig->DfxCxlDlcge = 0x01;
  SocketMpLinkConfig->DfxCxlLtcge = 0x01;
  SocketMpLinkConfig->DfxCxlVid = 0x02;
  SocketMpLinkConfig->Cpu0P0DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu0P0DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu0P0DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu0P0DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu0P1DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu0P1DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu0P1DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu0P1DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu0P2DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu0P2DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu0P2DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu0P2DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu1P0DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu1P0DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu1P0DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu1P0DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu1P1DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu1P1DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu1P1DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu1P1DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu1P2DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu1P2DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu1P2DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu1P2DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu2P0DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu2P0DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu2P0DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu2P0DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu2P1DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu2P1DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu2P1DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu2P1DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu2P2DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu2P2DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu2P2DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu2P2DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu3P0DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu3P0DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu3P0DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu3P0DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu3P1DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu3P1DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu3P1DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu3P1DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu3P2DfxCrcMode = 0x02;
  SocketMpLinkConfig->Cpu3P2DfxL0pEnable = 0x02;
  SocketMpLinkConfig->Cpu3P2DfxL1Enable = 0x02;
  SocketMpLinkConfig->Cpu3P2DfxKtiFailoverEn = 0x02;
  SocketMpLinkConfig->Cpu0P0KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu0P0KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu0P0KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu0P1KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu0P1KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu0P1KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu0P2KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu0P2KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu0P2KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu1P0KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu1P0KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu1P0KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu1P1KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu1P1KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu1P1KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu1P2KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu1P2KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu1P2KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu2P0KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu2P0KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu2P0KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu2P1KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu2P1KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu2P1KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu2P2KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu2P2KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu2P2KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu3P0KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu3P0KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu3P0KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu3P1KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu3P1KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu3P1KtiLinkSpeed = 0x03;
  SocketMpLinkConfig->Cpu3P2KtiPortDisable = 0x00;
  SocketMpLinkConfig->Cpu3P2KtiLinkVnaOverride = 0x00;
  SocketMpLinkConfig->Cpu3P2KtiLinkSpeed = 0x03;
  SocketIioConfig->Pci64BitResourceAllocation = 0x01;
  SocketIioConfig->PcieBiosTrainEnable = 0x01;
  SocketIioConfig->DelayBeforePCIeLinkTraining = 0x0000;
  SocketIioConfig->NtbLinkBiosTrainEn = 0x00;
  SocketIioConfig->PcieHotPlugEnable = 0x00;
  SocketIioConfig->PcieAcpiHotPlugEnable = 0x00;
  SocketIioConfig->CbDmaMultiCastEnable = 0x01;
  SocketIioConfig->MultiCastEnable = 0x00;
  SocketIioConfig->McastBaseAddrRegion = 0x00;
  SocketIioConfig->McastIndexPosition = 0x0C;
  SocketIioConfig->McastNumGroup = 0x08;
  SocketIioConfig->NoSnoopRdCfg = 0x00;
  SocketIioConfig->NoSnoopWrCfg = 0x01;
  SocketIioConfig->MaxReadCompCombSize = 0x00;
  SocketIioConfig->ProblematicPort = 0x00;
  SocketIioConfig->DmiAllocatingFlow = 0x01;
  SocketIioConfig->PcieAllocatingFlow = 0x01;
  SocketIioConfig->HaltOnDmiDegraded = 0x00;
  SocketIioConfig->RxClockWA = 0x00;
  SocketIioConfig->GlobalPme2AckTOCtrl = 0x00;
  SocketIioConfig->PCUF6Hide = 0x00;
  SocketIioConfig->EN1K = 0x00;
  SocketIioConfig->DualCvIoFlow = 0x01;
  SocketIioConfig->CoherentReadPart = 0x00;
  SocketIioConfig->CoherentReadFull = 0x00;
  SocketIioConfig->CompletionTimeoutGlobal = 0x01;
  SocketIioConfig->CompletionTimeoutGlobalValue = 0x09;
  SocketIioConfig->PcieGlobalAspm = 0x01;
  SocketIioConfig->StopAndScream = 0x00;
  SocketIioConfig->SnoopResponseHoldOff = 0x09;
  SocketIioConfig->PCIe_LTR = 0x02;
  SocketIioConfig->PcieExtendedTagField = 0x01;
  SocketIioConfig->Pcie10bitTag = 0x00;
  SocketIioConfig->PCIe_AtomicOpReq = 0x00;
  SocketIioConfig->PcieMaxReadRequestSize = 0x07;
  SocketIioConfig->PciePtm = 0x00;
  SocketIioConfig->PcieRelaxedOrdering = 0x01;
  SocketIioConfig->PciePhyTestMode = 0x00;
  SocketIioConfig->PcieEnqCmdSupport = 0x00;
  SocketIioConfig->ConfigIOU0[0] = 0xFF;
  SocketIioConfig->ConfigIOU1[0] = 0xFF;
  SocketIioConfig->ConfigIOU2[0] = 0xFF;
  SocketIioConfig->ConfigIOU3[0] = 0xFF;
  SocketIioConfig->ConfigIOU4[0] = 0xFF;
  SocketIioConfig->CompletionTimeout[0] = 0x00;
  SocketIioConfig->CompletionTimeoutValue[0] = 0x09;
  SocketIioConfig->RpCorrectableErrorEsc[0] = 0x00;
  SocketIioConfig->RpUncorrectableNonFatalErrorEsc[0] = 0x00;
  SocketIioConfig->RpUncorrectableFatalErrorEsc[0] = 0x00;
  SocketIioConfig->ConfigIOU0[1] = 0xFF;
  SocketIioConfig->ConfigIOU1[1] = 0xFF;
  SocketIioConfig->ConfigIOU2[1] = 0xFF;
  SocketIioConfig->ConfigIOU3[1] = 0xFF;
  SocketIioConfig->ConfigIOU4[1] = 0xFF;
  SocketIioConfig->CompletionTimeout[1] = 0x00;
  SocketIioConfig->CompletionTimeoutValue[1] = 0x09;
  SocketIioConfig->RpCorrectableErrorEsc[1] = 0x00;
  SocketIioConfig->RpUncorrectableNonFatalErrorEsc[1] = 0x00;
  SocketIioConfig->RpUncorrectableFatalErrorEsc[1] = 0x00;
  SocketIioConfig->ConfigIOU0[2] = 0xFF;
  SocketIioConfig->ConfigIOU1[2] = 0xFF;
  SocketIioConfig->ConfigIOU2[2] = 0xFF;
  SocketIioConfig->ConfigIOU3[2] = 0xFF;
  SocketIioConfig->ConfigIOU4[2] = 0xFF;
  SocketIioConfig->CompletionTimeout[2] = 0x00;
  SocketIioConfig->CompletionTimeoutValue[2] = 0x09;
  SocketIioConfig->RpCorrectableErrorEsc[2] = 0x00;
  SocketIioConfig->RpUncorrectableNonFatalErrorEsc[2] = 0x00;
  SocketIioConfig->RpUncorrectableFatalErrorEsc[2] = 0x00;
  SocketIioConfig->ConfigIOU0[3] = 0xFF;
  SocketIioConfig->ConfigIOU1[3] = 0xFF;
  SocketIioConfig->ConfigIOU2[3] = 0xFF;
  SocketIioConfig->ConfigIOU3[3] = 0xFF;
  SocketIioConfig->ConfigIOU4[3] = 0xFF;
  SocketIioConfig->CompletionTimeout[3] = 0x00;
  SocketIioConfig->CompletionTimeoutValue[3] = 0x09;
  SocketIioConfig->RpCorrectableErrorEsc[3] = 0x00;
  SocketIioConfig->RpUncorrectableNonFatalErrorEsc[3] = 0x00;
  SocketIioConfig->RpUncorrectableFatalErrorEsc[3] = 0x00;
  SocketIioConfig->DevPresIoApicIio[0] = 0x01;
  SocketIioConfig->DevPresIoApicIio[1] = 0x01;
  SocketIioConfig->DevPresIoApicIio[2] = 0x01;
  SocketIioConfig->DevPresIoApicIio[3] = 0x01;
  SocketIioConfig->DevPresIoApicIio[4] = 0x01;
  SocketIioConfig->DevPresIoApicIio[5] = 0x01;
  SocketIioConfig->DevPresIoApicIio[6] = 0x01;
  SocketIioConfig->DevPresIoApicIio[7] = 0x01;
  SocketIioConfig->DevPresIoApicIio[8] = 0x01;
  SocketIioConfig->DevPresIoApicIio[9] = 0x01;
  SocketIioConfig->DevPresIoApicIio[10] = 0x01;
  SocketIioConfig->DevPresIoApicIio[11] = 0x01;
  SocketIioConfig->DevPresIoApicIio[12] = 0x01;
  SocketIioConfig->DevPresIoApicIio[13] = 0x01;
  SocketIioConfig->DevPresIoApicIio[14] = 0x01;
  SocketIioConfig->DevPresIoApicIio[15] = 0x01;
  SocketIioConfig->DevPresIoApicIio[16] = 0x01;
  SocketIioConfig->DevPresIoApicIio[17] = 0x01;
  SocketIioConfig->DevPresIoApicIio[18] = 0x01;
  SocketIioConfig->DevPresIoApicIio[19] = 0x01;
  SocketIioConfig->DevPresIoApicIio[20] = 0x01;
  SocketIioConfig->DevPresIoApicIio[21] = 0x01;
  SocketIioConfig->DevPresIoApicIio[22] = 0x01;
  SocketIioConfig->DevPresIoApicIio[23] = 0x01;
  SocketIioConfig->VTdSupport = 0x00;
  SocketIioConfig->InterruptRemap = 0x01;
  SocketIioConfig->ATS = 0x01;
  SocketIioConfig->PostedInterrupt = 0x01;
  SocketIioConfig->CoherencySupport = 0x01;
  SocketIioConfig->VMDEnabled[0] = 0x00;
  SocketIioConfig->VMDPchPortEnable[0] = 0x00;
  SocketIioConfig->VMDPchPortEnable[1] = 0x00;
  SocketIioConfig->VMDPchPortEnable[2] = 0x00;
  SocketIioConfig->VMDPchPortEnable[3] = 0x00;
  SocketIioConfig->VMDPchPortEnable[4] = 0x00;
  SocketIioConfig->VMDPchPortEnable[5] = 0x00;
  SocketIioConfig->VMDPchPortEnable[6] = 0x00;
  SocketIioConfig->VMDPchPortEnable[7] = 0x00;
  SocketIioConfig->VMDPchPortEnable[8] = 0x00;
  SocketIioConfig->VMDPchPortEnable[9] = 0x00;
  SocketIioConfig->VMDPchPortEnable[10] = 0x00;
  SocketIioConfig->VMDPchPortEnable[11] = 0x00;
  SocketIioConfig->VMDPchPortEnable[12] = 0x00;
  SocketIioConfig->VMDPchPortEnable[13] = 0x00;
  SocketIioConfig->VMDPchPortEnable[14] = 0x00;
  SocketIioConfig->VMDPchPortEnable[15] = 0x00;
  SocketIioConfig->VMDPchPortEnable[16] = 0x00;
  SocketIioConfig->VMDPchPortEnable[17] = 0x00;
  SocketIioConfig->VMDPchPortEnable[18] = 0x00;
  SocketIioConfig->VMDPchPortEnable[19] = 0x00;
  SocketIioConfig->VMDCfgBarSz[0] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[0] = 0x02;
  SocketIioConfig->VMDMemBarSz1[0] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[0] = 0x00;
  SocketIioConfig->VMDMemBarSz2[0] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[0] = 0x01;
  SocketIioConfig->VMDDirectAssign[0] = 0x00;
  SocketIioConfig->VMDEnabled[1] = 0x00;
  SocketIioConfig->VMDPortEnable[1] = 0x00;
  SocketIioConfig->VMDPortEnable[2] = 0x00;
  SocketIioConfig->VMDPortEnable[3] = 0x00;
  SocketIioConfig->VMDPortEnable[4] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[1] = 0x00;
  SocketIioConfig->VMDCfgBarSz[1] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[1] = 0x02;
  SocketIioConfig->VMDMemBarSz1[1] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[1] = 0x00;
  SocketIioConfig->VMDMemBarSz2[1] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[1] = 0x01;
  SocketIioConfig->VMDDirectAssign[1] = 0x00;
  SocketIioConfig->VMDEnabled[2] = 0x00;
  SocketIioConfig->VMDPortEnable[5] = 0x00;
  SocketIioConfig->VMDPortEnable[6] = 0x00;
  SocketIioConfig->VMDPortEnable[7] = 0x00;
  SocketIioConfig->VMDPortEnable[8] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[2] = 0x00;
  SocketIioConfig->VMDCfgBarSz[2] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[2] = 0x02;
  SocketIioConfig->VMDMemBarSz1[2] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[2] = 0x00;
  SocketIioConfig->VMDMemBarSz2[2] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[2] = 0x01;
  SocketIioConfig->VMDDirectAssign[2] = 0x00;
  SocketIioConfig->VMDEnabled[3] = 0x00;
  SocketIioConfig->VMDPortEnable[9] = 0x00;
  SocketIioConfig->VMDPortEnable[10] = 0x00;
  SocketIioConfig->VMDPortEnable[11] = 0x00;
  SocketIioConfig->VMDPortEnable[12] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[3] = 0x00;
  SocketIioConfig->VMDCfgBarSz[3] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[3] = 0x02;
  SocketIioConfig->VMDMemBarSz1[3] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[3] = 0x00;
  SocketIioConfig->VMDMemBarSz2[3] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[3] = 0x01;
  SocketIioConfig->VMDDirectAssign[3] = 0x00;
  SocketIioConfig->VMDEnabled[4] = 0x00;
  SocketIioConfig->VMDPortEnable[13] = 0x00;
  SocketIioConfig->VMDPortEnable[14] = 0x00;
  SocketIioConfig->VMDPortEnable[15] = 0x00;
  SocketIioConfig->VMDPortEnable[16] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[4] = 0x00;
  SocketIioConfig->VMDCfgBarSz[4] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[4] = 0x02;
  SocketIioConfig->VMDMemBarSz1[4] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[4] = 0x00;
  SocketIioConfig->VMDMemBarSz2[4] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[4] = 0x01;
  SocketIioConfig->VMDDirectAssign[4] = 0x00;
  SocketIioConfig->VMDEnabled[5] = 0x00;
  SocketIioConfig->VMDPortEnable[17] = 0x00;
  SocketIioConfig->VMDPortEnable[18] = 0x00;
  SocketIioConfig->VMDPortEnable[19] = 0x00;
  SocketIioConfig->VMDPortEnable[20] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[5] = 0x00;
  SocketIioConfig->VMDCfgBarSz[5] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[5] = 0x02;
  SocketIioConfig->VMDMemBarSz1[5] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[5] = 0x00;
  SocketIioConfig->VMDMemBarSz2[5] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[5] = 0x01;
  SocketIioConfig->VMDDirectAssign[5] = 0x00;
  SocketIioConfig->VMDEnabled[7] = 0x00;
  SocketIioConfig->VMDPortEnable[22] = 0x00;
  SocketIioConfig->VMDPortEnable[23] = 0x00;
  SocketIioConfig->VMDPortEnable[24] = 0x00;
  SocketIioConfig->VMDPortEnable[25] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[7] = 0x00;
  SocketIioConfig->VMDCfgBarSz[7] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[7] = 0x02;
  SocketIioConfig->VMDMemBarSz1[7] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[7] = 0x00;
  SocketIioConfig->VMDMemBarSz2[7] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[7] = 0x01;
  SocketIioConfig->VMDDirectAssign[7] = 0x00;
  SocketIioConfig->VMDEnabled[8] = 0x00;
  SocketIioConfig->VMDPortEnable[26] = 0x00;
  SocketIioConfig->VMDPortEnable[27] = 0x00;
  SocketIioConfig->VMDPortEnable[28] = 0x00;
  SocketIioConfig->VMDPortEnable[29] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[8] = 0x00;
  SocketIioConfig->VMDCfgBarSz[8] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[8] = 0x02;
  SocketIioConfig->VMDMemBarSz1[8] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[8] = 0x00;
  SocketIioConfig->VMDMemBarSz2[8] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[8] = 0x01;
  SocketIioConfig->VMDDirectAssign[8] = 0x00;
  SocketIioConfig->VMDEnabled[9] = 0x00;
  SocketIioConfig->VMDPortEnable[30] = 0x00;
  SocketIioConfig->VMDPortEnable[31] = 0x00;
  SocketIioConfig->VMDPortEnable[32] = 0x00;
  SocketIioConfig->VMDPortEnable[33] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[9] = 0x00;
  SocketIioConfig->VMDCfgBarSz[9] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[9] = 0x02;
  SocketIioConfig->VMDMemBarSz1[9] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[9] = 0x00;
  SocketIioConfig->VMDMemBarSz2[9] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[9] = 0x01;
  SocketIioConfig->VMDDirectAssign[9] = 0x00;
  SocketIioConfig->VMDEnabled[10] = 0x00;
  SocketIioConfig->VMDPortEnable[34] = 0x00;
  SocketIioConfig->VMDPortEnable[35] = 0x00;
  SocketIioConfig->VMDPortEnable[36] = 0x00;
  SocketIioConfig->VMDPortEnable[37] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[10] = 0x00;
  SocketIioConfig->VMDCfgBarSz[10] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[10] = 0x02;
  SocketIioConfig->VMDMemBarSz1[10] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[10] = 0x00;
  SocketIioConfig->VMDMemBarSz2[10] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[10] = 0x01;
  SocketIioConfig->VMDDirectAssign[10] = 0x00;
  SocketIioConfig->VMDEnabled[11] = 0x00;
  SocketIioConfig->VMDPortEnable[38] = 0x00;
  SocketIioConfig->VMDPortEnable[39] = 0x00;
  SocketIioConfig->VMDPortEnable[40] = 0x00;
  SocketIioConfig->VMDPortEnable[41] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[11] = 0x00;
  SocketIioConfig->VMDCfgBarSz[11] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[11] = 0x02;
  SocketIioConfig->VMDMemBarSz1[11] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[11] = 0x00;
  SocketIioConfig->VMDMemBarSz2[11] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[11] = 0x01;
  SocketIioConfig->VMDDirectAssign[11] = 0x00;
  SocketIioConfig->VMDEnabled[13] = 0x00;
  SocketIioConfig->VMDPortEnable[43] = 0x00;
  SocketIioConfig->VMDPortEnable[44] = 0x00;
  SocketIioConfig->VMDPortEnable[45] = 0x00;
  SocketIioConfig->VMDPortEnable[46] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[13] = 0x00;
  SocketIioConfig->VMDCfgBarSz[13] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[13] = 0x02;
  SocketIioConfig->VMDMemBarSz1[13] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[13] = 0x00;
  SocketIioConfig->VMDMemBarSz2[13] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[13] = 0x01;
  SocketIioConfig->VMDDirectAssign[13] = 0x00;
  SocketIioConfig->VMDEnabled[14] = 0x00;
  SocketIioConfig->VMDPortEnable[47] = 0x00;
  SocketIioConfig->VMDPortEnable[48] = 0x00;
  SocketIioConfig->VMDPortEnable[49] = 0x00;
  SocketIioConfig->VMDPortEnable[50] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[14] = 0x00;
  SocketIioConfig->VMDCfgBarSz[14] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[14] = 0x02;
  SocketIioConfig->VMDMemBarSz1[14] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[14] = 0x00;
  SocketIioConfig->VMDMemBarSz2[14] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[14] = 0x01;
  SocketIioConfig->VMDDirectAssign[14] = 0x00;
  SocketIioConfig->VMDEnabled[15] = 0x00;
  SocketIioConfig->VMDPortEnable[51] = 0x00;
  SocketIioConfig->VMDPortEnable[52] = 0x00;
  SocketIioConfig->VMDPortEnable[53] = 0x00;
  SocketIioConfig->VMDPortEnable[54] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[15] = 0x00;
  SocketIioConfig->VMDCfgBarSz[15] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[15] = 0x02;
  SocketIioConfig->VMDMemBarSz1[15] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[15] = 0x00;
  SocketIioConfig->VMDMemBarSz2[15] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[15] = 0x01;
  SocketIioConfig->VMDDirectAssign[15] = 0x00;
  SocketIioConfig->VMDEnabled[16] = 0x00;
  SocketIioConfig->VMDPortEnable[55] = 0x00;
  SocketIioConfig->VMDPortEnable[56] = 0x00;
  SocketIioConfig->VMDPortEnable[57] = 0x00;
  SocketIioConfig->VMDPortEnable[58] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[16] = 0x00;
  SocketIioConfig->VMDCfgBarSz[16] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[16] = 0x02;
  SocketIioConfig->VMDMemBarSz1[16] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[16] = 0x00;
  SocketIioConfig->VMDMemBarSz2[16] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[16] = 0x01;
  SocketIioConfig->VMDDirectAssign[16] = 0x00;
  SocketIioConfig->VMDEnabled[17] = 0x00;
  SocketIioConfig->VMDPortEnable[59] = 0x00;
  SocketIioConfig->VMDPortEnable[60] = 0x00;
  SocketIioConfig->VMDPortEnable[61] = 0x00;
  SocketIioConfig->VMDPortEnable[62] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[17] = 0x00;
  SocketIioConfig->VMDCfgBarSz[17] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[17] = 0x02;
  SocketIioConfig->VMDMemBarSz1[17] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[17] = 0x00;
  SocketIioConfig->VMDMemBarSz2[17] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[17] = 0x01;
  SocketIioConfig->VMDDirectAssign[17] = 0x00;
  SocketIioConfig->VMDEnabled[19] = 0x00;
  SocketIioConfig->VMDPortEnable[64] = 0x00;
  SocketIioConfig->VMDPortEnable[65] = 0x00;
  SocketIioConfig->VMDPortEnable[66] = 0x00;
  SocketIioConfig->VMDPortEnable[67] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[19] = 0x00;
  SocketIioConfig->VMDCfgBarSz[19] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[19] = 0x02;
  SocketIioConfig->VMDMemBarSz1[19] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[19] = 0x00;
  SocketIioConfig->VMDMemBarSz2[19] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[19] = 0x01;
  SocketIioConfig->VMDDirectAssign[19] = 0x00;
  SocketIioConfig->VMDEnabled[20] = 0x00;
  SocketIioConfig->VMDPortEnable[68] = 0x00;
  SocketIioConfig->VMDPortEnable[69] = 0x00;
  SocketIioConfig->VMDPortEnable[70] = 0x00;
  SocketIioConfig->VMDPortEnable[71] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[20] = 0x00;
  SocketIioConfig->VMDCfgBarSz[20] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[20] = 0x02;
  SocketIioConfig->VMDMemBarSz1[20] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[20] = 0x00;
  SocketIioConfig->VMDMemBarSz2[20] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[20] = 0x01;
  SocketIioConfig->VMDDirectAssign[20] = 0x00;
  SocketIioConfig->VMDEnabled[21] = 0x00;
  SocketIioConfig->VMDPortEnable[72] = 0x00;
  SocketIioConfig->VMDPortEnable[73] = 0x00;
  SocketIioConfig->VMDPortEnable[74] = 0x00;
  SocketIioConfig->VMDPortEnable[75] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[21] = 0x00;
  SocketIioConfig->VMDCfgBarSz[21] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[21] = 0x02;
  SocketIioConfig->VMDMemBarSz1[21] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[21] = 0x00;
  SocketIioConfig->VMDMemBarSz2[21] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[21] = 0x01;
  SocketIioConfig->VMDDirectAssign[21] = 0x00;
  SocketIioConfig->VMDEnabled[22] = 0x00;
  SocketIioConfig->VMDPortEnable[76] = 0x00;
  SocketIioConfig->VMDPortEnable[77] = 0x00;
  SocketIioConfig->VMDPortEnable[78] = 0x00;
  SocketIioConfig->VMDPortEnable[79] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[22] = 0x00;
  SocketIioConfig->VMDCfgBarSz[22] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[22] = 0x02;
  SocketIioConfig->VMDMemBarSz1[22] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[22] = 0x00;
  SocketIioConfig->VMDMemBarSz2[22] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[22] = 0x01;
  SocketIioConfig->VMDDirectAssign[22] = 0x00;
  SocketIioConfig->VMDEnabled[23] = 0x00;
  SocketIioConfig->VMDPortEnable[80] = 0x00;
  SocketIioConfig->VMDPortEnable[81] = 0x00;
  SocketIioConfig->VMDPortEnable[82] = 0x00;
  SocketIioConfig->VMDPortEnable[83] = 0x00;
  SocketIioConfig->VMDHotPlugEnable[23] = 0x00;
  SocketIioConfig->VMDCfgBarSz[23] = 0x19;
  SocketIioConfig->VMDCfgBarAttr[23] = 0x02;
  SocketIioConfig->VMDMemBarSz1[23] = 0x1B;
  SocketIioConfig->VMDMemBar1Attr[23] = 0x00;
  SocketIioConfig->VMDMemBarSz2[23] = 0x15;
  SocketIioConfig->VMDMemBar2Attr[23] = 0x01;
  SocketIioConfig->VMDDirectAssign[23] = 0x00;
  SocketIioConfig->PcieAICEnabled[0] = 0x00;
  SocketIioConfig->PcieAICPortEnable[0] = 0x00;
  SocketIioConfig->PcieAICPortEnable[1] = 0x00;
  SocketIioConfig->PcieAICPortEnable[2] = 0x00;
  SocketIioConfig->PcieAICPortEnable[3] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[0] = 0x00;
  SocketIioConfig->PcieAICEnabled[1] = 0x00;
  SocketIioConfig->PcieAICPortEnable[4] = 0x00;
  SocketIioConfig->PcieAICPortEnable[5] = 0x00;
  SocketIioConfig->PcieAICPortEnable[6] = 0x00;
  SocketIioConfig->PcieAICPortEnable[7] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[1] = 0x00;
  SocketIioConfig->PcieAICEnabled[2] = 0x00;
  SocketIioConfig->PcieAICPortEnable[8] = 0x00;
  SocketIioConfig->PcieAICPortEnable[9] = 0x00;
  SocketIioConfig->PcieAICPortEnable[10] = 0x00;
  SocketIioConfig->PcieAICPortEnable[11] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[2] = 0x00;
  SocketIioConfig->PcieAICEnabled[3] = 0x00;
  SocketIioConfig->PcieAICPortEnable[12] = 0x00;
  SocketIioConfig->PcieAICPortEnable[13] = 0x00;
  SocketIioConfig->PcieAICPortEnable[14] = 0x00;
  SocketIioConfig->PcieAICPortEnable[15] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[3] = 0x00;
  SocketIioConfig->PcieAICEnabled[4] = 0x00;
  SocketIioConfig->PcieAICPortEnable[16] = 0x00;
  SocketIioConfig->PcieAICPortEnable[17] = 0x00;
  SocketIioConfig->PcieAICPortEnable[18] = 0x00;
  SocketIioConfig->PcieAICPortEnable[19] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[4] = 0x00;
  SocketIioConfig->PcieAICEnabled[5] = 0x00;
  SocketIioConfig->PcieAICPortEnable[20] = 0x00;
  SocketIioConfig->PcieAICPortEnable[21] = 0x00;
  SocketIioConfig->PcieAICPortEnable[22] = 0x00;
  SocketIioConfig->PcieAICPortEnable[23] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[5] = 0x00;
  SocketIioConfig->PcieAICEnabled[6] = 0x00;
  SocketIioConfig->PcieAICPortEnable[24] = 0x00;
  SocketIioConfig->PcieAICPortEnable[25] = 0x00;
  SocketIioConfig->PcieAICPortEnable[26] = 0x00;
  SocketIioConfig->PcieAICPortEnable[27] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[6] = 0x00;
  SocketIioConfig->PcieAICEnabled[7] = 0x00;
  SocketIioConfig->PcieAICPortEnable[28] = 0x00;
  SocketIioConfig->PcieAICPortEnable[29] = 0x00;
  SocketIioConfig->PcieAICPortEnable[30] = 0x00;
  SocketIioConfig->PcieAICPortEnable[31] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[7] = 0x00;
  SocketIioConfig->PcieAICEnabled[8] = 0x00;
  SocketIioConfig->PcieAICPortEnable[32] = 0x00;
  SocketIioConfig->PcieAICPortEnable[33] = 0x00;
  SocketIioConfig->PcieAICPortEnable[34] = 0x00;
  SocketIioConfig->PcieAICPortEnable[35] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[8] = 0x00;
  SocketIioConfig->PcieAICEnabled[9] = 0x00;
  SocketIioConfig->PcieAICPortEnable[36] = 0x00;
  SocketIioConfig->PcieAICPortEnable[37] = 0x00;
  SocketIioConfig->PcieAICPortEnable[38] = 0x00;
  SocketIioConfig->PcieAICPortEnable[39] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[9] = 0x00;
  SocketIioConfig->PcieAICEnabled[10] = 0x00;
  SocketIioConfig->PcieAICPortEnable[40] = 0x00;
  SocketIioConfig->PcieAICPortEnable[41] = 0x00;
  SocketIioConfig->PcieAICPortEnable[42] = 0x00;
  SocketIioConfig->PcieAICPortEnable[43] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[10] = 0x00;
  SocketIioConfig->PcieAICEnabled[11] = 0x00;
  SocketIioConfig->PcieAICPortEnable[44] = 0x00;
  SocketIioConfig->PcieAICPortEnable[45] = 0x00;
  SocketIioConfig->PcieAICPortEnable[46] = 0x00;
  SocketIioConfig->PcieAICPortEnable[47] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[11] = 0x00;
  SocketIioConfig->PcieAICEnabled[12] = 0x00;
  SocketIioConfig->PcieAICPortEnable[48] = 0x00;
  SocketIioConfig->PcieAICPortEnable[49] = 0x00;
  SocketIioConfig->PcieAICPortEnable[50] = 0x00;
  SocketIioConfig->PcieAICPortEnable[51] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[12] = 0x00;
  SocketIioConfig->PcieAICEnabled[13] = 0x00;
  SocketIioConfig->PcieAICPortEnable[52] = 0x00;
  SocketIioConfig->PcieAICPortEnable[53] = 0x00;
  SocketIioConfig->PcieAICPortEnable[54] = 0x00;
  SocketIioConfig->PcieAICPortEnable[55] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[13] = 0x00;
  SocketIioConfig->PcieAICEnabled[14] = 0x00;
  SocketIioConfig->PcieAICPortEnable[56] = 0x00;
  SocketIioConfig->PcieAICPortEnable[57] = 0x00;
  SocketIioConfig->PcieAICPortEnable[58] = 0x00;
  SocketIioConfig->PcieAICPortEnable[59] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[14] = 0x00;
  SocketIioConfig->PcieAICEnabled[15] = 0x00;
  SocketIioConfig->PcieAICPortEnable[60] = 0x00;
  SocketIioConfig->PcieAICPortEnable[61] = 0x00;
  SocketIioConfig->PcieAICPortEnable[62] = 0x00;
  SocketIioConfig->PcieAICPortEnable[63] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[15] = 0x00;
  SocketIioConfig->PcieAICEnabled[16] = 0x00;
  SocketIioConfig->PcieAICPortEnable[64] = 0x00;
  SocketIioConfig->PcieAICPortEnable[65] = 0x00;
  SocketIioConfig->PcieAICPortEnable[66] = 0x00;
  SocketIioConfig->PcieAICPortEnable[67] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[16] = 0x00;
  SocketIioConfig->PcieAICEnabled[17] = 0x00;
  SocketIioConfig->PcieAICPortEnable[68] = 0x00;
  SocketIioConfig->PcieAICPortEnable[69] = 0x00;
  SocketIioConfig->PcieAICPortEnable[70] = 0x00;
  SocketIioConfig->PcieAICPortEnable[71] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[17] = 0x00;
  SocketIioConfig->PcieAICEnabled[18] = 0x00;
  SocketIioConfig->PcieAICPortEnable[72] = 0x00;
  SocketIioConfig->PcieAICPortEnable[73] = 0x00;
  SocketIioConfig->PcieAICPortEnable[74] = 0x00;
  SocketIioConfig->PcieAICPortEnable[75] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[18] = 0x00;
  SocketIioConfig->PcieAICEnabled[19] = 0x00;
  SocketIioConfig->PcieAICPortEnable[76] = 0x00;
  SocketIioConfig->PcieAICPortEnable[77] = 0x00;
  SocketIioConfig->PcieAICPortEnable[78] = 0x00;
  SocketIioConfig->PcieAICPortEnable[79] = 0x00;
  SocketIioConfig->PcieAICHotPlugEnable[19] = 0x00;
  SocketIioConfig->PcieSlotOprom1 = 0x01;
  SocketIioConfig->PcieSlotOprom2 = 0x01;
  SocketIioConfig->PcieSlotOprom3 = 0x01;
  SocketIioConfig->PcieSlotOprom4 = 0x01;
  SocketIioConfig->PcieSlotOprom5 = 0x01;
  SocketIioConfig->PcieSlotOprom6 = 0x01;
  SocketIioConfig->PcieSlotOprom7 = 0x01;
  SocketIioConfig->PcieSlotOprom8 = 0x01;
  SocketIioConfig->DisableTPH = 0x00;
  SocketIioConfig->PrioritizeTPH = 0x00;
  SocketIioConfig->CbRelaxedOrdering = 0x00;
  SocketIioConfig->Cb3DmaEn[0] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[0] = 0x00;
  SocketIioConfig->Cb3DmaEn[1] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[1] = 0x00;
  SocketIioConfig->Cb3DmaEn[2] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[2] = 0x00;
  SocketIioConfig->Cb3DmaEn[3] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[3] = 0x00;
  SocketIioConfig->Cb3DmaEn[4] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[4] = 0x00;
  SocketIioConfig->Cb3DmaEn[5] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[5] = 0x00;
  SocketIioConfig->Cb3DmaEn[6] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[6] = 0x00;
  SocketIioConfig->Cb3DmaEn[7] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[7] = 0x00;
  SocketIioConfig->Cb3DmaEn[8] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[8] = 0x00;
  SocketIioConfig->Cb3DmaEn[9] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[9] = 0x00;
  SocketIioConfig->Cb3DmaEn[10] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[10] = 0x00;
  SocketIioConfig->Cb3DmaEn[11] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[11] = 0x00;
  SocketIioConfig->Cb3DmaEn[12] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[12] = 0x00;
  SocketIioConfig->Cb3DmaEn[13] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[13] = 0x00;
  SocketIioConfig->Cb3DmaEn[14] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[14] = 0x00;
  SocketIioConfig->Cb3DmaEn[15] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[15] = 0x00;
  SocketIioConfig->Cb3DmaEn[16] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[16] = 0x00;
  SocketIioConfig->Cb3DmaEn[17] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[17] = 0x00;
  SocketIioConfig->Cb3DmaEn[18] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[18] = 0x00;
  SocketIioConfig->Cb3DmaEn[19] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[19] = 0x00;
  SocketIioConfig->Cb3DmaEn[20] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[20] = 0x00;
  SocketIioConfig->Cb3DmaEn[21] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[21] = 0x00;
  SocketIioConfig->Cb3DmaEn[22] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[22] = 0x00;
  SocketIioConfig->Cb3DmaEn[23] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[23] = 0x00;
  SocketIioConfig->Cb3DmaEn[24] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[24] = 0x00;
  SocketIioConfig->Cb3DmaEn[25] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[25] = 0x00;
  SocketIioConfig->Cb3DmaEn[26] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[26] = 0x00;
  SocketIioConfig->Cb3DmaEn[27] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[27] = 0x00;
  SocketIioConfig->Cb3DmaEn[28] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[28] = 0x00;
  SocketIioConfig->Cb3DmaEn[29] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[29] = 0x00;
  SocketIioConfig->Cb3DmaEn[30] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[30] = 0x00;
  SocketIioConfig->Cb3DmaEn[31] = 0x01;
  SocketIioConfig->Cb3NoSnoopEn[31] = 0x00;
  SocketIioConfig->PerformanceTuningMode = 0x01;
  SocketIioConfig->NorthTraceHubMode[0] = 0x00;
  SocketIioConfig->NorthTraceHubMemReg0Size[0] = 0x00000000;
  SocketIioConfig->NorthTraceHubMemReg1Size[0] = 0x00000000;
  SocketIioConfig->SierraPeakMemBufferSize[0] = 0x00;
  SocketIioConfig->NorthTraceHubMode[1] = 0x00;
  SocketIioConfig->NorthTraceHubMemReg0Size[1] = 0x00000000;
  SocketIioConfig->NorthTraceHubMemReg1Size[1] = 0x00000000;
  SocketIioConfig->SierraPeakMemBufferSize[1] = 0x00;
  SocketIioConfig->NorthTraceHubMode[2] = 0x00;
  SocketIioConfig->NorthTraceHubMemReg0Size[2] = 0x00000000;
  SocketIioConfig->NorthTraceHubMemReg1Size[2] = 0x00000000;
  SocketIioConfig->SierraPeakMemBufferSize[2] = 0x00;
  SocketIioConfig->NorthTraceHubMode[3] = 0x00;
  SocketIioConfig->NorthTraceHubMemReg0Size[3] = 0x00000000;
  SocketIioConfig->NorthTraceHubMemReg1Size[3] = 0x00000000;
  SocketIioConfig->SierraPeakMemBufferSize[3] = 0x00;
  SocketIioConfig->DFXEnable = 0x00;
  SocketIioConfig->DfxLtssmLogger = 0x00;
  SocketIioConfig->DfxLtssmLoggerStop = 0x99;
  SocketIioConfig->DfxLtssmLoggerSpeed = 0x01;
  SocketIioConfig->DfxLtssmLoggerMask = 0xFF;
  SocketIioConfig->DfxJitterLogger = 0x00;
  SocketIioConfig->DfxIioRcFlow = 0x02;
  SocketIioConfig->DfxIioLinkTraining = 0x02;
  SocketIioConfig->DfxOtcPipeHazardThresh = 0x04;
  SocketIioConfig->DfxSocketDevFuncHide[0] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[1] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[2] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[3] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[4] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[5] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[6] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[7] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[8] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[9] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[10] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[11] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[12] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[13] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[14] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[15] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[16] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[17] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[18] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[19] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[20] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[21] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[22] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[23] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[24] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[25] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[26] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[27] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[28] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[29] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[30] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[31] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[32] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[33] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[34] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[35] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[36] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[37] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[38] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[39] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[40] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[41] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[42] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[43] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[44] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[45] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[46] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[47] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[48] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[49] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[50] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[51] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[52] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[53] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[54] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[55] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[56] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[57] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[58] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[59] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[60] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[61] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[62] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[63] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[64] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[65] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[66] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[67] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[68] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[69] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[70] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[71] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[72] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[73] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[74] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[75] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[76] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[77] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[78] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[79] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[80] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[81] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[82] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[83] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[84] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[85] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[86] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[87] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[88] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[89] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[90] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[91] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[92] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[93] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[94] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[95] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[96] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[97] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[98] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[99] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[100] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[101] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[102] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[103] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[104] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[105] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[106] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[107] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[108] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[109] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[110] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[111] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[112] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[113] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[114] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[115] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[116] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[117] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[118] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[119] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[120] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[121] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[122] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[123] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[124] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[125] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[126] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[127] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[128] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[129] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[130] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[131] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[132] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[133] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[134] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[135] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[136] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[137] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[138] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[139] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[140] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[141] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[142] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[143] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[144] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[145] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[146] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[147] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[148] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[149] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[150] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[151] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[152] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[153] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[154] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[155] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[156] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[157] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[158] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[159] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[160] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[161] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[162] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[163] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[164] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[165] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[166] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[167] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[168] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[169] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[170] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[171] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[172] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[173] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[174] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[175] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[176] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[177] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[178] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[179] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[180] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[181] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[182] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[183] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[184] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[185] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[186] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[187] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[188] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[189] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[190] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[191] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[192] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[193] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[194] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[195] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[196] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[197] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[198] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[199] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[200] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[201] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[202] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[203] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[204] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[205] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[206] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[207] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[208] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[209] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[210] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[211] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[212] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[213] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[214] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[215] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[216] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[217] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[218] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[219] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[220] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[221] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[222] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[223] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[224] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[225] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[226] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[227] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[228] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[229] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[230] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[231] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[232] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[233] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[234] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[235] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[236] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[237] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[238] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[239] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[240] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[241] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[242] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[243] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[244] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[245] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[246] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[247] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[248] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[249] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[250] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[251] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[252] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[253] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[254] = 0x00000000;
  SocketIioConfig->DfxSocketDevFuncHide[255] = 0x00000000;
  SocketIioConfig->PoisonMmioReadEn[0] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[1] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[2] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[3] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[4] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[5] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[6] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[7] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[8] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[9] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[10] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[11] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[12] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[13] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[14] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[15] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[16] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[17] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[18] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[19] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[20] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[21] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[22] = 0x00;
  SocketIioConfig->PoisonMmioReadEn[23] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[0] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[0] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[0] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[0] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[0] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[0] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[0] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[0] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[0] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[0] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[0] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[0] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[0] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[0] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[0] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[0] = 0x00;
  SocketIioConfig->DfxDnTxPreset[0] = 0xFF;
  SocketIioConfig->DfxRxPreset[0] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[0] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[0] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[0] = 0xFF;
  SocketIioConfig->SkipPortPersonalityLock = FALSE;
  SocketIioConfig->CxlHeaderBypass = TRUE;
  SocketIioConfig->InboundConfiguration[0] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[1] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[1] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[1] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[1] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[1] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[1] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[1] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[1] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[1] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[1] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[1] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[1] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[1] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[1] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[1] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[1] = 0x00;
  SocketIioConfig->DfxDnTxPreset[1] = 0xFF;
  SocketIioConfig->DfxRxPreset[1] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[1] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[1] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[1] = 0xFF;
  SocketIioConfig->InboundConfiguration[1] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[2] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[2] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[2] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[2] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[2] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[2] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[2] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[2] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[2] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[2] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[2] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[2] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[2] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[2] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[2] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[2] = 0x00;
  SocketIioConfig->DfxDnTxPreset[2] = 0xFF;
  SocketIioConfig->DfxRxPreset[2] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[2] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[2] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[2] = 0xFF;
  SocketIioConfig->InboundConfiguration[2] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[3] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[3] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[3] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[3] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[3] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[3] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[3] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[3] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[3] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[3] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[3] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[3] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[3] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[3] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[3] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[3] = 0x00;
  SocketIioConfig->DfxDnTxPreset[3] = 0xFF;
  SocketIioConfig->DfxRxPreset[3] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[3] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[3] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[3] = 0xFF;
  SocketIioConfig->InboundConfiguration[3] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[4] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[4] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[4] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[4] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[4] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[4] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[4] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[4] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[4] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[4] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[4] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[4] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[4] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[4] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[4] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[4] = 0x00;
  SocketIioConfig->DfxDnTxPreset[4] = 0xFF;
  SocketIioConfig->DfxRxPreset[4] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[4] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[4] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[4] = 0xFF;
  SocketIioConfig->InboundConfiguration[4] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[5] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[5] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[5] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[5] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[5] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[5] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[5] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[5] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[5] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[5] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[5] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[5] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[5] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[5] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[5] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[5] = 0x00;
  SocketIioConfig->DfxDnTxPreset[5] = 0xFF;
  SocketIioConfig->DfxRxPreset[5] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[5] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[5] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[5] = 0xFF;
  SocketIioConfig->InboundConfiguration[5] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[6] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[6] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[6] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[6] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[6] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[6] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[6] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[6] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[6] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[6] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[6] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[6] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[6] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[6] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[6] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[6] = 0x00;
  SocketIioConfig->DfxDnTxPreset[6] = 0xFF;
  SocketIioConfig->DfxRxPreset[6] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[6] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[6] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[6] = 0xFF;
  SocketIioConfig->InboundConfiguration[6] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[7] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[7] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[7] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[7] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[7] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[7] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[7] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[7] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[7] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[7] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[7] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[7] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[7] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[7] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[7] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[7] = 0x00;
  SocketIioConfig->DfxDnTxPreset[7] = 0xFF;
  SocketIioConfig->DfxRxPreset[7] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[7] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[7] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[7] = 0xFF;
  SocketIioConfig->InboundConfiguration[7] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[8] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[8] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[8] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[8] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[8] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[8] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[8] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[8] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[8] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[8] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[8] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[8] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[8] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[8] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[8] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[8] = 0x00;
  SocketIioConfig->DfxDnTxPreset[8] = 0xFF;
  SocketIioConfig->DfxRxPreset[8] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[8] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[8] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[8] = 0xFF;
  SocketIioConfig->InboundConfiguration[8] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[9] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[9] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[9] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[9] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[9] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[9] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[9] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[9] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[9] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[9] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[9] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[9] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[9] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[9] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[9] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[9] = 0x00;
  SocketIioConfig->DfxDnTxPreset[9] = 0xFF;
  SocketIioConfig->DfxRxPreset[9] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[9] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[9] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[9] = 0xFF;
  SocketIioConfig->InboundConfiguration[9] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[10] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[10] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[10] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[10] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[10] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[10] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[10] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[10] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[10] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[10] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[10] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[10] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[10] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[10] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[10] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[10] = 0x00;
  SocketIioConfig->DfxDnTxPreset[10] = 0xFF;
  SocketIioConfig->DfxRxPreset[10] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[10] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[10] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[10] = 0xFF;
  SocketIioConfig->InboundConfiguration[10] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[11] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[11] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[11] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[11] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[11] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[11] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[11] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[11] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[11] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[11] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[11] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[11] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[11] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[11] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[11] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[11] = 0x00;
  SocketIioConfig->DfxDnTxPreset[11] = 0xFF;
  SocketIioConfig->DfxRxPreset[11] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[11] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[11] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[11] = 0xFF;
  SocketIioConfig->InboundConfiguration[11] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[12] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[12] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[12] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[12] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[12] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[12] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[12] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[12] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[12] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[12] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[12] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[12] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[12] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[12] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[12] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[12] = 0x00;
  SocketIioConfig->DfxDnTxPreset[12] = 0xFF;
  SocketIioConfig->DfxRxPreset[12] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[12] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[12] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[12] = 0xFF;
  SocketIioConfig->InboundConfiguration[12] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[13] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[13] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[13] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[13] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[13] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[13] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[13] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[13] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[13] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[13] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[13] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[13] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[13] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[13] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[13] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[13] = 0x00;
  SocketIioConfig->DfxDnTxPreset[13] = 0xFF;
  SocketIioConfig->DfxRxPreset[13] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[13] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[13] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[13] = 0xFF;
  SocketIioConfig->InboundConfiguration[13] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[14] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[14] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[14] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[14] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[14] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[14] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[14] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[14] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[14] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[14] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[14] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[14] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[14] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[14] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[14] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[14] = 0x00;
  SocketIioConfig->DfxDnTxPreset[14] = 0xFF;
  SocketIioConfig->DfxRxPreset[14] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[14] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[14] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[14] = 0xFF;
  SocketIioConfig->InboundConfiguration[14] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[15] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[15] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[15] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[15] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[15] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[15] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[15] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[15] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[15] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[15] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[15] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[15] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[15] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[15] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[15] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[15] = 0x00;
  SocketIioConfig->DfxDnTxPreset[15] = 0xFF;
  SocketIioConfig->DfxRxPreset[15] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[15] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[15] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[15] = 0xFF;
  SocketIioConfig->InboundConfiguration[15] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[16] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[16] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[16] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[16] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[16] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[16] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[16] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[16] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[16] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[16] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[16] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[16] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[16] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[16] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[16] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[16] = 0x00;
  SocketIioConfig->DfxDnTxPreset[16] = 0xFF;
  SocketIioConfig->DfxRxPreset[16] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[16] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[16] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[16] = 0xFF;
  SocketIioConfig->InboundConfiguration[16] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[17] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[17] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[17] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[17] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[17] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[17] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[17] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[17] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[17] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[17] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[17] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[17] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[17] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[17] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[17] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[17] = 0x00;
  SocketIioConfig->DfxDnTxPreset[17] = 0xFF;
  SocketIioConfig->DfxRxPreset[17] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[17] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[17] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[17] = 0xFF;
  SocketIioConfig->InboundConfiguration[17] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[18] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[18] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[18] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[18] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[18] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[18] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[18] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[18] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[18] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[18] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[18] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[18] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[18] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[18] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[18] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[18] = 0x00;
  SocketIioConfig->DfxDnTxPreset[18] = 0xFF;
  SocketIioConfig->DfxRxPreset[18] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[18] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[18] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[18] = 0xFF;
  SocketIioConfig->InboundConfiguration[18] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[19] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[19] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[19] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[19] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[19] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[19] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[19] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[19] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[19] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[19] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[19] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[19] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[19] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[19] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[19] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[19] = 0x00;
  SocketIioConfig->DfxDnTxPreset[19] = 0xFF;
  SocketIioConfig->DfxRxPreset[19] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[19] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[19] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[19] = 0xFF;
  SocketIioConfig->InboundConfiguration[19] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[20] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[20] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[20] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[20] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[20] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[20] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[20] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[20] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[20] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[20] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[20] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[20] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[20] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[20] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[20] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[20] = 0x00;
  SocketIioConfig->DfxDnTxPreset[20] = 0xFF;
  SocketIioConfig->DfxRxPreset[20] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[20] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[20] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[20] = 0xFF;
  SocketIioConfig->InboundConfiguration[20] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[21] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[21] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[21] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[21] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[21] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[21] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[21] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[21] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[21] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[21] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[21] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[21] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[21] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[21] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[21] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[21] = 0x00;
  SocketIioConfig->DfxDnTxPreset[21] = 0xFF;
  SocketIioConfig->DfxRxPreset[21] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[21] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[21] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[21] = 0xFF;
  SocketIioConfig->InboundConfiguration[21] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[22] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[22] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[22] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[22] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[22] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[22] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[22] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[22] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[22] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[22] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[22] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[22] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[22] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[22] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[22] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[22] = 0x00;
  SocketIioConfig->DfxDnTxPreset[22] = 0xFF;
  SocketIioConfig->DfxRxPreset[22] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[22] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[22] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[22] = 0xFF;
  SocketIioConfig->InboundConfiguration[22] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[23] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[23] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[23] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[23] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[23] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[23] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[23] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[23] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[23] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[23] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[23] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[23] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[23] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[23] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[23] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[23] = 0x00;
  SocketIioConfig->DfxDnTxPreset[23] = 0xFF;
  SocketIioConfig->DfxRxPreset[23] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[23] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[23] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[23] = 0xFF;
  SocketIioConfig->InboundConfiguration[23] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[24] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[24] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[24] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[24] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[24] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[24] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[24] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[24] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[24] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[24] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[24] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[24] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[24] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[24] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[24] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[24] = 0x00;
  SocketIioConfig->DfxDnTxPreset[24] = 0xFF;
  SocketIioConfig->DfxRxPreset[24] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[24] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[24] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[24] = 0xFF;
  SocketIioConfig->InboundConfiguration[24] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[25] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[25] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[25] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[25] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[25] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[25] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[25] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[25] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[25] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[25] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[25] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[25] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[25] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[25] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[25] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[25] = 0x00;
  SocketIioConfig->DfxDnTxPreset[25] = 0xFF;
  SocketIioConfig->DfxRxPreset[25] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[25] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[25] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[25] = 0xFF;
  SocketIioConfig->InboundConfiguration[25] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[26] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[26] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[26] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[26] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[26] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[26] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[26] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[26] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[26] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[26] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[26] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[26] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[26] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[26] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[26] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[26] = 0x00;
  SocketIioConfig->DfxDnTxPreset[26] = 0xFF;
  SocketIioConfig->DfxRxPreset[26] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[26] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[26] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[26] = 0xFF;
  SocketIioConfig->InboundConfiguration[26] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[27] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[27] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[27] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[27] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[27] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[27] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[27] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[27] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[27] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[27] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[27] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[27] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[27] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[27] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[27] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[27] = 0x00;
  SocketIioConfig->DfxDnTxPreset[27] = 0xFF;
  SocketIioConfig->DfxRxPreset[27] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[27] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[27] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[27] = 0xFF;
  SocketIioConfig->InboundConfiguration[27] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[28] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[28] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[28] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[28] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[28] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[28] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[28] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[28] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[28] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[28] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[28] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[28] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[28] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[28] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[28] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[28] = 0x00;
  SocketIioConfig->DfxDnTxPreset[28] = 0xFF;
  SocketIioConfig->DfxRxPreset[28] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[28] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[28] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[28] = 0xFF;
  SocketIioConfig->InboundConfiguration[28] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[29] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[29] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[29] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[29] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[29] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[29] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[29] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[29] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[29] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[29] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[29] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[29] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[29] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[29] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[29] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[29] = 0x00;
  SocketIioConfig->DfxDnTxPreset[29] = 0xFF;
  SocketIioConfig->DfxRxPreset[29] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[29] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[29] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[29] = 0xFF;
  SocketIioConfig->InboundConfiguration[29] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[30] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[30] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[30] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[30] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[30] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[30] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[30] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[30] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[30] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[30] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[30] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[30] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[30] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[30] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[30] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[30] = 0x00;
  SocketIioConfig->DfxDnTxPreset[30] = 0xFF;
  SocketIioConfig->DfxRxPreset[30] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[30] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[30] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[30] = 0xFF;
  SocketIioConfig->InboundConfiguration[30] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[31] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[31] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[31] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[31] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[31] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[31] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[31] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[31] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[31] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[31] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[31] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[31] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[31] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[31] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[31] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[31] = 0x00;
  SocketIioConfig->DfxDnTxPreset[31] = 0xFF;
  SocketIioConfig->DfxRxPreset[31] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[31] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[31] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[31] = 0xFF;
  SocketIioConfig->InboundConfiguration[31] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[32] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[32] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[32] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[32] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[32] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[32] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[32] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[32] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[32] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[32] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[32] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[32] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[32] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[32] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[32] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[32] = 0x00;
  SocketIioConfig->DfxDnTxPreset[32] = 0xFF;
  SocketIioConfig->DfxRxPreset[32] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[32] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[32] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[32] = 0xFF;
  SocketIioConfig->InboundConfiguration[32] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[33] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[33] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[33] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[33] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[33] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[33] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[33] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[33] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[33] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[33] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[33] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[33] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[33] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[33] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[33] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[33] = 0x00;
  SocketIioConfig->DfxDnTxPreset[33] = 0xFF;
  SocketIioConfig->DfxRxPreset[33] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[33] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[33] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[33] = 0xFF;
  SocketIioConfig->InboundConfiguration[33] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[34] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[34] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[34] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[34] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[34] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[34] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[34] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[34] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[34] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[34] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[34] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[34] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[34] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[34] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[34] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[34] = 0x00;
  SocketIioConfig->DfxDnTxPreset[34] = 0xFF;
  SocketIioConfig->DfxRxPreset[34] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[34] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[34] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[34] = 0xFF;
  SocketIioConfig->InboundConfiguration[34] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[35] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[35] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[35] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[35] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[35] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[35] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[35] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[35] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[35] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[35] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[35] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[35] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[35] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[35] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[35] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[35] = 0x00;
  SocketIioConfig->DfxDnTxPreset[35] = 0xFF;
  SocketIioConfig->DfxRxPreset[35] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[35] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[35] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[35] = 0xFF;
  SocketIioConfig->InboundConfiguration[35] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[36] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[36] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[36] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[36] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[36] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[36] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[36] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[36] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[36] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[36] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[36] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[36] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[36] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[36] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[36] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[36] = 0x00;
  SocketIioConfig->DfxDnTxPreset[36] = 0xFF;
  SocketIioConfig->DfxRxPreset[36] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[36] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[36] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[36] = 0xFF;
  SocketIioConfig->InboundConfiguration[36] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[37] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[37] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[37] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[37] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[37] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[37] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[37] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[37] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[37] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[37] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[37] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[37] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[37] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[37] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[37] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[37] = 0x00;
  SocketIioConfig->DfxDnTxPreset[37] = 0xFF;
  SocketIioConfig->DfxRxPreset[37] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[37] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[37] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[37] = 0xFF;
  SocketIioConfig->InboundConfiguration[37] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[38] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[38] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[38] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[38] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[38] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[38] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[38] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[38] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[38] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[38] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[38] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[38] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[38] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[38] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[38] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[38] = 0x00;
  SocketIioConfig->DfxDnTxPreset[38] = 0xFF;
  SocketIioConfig->DfxRxPreset[38] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[38] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[38] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[38] = 0xFF;
  SocketIioConfig->InboundConfiguration[38] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[39] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[39] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[39] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[39] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[39] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[39] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[39] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[39] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[39] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[39] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[39] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[39] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[39] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[39] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[39] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[39] = 0x00;
  SocketIioConfig->DfxDnTxPreset[39] = 0xFF;
  SocketIioConfig->DfxRxPreset[39] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[39] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[39] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[39] = 0xFF;
  SocketIioConfig->InboundConfiguration[39] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[40] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[40] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[40] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[40] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[40] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[40] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[40] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[40] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[40] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[40] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[40] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[40] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[40] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[40] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[40] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[40] = 0x00;
  SocketIioConfig->DfxDnTxPreset[40] = 0xFF;
  SocketIioConfig->DfxRxPreset[40] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[40] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[40] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[40] = 0xFF;
  SocketIioConfig->InboundConfiguration[40] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[41] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[41] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[41] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[41] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[41] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[41] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[41] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[41] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[41] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[41] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[41] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[41] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[41] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[41] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[41] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[41] = 0x00;
  SocketIioConfig->DfxDnTxPreset[41] = 0xFF;
  SocketIioConfig->DfxRxPreset[41] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[41] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[41] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[41] = 0xFF;
  SocketIioConfig->InboundConfiguration[41] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[42] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[42] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[42] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[42] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[42] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[42] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[42] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[42] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[42] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[42] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[42] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[42] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[42] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[42] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[42] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[42] = 0x00;
  SocketIioConfig->DfxDnTxPreset[42] = 0xFF;
  SocketIioConfig->DfxRxPreset[42] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[42] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[42] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[42] = 0xFF;
  SocketIioConfig->InboundConfiguration[42] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[43] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[43] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[43] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[43] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[43] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[43] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[43] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[43] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[43] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[43] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[43] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[43] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[43] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[43] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[43] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[43] = 0x00;
  SocketIioConfig->DfxDnTxPreset[43] = 0xFF;
  SocketIioConfig->DfxRxPreset[43] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[43] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[43] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[43] = 0xFF;
  SocketIioConfig->InboundConfiguration[43] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[44] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[44] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[44] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[44] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[44] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[44] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[44] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[44] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[44] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[44] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[44] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[44] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[44] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[44] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[44] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[44] = 0x00;
  SocketIioConfig->DfxDnTxPreset[44] = 0xFF;
  SocketIioConfig->DfxRxPreset[44] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[44] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[44] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[44] = 0xFF;
  SocketIioConfig->InboundConfiguration[44] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[45] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[45] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[45] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[45] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[45] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[45] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[45] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[45] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[45] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[45] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[45] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[45] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[45] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[45] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[45] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[45] = 0x00;
  SocketIioConfig->DfxDnTxPreset[45] = 0xFF;
  SocketIioConfig->DfxRxPreset[45] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[45] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[45] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[45] = 0xFF;
  SocketIioConfig->InboundConfiguration[45] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[46] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[46] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[46] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[46] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[46] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[46] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[46] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[46] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[46] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[46] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[46] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[46] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[46] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[46] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[46] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[46] = 0x00;
  SocketIioConfig->DfxDnTxPreset[46] = 0xFF;
  SocketIioConfig->DfxRxPreset[46] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[46] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[46] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[46] = 0xFF;
  SocketIioConfig->InboundConfiguration[46] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[47] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[47] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[47] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[47] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[47] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[47] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[47] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[47] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[47] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[47] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[47] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[47] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[47] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[47] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[47] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[47] = 0x00;
  SocketIioConfig->DfxDnTxPreset[47] = 0xFF;
  SocketIioConfig->DfxRxPreset[47] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[47] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[47] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[47] = 0xFF;
  SocketIioConfig->InboundConfiguration[47] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[48] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[48] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[48] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[48] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[48] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[48] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[48] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[48] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[48] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[48] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[48] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[48] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[48] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[48] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[48] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[48] = 0x00;
  SocketIioConfig->DfxDnTxPreset[48] = 0xFF;
  SocketIioConfig->DfxRxPreset[48] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[48] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[48] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[48] = 0xFF;
  SocketIioConfig->InboundConfiguration[48] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[49] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[49] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[49] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[49] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[49] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[49] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[49] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[49] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[49] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[49] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[49] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[49] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[49] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[49] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[49] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[49] = 0x00;
  SocketIioConfig->DfxDnTxPreset[49] = 0xFF;
  SocketIioConfig->DfxRxPreset[49] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[49] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[49] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[49] = 0xFF;
  SocketIioConfig->InboundConfiguration[49] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[50] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[50] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[50] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[50] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[50] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[50] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[50] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[50] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[50] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[50] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[50] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[50] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[50] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[50] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[50] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[50] = 0x00;
  SocketIioConfig->DfxDnTxPreset[50] = 0xFF;
  SocketIioConfig->DfxRxPreset[50] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[50] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[50] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[50] = 0xFF;
  SocketIioConfig->InboundConfiguration[50] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[51] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[51] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[51] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[51] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[51] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[51] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[51] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[51] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[51] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[51] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[51] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[51] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[51] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[51] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[51] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[51] = 0x00;
  SocketIioConfig->DfxDnTxPreset[51] = 0xFF;
  SocketIioConfig->DfxRxPreset[51] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[51] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[51] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[51] = 0xFF;
  SocketIioConfig->InboundConfiguration[51] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[52] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[52] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[52] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[52] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[52] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[52] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[52] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[52] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[52] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[52] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[52] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[52] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[52] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[52] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[52] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[52] = 0x00;
  SocketIioConfig->DfxDnTxPreset[52] = 0xFF;
  SocketIioConfig->DfxRxPreset[52] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[52] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[52] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[52] = 0xFF;
  SocketIioConfig->InboundConfiguration[52] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[53] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[53] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[53] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[53] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[53] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[53] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[53] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[53] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[53] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[53] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[53] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[53] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[53] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[53] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[53] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[53] = 0x00;
  SocketIioConfig->DfxDnTxPreset[53] = 0xFF;
  SocketIioConfig->DfxRxPreset[53] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[53] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[53] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[53] = 0xFF;
  SocketIioConfig->InboundConfiguration[53] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[54] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[54] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[54] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[54] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[54] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[54] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[54] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[54] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[54] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[54] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[54] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[54] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[54] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[54] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[54] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[54] = 0x00;
  SocketIioConfig->DfxDnTxPreset[54] = 0xFF;
  SocketIioConfig->DfxRxPreset[54] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[54] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[54] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[54] = 0xFF;
  SocketIioConfig->InboundConfiguration[54] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[55] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[55] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[55] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[55] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[55] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[55] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[55] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[55] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[55] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[55] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[55] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[55] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[55] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[55] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[55] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[55] = 0x00;
  SocketIioConfig->DfxDnTxPreset[55] = 0xFF;
  SocketIioConfig->DfxRxPreset[55] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[55] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[55] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[55] = 0xFF;
  SocketIioConfig->InboundConfiguration[55] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[56] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[56] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[56] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[56] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[56] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[56] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[56] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[56] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[56] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[56] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[56] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[56] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[56] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[56] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[56] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[56] = 0x00;
  SocketIioConfig->DfxDnTxPreset[56] = 0xFF;
  SocketIioConfig->DfxRxPreset[56] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[56] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[56] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[56] = 0xFF;
  SocketIioConfig->InboundConfiguration[56] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[57] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[57] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[57] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[57] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[57] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[57] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[57] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[57] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[57] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[57] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[57] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[57] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[57] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[57] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[57] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[57] = 0x00;
  SocketIioConfig->DfxDnTxPreset[57] = 0xFF;
  SocketIioConfig->DfxRxPreset[57] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[57] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[57] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[57] = 0xFF;
  SocketIioConfig->InboundConfiguration[57] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[58] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[58] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[58] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[58] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[58] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[58] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[58] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[58] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[58] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[58] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[58] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[58] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[58] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[58] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[58] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[58] = 0x00;
  SocketIioConfig->DfxDnTxPreset[58] = 0xFF;
  SocketIioConfig->DfxRxPreset[58] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[58] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[58] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[58] = 0xFF;
  SocketIioConfig->InboundConfiguration[58] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[59] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[59] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[59] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[59] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[59] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[59] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[59] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[59] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[59] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[59] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[59] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[59] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[59] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[59] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[59] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[59] = 0x00;
  SocketIioConfig->DfxDnTxPreset[59] = 0xFF;
  SocketIioConfig->DfxRxPreset[59] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[59] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[59] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[59] = 0xFF;
  SocketIioConfig->InboundConfiguration[59] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[60] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[60] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[60] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[60] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[60] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[60] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[60] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[60] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[60] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[60] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[60] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[60] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[60] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[60] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[60] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[60] = 0x00;
  SocketIioConfig->DfxDnTxPreset[60] = 0xFF;
  SocketIioConfig->DfxRxPreset[60] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[60] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[60] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[60] = 0xFF;
  SocketIioConfig->InboundConfiguration[60] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[61] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[61] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[61] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[61] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[61] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[61] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[61] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[61] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[61] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[61] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[61] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[61] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[61] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[61] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[61] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[61] = 0x00;
  SocketIioConfig->DfxDnTxPreset[61] = 0xFF;
  SocketIioConfig->DfxRxPreset[61] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[61] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[61] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[61] = 0xFF;
  SocketIioConfig->InboundConfiguration[61] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[62] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[62] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[62] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[62] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[62] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[62] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[62] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[62] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[62] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[62] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[62] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[62] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[62] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[62] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[62] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[62] = 0x00;
  SocketIioConfig->DfxDnTxPreset[62] = 0xFF;
  SocketIioConfig->DfxRxPreset[62] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[62] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[62] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[62] = 0xFF;
  SocketIioConfig->InboundConfiguration[62] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[63] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[63] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[63] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[63] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[63] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[63] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[63] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[63] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[63] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[63] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[63] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[63] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[63] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[63] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[63] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[63] = 0x00;
  SocketIioConfig->DfxDnTxPreset[63] = 0xFF;
  SocketIioConfig->DfxRxPreset[63] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[63] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[63] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[63] = 0xFF;
  SocketIioConfig->InboundConfiguration[63] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[64] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[64] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[64] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[64] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[64] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[64] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[64] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[64] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[64] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[64] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[64] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[64] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[64] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[64] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[64] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[64] = 0x00;
  SocketIioConfig->DfxDnTxPreset[64] = 0xFF;
  SocketIioConfig->DfxRxPreset[64] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[64] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[64] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[64] = 0xFF;
  SocketIioConfig->InboundConfiguration[64] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[65] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[65] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[65] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[65] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[65] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[65] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[65] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[65] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[65] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[65] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[65] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[65] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[65] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[65] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[65] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[65] = 0x00;
  SocketIioConfig->DfxDnTxPreset[65] = 0xFF;
  SocketIioConfig->DfxRxPreset[65] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[65] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[65] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[65] = 0xFF;
  SocketIioConfig->InboundConfiguration[65] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[66] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[66] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[66] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[66] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[66] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[66] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[66] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[66] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[66] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[66] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[66] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[66] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[66] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[66] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[66] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[66] = 0x00;
  SocketIioConfig->DfxDnTxPreset[66] = 0xFF;
  SocketIioConfig->DfxRxPreset[66] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[66] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[66] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[66] = 0xFF;
  SocketIioConfig->InboundConfiguration[66] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[67] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[67] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[67] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[67] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[67] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[67] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[67] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[67] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[67] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[67] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[67] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[67] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[67] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[67] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[67] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[67] = 0x00;
  SocketIioConfig->DfxDnTxPreset[67] = 0xFF;
  SocketIioConfig->DfxRxPreset[67] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[67] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[67] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[67] = 0xFF;
  SocketIioConfig->InboundConfiguration[67] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[68] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[68] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[68] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[68] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[68] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[68] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[68] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[68] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[68] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[68] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[68] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[68] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[68] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[68] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[68] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[68] = 0x00;
  SocketIioConfig->DfxDnTxPreset[68] = 0xFF;
  SocketIioConfig->DfxRxPreset[68] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[68] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[68] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[68] = 0xFF;
  SocketIioConfig->InboundConfiguration[68] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[69] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[69] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[69] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[69] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[69] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[69] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[69] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[69] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[69] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[69] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[69] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[69] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[69] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[69] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[69] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[69] = 0x00;
  SocketIioConfig->DfxDnTxPreset[69] = 0xFF;
  SocketIioConfig->DfxRxPreset[69] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[69] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[69] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[69] = 0xFF;
  SocketIioConfig->InboundConfiguration[69] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[70] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[70] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[70] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[70] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[70] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[70] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[70] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[70] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[70] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[70] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[70] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[70] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[70] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[70] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[70] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[70] = 0x00;
  SocketIioConfig->DfxDnTxPreset[70] = 0xFF;
  SocketIioConfig->DfxRxPreset[70] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[70] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[70] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[70] = 0xFF;
  SocketIioConfig->InboundConfiguration[70] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[71] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[71] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[71] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[71] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[71] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[71] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[71] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[71] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[71] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[71] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[71] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[71] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[71] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[71] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[71] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[71] = 0x00;
  SocketIioConfig->DfxDnTxPreset[71] = 0xFF;
  SocketIioConfig->DfxRxPreset[71] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[71] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[71] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[71] = 0xFF;
  SocketIioConfig->InboundConfiguration[71] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[72] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[72] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[72] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[72] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[72] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[72] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[72] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[72] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[72] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[72] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[72] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[72] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[72] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[72] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[72] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[72] = 0x00;
  SocketIioConfig->DfxDnTxPreset[72] = 0xFF;
  SocketIioConfig->DfxRxPreset[72] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[72] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[72] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[72] = 0xFF;
  SocketIioConfig->InboundConfiguration[72] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[73] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[73] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[73] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[73] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[73] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[73] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[73] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[73] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[73] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[73] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[73] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[73] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[73] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[73] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[73] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[73] = 0x00;
  SocketIioConfig->DfxDnTxPreset[73] = 0xFF;
  SocketIioConfig->DfxRxPreset[73] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[73] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[73] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[73] = 0xFF;
  SocketIioConfig->InboundConfiguration[73] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[74] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[74] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[74] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[74] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[74] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[74] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[74] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[74] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[74] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[74] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[74] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[74] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[74] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[74] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[74] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[74] = 0x00;
  SocketIioConfig->DfxDnTxPreset[74] = 0xFF;
  SocketIioConfig->DfxRxPreset[74] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[74] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[74] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[74] = 0xFF;
  SocketIioConfig->InboundConfiguration[74] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[75] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[75] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[75] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[75] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[75] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[75] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[75] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[75] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[75] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[75] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[75] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[75] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[75] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[75] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[75] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[75] = 0x00;
  SocketIioConfig->DfxDnTxPreset[75] = 0xFF;
  SocketIioConfig->DfxRxPreset[75] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[75] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[75] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[75] = 0xFF;
  SocketIioConfig->InboundConfiguration[75] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[76] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[76] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[76] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[76] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[76] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[76] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[76] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[76] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[76] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[76] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[76] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[76] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[76] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[76] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[76] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[76] = 0x00;
  SocketIioConfig->DfxDnTxPreset[76] = 0xFF;
  SocketIioConfig->DfxRxPreset[76] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[76] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[76] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[76] = 0xFF;
  SocketIioConfig->InboundConfiguration[76] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[77] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[77] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[77] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[77] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[77] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[77] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[77] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[77] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[77] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[77] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[77] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[77] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[77] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[77] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[77] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[77] = 0x00;
  SocketIioConfig->DfxDnTxPreset[77] = 0xFF;
  SocketIioConfig->DfxRxPreset[77] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[77] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[77] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[77] = 0xFF;
  SocketIioConfig->InboundConfiguration[77] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[78] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[78] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[78] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[78] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[78] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[78] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[78] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[78] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[78] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[78] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[78] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[78] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[78] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[78] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[78] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[78] = 0x00;
  SocketIioConfig->DfxDnTxPreset[78] = 0xFF;
  SocketIioConfig->DfxRxPreset[78] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[78] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[78] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[78] = 0xFF;
  SocketIioConfig->InboundConfiguration[78] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[79] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[79] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[79] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[79] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[79] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[79] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[79] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[79] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[79] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[79] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[79] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[79] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[79] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[79] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[79] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[79] = 0x00;
  SocketIioConfig->DfxDnTxPreset[79] = 0xFF;
  SocketIioConfig->DfxRxPreset[79] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[79] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[79] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[79] = 0xFF;
  SocketIioConfig->InboundConfiguration[79] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[80] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[80] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[80] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[80] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[80] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[80] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[80] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[80] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[80] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[80] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[80] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[80] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[80] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[80] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[80] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[80] = 0x00;
  SocketIioConfig->DfxDnTxPreset[80] = 0xFF;
  SocketIioConfig->DfxRxPreset[80] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[80] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[80] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[80] = 0xFF;
  SocketIioConfig->InboundConfiguration[80] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[81] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[81] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[81] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[81] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[81] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[81] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[81] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[81] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[81] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[81] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[81] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[81] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[81] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[81] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[81] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[81] = 0x00;
  SocketIioConfig->DfxDnTxPreset[81] = 0xFF;
  SocketIioConfig->DfxRxPreset[81] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[81] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[81] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[81] = 0xFF;
  SocketIioConfig->InboundConfiguration[81] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[82] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[82] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[82] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[82] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[82] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[82] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[82] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[82] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[82] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[82] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[82] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[82] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[82] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[82] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[82] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[82] = 0x00;
  SocketIioConfig->DfxDnTxPreset[82] = 0xFF;
  SocketIioConfig->DfxRxPreset[82] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[82] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[82] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[82] = 0xFF;
  SocketIioConfig->InboundConfiguration[82] = 0x00;
  SocketIioConfig->DfxGen3OverrideMode[83] = 0x00;
  SocketIioConfig->DfxGen3ManualPh2_Precursor[83] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh2_Cursor[83] = 0x29;
  SocketIioConfig->DfxGen3ManualPh2_Postcursor[83] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Precursor[83] = 0x0B;
  SocketIioConfig->DfxGen3ManualPh3_Cursor[83] = 0x29;
  SocketIioConfig->DfxGen3ManualPh3_Postcursor[83] = 0x0B;
  SocketIioConfig->DfxGen3TestCard[83] = 0x00;
  SocketIioConfig->DfxGen4OverrideMode[83] = 0x00;
  SocketIioConfig->DfxGen4ManualPh2_Precursor[83] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh2_Cursor[83] = 0x29;
  SocketIioConfig->DfxGen4ManualPh2_Postcursor[83] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Precursor[83] = 0x0B;
  SocketIioConfig->DfxGen4ManualPh3_Cursor[83] = 0x29;
  SocketIioConfig->DfxGen4ManualPh3_Postcursor[83] = 0x0B;
  SocketIioConfig->DfxGen4TestCard[83] = 0x00;
  SocketIioConfig->DfxDnTxPreset[83] = 0xFF;
  SocketIioConfig->DfxRxPreset[83] = 0xFF;
  SocketIioConfig->DfxUpTxPreset[83] = 0xFF;
  SocketIioConfig->DfxDnTxPresetGen4[83] = 0xFF;
  SocketIioConfig->DfxUpTxPresetGen4[83] = 0xFF;
  SocketIioConfig->InboundConfiguration[83] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[0] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[0] = 0x00;
  SocketIioConfig->DeEmphasis[0] = 0x00;
  SocketIioConfig->PcieCommonClock[0] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[0] = 0x01;
  SocketIioConfig->PcieMaxPayload[0] = 0x07;
  SocketIioConfig->PcieDState[0] = 0x00;
  SocketIioConfig->PcieAspm[0] = 0x02;
  SocketIioConfig->PcieL1Latency[0] = 0x04;
  SocketIioConfig->MsiEn[0] = 0x00;
  SocketIioConfig->ExtendedSync[0] = 0x00;
  SocketIioConfig->ComplianceMode[0] = 0x00;
  SocketIioConfig->EOI[0] = 0x00;
  SocketIioConfig->MSIFATEN[0] = 0x00;
  SocketIioConfig->MSINFATEN[0] = 0x00;
  SocketIioConfig->MSICOREN[0] = 0x00;
  SocketIioConfig->ACPIPMEn[0] = 0x00;
  SocketIioConfig->P2PRdDis[0] = 0x00;
  SocketIioConfig->DisPMETOAck[0] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[0] = 0x00;
  SocketIioConfig->TXEQ[0] = 0x00;
  SocketIioConfig->SRIS[0] = 0x00;
  SocketIioConfig->SERRE[0] = 0x00;
  SocketIioConfig->IODC[0] = 0x06;
  SocketIioConfig->MctpEn[0] = 0x01;
  SocketIioConfig->PciePortEnable[1] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[1] = 0x02;
  SocketIioConfig->SLOTHPSUP[1] = 0x00;
  SocketIioConfig->PcieLinkDis[1] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[1] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[1] = 0x00;
  SocketIioConfig->DeEmphasis[1] = 0x01;
  SocketIioConfig->PcieCommonClock[1] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[1] = 0x01;
  SocketIioConfig->PcieMaxPayload[1] = 0x07;
  SocketIioConfig->PcieDState[1] = 0x00;
  SocketIioConfig->PcieAspm[1] = 0x02;
  SocketIioConfig->PcieL1Latency[1] = 0x04;
  SocketIioConfig->MsiEn[1] = 0x00;
  SocketIioConfig->ExtendedSync[1] = 0x00;
  SocketIioConfig->ComplianceMode[1] = 0x00;
  SocketIioConfig->EOI[1] = 0x01;
  SocketIioConfig->MSIFATEN[1] = 0x00;
  SocketIioConfig->MSINFATEN[1] = 0x00;
  SocketIioConfig->MSICOREN[1] = 0x00;
  SocketIioConfig->ACPIPMEn[1] = 0x00;
  SocketIioConfig->P2PRdDis[1] = 0x00;
  SocketIioConfig->DisPMETOAck[1] = 0x00;
  SocketIioConfig->ACPIHP[1] = 0x00;
  SocketIioConfig->ACPIPM[1] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[1] = 0x00;
  SocketIioConfig->TXEQ[1] = 0x00;
  SocketIioConfig->SRIS[1] = 0x00;
  SocketIioConfig->SERRE[1] = 0x00;
  SocketIioConfig->IODC[1] = 0x06;
  SocketIioConfig->MctpEn[1] = 0x01;
  SocketIioConfig->NtbPpd[0] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[0] = 0x00;
  SocketIioConfig->NtbSplitBar[0] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[0] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[0] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[0] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[0] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[0] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[0] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[0] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[0] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[0] = 0x03;
  SocketIioConfig->PEXPHIDE[1] = 0x00;
  SocketIioConfig->PciePortEnable[2] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[2] = 0x02;
  SocketIioConfig->SLOTHPSUP[2] = 0x00;
  SocketIioConfig->PcieLinkDis[2] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[2] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[2] = 0x00;
  SocketIioConfig->DeEmphasis[2] = 0x01;
  SocketIioConfig->PcieCommonClock[2] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[2] = 0x01;
  SocketIioConfig->PcieMaxPayload[2] = 0x07;
  SocketIioConfig->PcieDState[2] = 0x00;
  SocketIioConfig->PcieAspm[2] = 0x02;
  SocketIioConfig->PcieL1Latency[2] = 0x04;
  SocketIioConfig->MsiEn[2] = 0x00;
  SocketIioConfig->ExtendedSync[2] = 0x00;
  SocketIioConfig->ComplianceMode[2] = 0x00;
  SocketIioConfig->EOI[2] = 0x01;
  SocketIioConfig->MSIFATEN[2] = 0x00;
  SocketIioConfig->MSINFATEN[2] = 0x00;
  SocketIioConfig->MSICOREN[2] = 0x00;
  SocketIioConfig->ACPIPMEn[2] = 0x00;
  SocketIioConfig->P2PRdDis[2] = 0x00;
  SocketIioConfig->DisPMETOAck[2] = 0x00;
  SocketIioConfig->ACPIHP[2] = 0x00;
  SocketIioConfig->ACPIPM[2] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[2] = 0x00;
  SocketIioConfig->TXEQ[2] = 0x00;
  SocketIioConfig->SRIS[2] = 0x00;
  SocketIioConfig->SERRE[2] = 0x00;
  SocketIioConfig->IODC[2] = 0x06;
  SocketIioConfig->MctpEn[2] = 0x01;
  SocketIioConfig->PEXPHIDE[2] = 0x00;
  SocketIioConfig->PciePortEnable[3] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[3] = 0x02;
  SocketIioConfig->SLOTHPSUP[3] = 0x00;
  SocketIioConfig->PcieLinkDis[3] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[3] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[3] = 0x00;
  SocketIioConfig->DeEmphasis[3] = 0x01;
  SocketIioConfig->PcieCommonClock[3] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[3] = 0x01;
  SocketIioConfig->PcieMaxPayload[3] = 0x07;
  SocketIioConfig->PcieDState[3] = 0x00;
  SocketIioConfig->PcieAspm[3] = 0x02;
  SocketIioConfig->PcieL1Latency[3] = 0x04;
  SocketIioConfig->MsiEn[3] = 0x00;
  SocketIioConfig->ExtendedSync[3] = 0x00;
  SocketIioConfig->ComplianceMode[3] = 0x00;
  SocketIioConfig->EOI[3] = 0x01;
  SocketIioConfig->MSIFATEN[3] = 0x00;
  SocketIioConfig->MSINFATEN[3] = 0x00;
  SocketIioConfig->MSICOREN[3] = 0x00;
  SocketIioConfig->ACPIPMEn[3] = 0x00;
  SocketIioConfig->P2PRdDis[3] = 0x00;
  SocketIioConfig->DisPMETOAck[3] = 0x00;
  SocketIioConfig->ACPIHP[3] = 0x00;
  SocketIioConfig->ACPIPM[3] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[3] = 0x00;
  SocketIioConfig->TXEQ[3] = 0x00;
  SocketIioConfig->SRIS[3] = 0x00;
  SocketIioConfig->SERRE[3] = 0x00;
  SocketIioConfig->IODC[3] = 0x06;
  SocketIioConfig->MctpEn[3] = 0x01;
  SocketIioConfig->PEXPHIDE[3] = 0x00;
  SocketIioConfig->PciePortEnable[4] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[4] = 0x02;
  SocketIioConfig->SLOTHPSUP[4] = 0x00;
  SocketIioConfig->PcieLinkDis[4] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[4] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[4] = 0x00;
  SocketIioConfig->DeEmphasis[4] = 0x01;
  SocketIioConfig->PcieCommonClock[4] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[4] = 0x01;
  SocketIioConfig->PcieMaxPayload[4] = 0x07;
  SocketIioConfig->PcieDState[4] = 0x00;
  SocketIioConfig->PcieAspm[4] = 0x02;
  SocketIioConfig->PcieL1Latency[4] = 0x04;
  SocketIioConfig->MsiEn[4] = 0x00;
  SocketIioConfig->ExtendedSync[4] = 0x00;
  SocketIioConfig->ComplianceMode[4] = 0x00;
  SocketIioConfig->EOI[4] = 0x01;
  SocketIioConfig->MSIFATEN[4] = 0x00;
  SocketIioConfig->MSINFATEN[4] = 0x00;
  SocketIioConfig->MSICOREN[4] = 0x00;
  SocketIioConfig->ACPIPMEn[4] = 0x00;
  SocketIioConfig->P2PRdDis[4] = 0x00;
  SocketIioConfig->DisPMETOAck[4] = 0x00;
  SocketIioConfig->ACPIHP[4] = 0x00;
  SocketIioConfig->ACPIPM[4] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[4] = 0x00;
  SocketIioConfig->TXEQ[4] = 0x00;
  SocketIioConfig->SRIS[4] = 0x00;
  SocketIioConfig->SERRE[4] = 0x00;
  SocketIioConfig->IODC[4] = 0x06;
  SocketIioConfig->MctpEn[4] = 0x01;
  SocketIioConfig->PEXPHIDE[4] = 0x00;
  SocketIioConfig->PciePortEnable[5] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[5] = 0x02;
  SocketIioConfig->SLOTHPSUP[5] = 0x00;
  SocketIioConfig->PcieLinkDis[5] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[5] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[5] = 0x00;
  SocketIioConfig->DeEmphasis[5] = 0x01;
  SocketIioConfig->PcieCommonClock[5] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[5] = 0x01;
  SocketIioConfig->PcieMaxPayload[5] = 0x07;
  SocketIioConfig->PcieDState[5] = 0x00;
  SocketIioConfig->PcieAspm[5] = 0x02;
  SocketIioConfig->PcieL1Latency[5] = 0x04;
  SocketIioConfig->MsiEn[5] = 0x00;
  SocketIioConfig->ExtendedSync[5] = 0x00;
  SocketIioConfig->ComplianceMode[5] = 0x00;
  SocketIioConfig->EOI[5] = 0x01;
  SocketIioConfig->MSIFATEN[5] = 0x00;
  SocketIioConfig->MSINFATEN[5] = 0x00;
  SocketIioConfig->MSICOREN[5] = 0x00;
  SocketIioConfig->ACPIPMEn[5] = 0x00;
  SocketIioConfig->P2PRdDis[5] = 0x00;
  SocketIioConfig->DisPMETOAck[5] = 0x00;
  SocketIioConfig->ACPIHP[5] = 0x00;
  SocketIioConfig->ACPIPM[5] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[5] = 0x00;
  SocketIioConfig->TXEQ[5] = 0x00;
  SocketIioConfig->SRIS[5] = 0x00;
  SocketIioConfig->SERRE[5] = 0x00;
  SocketIioConfig->IODC[5] = 0x06;
  SocketIioConfig->MctpEn[5] = 0x01;
  SocketIioConfig->NtbPpd[1] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[1] = 0x00;
  SocketIioConfig->NtbSplitBar[1] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[1] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[1] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[1] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[1] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[1] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[1] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[1] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[1] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[1] = 0x03;
  SocketIioConfig->PEXPHIDE[5] = 0x00;
  SocketIioConfig->PciePortEnable[6] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[6] = 0x02;
  SocketIioConfig->SLOTHPSUP[6] = 0x00;
  SocketIioConfig->PcieLinkDis[6] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[6] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[6] = 0x00;
  SocketIioConfig->DeEmphasis[6] = 0x01;
  SocketIioConfig->PcieCommonClock[6] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[6] = 0x01;
  SocketIioConfig->PcieMaxPayload[6] = 0x07;
  SocketIioConfig->PcieDState[6] = 0x00;
  SocketIioConfig->PcieAspm[6] = 0x02;
  SocketIioConfig->PcieL1Latency[6] = 0x04;
  SocketIioConfig->MsiEn[6] = 0x00;
  SocketIioConfig->ExtendedSync[6] = 0x00;
  SocketIioConfig->ComplianceMode[6] = 0x00;
  SocketIioConfig->EOI[6] = 0x01;
  SocketIioConfig->MSIFATEN[6] = 0x00;
  SocketIioConfig->MSINFATEN[6] = 0x00;
  SocketIioConfig->MSICOREN[6] = 0x00;
  SocketIioConfig->ACPIPMEn[6] = 0x00;
  SocketIioConfig->P2PRdDis[6] = 0x00;
  SocketIioConfig->DisPMETOAck[6] = 0x00;
  SocketIioConfig->ACPIHP[6] = 0x00;
  SocketIioConfig->ACPIPM[6] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[6] = 0x00;
  SocketIioConfig->TXEQ[6] = 0x00;
  SocketIioConfig->SRIS[6] = 0x00;
  SocketIioConfig->SERRE[6] = 0x00;
  SocketIioConfig->IODC[6] = 0x06;
  SocketIioConfig->MctpEn[6] = 0x01;
  SocketIioConfig->PEXPHIDE[6] = 0x00;
  SocketIioConfig->PciePortEnable[7] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[7] = 0x02;
  SocketIioConfig->SLOTHPSUP[7] = 0x00;
  SocketIioConfig->PcieLinkDis[7] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[7] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[7] = 0x00;
  SocketIioConfig->DeEmphasis[7] = 0x01;
  SocketIioConfig->PcieCommonClock[7] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[7] = 0x01;
  SocketIioConfig->PcieMaxPayload[7] = 0x07;
  SocketIioConfig->PcieDState[7] = 0x00;
  SocketIioConfig->PcieAspm[7] = 0x02;
  SocketIioConfig->PcieL1Latency[7] = 0x04;
  SocketIioConfig->MsiEn[7] = 0x00;
  SocketIioConfig->ExtendedSync[7] = 0x00;
  SocketIioConfig->ComplianceMode[7] = 0x00;
  SocketIioConfig->EOI[7] = 0x01;
  SocketIioConfig->MSIFATEN[7] = 0x00;
  SocketIioConfig->MSINFATEN[7] = 0x00;
  SocketIioConfig->MSICOREN[7] = 0x00;
  SocketIioConfig->ACPIPMEn[7] = 0x00;
  SocketIioConfig->P2PRdDis[7] = 0x00;
  SocketIioConfig->DisPMETOAck[7] = 0x00;
  SocketIioConfig->ACPIHP[7] = 0x00;
  SocketIioConfig->ACPIPM[7] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[7] = 0x00;
  SocketIioConfig->TXEQ[7] = 0x00;
  SocketIioConfig->SRIS[7] = 0x00;
  SocketIioConfig->SERRE[7] = 0x00;
  SocketIioConfig->IODC[7] = 0x06;
  SocketIioConfig->MctpEn[7] = 0x01;
  SocketIioConfig->PEXPHIDE[7] = 0x00;
  SocketIioConfig->PciePortEnable[8] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[8] = 0x02;
  SocketIioConfig->SLOTHPSUP[8] = 0x00;
  SocketIioConfig->PcieLinkDis[8] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[8] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[8] = 0x00;
  SocketIioConfig->DeEmphasis[8] = 0x01;
  SocketIioConfig->PcieCommonClock[8] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[8] = 0x01;
  SocketIioConfig->PcieMaxPayload[8] = 0x07;
  SocketIioConfig->PcieDState[8] = 0x00;
  SocketIioConfig->PcieAspm[8] = 0x02;
  SocketIioConfig->PcieL1Latency[8] = 0x04;
  SocketIioConfig->MsiEn[8] = 0x00;
  SocketIioConfig->ExtendedSync[8] = 0x00;
  SocketIioConfig->ComplianceMode[8] = 0x00;
  SocketIioConfig->EOI[8] = 0x01;
  SocketIioConfig->MSIFATEN[8] = 0x00;
  SocketIioConfig->MSINFATEN[8] = 0x00;
  SocketIioConfig->MSICOREN[8] = 0x00;
  SocketIioConfig->ACPIPMEn[8] = 0x00;
  SocketIioConfig->P2PRdDis[8] = 0x00;
  SocketIioConfig->DisPMETOAck[8] = 0x00;
  SocketIioConfig->ACPIHP[8] = 0x00;
  SocketIioConfig->ACPIPM[8] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[8] = 0x00;
  SocketIioConfig->TXEQ[8] = 0x00;
  SocketIioConfig->SRIS[8] = 0x00;
  SocketIioConfig->SERRE[8] = 0x00;
  SocketIioConfig->IODC[8] = 0x06;
  SocketIioConfig->MctpEn[8] = 0x01;
  SocketIioConfig->PEXPHIDE[8] = 0x00;
  SocketIioConfig->PciePortEnable[9] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[9] = 0x02;
  SocketIioConfig->SLOTHPSUP[9] = 0x00;
  SocketIioConfig->PcieLinkDis[9] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[9] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[9] = 0x00;
  SocketIioConfig->DeEmphasis[9] = 0x01;
  SocketIioConfig->PcieCommonClock[9] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[9] = 0x01;
  SocketIioConfig->PcieMaxPayload[9] = 0x07;
  SocketIioConfig->PcieDState[9] = 0x00;
  SocketIioConfig->PcieAspm[9] = 0x02;
  SocketIioConfig->PcieL1Latency[9] = 0x04;
  SocketIioConfig->MsiEn[9] = 0x00;
  SocketIioConfig->ExtendedSync[9] = 0x00;
  SocketIioConfig->ComplianceMode[9] = 0x00;
  SocketIioConfig->EOI[9] = 0x01;
  SocketIioConfig->MSIFATEN[9] = 0x00;
  SocketIioConfig->MSINFATEN[9] = 0x00;
  SocketIioConfig->MSICOREN[9] = 0x00;
  SocketIioConfig->ACPIPMEn[9] = 0x00;
  SocketIioConfig->P2PRdDis[9] = 0x00;
  SocketIioConfig->DisPMETOAck[9] = 0x00;
  SocketIioConfig->ACPIHP[9] = 0x00;
  SocketIioConfig->ACPIPM[9] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[9] = 0x00;
  SocketIioConfig->TXEQ[9] = 0x00;
  SocketIioConfig->SRIS[9] = 0x00;
  SocketIioConfig->SERRE[9] = 0x00;
  SocketIioConfig->IODC[9] = 0x06;
  SocketIioConfig->MctpEn[9] = 0x01;
  SocketIioConfig->NtbPpd[2] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[2] = 0x00;
  SocketIioConfig->NtbSplitBar[2] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[2] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[2] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[2] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[2] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[2] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[2] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[2] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[2] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[2] = 0x03;
  SocketIioConfig->PEXPHIDE[9] = 0x00;
  SocketIioConfig->PciePortEnable[10] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[10] = 0x02;
  SocketIioConfig->SLOTHPSUP[10] = 0x00;
  SocketIioConfig->PcieLinkDis[10] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[10] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[10] = 0x00;
  SocketIioConfig->DeEmphasis[10] = 0x01;
  SocketIioConfig->PcieCommonClock[10] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[10] = 0x01;
  SocketIioConfig->PcieMaxPayload[10] = 0x07;
  SocketIioConfig->PcieDState[10] = 0x00;
  SocketIioConfig->PcieAspm[10] = 0x02;
  SocketIioConfig->PcieL1Latency[10] = 0x04;
  SocketIioConfig->MsiEn[10] = 0x00;
  SocketIioConfig->ExtendedSync[10] = 0x00;
  SocketIioConfig->ComplianceMode[10] = 0x00;
  SocketIioConfig->EOI[10] = 0x01;
  SocketIioConfig->MSIFATEN[10] = 0x00;
  SocketIioConfig->MSINFATEN[10] = 0x00;
  SocketIioConfig->MSICOREN[10] = 0x00;
  SocketIioConfig->ACPIPMEn[10] = 0x00;
  SocketIioConfig->P2PRdDis[10] = 0x00;
  SocketIioConfig->DisPMETOAck[10] = 0x00;
  SocketIioConfig->ACPIHP[10] = 0x00;
  SocketIioConfig->ACPIPM[10] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[10] = 0x00;
  SocketIioConfig->TXEQ[10] = 0x00;
  SocketIioConfig->SRIS[10] = 0x00;
  SocketIioConfig->SERRE[10] = 0x00;
  SocketIioConfig->IODC[10] = 0x06;
  SocketIioConfig->MctpEn[10] = 0x01;
  SocketIioConfig->PEXPHIDE[10] = 0x00;
  SocketIioConfig->PciePortEnable[11] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[11] = 0x02;
  SocketIioConfig->SLOTHPSUP[11] = 0x00;
  SocketIioConfig->PcieLinkDis[11] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[11] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[11] = 0x00;
  SocketIioConfig->DeEmphasis[11] = 0x01;
  SocketIioConfig->PcieCommonClock[11] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[11] = 0x01;
  SocketIioConfig->PcieMaxPayload[11] = 0x07;
  SocketIioConfig->PcieDState[11] = 0x00;
  SocketIioConfig->PcieAspm[11] = 0x02;
  SocketIioConfig->PcieL1Latency[11] = 0x04;
  SocketIioConfig->MsiEn[11] = 0x00;
  SocketIioConfig->ExtendedSync[11] = 0x00;
  SocketIioConfig->ComplianceMode[11] = 0x00;
  SocketIioConfig->EOI[11] = 0x01;
  SocketIioConfig->MSIFATEN[11] = 0x00;
  SocketIioConfig->MSINFATEN[11] = 0x00;
  SocketIioConfig->MSICOREN[11] = 0x00;
  SocketIioConfig->ACPIPMEn[11] = 0x00;
  SocketIioConfig->P2PRdDis[11] = 0x00;
  SocketIioConfig->DisPMETOAck[11] = 0x00;
  SocketIioConfig->ACPIHP[11] = 0x00;
  SocketIioConfig->ACPIPM[11] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[11] = 0x00;
  SocketIioConfig->TXEQ[11] = 0x00;
  SocketIioConfig->SRIS[11] = 0x00;
  SocketIioConfig->SERRE[11] = 0x00;
  SocketIioConfig->IODC[11] = 0x06;
  SocketIioConfig->MctpEn[11] = 0x01;
  SocketIioConfig->PEXPHIDE[11] = 0x00;
  SocketIioConfig->PciePortEnable[12] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[12] = 0x02;
  SocketIioConfig->SLOTHPSUP[12] = 0x00;
  SocketIioConfig->PcieLinkDis[12] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[12] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[12] = 0x00;
  SocketIioConfig->DeEmphasis[12] = 0x01;
  SocketIioConfig->PcieCommonClock[12] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[12] = 0x01;
  SocketIioConfig->PcieMaxPayload[12] = 0x07;
  SocketIioConfig->PcieDState[12] = 0x00;
  SocketIioConfig->PcieAspm[12] = 0x02;
  SocketIioConfig->PcieL1Latency[12] = 0x04;
  SocketIioConfig->MsiEn[12] = 0x00;
  SocketIioConfig->ExtendedSync[12] = 0x00;
  SocketIioConfig->ComplianceMode[12] = 0x00;
  SocketIioConfig->EOI[12] = 0x01;
  SocketIioConfig->MSIFATEN[12] = 0x00;
  SocketIioConfig->MSINFATEN[12] = 0x00;
  SocketIioConfig->MSICOREN[12] = 0x00;
  SocketIioConfig->ACPIPMEn[12] = 0x00;
  SocketIioConfig->P2PRdDis[12] = 0x00;
  SocketIioConfig->DisPMETOAck[12] = 0x00;
  SocketIioConfig->ACPIHP[12] = 0x00;
  SocketIioConfig->ACPIPM[12] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[12] = 0x00;
  SocketIioConfig->TXEQ[12] = 0x00;
  SocketIioConfig->SRIS[12] = 0x00;
  SocketIioConfig->SERRE[12] = 0x00;
  SocketIioConfig->IODC[12] = 0x06;
  SocketIioConfig->MctpEn[12] = 0x01;
  SocketIioConfig->PEXPHIDE[12] = 0x00;
  SocketIioConfig->PciePortEnable[13] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[13] = 0x02;
  SocketIioConfig->SLOTHPSUP[13] = 0x00;
  SocketIioConfig->PcieLinkDis[13] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[13] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[13] = 0x00;
  SocketIioConfig->DeEmphasis[13] = 0x01;
  SocketIioConfig->PcieCommonClock[13] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[13] = 0x01;
  SocketIioConfig->PcieMaxPayload[13] = 0x07;
  SocketIioConfig->PcieDState[13] = 0x00;
  SocketIioConfig->PcieAspm[13] = 0x02;
  SocketIioConfig->PcieL1Latency[13] = 0x04;
  SocketIioConfig->MsiEn[13] = 0x00;
  SocketIioConfig->ExtendedSync[13] = 0x00;
  SocketIioConfig->ComplianceMode[13] = 0x00;
  SocketIioConfig->EOI[13] = 0x01;
  SocketIioConfig->MSIFATEN[13] = 0x00;
  SocketIioConfig->MSINFATEN[13] = 0x00;
  SocketIioConfig->MSICOREN[13] = 0x00;
  SocketIioConfig->ACPIPMEn[13] = 0x00;
  SocketIioConfig->P2PRdDis[13] = 0x00;
  SocketIioConfig->DisPMETOAck[13] = 0x00;
  SocketIioConfig->ACPIHP[13] = 0x00;
  SocketIioConfig->ACPIPM[13] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[13] = 0x00;
  SocketIioConfig->TXEQ[13] = 0x00;
  SocketIioConfig->SRIS[13] = 0x00;
  SocketIioConfig->SERRE[13] = 0x00;
  SocketIioConfig->IODC[13] = 0x06;
  SocketIioConfig->MctpEn[13] = 0x01;
  SocketIioConfig->NtbPpd[3] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[3] = 0x00;
  SocketIioConfig->NtbSplitBar[3] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[3] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[3] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[3] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[3] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[3] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[3] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[3] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[3] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[3] = 0x03;
  SocketIioConfig->PEXPHIDE[13] = 0x00;
  SocketIioConfig->PciePortEnable[14] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[14] = 0x02;
  SocketIioConfig->SLOTHPSUP[14] = 0x00;
  SocketIioConfig->PcieLinkDis[14] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[14] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[14] = 0x00;
  SocketIioConfig->DeEmphasis[14] = 0x01;
  SocketIioConfig->PcieCommonClock[14] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[14] = 0x01;
  SocketIioConfig->PcieMaxPayload[14] = 0x07;
  SocketIioConfig->PcieDState[14] = 0x00;
  SocketIioConfig->PcieAspm[14] = 0x02;
  SocketIioConfig->PcieL1Latency[14] = 0x04;
  SocketIioConfig->MsiEn[14] = 0x00;
  SocketIioConfig->ExtendedSync[14] = 0x00;
  SocketIioConfig->ComplianceMode[14] = 0x00;
  SocketIioConfig->EOI[14] = 0x01;
  SocketIioConfig->MSIFATEN[14] = 0x00;
  SocketIioConfig->MSINFATEN[14] = 0x00;
  SocketIioConfig->MSICOREN[14] = 0x00;
  SocketIioConfig->ACPIPMEn[14] = 0x00;
  SocketIioConfig->P2PRdDis[14] = 0x00;
  SocketIioConfig->DisPMETOAck[14] = 0x00;
  SocketIioConfig->ACPIHP[14] = 0x00;
  SocketIioConfig->ACPIPM[14] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[14] = 0x00;
  SocketIioConfig->TXEQ[14] = 0x00;
  SocketIioConfig->SRIS[14] = 0x00;
  SocketIioConfig->SERRE[14] = 0x00;
  SocketIioConfig->IODC[14] = 0x06;
  SocketIioConfig->MctpEn[14] = 0x01;
  SocketIioConfig->PEXPHIDE[14] = 0x00;
  SocketIioConfig->PciePortEnable[15] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[15] = 0x02;
  SocketIioConfig->SLOTHPSUP[15] = 0x00;
  SocketIioConfig->PcieLinkDis[15] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[15] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[15] = 0x00;
  SocketIioConfig->DeEmphasis[15] = 0x01;
  SocketIioConfig->PcieCommonClock[15] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[15] = 0x01;
  SocketIioConfig->PcieMaxPayload[15] = 0x07;
  SocketIioConfig->PcieDState[15] = 0x00;
  SocketIioConfig->PcieAspm[15] = 0x02;
  SocketIioConfig->PcieL1Latency[15] = 0x04;
  SocketIioConfig->MsiEn[15] = 0x00;
  SocketIioConfig->ExtendedSync[15] = 0x00;
  SocketIioConfig->ComplianceMode[15] = 0x00;
  SocketIioConfig->EOI[15] = 0x01;
  SocketIioConfig->MSIFATEN[15] = 0x00;
  SocketIioConfig->MSINFATEN[15] = 0x00;
  SocketIioConfig->MSICOREN[15] = 0x00;
  SocketIioConfig->ACPIPMEn[15] = 0x00;
  SocketIioConfig->P2PRdDis[15] = 0x00;
  SocketIioConfig->DisPMETOAck[15] = 0x00;
  SocketIioConfig->ACPIHP[15] = 0x00;
  SocketIioConfig->ACPIPM[15] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[15] = 0x00;
  SocketIioConfig->TXEQ[15] = 0x00;
  SocketIioConfig->SRIS[15] = 0x00;
  SocketIioConfig->SERRE[15] = 0x00;
  SocketIioConfig->IODC[15] = 0x06;
  SocketIioConfig->MctpEn[15] = 0x01;
  SocketIioConfig->PEXPHIDE[15] = 0x00;
  SocketIioConfig->PciePortEnable[16] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[16] = 0x02;
  SocketIioConfig->SLOTHPSUP[16] = 0x00;
  SocketIioConfig->PcieLinkDis[16] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[16] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[16] = 0x00;
  SocketIioConfig->DeEmphasis[16] = 0x01;
  SocketIioConfig->PcieCommonClock[16] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[16] = 0x01;
  SocketIioConfig->PcieMaxPayload[16] = 0x07;
  SocketIioConfig->PcieDState[16] = 0x00;
  SocketIioConfig->PcieAspm[16] = 0x02;
  SocketIioConfig->PcieL1Latency[16] = 0x04;
  SocketIioConfig->MsiEn[16] = 0x00;
  SocketIioConfig->ExtendedSync[16] = 0x00;
  SocketIioConfig->ComplianceMode[16] = 0x00;
  SocketIioConfig->EOI[16] = 0x01;
  SocketIioConfig->MSIFATEN[16] = 0x00;
  SocketIioConfig->MSINFATEN[16] = 0x00;
  SocketIioConfig->MSICOREN[16] = 0x00;
  SocketIioConfig->ACPIPMEn[16] = 0x00;
  SocketIioConfig->P2PRdDis[16] = 0x00;
  SocketIioConfig->DisPMETOAck[16] = 0x00;
  SocketIioConfig->ACPIHP[16] = 0x00;
  SocketIioConfig->ACPIPM[16] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[16] = 0x00;
  SocketIioConfig->TXEQ[16] = 0x00;
  SocketIioConfig->SRIS[16] = 0x00;
  SocketIioConfig->SERRE[16] = 0x00;
  SocketIioConfig->IODC[16] = 0x06;
  SocketIioConfig->MctpEn[16] = 0x01;
  SocketIioConfig->PEXPHIDE[16] = 0x00;
  SocketIioConfig->PciePortEnable[17] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[17] = 0x02;
  SocketIioConfig->SLOTHPSUP[17] = 0x00;
  SocketIioConfig->PcieLinkDis[17] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[17] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[17] = 0x00;
  SocketIioConfig->DeEmphasis[17] = 0x01;
  SocketIioConfig->PcieCommonClock[17] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[17] = 0x01;
  SocketIioConfig->PcieMaxPayload[17] = 0x07;
  SocketIioConfig->PcieDState[17] = 0x00;
  SocketIioConfig->PcieAspm[17] = 0x02;
  SocketIioConfig->PcieL1Latency[17] = 0x04;
  SocketIioConfig->MsiEn[17] = 0x00;
  SocketIioConfig->ExtendedSync[17] = 0x00;
  SocketIioConfig->ComplianceMode[17] = 0x00;
  SocketIioConfig->EOI[17] = 0x01;
  SocketIioConfig->MSIFATEN[17] = 0x00;
  SocketIioConfig->MSINFATEN[17] = 0x00;
  SocketIioConfig->MSICOREN[17] = 0x00;
  SocketIioConfig->ACPIPMEn[17] = 0x00;
  SocketIioConfig->P2PRdDis[17] = 0x00;
  SocketIioConfig->DisPMETOAck[17] = 0x00;
  SocketIioConfig->ACPIHP[17] = 0x00;
  SocketIioConfig->ACPIPM[17] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[17] = 0x00;
  SocketIioConfig->TXEQ[17] = 0x00;
  SocketIioConfig->SRIS[17] = 0x00;
  SocketIioConfig->SERRE[17] = 0x00;
  SocketIioConfig->IODC[17] = 0x06;
  SocketIioConfig->MctpEn[17] = 0x01;
  SocketIioConfig->NtbPpd[4] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[4] = 0x00;
  SocketIioConfig->NtbSplitBar[4] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[4] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[4] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[4] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[4] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[4] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[4] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[4] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[4] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[4] = 0x03;
  SocketIioConfig->PEXPHIDE[17] = 0x00;
  SocketIioConfig->PciePortEnable[18] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[18] = 0x02;
  SocketIioConfig->SLOTHPSUP[18] = 0x00;
  SocketIioConfig->PcieLinkDis[18] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[18] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[18] = 0x00;
  SocketIioConfig->DeEmphasis[18] = 0x01;
  SocketIioConfig->PcieCommonClock[18] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[18] = 0x01;
  SocketIioConfig->PcieMaxPayload[18] = 0x07;
  SocketIioConfig->PcieDState[18] = 0x00;
  SocketIioConfig->PcieAspm[18] = 0x02;
  SocketIioConfig->PcieL1Latency[18] = 0x04;
  SocketIioConfig->MsiEn[18] = 0x00;
  SocketIioConfig->ExtendedSync[18] = 0x00;
  SocketIioConfig->ComplianceMode[18] = 0x00;
  SocketIioConfig->EOI[18] = 0x01;
  SocketIioConfig->MSIFATEN[18] = 0x00;
  SocketIioConfig->MSINFATEN[18] = 0x00;
  SocketIioConfig->MSICOREN[18] = 0x00;
  SocketIioConfig->ACPIPMEn[18] = 0x00;
  SocketIioConfig->P2PRdDis[18] = 0x00;
  SocketIioConfig->DisPMETOAck[18] = 0x00;
  SocketIioConfig->ACPIHP[18] = 0x00;
  SocketIioConfig->ACPIPM[18] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[18] = 0x00;
  SocketIioConfig->TXEQ[18] = 0x00;
  SocketIioConfig->SRIS[18] = 0x00;
  SocketIioConfig->SERRE[18] = 0x00;
  SocketIioConfig->IODC[18] = 0x06;
  SocketIioConfig->MctpEn[18] = 0x01;
  SocketIioConfig->PEXPHIDE[18] = 0x00;
  SocketIioConfig->PciePortEnable[19] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[19] = 0x02;
  SocketIioConfig->SLOTHPSUP[19] = 0x00;
  SocketIioConfig->PcieLinkDis[19] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[19] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[19] = 0x00;
  SocketIioConfig->DeEmphasis[19] = 0x01;
  SocketIioConfig->PcieCommonClock[19] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[19] = 0x01;
  SocketIioConfig->PcieMaxPayload[19] = 0x07;
  SocketIioConfig->PcieDState[19] = 0x00;
  SocketIioConfig->PcieAspm[19] = 0x02;
  SocketIioConfig->PcieL1Latency[19] = 0x04;
  SocketIioConfig->MsiEn[19] = 0x00;
  SocketIioConfig->ExtendedSync[19] = 0x00;
  SocketIioConfig->ComplianceMode[19] = 0x00;
  SocketIioConfig->EOI[19] = 0x01;
  SocketIioConfig->MSIFATEN[19] = 0x00;
  SocketIioConfig->MSINFATEN[19] = 0x00;
  SocketIioConfig->MSICOREN[19] = 0x00;
  SocketIioConfig->ACPIPMEn[19] = 0x00;
  SocketIioConfig->P2PRdDis[19] = 0x00;
  SocketIioConfig->DisPMETOAck[19] = 0x00;
  SocketIioConfig->ACPIHP[19] = 0x00;
  SocketIioConfig->ACPIPM[19] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[19] = 0x00;
  SocketIioConfig->TXEQ[19] = 0x00;
  SocketIioConfig->SRIS[19] = 0x00;
  SocketIioConfig->SERRE[19] = 0x00;
  SocketIioConfig->IODC[19] = 0x06;
  SocketIioConfig->MctpEn[19] = 0x01;
  SocketIioConfig->PEXPHIDE[19] = 0x00;
  SocketIioConfig->PciePortEnable[20] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[20] = 0x02;
  SocketIioConfig->SLOTHPSUP[20] = 0x00;
  SocketIioConfig->PcieLinkDis[20] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[20] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[20] = 0x00;
  SocketIioConfig->DeEmphasis[20] = 0x01;
  SocketIioConfig->PcieCommonClock[20] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[20] = 0x01;
  SocketIioConfig->PcieMaxPayload[20] = 0x07;
  SocketIioConfig->PcieDState[20] = 0x00;
  SocketIioConfig->PcieAspm[20] = 0x02;
  SocketIioConfig->PcieL1Latency[20] = 0x04;
  SocketIioConfig->MsiEn[20] = 0x00;
  SocketIioConfig->ExtendedSync[20] = 0x00;
  SocketIioConfig->ComplianceMode[20] = 0x00;
  SocketIioConfig->EOI[20] = 0x01;
  SocketIioConfig->MSIFATEN[20] = 0x00;
  SocketIioConfig->MSINFATEN[20] = 0x00;
  SocketIioConfig->MSICOREN[20] = 0x00;
  SocketIioConfig->ACPIPMEn[20] = 0x00;
  SocketIioConfig->P2PRdDis[20] = 0x00;
  SocketIioConfig->DisPMETOAck[20] = 0x00;
  SocketIioConfig->ACPIHP[20] = 0x00;
  SocketIioConfig->ACPIPM[20] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[20] = 0x00;
  SocketIioConfig->TXEQ[20] = 0x00;
  SocketIioConfig->SRIS[20] = 0x00;
  SocketIioConfig->SERRE[20] = 0x00;
  SocketIioConfig->IODC[20] = 0x06;
  SocketIioConfig->MctpEn[20] = 0x01;
  SocketIioConfig->PEXPHIDE[20] = 0x00;
  SocketIioConfig->PciePortEnable[21] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[21] = 0x02;
  SocketIioConfig->SLOTHPSUP[21] = 0x00;
  SocketIioConfig->PcieLinkDis[21] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[21] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[21] = 0x00;
  SocketIioConfig->DeEmphasis[21] = 0x01;
  SocketIioConfig->PcieCommonClock[21] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[21] = 0x01;
  SocketIioConfig->PcieMaxPayload[21] = 0x07;
  SocketIioConfig->PcieDState[21] = 0x00;
  SocketIioConfig->PcieAspm[21] = 0x02;
  SocketIioConfig->PcieL1Latency[21] = 0x04;
  SocketIioConfig->MsiEn[21] = 0x00;
  SocketIioConfig->ExtendedSync[21] = 0x00;
  SocketIioConfig->ComplianceMode[21] = 0x00;
  SocketIioConfig->EOI[21] = 0x01;
  SocketIioConfig->MSIFATEN[21] = 0x00;
  SocketIioConfig->MSINFATEN[21] = 0x00;
  SocketIioConfig->MSICOREN[21] = 0x00;
  SocketIioConfig->ACPIPMEn[21] = 0x00;
  SocketIioConfig->P2PRdDis[21] = 0x00;
  SocketIioConfig->DisPMETOAck[21] = 0x00;
  SocketIioConfig->ACPIHP[21] = 0x00;
  SocketIioConfig->ACPIPM[21] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[21] = 0x00;
  SocketIioConfig->TXEQ[21] = 0x00;
  SocketIioConfig->SRIS[21] = 0x00;
  SocketIioConfig->SERRE[21] = 0x00;
  SocketIioConfig->IODC[21] = 0x06;
  SocketIioConfig->MctpEn[21] = 0x01;
  SocketIioConfig->PEXPHIDE[21] = 0x00;
  SocketIioConfig->PciePortEnable[22] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[22] = 0x02;
  SocketIioConfig->SLOTHPSUP[22] = 0x00;
  SocketIioConfig->PcieLinkDis[22] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[22] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[22] = 0x00;
  SocketIioConfig->DeEmphasis[22] = 0x01;
  SocketIioConfig->PcieCommonClock[22] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[22] = 0x01;
  SocketIioConfig->PcieMaxPayload[22] = 0x07;
  SocketIioConfig->PcieDState[22] = 0x00;
  SocketIioConfig->PcieAspm[22] = 0x02;
  SocketIioConfig->PcieL1Latency[22] = 0x04;
  SocketIioConfig->MsiEn[22] = 0x00;
  SocketIioConfig->ExtendedSync[22] = 0x00;
  SocketIioConfig->ComplianceMode[22] = 0x00;
  SocketIioConfig->EOI[22] = 0x01;
  SocketIioConfig->MSIFATEN[22] = 0x00;
  SocketIioConfig->MSINFATEN[22] = 0x00;
  SocketIioConfig->MSICOREN[22] = 0x00;
  SocketIioConfig->ACPIPMEn[22] = 0x00;
  SocketIioConfig->P2PRdDis[22] = 0x00;
  SocketIioConfig->DisPMETOAck[22] = 0x00;
  SocketIioConfig->ACPIHP[22] = 0x00;
  SocketIioConfig->ACPIPM[22] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[22] = 0x00;
  SocketIioConfig->TXEQ[22] = 0x00;
  SocketIioConfig->SRIS[22] = 0x00;
  SocketIioConfig->SERRE[22] = 0x00;
  SocketIioConfig->IODC[22] = 0x06;
  SocketIioConfig->MctpEn[22] = 0x01;
  SocketIioConfig->NtbPpd[5] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[5] = 0x00;
  SocketIioConfig->NtbSplitBar[5] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[5] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[5] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[5] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[5] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[5] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[5] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[5] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[5] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[5] = 0x03;
  SocketIioConfig->PEXPHIDE[22] = 0x00;
  SocketIioConfig->PciePortEnable[23] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[23] = 0x02;
  SocketIioConfig->SLOTHPSUP[23] = 0x00;
  SocketIioConfig->PcieLinkDis[23] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[23] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[23] = 0x00;
  SocketIioConfig->DeEmphasis[23] = 0x01;
  SocketIioConfig->PcieCommonClock[23] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[23] = 0x01;
  SocketIioConfig->PcieMaxPayload[23] = 0x07;
  SocketIioConfig->PcieDState[23] = 0x00;
  SocketIioConfig->PcieAspm[23] = 0x02;
  SocketIioConfig->PcieL1Latency[23] = 0x04;
  SocketIioConfig->MsiEn[23] = 0x00;
  SocketIioConfig->ExtendedSync[23] = 0x00;
  SocketIioConfig->ComplianceMode[23] = 0x00;
  SocketIioConfig->EOI[23] = 0x01;
  SocketIioConfig->MSIFATEN[23] = 0x00;
  SocketIioConfig->MSINFATEN[23] = 0x00;
  SocketIioConfig->MSICOREN[23] = 0x00;
  SocketIioConfig->ACPIPMEn[23] = 0x00;
  SocketIioConfig->P2PRdDis[23] = 0x00;
  SocketIioConfig->DisPMETOAck[23] = 0x00;
  SocketIioConfig->ACPIHP[23] = 0x00;
  SocketIioConfig->ACPIPM[23] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[23] = 0x00;
  SocketIioConfig->TXEQ[23] = 0x00;
  SocketIioConfig->SRIS[23] = 0x00;
  SocketIioConfig->SERRE[23] = 0x00;
  SocketIioConfig->IODC[23] = 0x06;
  SocketIioConfig->MctpEn[23] = 0x01;
  SocketIioConfig->PEXPHIDE[23] = 0x00;
  SocketIioConfig->PciePortEnable[24] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[24] = 0x02;
  SocketIioConfig->SLOTHPSUP[24] = 0x00;
  SocketIioConfig->PcieLinkDis[24] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[24] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[24] = 0x00;
  SocketIioConfig->DeEmphasis[24] = 0x01;
  SocketIioConfig->PcieCommonClock[24] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[24] = 0x01;
  SocketIioConfig->PcieMaxPayload[24] = 0x07;
  SocketIioConfig->PcieDState[24] = 0x00;
  SocketIioConfig->PcieAspm[24] = 0x02;
  SocketIioConfig->PcieL1Latency[24] = 0x04;
  SocketIioConfig->MsiEn[24] = 0x00;
  SocketIioConfig->ExtendedSync[24] = 0x00;
  SocketIioConfig->ComplianceMode[24] = 0x00;
  SocketIioConfig->EOI[24] = 0x01;
  SocketIioConfig->MSIFATEN[24] = 0x00;
  SocketIioConfig->MSINFATEN[24] = 0x00;
  SocketIioConfig->MSICOREN[24] = 0x00;
  SocketIioConfig->ACPIPMEn[24] = 0x00;
  SocketIioConfig->P2PRdDis[24] = 0x00;
  SocketIioConfig->DisPMETOAck[24] = 0x00;
  SocketIioConfig->ACPIHP[24] = 0x00;
  SocketIioConfig->ACPIPM[24] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[24] = 0x00;
  SocketIioConfig->TXEQ[24] = 0x00;
  SocketIioConfig->SRIS[24] = 0x00;
  SocketIioConfig->SERRE[24] = 0x00;
  SocketIioConfig->IODC[24] = 0x06;
  SocketIioConfig->MctpEn[24] = 0x01;
  SocketIioConfig->PEXPHIDE[24] = 0x00;
  SocketIioConfig->PciePortEnable[25] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[25] = 0x02;
  SocketIioConfig->SLOTHPSUP[25] = 0x00;
  SocketIioConfig->PcieLinkDis[25] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[25] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[25] = 0x00;
  SocketIioConfig->DeEmphasis[25] = 0x01;
  SocketIioConfig->PcieCommonClock[25] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[25] = 0x01;
  SocketIioConfig->PcieMaxPayload[25] = 0x07;
  SocketIioConfig->PcieDState[25] = 0x00;
  SocketIioConfig->PcieAspm[25] = 0x02;
  SocketIioConfig->PcieL1Latency[25] = 0x04;
  SocketIioConfig->MsiEn[25] = 0x00;
  SocketIioConfig->ExtendedSync[25] = 0x00;
  SocketIioConfig->ComplianceMode[25] = 0x00;
  SocketIioConfig->EOI[25] = 0x01;
  SocketIioConfig->MSIFATEN[25] = 0x00;
  SocketIioConfig->MSINFATEN[25] = 0x00;
  SocketIioConfig->MSICOREN[25] = 0x00;
  SocketIioConfig->ACPIPMEn[25] = 0x00;
  SocketIioConfig->P2PRdDis[25] = 0x00;
  SocketIioConfig->DisPMETOAck[25] = 0x00;
  SocketIioConfig->ACPIHP[25] = 0x00;
  SocketIioConfig->ACPIPM[25] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[25] = 0x00;
  SocketIioConfig->TXEQ[25] = 0x00;
  SocketIioConfig->SRIS[25] = 0x00;
  SocketIioConfig->SERRE[25] = 0x00;
  SocketIioConfig->IODC[25] = 0x06;
  SocketIioConfig->MctpEn[25] = 0x01;
  SocketIioConfig->PEXPHIDE[25] = 0x00;
  SocketIioConfig->PciePortEnable[26] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[26] = 0x02;
  SocketIioConfig->SLOTHPSUP[26] = 0x00;
  SocketIioConfig->PcieLinkDis[26] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[26] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[26] = 0x00;
  SocketIioConfig->DeEmphasis[26] = 0x01;
  SocketIioConfig->PcieCommonClock[26] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[26] = 0x01;
  SocketIioConfig->PcieMaxPayload[26] = 0x07;
  SocketIioConfig->PcieDState[26] = 0x00;
  SocketIioConfig->PcieAspm[26] = 0x02;
  SocketIioConfig->PcieL1Latency[26] = 0x04;
  SocketIioConfig->MsiEn[26] = 0x00;
  SocketIioConfig->ExtendedSync[26] = 0x00;
  SocketIioConfig->ComplianceMode[26] = 0x00;
  SocketIioConfig->EOI[26] = 0x01;
  SocketIioConfig->MSIFATEN[26] = 0x00;
  SocketIioConfig->MSINFATEN[26] = 0x00;
  SocketIioConfig->MSICOREN[26] = 0x00;
  SocketIioConfig->ACPIPMEn[26] = 0x00;
  SocketIioConfig->P2PRdDis[26] = 0x00;
  SocketIioConfig->DisPMETOAck[26] = 0x00;
  SocketIioConfig->ACPIHP[26] = 0x00;
  SocketIioConfig->ACPIPM[26] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[26] = 0x00;
  SocketIioConfig->TXEQ[26] = 0x00;
  SocketIioConfig->SRIS[26] = 0x00;
  SocketIioConfig->SERRE[26] = 0x00;
  SocketIioConfig->IODC[26] = 0x06;
  SocketIioConfig->MctpEn[26] = 0x01;
  SocketIioConfig->NtbPpd[6] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[6] = 0x00;
  SocketIioConfig->NtbSplitBar[6] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[6] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[6] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[6] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[6] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[6] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[6] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[6] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[6] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[6] = 0x03;
  SocketIioConfig->PEXPHIDE[26] = 0x00;
  SocketIioConfig->PciePortEnable[27] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[27] = 0x02;
  SocketIioConfig->SLOTHPSUP[27] = 0x00;
  SocketIioConfig->PcieLinkDis[27] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[27] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[27] = 0x00;
  SocketIioConfig->DeEmphasis[27] = 0x01;
  SocketIioConfig->PcieCommonClock[27] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[27] = 0x01;
  SocketIioConfig->PcieMaxPayload[27] = 0x07;
  SocketIioConfig->PcieDState[27] = 0x00;
  SocketIioConfig->PcieAspm[27] = 0x02;
  SocketIioConfig->PcieL1Latency[27] = 0x04;
  SocketIioConfig->MsiEn[27] = 0x00;
  SocketIioConfig->ExtendedSync[27] = 0x00;
  SocketIioConfig->ComplianceMode[27] = 0x00;
  SocketIioConfig->EOI[27] = 0x01;
  SocketIioConfig->MSIFATEN[27] = 0x00;
  SocketIioConfig->MSINFATEN[27] = 0x00;
  SocketIioConfig->MSICOREN[27] = 0x00;
  SocketIioConfig->ACPIPMEn[27] = 0x00;
  SocketIioConfig->P2PRdDis[27] = 0x00;
  SocketIioConfig->DisPMETOAck[27] = 0x00;
  SocketIioConfig->ACPIHP[27] = 0x00;
  SocketIioConfig->ACPIPM[27] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[27] = 0x00;
  SocketIioConfig->TXEQ[27] = 0x00;
  SocketIioConfig->SRIS[27] = 0x00;
  SocketIioConfig->SERRE[27] = 0x00;
  SocketIioConfig->IODC[27] = 0x06;
  SocketIioConfig->MctpEn[27] = 0x01;
  SocketIioConfig->PEXPHIDE[27] = 0x00;
  SocketIioConfig->PciePortEnable[28] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[28] = 0x02;
  SocketIioConfig->SLOTHPSUP[28] = 0x00;
  SocketIioConfig->PcieLinkDis[28] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[28] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[28] = 0x00;
  SocketIioConfig->DeEmphasis[28] = 0x01;
  SocketIioConfig->PcieCommonClock[28] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[28] = 0x01;
  SocketIioConfig->PcieMaxPayload[28] = 0x07;
  SocketIioConfig->PcieDState[28] = 0x00;
  SocketIioConfig->PcieAspm[28] = 0x02;
  SocketIioConfig->PcieL1Latency[28] = 0x04;
  SocketIioConfig->MsiEn[28] = 0x00;
  SocketIioConfig->ExtendedSync[28] = 0x00;
  SocketIioConfig->ComplianceMode[28] = 0x00;
  SocketIioConfig->EOI[28] = 0x01;
  SocketIioConfig->MSIFATEN[28] = 0x00;
  SocketIioConfig->MSINFATEN[28] = 0x00;
  SocketIioConfig->MSICOREN[28] = 0x00;
  SocketIioConfig->ACPIPMEn[28] = 0x00;
  SocketIioConfig->P2PRdDis[28] = 0x00;
  SocketIioConfig->DisPMETOAck[28] = 0x00;
  SocketIioConfig->ACPIHP[28] = 0x00;
  SocketIioConfig->ACPIPM[28] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[28] = 0x00;
  SocketIioConfig->TXEQ[28] = 0x00;
  SocketIioConfig->SRIS[28] = 0x00;
  SocketIioConfig->SERRE[28] = 0x00;
  SocketIioConfig->IODC[28] = 0x06;
  SocketIioConfig->MctpEn[28] = 0x01;
  SocketIioConfig->PEXPHIDE[28] = 0x00;
  SocketIioConfig->PciePortEnable[29] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[29] = 0x02;
  SocketIioConfig->SLOTHPSUP[29] = 0x00;
  SocketIioConfig->PcieLinkDis[29] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[29] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[29] = 0x00;
  SocketIioConfig->DeEmphasis[29] = 0x01;
  SocketIioConfig->PcieCommonClock[29] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[29] = 0x01;
  SocketIioConfig->PcieMaxPayload[29] = 0x07;
  SocketIioConfig->PcieDState[29] = 0x00;
  SocketIioConfig->PcieAspm[29] = 0x02;
  SocketIioConfig->PcieL1Latency[29] = 0x04;
  SocketIioConfig->MsiEn[29] = 0x00;
  SocketIioConfig->ExtendedSync[29] = 0x00;
  SocketIioConfig->ComplianceMode[29] = 0x00;
  SocketIioConfig->EOI[29] = 0x01;
  SocketIioConfig->MSIFATEN[29] = 0x00;
  SocketIioConfig->MSINFATEN[29] = 0x00;
  SocketIioConfig->MSICOREN[29] = 0x00;
  SocketIioConfig->ACPIPMEn[29] = 0x00;
  SocketIioConfig->P2PRdDis[29] = 0x00;
  SocketIioConfig->DisPMETOAck[29] = 0x00;
  SocketIioConfig->ACPIHP[29] = 0x00;
  SocketIioConfig->ACPIPM[29] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[29] = 0x00;
  SocketIioConfig->TXEQ[29] = 0x00;
  SocketIioConfig->SRIS[29] = 0x00;
  SocketIioConfig->SERRE[29] = 0x00;
  SocketIioConfig->IODC[29] = 0x06;
  SocketIioConfig->MctpEn[29] = 0x01;
  SocketIioConfig->PEXPHIDE[29] = 0x00;
  SocketIioConfig->PciePortEnable[30] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[30] = 0x02;
  SocketIioConfig->SLOTHPSUP[30] = 0x00;
  SocketIioConfig->PcieLinkDis[30] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[30] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[30] = 0x00;
  SocketIioConfig->DeEmphasis[30] = 0x01;
  SocketIioConfig->PcieCommonClock[30] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[30] = 0x01;
  SocketIioConfig->PcieMaxPayload[30] = 0x07;
  SocketIioConfig->PcieDState[30] = 0x00;
  SocketIioConfig->PcieAspm[30] = 0x02;
  SocketIioConfig->PcieL1Latency[30] = 0x04;
  SocketIioConfig->MsiEn[30] = 0x00;
  SocketIioConfig->ExtendedSync[30] = 0x00;
  SocketIioConfig->ComplianceMode[30] = 0x00;
  SocketIioConfig->EOI[30] = 0x01;
  SocketIioConfig->MSIFATEN[30] = 0x00;
  SocketIioConfig->MSINFATEN[30] = 0x00;
  SocketIioConfig->MSICOREN[30] = 0x00;
  SocketIioConfig->ACPIPMEn[30] = 0x00;
  SocketIioConfig->P2PRdDis[30] = 0x00;
  SocketIioConfig->DisPMETOAck[30] = 0x00;
  SocketIioConfig->ACPIHP[30] = 0x00;
  SocketIioConfig->ACPIPM[30] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[30] = 0x00;
  SocketIioConfig->TXEQ[30] = 0x00;
  SocketIioConfig->SRIS[30] = 0x00;
  SocketIioConfig->SERRE[30] = 0x00;
  SocketIioConfig->IODC[30] = 0x06;
  SocketIioConfig->MctpEn[30] = 0x01;
  SocketIioConfig->NtbPpd[7] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[7] = 0x00;
  SocketIioConfig->NtbSplitBar[7] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[7] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[7] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[7] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[7] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[7] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[7] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[7] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[7] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[7] = 0x03;
  SocketIioConfig->PEXPHIDE[30] = 0x00;
  SocketIioConfig->PciePortEnable[31] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[31] = 0x02;
  SocketIioConfig->SLOTHPSUP[31] = 0x00;
  SocketIioConfig->PcieLinkDis[31] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[31] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[31] = 0x00;
  SocketIioConfig->DeEmphasis[31] = 0x01;
  SocketIioConfig->PcieCommonClock[31] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[31] = 0x01;
  SocketIioConfig->PcieMaxPayload[31] = 0x07;
  SocketIioConfig->PcieDState[31] = 0x00;
  SocketIioConfig->PcieAspm[31] = 0x02;
  SocketIioConfig->PcieL1Latency[31] = 0x04;
  SocketIioConfig->MsiEn[31] = 0x00;
  SocketIioConfig->ExtendedSync[31] = 0x00;
  SocketIioConfig->ComplianceMode[31] = 0x00;
  SocketIioConfig->EOI[31] = 0x01;
  SocketIioConfig->MSIFATEN[31] = 0x00;
  SocketIioConfig->MSINFATEN[31] = 0x00;
  SocketIioConfig->MSICOREN[31] = 0x00;
  SocketIioConfig->ACPIPMEn[31] = 0x00;
  SocketIioConfig->P2PRdDis[31] = 0x00;
  SocketIioConfig->DisPMETOAck[31] = 0x00;
  SocketIioConfig->ACPIHP[31] = 0x00;
  SocketIioConfig->ACPIPM[31] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[31] = 0x00;
  SocketIioConfig->TXEQ[31] = 0x00;
  SocketIioConfig->SRIS[31] = 0x00;
  SocketIioConfig->SERRE[31] = 0x00;
  SocketIioConfig->IODC[31] = 0x06;
  SocketIioConfig->MctpEn[31] = 0x01;
  SocketIioConfig->PEXPHIDE[31] = 0x00;
  SocketIioConfig->PciePortEnable[32] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[32] = 0x02;
  SocketIioConfig->SLOTHPSUP[32] = 0x00;
  SocketIioConfig->PcieLinkDis[32] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[32] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[32] = 0x00;
  SocketIioConfig->DeEmphasis[32] = 0x01;
  SocketIioConfig->PcieCommonClock[32] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[32] = 0x01;
  SocketIioConfig->PcieMaxPayload[32] = 0x07;
  SocketIioConfig->PcieDState[32] = 0x00;
  SocketIioConfig->PcieAspm[32] = 0x02;
  SocketIioConfig->PcieL1Latency[32] = 0x04;
  SocketIioConfig->MsiEn[32] = 0x00;
  SocketIioConfig->ExtendedSync[32] = 0x00;
  SocketIioConfig->ComplianceMode[32] = 0x00;
  SocketIioConfig->EOI[32] = 0x01;
  SocketIioConfig->MSIFATEN[32] = 0x00;
  SocketIioConfig->MSINFATEN[32] = 0x00;
  SocketIioConfig->MSICOREN[32] = 0x00;
  SocketIioConfig->ACPIPMEn[32] = 0x00;
  SocketIioConfig->P2PRdDis[32] = 0x00;
  SocketIioConfig->DisPMETOAck[32] = 0x00;
  SocketIioConfig->ACPIHP[32] = 0x00;
  SocketIioConfig->ACPIPM[32] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[32] = 0x00;
  SocketIioConfig->TXEQ[32] = 0x00;
  SocketIioConfig->SRIS[32] = 0x00;
  SocketIioConfig->SERRE[32] = 0x00;
  SocketIioConfig->IODC[32] = 0x06;
  SocketIioConfig->MctpEn[32] = 0x01;
  SocketIioConfig->PEXPHIDE[32] = 0x00;
  SocketIioConfig->PciePortEnable[33] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[33] = 0x02;
  SocketIioConfig->SLOTHPSUP[33] = 0x00;
  SocketIioConfig->PcieLinkDis[33] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[33] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[33] = 0x00;
  SocketIioConfig->DeEmphasis[33] = 0x01;
  SocketIioConfig->PcieCommonClock[33] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[33] = 0x01;
  SocketIioConfig->PcieMaxPayload[33] = 0x07;
  SocketIioConfig->PcieDState[33] = 0x00;
  SocketIioConfig->PcieAspm[33] = 0x02;
  SocketIioConfig->PcieL1Latency[33] = 0x04;
  SocketIioConfig->MsiEn[33] = 0x00;
  SocketIioConfig->ExtendedSync[33] = 0x00;
  SocketIioConfig->ComplianceMode[33] = 0x00;
  SocketIioConfig->EOI[33] = 0x01;
  SocketIioConfig->MSIFATEN[33] = 0x00;
  SocketIioConfig->MSINFATEN[33] = 0x00;
  SocketIioConfig->MSICOREN[33] = 0x00;
  SocketIioConfig->ACPIPMEn[33] = 0x00;
  SocketIioConfig->P2PRdDis[33] = 0x00;
  SocketIioConfig->DisPMETOAck[33] = 0x00;
  SocketIioConfig->ACPIHP[33] = 0x00;
  SocketIioConfig->ACPIPM[33] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[33] = 0x00;
  SocketIioConfig->TXEQ[33] = 0x00;
  SocketIioConfig->SRIS[33] = 0x00;
  SocketIioConfig->SERRE[33] = 0x00;
  SocketIioConfig->IODC[33] = 0x06;
  SocketIioConfig->MctpEn[33] = 0x01;
  SocketIioConfig->PEXPHIDE[33] = 0x00;
  SocketIioConfig->PciePortEnable[34] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[34] = 0x02;
  SocketIioConfig->SLOTHPSUP[34] = 0x00;
  SocketIioConfig->PcieLinkDis[34] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[34] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[34] = 0x00;
  SocketIioConfig->DeEmphasis[34] = 0x01;
  SocketIioConfig->PcieCommonClock[34] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[34] = 0x01;
  SocketIioConfig->PcieMaxPayload[34] = 0x07;
  SocketIioConfig->PcieDState[34] = 0x00;
  SocketIioConfig->PcieAspm[34] = 0x02;
  SocketIioConfig->PcieL1Latency[34] = 0x04;
  SocketIioConfig->MsiEn[34] = 0x00;
  SocketIioConfig->ExtendedSync[34] = 0x00;
  SocketIioConfig->ComplianceMode[34] = 0x00;
  SocketIioConfig->EOI[34] = 0x01;
  SocketIioConfig->MSIFATEN[34] = 0x00;
  SocketIioConfig->MSINFATEN[34] = 0x00;
  SocketIioConfig->MSICOREN[34] = 0x00;
  SocketIioConfig->ACPIPMEn[34] = 0x00;
  SocketIioConfig->P2PRdDis[34] = 0x00;
  SocketIioConfig->DisPMETOAck[34] = 0x00;
  SocketIioConfig->ACPIHP[34] = 0x00;
  SocketIioConfig->ACPIPM[34] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[34] = 0x00;
  SocketIioConfig->TXEQ[34] = 0x00;
  SocketIioConfig->SRIS[34] = 0x00;
  SocketIioConfig->SERRE[34] = 0x00;
  SocketIioConfig->IODC[34] = 0x06;
  SocketIioConfig->MctpEn[34] = 0x01;
  SocketIioConfig->NtbPpd[8] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[8] = 0x00;
  SocketIioConfig->NtbSplitBar[8] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[8] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[8] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[8] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[8] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[8] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[8] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[8] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[8] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[8] = 0x03;
  SocketIioConfig->PEXPHIDE[34] = 0x00;
  SocketIioConfig->PciePortEnable[35] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[35] = 0x02;
  SocketIioConfig->SLOTHPSUP[35] = 0x00;
  SocketIioConfig->PcieLinkDis[35] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[35] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[35] = 0x00;
  SocketIioConfig->DeEmphasis[35] = 0x01;
  SocketIioConfig->PcieCommonClock[35] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[35] = 0x01;
  SocketIioConfig->PcieMaxPayload[35] = 0x07;
  SocketIioConfig->PcieDState[35] = 0x00;
  SocketIioConfig->PcieAspm[35] = 0x02;
  SocketIioConfig->PcieL1Latency[35] = 0x04;
  SocketIioConfig->MsiEn[35] = 0x00;
  SocketIioConfig->ExtendedSync[35] = 0x00;
  SocketIioConfig->ComplianceMode[35] = 0x00;
  SocketIioConfig->EOI[35] = 0x01;
  SocketIioConfig->MSIFATEN[35] = 0x00;
  SocketIioConfig->MSINFATEN[35] = 0x00;
  SocketIioConfig->MSICOREN[35] = 0x00;
  SocketIioConfig->ACPIPMEn[35] = 0x00;
  SocketIioConfig->P2PRdDis[35] = 0x00;
  SocketIioConfig->DisPMETOAck[35] = 0x00;
  SocketIioConfig->ACPIHP[35] = 0x00;
  SocketIioConfig->ACPIPM[35] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[35] = 0x00;
  SocketIioConfig->TXEQ[35] = 0x00;
  SocketIioConfig->SRIS[35] = 0x00;
  SocketIioConfig->SERRE[35] = 0x00;
  SocketIioConfig->IODC[35] = 0x06;
  SocketIioConfig->MctpEn[35] = 0x01;
  SocketIioConfig->PEXPHIDE[35] = 0x00;
  SocketIioConfig->PciePortEnable[36] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[36] = 0x02;
  SocketIioConfig->SLOTHPSUP[36] = 0x00;
  SocketIioConfig->PcieLinkDis[36] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[36] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[36] = 0x00;
  SocketIioConfig->DeEmphasis[36] = 0x01;
  SocketIioConfig->PcieCommonClock[36] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[36] = 0x01;
  SocketIioConfig->PcieMaxPayload[36] = 0x07;
  SocketIioConfig->PcieDState[36] = 0x00;
  SocketIioConfig->PcieAspm[36] = 0x02;
  SocketIioConfig->PcieL1Latency[36] = 0x04;
  SocketIioConfig->MsiEn[36] = 0x00;
  SocketIioConfig->ExtendedSync[36] = 0x00;
  SocketIioConfig->ComplianceMode[36] = 0x00;
  SocketIioConfig->EOI[36] = 0x01;
  SocketIioConfig->MSIFATEN[36] = 0x00;
  SocketIioConfig->MSINFATEN[36] = 0x00;
  SocketIioConfig->MSICOREN[36] = 0x00;
  SocketIioConfig->ACPIPMEn[36] = 0x00;
  SocketIioConfig->P2PRdDis[36] = 0x00;
  SocketIioConfig->DisPMETOAck[36] = 0x00;
  SocketIioConfig->ACPIHP[36] = 0x00;
  SocketIioConfig->ACPIPM[36] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[36] = 0x00;
  SocketIioConfig->TXEQ[36] = 0x00;
  SocketIioConfig->SRIS[36] = 0x00;
  SocketIioConfig->SERRE[36] = 0x00;
  SocketIioConfig->IODC[36] = 0x06;
  SocketIioConfig->MctpEn[36] = 0x01;
  SocketIioConfig->PEXPHIDE[36] = 0x00;
  SocketIioConfig->PciePortEnable[37] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[37] = 0x02;
  SocketIioConfig->SLOTHPSUP[37] = 0x00;
  SocketIioConfig->PcieLinkDis[37] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[37] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[37] = 0x00;
  SocketIioConfig->DeEmphasis[37] = 0x01;
  SocketIioConfig->PcieCommonClock[37] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[37] = 0x01;
  SocketIioConfig->PcieMaxPayload[37] = 0x07;
  SocketIioConfig->PcieDState[37] = 0x00;
  SocketIioConfig->PcieAspm[37] = 0x02;
  SocketIioConfig->PcieL1Latency[37] = 0x04;
  SocketIioConfig->MsiEn[37] = 0x00;
  SocketIioConfig->ExtendedSync[37] = 0x00;
  SocketIioConfig->ComplianceMode[37] = 0x00;
  SocketIioConfig->EOI[37] = 0x01;
  SocketIioConfig->MSIFATEN[37] = 0x00;
  SocketIioConfig->MSINFATEN[37] = 0x00;
  SocketIioConfig->MSICOREN[37] = 0x00;
  SocketIioConfig->ACPIPMEn[37] = 0x00;
  SocketIioConfig->P2PRdDis[37] = 0x00;
  SocketIioConfig->DisPMETOAck[37] = 0x00;
  SocketIioConfig->ACPIHP[37] = 0x00;
  SocketIioConfig->ACPIPM[37] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[37] = 0x00;
  SocketIioConfig->TXEQ[37] = 0x00;
  SocketIioConfig->SRIS[37] = 0x00;
  SocketIioConfig->SERRE[37] = 0x00;
  SocketIioConfig->IODC[37] = 0x06;
  SocketIioConfig->MctpEn[37] = 0x01;
  SocketIioConfig->PEXPHIDE[37] = 0x00;
  SocketIioConfig->PciePortEnable[38] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[38] = 0x02;
  SocketIioConfig->SLOTHPSUP[38] = 0x00;
  SocketIioConfig->PcieLinkDis[38] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[38] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[38] = 0x00;
  SocketIioConfig->DeEmphasis[38] = 0x01;
  SocketIioConfig->PcieCommonClock[38] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[38] = 0x01;
  SocketIioConfig->PcieMaxPayload[38] = 0x07;
  SocketIioConfig->PcieDState[38] = 0x00;
  SocketIioConfig->PcieAspm[38] = 0x02;
  SocketIioConfig->PcieL1Latency[38] = 0x04;
  SocketIioConfig->MsiEn[38] = 0x00;
  SocketIioConfig->ExtendedSync[38] = 0x00;
  SocketIioConfig->ComplianceMode[38] = 0x00;
  SocketIioConfig->EOI[38] = 0x01;
  SocketIioConfig->MSIFATEN[38] = 0x00;
  SocketIioConfig->MSINFATEN[38] = 0x00;
  SocketIioConfig->MSICOREN[38] = 0x00;
  SocketIioConfig->ACPIPMEn[38] = 0x00;
  SocketIioConfig->P2PRdDis[38] = 0x00;
  SocketIioConfig->DisPMETOAck[38] = 0x00;
  SocketIioConfig->ACPIHP[38] = 0x00;
  SocketIioConfig->ACPIPM[38] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[38] = 0x00;
  SocketIioConfig->TXEQ[38] = 0x00;
  SocketIioConfig->SRIS[38] = 0x00;
  SocketIioConfig->SERRE[38] = 0x00;
  SocketIioConfig->IODC[38] = 0x06;
  SocketIioConfig->MctpEn[38] = 0x01;
  SocketIioConfig->NtbPpd[9] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[9] = 0x00;
  SocketIioConfig->NtbSplitBar[9] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[9] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[9] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[9] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[9] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[9] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[9] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[9] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[9] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[9] = 0x03;
  SocketIioConfig->PEXPHIDE[38] = 0x00;
  SocketIioConfig->PciePortEnable[39] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[39] = 0x02;
  SocketIioConfig->SLOTHPSUP[39] = 0x00;
  SocketIioConfig->PcieLinkDis[39] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[39] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[39] = 0x00;
  SocketIioConfig->DeEmphasis[39] = 0x01;
  SocketIioConfig->PcieCommonClock[39] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[39] = 0x01;
  SocketIioConfig->PcieMaxPayload[39] = 0x07;
  SocketIioConfig->PcieDState[39] = 0x00;
  SocketIioConfig->PcieAspm[39] = 0x02;
  SocketIioConfig->PcieL1Latency[39] = 0x04;
  SocketIioConfig->MsiEn[39] = 0x00;
  SocketIioConfig->ExtendedSync[39] = 0x00;
  SocketIioConfig->ComplianceMode[39] = 0x00;
  SocketIioConfig->EOI[39] = 0x01;
  SocketIioConfig->MSIFATEN[39] = 0x00;
  SocketIioConfig->MSINFATEN[39] = 0x00;
  SocketIioConfig->MSICOREN[39] = 0x00;
  SocketIioConfig->ACPIPMEn[39] = 0x00;
  SocketIioConfig->P2PRdDis[39] = 0x00;
  SocketIioConfig->DisPMETOAck[39] = 0x00;
  SocketIioConfig->ACPIHP[39] = 0x00;
  SocketIioConfig->ACPIPM[39] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[39] = 0x00;
  SocketIioConfig->TXEQ[39] = 0x00;
  SocketIioConfig->SRIS[39] = 0x00;
  SocketIioConfig->SERRE[39] = 0x00;
  SocketIioConfig->IODC[39] = 0x06;
  SocketIioConfig->MctpEn[39] = 0x01;
  SocketIioConfig->PEXPHIDE[39] = 0x00;
  SocketIioConfig->PciePortEnable[40] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[40] = 0x02;
  SocketIioConfig->SLOTHPSUP[40] = 0x00;
  SocketIioConfig->PcieLinkDis[40] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[40] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[40] = 0x00;
  SocketIioConfig->DeEmphasis[40] = 0x01;
  SocketIioConfig->PcieCommonClock[40] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[40] = 0x01;
  SocketIioConfig->PcieMaxPayload[40] = 0x07;
  SocketIioConfig->PcieDState[40] = 0x00;
  SocketIioConfig->PcieAspm[40] = 0x02;
  SocketIioConfig->PcieL1Latency[40] = 0x04;
  SocketIioConfig->MsiEn[40] = 0x00;
  SocketIioConfig->ExtendedSync[40] = 0x00;
  SocketIioConfig->ComplianceMode[40] = 0x00;
  SocketIioConfig->EOI[40] = 0x01;
  SocketIioConfig->MSIFATEN[40] = 0x00;
  SocketIioConfig->MSINFATEN[40] = 0x00;
  SocketIioConfig->MSICOREN[40] = 0x00;
  SocketIioConfig->ACPIPMEn[40] = 0x00;
  SocketIioConfig->P2PRdDis[40] = 0x00;
  SocketIioConfig->DisPMETOAck[40] = 0x00;
  SocketIioConfig->ACPIHP[40] = 0x00;
  SocketIioConfig->ACPIPM[40] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[40] = 0x00;
  SocketIioConfig->TXEQ[40] = 0x00;
  SocketIioConfig->SRIS[40] = 0x00;
  SocketIioConfig->SERRE[40] = 0x00;
  SocketIioConfig->IODC[40] = 0x06;
  SocketIioConfig->MctpEn[40] = 0x01;
  SocketIioConfig->PEXPHIDE[40] = 0x00;
  SocketIioConfig->PciePortEnable[41] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[41] = 0x02;
  SocketIioConfig->SLOTHPSUP[41] = 0x00;
  SocketIioConfig->PcieLinkDis[41] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[41] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[41] = 0x00;
  SocketIioConfig->DeEmphasis[41] = 0x01;
  SocketIioConfig->PcieCommonClock[41] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[41] = 0x01;
  SocketIioConfig->PcieMaxPayload[41] = 0x07;
  SocketIioConfig->PcieDState[41] = 0x00;
  SocketIioConfig->PcieAspm[41] = 0x02;
  SocketIioConfig->PcieL1Latency[41] = 0x04;
  SocketIioConfig->MsiEn[41] = 0x00;
  SocketIioConfig->ExtendedSync[41] = 0x00;
  SocketIioConfig->ComplianceMode[41] = 0x00;
  SocketIioConfig->EOI[41] = 0x01;
  SocketIioConfig->MSIFATEN[41] = 0x00;
  SocketIioConfig->MSINFATEN[41] = 0x00;
  SocketIioConfig->MSICOREN[41] = 0x00;
  SocketIioConfig->ACPIPMEn[41] = 0x00;
  SocketIioConfig->P2PRdDis[41] = 0x00;
  SocketIioConfig->DisPMETOAck[41] = 0x00;
  SocketIioConfig->ACPIHP[41] = 0x00;
  SocketIioConfig->ACPIPM[41] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[41] = 0x00;
  SocketIioConfig->TXEQ[41] = 0x00;
  SocketIioConfig->SRIS[41] = 0x00;
  SocketIioConfig->SERRE[41] = 0x00;
  SocketIioConfig->IODC[41] = 0x06;
  SocketIioConfig->MctpEn[41] = 0x01;
  SocketIioConfig->PEXPHIDE[41] = 0x00;
  SocketIioConfig->PciePortEnable[42] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[42] = 0x02;
  SocketIioConfig->SLOTHPSUP[42] = 0x00;
  SocketIioConfig->PcieLinkDis[42] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[42] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[42] = 0x00;
  SocketIioConfig->DeEmphasis[42] = 0x01;
  SocketIioConfig->PcieCommonClock[42] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[42] = 0x01;
  SocketIioConfig->PcieMaxPayload[42] = 0x07;
  SocketIioConfig->PcieDState[42] = 0x00;
  SocketIioConfig->PcieAspm[42] = 0x02;
  SocketIioConfig->PcieL1Latency[42] = 0x04;
  SocketIioConfig->MsiEn[42] = 0x00;
  SocketIioConfig->ExtendedSync[42] = 0x00;
  SocketIioConfig->ComplianceMode[42] = 0x00;
  SocketIioConfig->EOI[42] = 0x01;
  SocketIioConfig->MSIFATEN[42] = 0x00;
  SocketIioConfig->MSINFATEN[42] = 0x00;
  SocketIioConfig->MSICOREN[42] = 0x00;
  SocketIioConfig->ACPIPMEn[42] = 0x00;
  SocketIioConfig->P2PRdDis[42] = 0x00;
  SocketIioConfig->DisPMETOAck[42] = 0x00;
  SocketIioConfig->ACPIHP[42] = 0x00;
  SocketIioConfig->ACPIPM[42] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[42] = 0x00;
  SocketIioConfig->TXEQ[42] = 0x00;
  SocketIioConfig->SRIS[42] = 0x00;
  SocketIioConfig->SERRE[42] = 0x00;
  SocketIioConfig->IODC[42] = 0x06;
  SocketIioConfig->MctpEn[42] = 0x01;
  SocketIioConfig->PEXPHIDE[42] = 0x00;
  SocketIioConfig->PciePortEnable[43] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[43] = 0x02;
  SocketIioConfig->SLOTHPSUP[43] = 0x00;
  SocketIioConfig->PcieLinkDis[43] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[43] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[43] = 0x00;
  SocketIioConfig->DeEmphasis[43] = 0x01;
  SocketIioConfig->PcieCommonClock[43] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[43] = 0x01;
  SocketIioConfig->PcieMaxPayload[43] = 0x07;
  SocketIioConfig->PcieDState[43] = 0x00;
  SocketIioConfig->PcieAspm[43] = 0x02;
  SocketIioConfig->PcieL1Latency[43] = 0x04;
  SocketIioConfig->MsiEn[43] = 0x00;
  SocketIioConfig->ExtendedSync[43] = 0x00;
  SocketIioConfig->ComplianceMode[43] = 0x00;
  SocketIioConfig->EOI[43] = 0x01;
  SocketIioConfig->MSIFATEN[43] = 0x00;
  SocketIioConfig->MSINFATEN[43] = 0x00;
  SocketIioConfig->MSICOREN[43] = 0x00;
  SocketIioConfig->ACPIPMEn[43] = 0x00;
  SocketIioConfig->P2PRdDis[43] = 0x00;
  SocketIioConfig->DisPMETOAck[43] = 0x00;
  SocketIioConfig->ACPIHP[43] = 0x00;
  SocketIioConfig->ACPIPM[43] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[43] = 0x00;
  SocketIioConfig->TXEQ[43] = 0x00;
  SocketIioConfig->SRIS[43] = 0x00;
  SocketIioConfig->SERRE[43] = 0x00;
  SocketIioConfig->IODC[43] = 0x06;
  SocketIioConfig->MctpEn[43] = 0x01;
  SocketIioConfig->NtbPpd[10] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[10] = 0x00;
  SocketIioConfig->NtbSplitBar[10] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[10] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[10] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[10] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[10] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[10] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[10] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[10] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[10] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[10] = 0x03;
  SocketIioConfig->PEXPHIDE[43] = 0x00;
  SocketIioConfig->PciePortEnable[44] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[44] = 0x02;
  SocketIioConfig->SLOTHPSUP[44] = 0x00;
  SocketIioConfig->PcieLinkDis[44] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[44] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[44] = 0x00;
  SocketIioConfig->DeEmphasis[44] = 0x01;
  SocketIioConfig->PcieCommonClock[44] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[44] = 0x01;
  SocketIioConfig->PcieMaxPayload[44] = 0x07;
  SocketIioConfig->PcieDState[44] = 0x00;
  SocketIioConfig->PcieAspm[44] = 0x02;
  SocketIioConfig->PcieL1Latency[44] = 0x04;
  SocketIioConfig->MsiEn[44] = 0x00;
  SocketIioConfig->ExtendedSync[44] = 0x00;
  SocketIioConfig->ComplianceMode[44] = 0x00;
  SocketIioConfig->EOI[44] = 0x01;
  SocketIioConfig->MSIFATEN[44] = 0x00;
  SocketIioConfig->MSINFATEN[44] = 0x00;
  SocketIioConfig->MSICOREN[44] = 0x00;
  SocketIioConfig->ACPIPMEn[44] = 0x00;
  SocketIioConfig->P2PRdDis[44] = 0x00;
  SocketIioConfig->DisPMETOAck[44] = 0x00;
  SocketIioConfig->ACPIHP[44] = 0x00;
  SocketIioConfig->ACPIPM[44] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[44] = 0x00;
  SocketIioConfig->TXEQ[44] = 0x00;
  SocketIioConfig->SRIS[44] = 0x00;
  SocketIioConfig->SERRE[44] = 0x00;
  SocketIioConfig->IODC[44] = 0x06;
  SocketIioConfig->MctpEn[44] = 0x01;
  SocketIioConfig->PEXPHIDE[44] = 0x00;
  SocketIioConfig->PciePortEnable[45] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[45] = 0x02;
  SocketIioConfig->SLOTHPSUP[45] = 0x00;
  SocketIioConfig->PcieLinkDis[45] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[45] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[45] = 0x00;
  SocketIioConfig->DeEmphasis[45] = 0x01;
  SocketIioConfig->PcieCommonClock[45] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[45] = 0x01;
  SocketIioConfig->PcieMaxPayload[45] = 0x07;
  SocketIioConfig->PcieDState[45] = 0x00;
  SocketIioConfig->PcieAspm[45] = 0x02;
  SocketIioConfig->PcieL1Latency[45] = 0x04;
  SocketIioConfig->MsiEn[45] = 0x00;
  SocketIioConfig->ExtendedSync[45] = 0x00;
  SocketIioConfig->ComplianceMode[45] = 0x00;
  SocketIioConfig->EOI[45] = 0x01;
  SocketIioConfig->MSIFATEN[45] = 0x00;
  SocketIioConfig->MSINFATEN[45] = 0x00;
  SocketIioConfig->MSICOREN[45] = 0x00;
  SocketIioConfig->ACPIPMEn[45] = 0x00;
  SocketIioConfig->P2PRdDis[45] = 0x00;
  SocketIioConfig->DisPMETOAck[45] = 0x00;
  SocketIioConfig->ACPIHP[45] = 0x00;
  SocketIioConfig->ACPIPM[45] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[45] = 0x00;
  SocketIioConfig->TXEQ[45] = 0x00;
  SocketIioConfig->SRIS[45] = 0x00;
  SocketIioConfig->SERRE[45] = 0x00;
  SocketIioConfig->IODC[45] = 0x06;
  SocketIioConfig->MctpEn[45] = 0x01;
  SocketIioConfig->PEXPHIDE[45] = 0x00;
  SocketIioConfig->PciePortEnable[46] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[46] = 0x02;
  SocketIioConfig->SLOTHPSUP[46] = 0x00;
  SocketIioConfig->PcieLinkDis[46] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[46] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[46] = 0x00;
  SocketIioConfig->DeEmphasis[46] = 0x01;
  SocketIioConfig->PcieCommonClock[46] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[46] = 0x01;
  SocketIioConfig->PcieMaxPayload[46] = 0x07;
  SocketIioConfig->PcieDState[46] = 0x00;
  SocketIioConfig->PcieAspm[46] = 0x02;
  SocketIioConfig->PcieL1Latency[46] = 0x04;
  SocketIioConfig->MsiEn[46] = 0x00;
  SocketIioConfig->ExtendedSync[46] = 0x00;
  SocketIioConfig->ComplianceMode[46] = 0x00;
  SocketIioConfig->EOI[46] = 0x01;
  SocketIioConfig->MSIFATEN[46] = 0x00;
  SocketIioConfig->MSINFATEN[46] = 0x00;
  SocketIioConfig->MSICOREN[46] = 0x00;
  SocketIioConfig->ACPIPMEn[46] = 0x00;
  SocketIioConfig->P2PRdDis[46] = 0x00;
  SocketIioConfig->DisPMETOAck[46] = 0x00;
  SocketIioConfig->ACPIHP[46] = 0x00;
  SocketIioConfig->ACPIPM[46] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[46] = 0x00;
  SocketIioConfig->TXEQ[46] = 0x00;
  SocketIioConfig->SRIS[46] = 0x00;
  SocketIioConfig->SERRE[46] = 0x00;
  SocketIioConfig->IODC[46] = 0x06;
  SocketIioConfig->MctpEn[46] = 0x01;
  SocketIioConfig->PEXPHIDE[46] = 0x00;
  SocketIioConfig->PciePortEnable[47] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[47] = 0x02;
  SocketIioConfig->SLOTHPSUP[47] = 0x00;
  SocketIioConfig->PcieLinkDis[47] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[47] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[47] = 0x00;
  SocketIioConfig->DeEmphasis[47] = 0x01;
  SocketIioConfig->PcieCommonClock[47] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[47] = 0x01;
  SocketIioConfig->PcieMaxPayload[47] = 0x07;
  SocketIioConfig->PcieDState[47] = 0x00;
  SocketIioConfig->PcieAspm[47] = 0x02;
  SocketIioConfig->PcieL1Latency[47] = 0x04;
  SocketIioConfig->MsiEn[47] = 0x00;
  SocketIioConfig->ExtendedSync[47] = 0x00;
  SocketIioConfig->ComplianceMode[47] = 0x00;
  SocketIioConfig->EOI[47] = 0x01;
  SocketIioConfig->MSIFATEN[47] = 0x00;
  SocketIioConfig->MSINFATEN[47] = 0x00;
  SocketIioConfig->MSICOREN[47] = 0x00;
  SocketIioConfig->ACPIPMEn[47] = 0x00;
  SocketIioConfig->P2PRdDis[47] = 0x00;
  SocketIioConfig->DisPMETOAck[47] = 0x00;
  SocketIioConfig->ACPIHP[47] = 0x00;
  SocketIioConfig->ACPIPM[47] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[47] = 0x00;
  SocketIioConfig->TXEQ[47] = 0x00;
  SocketIioConfig->SRIS[47] = 0x00;
  SocketIioConfig->SERRE[47] = 0x00;
  SocketIioConfig->IODC[47] = 0x06;
  SocketIioConfig->MctpEn[47] = 0x01;
  SocketIioConfig->NtbPpd[11] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[11] = 0x00;
  SocketIioConfig->NtbSplitBar[11] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[11] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[11] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[11] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[11] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[11] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[11] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[11] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[11] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[11] = 0x03;
  SocketIioConfig->PEXPHIDE[47] = 0x00;
  SocketIioConfig->PciePortEnable[48] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[48] = 0x02;
  SocketIioConfig->SLOTHPSUP[48] = 0x00;
  SocketIioConfig->PcieLinkDis[48] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[48] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[48] = 0x00;
  SocketIioConfig->DeEmphasis[48] = 0x01;
  SocketIioConfig->PcieCommonClock[48] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[48] = 0x01;
  SocketIioConfig->PcieMaxPayload[48] = 0x07;
  SocketIioConfig->PcieDState[48] = 0x00;
  SocketIioConfig->PcieAspm[48] = 0x02;
  SocketIioConfig->PcieL1Latency[48] = 0x04;
  SocketIioConfig->MsiEn[48] = 0x00;
  SocketIioConfig->ExtendedSync[48] = 0x00;
  SocketIioConfig->ComplianceMode[48] = 0x00;
  SocketIioConfig->EOI[48] = 0x01;
  SocketIioConfig->MSIFATEN[48] = 0x00;
  SocketIioConfig->MSINFATEN[48] = 0x00;
  SocketIioConfig->MSICOREN[48] = 0x00;
  SocketIioConfig->ACPIPMEn[48] = 0x00;
  SocketIioConfig->P2PRdDis[48] = 0x00;
  SocketIioConfig->DisPMETOAck[48] = 0x00;
  SocketIioConfig->ACPIHP[48] = 0x00;
  SocketIioConfig->ACPIPM[48] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[48] = 0x00;
  SocketIioConfig->TXEQ[48] = 0x00;
  SocketIioConfig->SRIS[48] = 0x00;
  SocketIioConfig->SERRE[48] = 0x00;
  SocketIioConfig->IODC[48] = 0x06;
  SocketIioConfig->MctpEn[48] = 0x01;
  SocketIioConfig->PEXPHIDE[48] = 0x00;
  SocketIioConfig->PciePortEnable[49] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[49] = 0x02;
  SocketIioConfig->SLOTHPSUP[49] = 0x00;
  SocketIioConfig->PcieLinkDis[49] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[49] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[49] = 0x00;
  SocketIioConfig->DeEmphasis[49] = 0x01;
  SocketIioConfig->PcieCommonClock[49] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[49] = 0x01;
  SocketIioConfig->PcieMaxPayload[49] = 0x07;
  SocketIioConfig->PcieDState[49] = 0x00;
  SocketIioConfig->PcieAspm[49] = 0x02;
  SocketIioConfig->PcieL1Latency[49] = 0x04;
  SocketIioConfig->MsiEn[49] = 0x00;
  SocketIioConfig->ExtendedSync[49] = 0x00;
  SocketIioConfig->ComplianceMode[49] = 0x00;
  SocketIioConfig->EOI[49] = 0x01;
  SocketIioConfig->MSIFATEN[49] = 0x00;
  SocketIioConfig->MSINFATEN[49] = 0x00;
  SocketIioConfig->MSICOREN[49] = 0x00;
  SocketIioConfig->ACPIPMEn[49] = 0x00;
  SocketIioConfig->P2PRdDis[49] = 0x00;
  SocketIioConfig->DisPMETOAck[49] = 0x00;
  SocketIioConfig->ACPIHP[49] = 0x00;
  SocketIioConfig->ACPIPM[49] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[49] = 0x00;
  SocketIioConfig->TXEQ[49] = 0x00;
  SocketIioConfig->SRIS[49] = 0x00;
  SocketIioConfig->SERRE[49] = 0x00;
  SocketIioConfig->IODC[49] = 0x06;
  SocketIioConfig->MctpEn[49] = 0x01;
  SocketIioConfig->PEXPHIDE[49] = 0x00;
  SocketIioConfig->PciePortEnable[50] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[50] = 0x02;
  SocketIioConfig->SLOTHPSUP[50] = 0x00;
  SocketIioConfig->PcieLinkDis[50] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[50] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[50] = 0x00;
  SocketIioConfig->DeEmphasis[50] = 0x01;
  SocketIioConfig->PcieCommonClock[50] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[50] = 0x01;
  SocketIioConfig->PcieMaxPayload[50] = 0x07;
  SocketIioConfig->PcieDState[50] = 0x00;
  SocketIioConfig->PcieAspm[50] = 0x02;
  SocketIioConfig->PcieL1Latency[50] = 0x04;
  SocketIioConfig->MsiEn[50] = 0x00;
  SocketIioConfig->ExtendedSync[50] = 0x00;
  SocketIioConfig->ComplianceMode[50] = 0x00;
  SocketIioConfig->EOI[50] = 0x01;
  SocketIioConfig->MSIFATEN[50] = 0x00;
  SocketIioConfig->MSINFATEN[50] = 0x00;
  SocketIioConfig->MSICOREN[50] = 0x00;
  SocketIioConfig->ACPIPMEn[50] = 0x00;
  SocketIioConfig->P2PRdDis[50] = 0x00;
  SocketIioConfig->DisPMETOAck[50] = 0x00;
  SocketIioConfig->ACPIHP[50] = 0x00;
  SocketIioConfig->ACPIPM[50] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[50] = 0x00;
  SocketIioConfig->TXEQ[50] = 0x00;
  SocketIioConfig->SRIS[50] = 0x00;
  SocketIioConfig->SERRE[50] = 0x00;
  SocketIioConfig->IODC[50] = 0x06;
  SocketIioConfig->MctpEn[50] = 0x01;
  SocketIioConfig->PEXPHIDE[50] = 0x00;
  SocketIioConfig->PciePortEnable[51] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[51] = 0x02;
  SocketIioConfig->SLOTHPSUP[51] = 0x00;
  SocketIioConfig->PcieLinkDis[51] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[51] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[51] = 0x00;
  SocketIioConfig->DeEmphasis[51] = 0x01;
  SocketIioConfig->PcieCommonClock[51] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[51] = 0x01;
  SocketIioConfig->PcieMaxPayload[51] = 0x07;
  SocketIioConfig->PcieDState[51] = 0x00;
  SocketIioConfig->PcieAspm[51] = 0x02;
  SocketIioConfig->PcieL1Latency[51] = 0x04;
  SocketIioConfig->MsiEn[51] = 0x00;
  SocketIioConfig->ExtendedSync[51] = 0x00;
  SocketIioConfig->ComplianceMode[51] = 0x00;
  SocketIioConfig->EOI[51] = 0x01;
  SocketIioConfig->MSIFATEN[51] = 0x00;
  SocketIioConfig->MSINFATEN[51] = 0x00;
  SocketIioConfig->MSICOREN[51] = 0x00;
  SocketIioConfig->ACPIPMEn[51] = 0x00;
  SocketIioConfig->P2PRdDis[51] = 0x00;
  SocketIioConfig->DisPMETOAck[51] = 0x00;
  SocketIioConfig->ACPIHP[51] = 0x00;
  SocketIioConfig->ACPIPM[51] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[51] = 0x00;
  SocketIioConfig->TXEQ[51] = 0x00;
  SocketIioConfig->SRIS[51] = 0x00;
  SocketIioConfig->SERRE[51] = 0x00;
  SocketIioConfig->IODC[51] = 0x06;
  SocketIioConfig->MctpEn[51] = 0x01;
  SocketIioConfig->NtbPpd[12] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[12] = 0x00;
  SocketIioConfig->NtbSplitBar[12] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[12] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[12] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[12] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[12] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[12] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[12] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[12] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[12] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[12] = 0x03;
  SocketIioConfig->PEXPHIDE[51] = 0x00;
  SocketIioConfig->PciePortEnable[52] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[52] = 0x02;
  SocketIioConfig->SLOTHPSUP[52] = 0x00;
  SocketIioConfig->PcieLinkDis[52] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[52] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[52] = 0x00;
  SocketIioConfig->DeEmphasis[52] = 0x01;
  SocketIioConfig->PcieCommonClock[52] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[52] = 0x01;
  SocketIioConfig->PcieMaxPayload[52] = 0x07;
  SocketIioConfig->PcieDState[52] = 0x00;
  SocketIioConfig->PcieAspm[52] = 0x02;
  SocketIioConfig->PcieL1Latency[52] = 0x04;
  SocketIioConfig->MsiEn[52] = 0x00;
  SocketIioConfig->ExtendedSync[52] = 0x00;
  SocketIioConfig->ComplianceMode[52] = 0x00;
  SocketIioConfig->EOI[52] = 0x01;
  SocketIioConfig->MSIFATEN[52] = 0x00;
  SocketIioConfig->MSINFATEN[52] = 0x00;
  SocketIioConfig->MSICOREN[52] = 0x00;
  SocketIioConfig->ACPIPMEn[52] = 0x00;
  SocketIioConfig->P2PRdDis[52] = 0x00;
  SocketIioConfig->DisPMETOAck[52] = 0x00;
  SocketIioConfig->ACPIHP[52] = 0x00;
  SocketIioConfig->ACPIPM[52] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[52] = 0x00;
  SocketIioConfig->TXEQ[52] = 0x00;
  SocketIioConfig->SRIS[52] = 0x00;
  SocketIioConfig->SERRE[52] = 0x00;
  SocketIioConfig->IODC[52] = 0x06;
  SocketIioConfig->MctpEn[52] = 0x01;
  SocketIioConfig->PEXPHIDE[52] = 0x00;
  SocketIioConfig->PciePortEnable[53] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[53] = 0x02;
  SocketIioConfig->SLOTHPSUP[53] = 0x00;
  SocketIioConfig->PcieLinkDis[53] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[53] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[53] = 0x00;
  SocketIioConfig->DeEmphasis[53] = 0x01;
  SocketIioConfig->PcieCommonClock[53] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[53] = 0x01;
  SocketIioConfig->PcieMaxPayload[53] = 0x07;
  SocketIioConfig->PcieDState[53] = 0x00;
  SocketIioConfig->PcieAspm[53] = 0x02;
  SocketIioConfig->PcieL1Latency[53] = 0x04;
  SocketIioConfig->MsiEn[53] = 0x00;
  SocketIioConfig->ExtendedSync[53] = 0x00;
  SocketIioConfig->ComplianceMode[53] = 0x00;
  SocketIioConfig->EOI[53] = 0x01;
  SocketIioConfig->MSIFATEN[53] = 0x00;
  SocketIioConfig->MSINFATEN[53] = 0x00;
  SocketIioConfig->MSICOREN[53] = 0x00;
  SocketIioConfig->ACPIPMEn[53] = 0x00;
  SocketIioConfig->P2PRdDis[53] = 0x00;
  SocketIioConfig->DisPMETOAck[53] = 0x00;
  SocketIioConfig->ACPIHP[53] = 0x00;
  SocketIioConfig->ACPIPM[53] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[53] = 0x00;
  SocketIioConfig->TXEQ[53] = 0x00;
  SocketIioConfig->SRIS[53] = 0x00;
  SocketIioConfig->SERRE[53] = 0x00;
  SocketIioConfig->IODC[53] = 0x06;
  SocketIioConfig->MctpEn[53] = 0x01;
  SocketIioConfig->PEXPHIDE[53] = 0x00;
  SocketIioConfig->PciePortEnable[54] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[54] = 0x02;
  SocketIioConfig->SLOTHPSUP[54] = 0x00;
  SocketIioConfig->PcieLinkDis[54] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[54] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[54] = 0x00;
  SocketIioConfig->DeEmphasis[54] = 0x01;
  SocketIioConfig->PcieCommonClock[54] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[54] = 0x01;
  SocketIioConfig->PcieMaxPayload[54] = 0x07;
  SocketIioConfig->PcieDState[54] = 0x00;
  SocketIioConfig->PcieAspm[54] = 0x02;
  SocketIioConfig->PcieL1Latency[54] = 0x04;
  SocketIioConfig->MsiEn[54] = 0x00;
  SocketIioConfig->ExtendedSync[54] = 0x00;
  SocketIioConfig->ComplianceMode[54] = 0x00;
  SocketIioConfig->EOI[54] = 0x01;
  SocketIioConfig->MSIFATEN[54] = 0x00;
  SocketIioConfig->MSINFATEN[54] = 0x00;
  SocketIioConfig->MSICOREN[54] = 0x00;
  SocketIioConfig->ACPIPMEn[54] = 0x00;
  SocketIioConfig->P2PRdDis[54] = 0x00;
  SocketIioConfig->DisPMETOAck[54] = 0x00;
  SocketIioConfig->ACPIHP[54] = 0x00;
  SocketIioConfig->ACPIPM[54] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[54] = 0x00;
  SocketIioConfig->TXEQ[54] = 0x00;
  SocketIioConfig->SRIS[54] = 0x00;
  SocketIioConfig->SERRE[54] = 0x00;
  SocketIioConfig->IODC[54] = 0x06;
  SocketIioConfig->MctpEn[54] = 0x01;
  SocketIioConfig->PEXPHIDE[54] = 0x00;
  SocketIioConfig->PciePortEnable[55] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[55] = 0x02;
  SocketIioConfig->SLOTHPSUP[55] = 0x00;
  SocketIioConfig->PcieLinkDis[55] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[55] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[55] = 0x00;
  SocketIioConfig->DeEmphasis[55] = 0x01;
  SocketIioConfig->PcieCommonClock[55] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[55] = 0x01;
  SocketIioConfig->PcieMaxPayload[55] = 0x07;
  SocketIioConfig->PcieDState[55] = 0x00;
  SocketIioConfig->PcieAspm[55] = 0x02;
  SocketIioConfig->PcieL1Latency[55] = 0x04;
  SocketIioConfig->MsiEn[55] = 0x00;
  SocketIioConfig->ExtendedSync[55] = 0x00;
  SocketIioConfig->ComplianceMode[55] = 0x00;
  SocketIioConfig->EOI[55] = 0x01;
  SocketIioConfig->MSIFATEN[55] = 0x00;
  SocketIioConfig->MSINFATEN[55] = 0x00;
  SocketIioConfig->MSICOREN[55] = 0x00;
  SocketIioConfig->ACPIPMEn[55] = 0x00;
  SocketIioConfig->P2PRdDis[55] = 0x00;
  SocketIioConfig->DisPMETOAck[55] = 0x00;
  SocketIioConfig->ACPIHP[55] = 0x00;
  SocketIioConfig->ACPIPM[55] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[55] = 0x00;
  SocketIioConfig->TXEQ[55] = 0x00;
  SocketIioConfig->SRIS[55] = 0x00;
  SocketIioConfig->SERRE[55] = 0x00;
  SocketIioConfig->IODC[55] = 0x06;
  SocketIioConfig->MctpEn[55] = 0x01;
  SocketIioConfig->NtbPpd[13] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[13] = 0x00;
  SocketIioConfig->NtbSplitBar[13] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[13] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[13] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[13] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[13] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[13] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[13] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[13] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[13] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[13] = 0x03;
  SocketIioConfig->PEXPHIDE[55] = 0x00;
  SocketIioConfig->PciePortEnable[56] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[56] = 0x02;
  SocketIioConfig->SLOTHPSUP[56] = 0x00;
  SocketIioConfig->PcieLinkDis[56] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[56] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[56] = 0x00;
  SocketIioConfig->DeEmphasis[56] = 0x01;
  SocketIioConfig->PcieCommonClock[56] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[56] = 0x01;
  SocketIioConfig->PcieMaxPayload[56] = 0x07;
  SocketIioConfig->PcieDState[56] = 0x00;
  SocketIioConfig->PcieAspm[56] = 0x02;
  SocketIioConfig->PcieL1Latency[56] = 0x04;
  SocketIioConfig->MsiEn[56] = 0x00;
  SocketIioConfig->ExtendedSync[56] = 0x00;
  SocketIioConfig->ComplianceMode[56] = 0x00;
  SocketIioConfig->EOI[56] = 0x01;
  SocketIioConfig->MSIFATEN[56] = 0x00;
  SocketIioConfig->MSINFATEN[56] = 0x00;
  SocketIioConfig->MSICOREN[56] = 0x00;
  SocketIioConfig->ACPIPMEn[56] = 0x00;
  SocketIioConfig->P2PRdDis[56] = 0x00;
  SocketIioConfig->DisPMETOAck[56] = 0x00;
  SocketIioConfig->ACPIHP[56] = 0x00;
  SocketIioConfig->ACPIPM[56] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[56] = 0x00;
  SocketIioConfig->TXEQ[56] = 0x00;
  SocketIioConfig->SRIS[56] = 0x00;
  SocketIioConfig->SERRE[56] = 0x00;
  SocketIioConfig->IODC[56] = 0x06;
  SocketIioConfig->MctpEn[56] = 0x01;
  SocketIioConfig->PEXPHIDE[56] = 0x00;
  SocketIioConfig->PciePortEnable[57] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[57] = 0x02;
  SocketIioConfig->SLOTHPSUP[57] = 0x00;
  SocketIioConfig->PcieLinkDis[57] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[57] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[57] = 0x00;
  SocketIioConfig->DeEmphasis[57] = 0x01;
  SocketIioConfig->PcieCommonClock[57] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[57] = 0x01;
  SocketIioConfig->PcieMaxPayload[57] = 0x07;
  SocketIioConfig->PcieDState[57] = 0x00;
  SocketIioConfig->PcieAspm[57] = 0x02;
  SocketIioConfig->PcieL1Latency[57] = 0x04;
  SocketIioConfig->MsiEn[57] = 0x00;
  SocketIioConfig->ExtendedSync[57] = 0x00;
  SocketIioConfig->ComplianceMode[57] = 0x00;
  SocketIioConfig->EOI[57] = 0x01;
  SocketIioConfig->MSIFATEN[57] = 0x00;
  SocketIioConfig->MSINFATEN[57] = 0x00;
  SocketIioConfig->MSICOREN[57] = 0x00;
  SocketIioConfig->ACPIPMEn[57] = 0x00;
  SocketIioConfig->P2PRdDis[57] = 0x00;
  SocketIioConfig->DisPMETOAck[57] = 0x00;
  SocketIioConfig->ACPIHP[57] = 0x00;
  SocketIioConfig->ACPIPM[57] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[57] = 0x00;
  SocketIioConfig->TXEQ[57] = 0x00;
  SocketIioConfig->SRIS[57] = 0x00;
  SocketIioConfig->SERRE[57] = 0x00;
  SocketIioConfig->IODC[57] = 0x06;
  SocketIioConfig->MctpEn[57] = 0x01;
  SocketIioConfig->PEXPHIDE[57] = 0x00;
  SocketIioConfig->PciePortEnable[58] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[58] = 0x02;
  SocketIioConfig->SLOTHPSUP[58] = 0x00;
  SocketIioConfig->PcieLinkDis[58] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[58] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[58] = 0x00;
  SocketIioConfig->DeEmphasis[58] = 0x01;
  SocketIioConfig->PcieCommonClock[58] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[58] = 0x01;
  SocketIioConfig->PcieMaxPayload[58] = 0x07;
  SocketIioConfig->PcieDState[58] = 0x00;
  SocketIioConfig->PcieAspm[58] = 0x02;
  SocketIioConfig->PcieL1Latency[58] = 0x04;
  SocketIioConfig->MsiEn[58] = 0x00;
  SocketIioConfig->ExtendedSync[58] = 0x00;
  SocketIioConfig->ComplianceMode[58] = 0x00;
  SocketIioConfig->EOI[58] = 0x01;
  SocketIioConfig->MSIFATEN[58] = 0x00;
  SocketIioConfig->MSINFATEN[58] = 0x00;
  SocketIioConfig->MSICOREN[58] = 0x00;
  SocketIioConfig->ACPIPMEn[58] = 0x00;
  SocketIioConfig->P2PRdDis[58] = 0x00;
  SocketIioConfig->DisPMETOAck[58] = 0x00;
  SocketIioConfig->ACPIHP[58] = 0x00;
  SocketIioConfig->ACPIPM[58] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[58] = 0x00;
  SocketIioConfig->TXEQ[58] = 0x00;
  SocketIioConfig->SRIS[58] = 0x00;
  SocketIioConfig->SERRE[58] = 0x00;
  SocketIioConfig->IODC[58] = 0x06;
  SocketIioConfig->MctpEn[58] = 0x01;
  SocketIioConfig->PEXPHIDE[58] = 0x00;
  SocketIioConfig->PciePortEnable[59] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[59] = 0x02;
  SocketIioConfig->SLOTHPSUP[59] = 0x00;
  SocketIioConfig->PcieLinkDis[59] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[59] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[59] = 0x00;
  SocketIioConfig->DeEmphasis[59] = 0x01;
  SocketIioConfig->PcieCommonClock[59] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[59] = 0x01;
  SocketIioConfig->PcieMaxPayload[59] = 0x07;
  SocketIioConfig->PcieDState[59] = 0x00;
  SocketIioConfig->PcieAspm[59] = 0x02;
  SocketIioConfig->PcieL1Latency[59] = 0x04;
  SocketIioConfig->MsiEn[59] = 0x00;
  SocketIioConfig->ExtendedSync[59] = 0x00;
  SocketIioConfig->ComplianceMode[59] = 0x00;
  SocketIioConfig->EOI[59] = 0x01;
  SocketIioConfig->MSIFATEN[59] = 0x00;
  SocketIioConfig->MSINFATEN[59] = 0x00;
  SocketIioConfig->MSICOREN[59] = 0x00;
  SocketIioConfig->ACPIPMEn[59] = 0x00;
  SocketIioConfig->P2PRdDis[59] = 0x00;
  SocketIioConfig->DisPMETOAck[59] = 0x00;
  SocketIioConfig->ACPIHP[59] = 0x00;
  SocketIioConfig->ACPIPM[59] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[59] = 0x00;
  SocketIioConfig->TXEQ[59] = 0x00;
  SocketIioConfig->SRIS[59] = 0x00;
  SocketIioConfig->SERRE[59] = 0x00;
  SocketIioConfig->IODC[59] = 0x06;
  SocketIioConfig->MctpEn[59] = 0x01;
  SocketIioConfig->NtbPpd[14] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[14] = 0x00;
  SocketIioConfig->NtbSplitBar[14] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[14] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[14] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[14] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[14] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[14] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[14] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[14] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[14] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[14] = 0x03;
  SocketIioConfig->PEXPHIDE[59] = 0x00;
  SocketIioConfig->PciePortEnable[60] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[60] = 0x02;
  SocketIioConfig->SLOTHPSUP[60] = 0x00;
  SocketIioConfig->PcieLinkDis[60] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[60] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[60] = 0x00;
  SocketIioConfig->DeEmphasis[60] = 0x01;
  SocketIioConfig->PcieCommonClock[60] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[60] = 0x01;
  SocketIioConfig->PcieMaxPayload[60] = 0x07;
  SocketIioConfig->PcieDState[60] = 0x00;
  SocketIioConfig->PcieAspm[60] = 0x02;
  SocketIioConfig->PcieL1Latency[60] = 0x04;
  SocketIioConfig->MsiEn[60] = 0x00;
  SocketIioConfig->ExtendedSync[60] = 0x00;
  SocketIioConfig->ComplianceMode[60] = 0x00;
  SocketIioConfig->EOI[60] = 0x01;
  SocketIioConfig->MSIFATEN[60] = 0x00;
  SocketIioConfig->MSINFATEN[60] = 0x00;
  SocketIioConfig->MSICOREN[60] = 0x00;
  SocketIioConfig->ACPIPMEn[60] = 0x00;
  SocketIioConfig->P2PRdDis[60] = 0x00;
  SocketIioConfig->DisPMETOAck[60] = 0x00;
  SocketIioConfig->ACPIHP[60] = 0x00;
  SocketIioConfig->ACPIPM[60] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[60] = 0x00;
  SocketIioConfig->TXEQ[60] = 0x00;
  SocketIioConfig->SRIS[60] = 0x00;
  SocketIioConfig->SERRE[60] = 0x00;
  SocketIioConfig->IODC[60] = 0x06;
  SocketIioConfig->MctpEn[60] = 0x01;
  SocketIioConfig->PEXPHIDE[60] = 0x00;
  SocketIioConfig->PciePortEnable[61] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[61] = 0x02;
  SocketIioConfig->SLOTHPSUP[61] = 0x00;
  SocketIioConfig->PcieLinkDis[61] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[61] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[61] = 0x00;
  SocketIioConfig->DeEmphasis[61] = 0x01;
  SocketIioConfig->PcieCommonClock[61] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[61] = 0x01;
  SocketIioConfig->PcieMaxPayload[61] = 0x07;
  SocketIioConfig->PcieDState[61] = 0x00;
  SocketIioConfig->PcieAspm[61] = 0x02;
  SocketIioConfig->PcieL1Latency[61] = 0x04;
  SocketIioConfig->MsiEn[61] = 0x00;
  SocketIioConfig->ExtendedSync[61] = 0x00;
  SocketIioConfig->ComplianceMode[61] = 0x00;
  SocketIioConfig->EOI[61] = 0x01;
  SocketIioConfig->MSIFATEN[61] = 0x00;
  SocketIioConfig->MSINFATEN[61] = 0x00;
  SocketIioConfig->MSICOREN[61] = 0x00;
  SocketIioConfig->ACPIPMEn[61] = 0x00;
  SocketIioConfig->P2PRdDis[61] = 0x00;
  SocketIioConfig->DisPMETOAck[61] = 0x00;
  SocketIioConfig->ACPIHP[61] = 0x00;
  SocketIioConfig->ACPIPM[61] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[61] = 0x00;
  SocketIioConfig->TXEQ[61] = 0x00;
  SocketIioConfig->SRIS[61] = 0x00;
  SocketIioConfig->SERRE[61] = 0x00;
  SocketIioConfig->IODC[61] = 0x06;
  SocketIioConfig->MctpEn[61] = 0x01;
  SocketIioConfig->PEXPHIDE[61] = 0x00;
  SocketIioConfig->PciePortEnable[62] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[62] = 0x02;
  SocketIioConfig->SLOTHPSUP[62] = 0x00;
  SocketIioConfig->PcieLinkDis[62] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[62] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[62] = 0x00;
  SocketIioConfig->DeEmphasis[62] = 0x01;
  SocketIioConfig->PcieCommonClock[62] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[62] = 0x01;
  SocketIioConfig->PcieMaxPayload[62] = 0x07;
  SocketIioConfig->PcieDState[62] = 0x00;
  SocketIioConfig->PcieAspm[62] = 0x02;
  SocketIioConfig->PcieL1Latency[62] = 0x04;
  SocketIioConfig->MsiEn[62] = 0x00;
  SocketIioConfig->ExtendedSync[62] = 0x00;
  SocketIioConfig->ComplianceMode[62] = 0x00;
  SocketIioConfig->EOI[62] = 0x01;
  SocketIioConfig->MSIFATEN[62] = 0x00;
  SocketIioConfig->MSINFATEN[62] = 0x00;
  SocketIioConfig->MSICOREN[62] = 0x00;
  SocketIioConfig->ACPIPMEn[62] = 0x00;
  SocketIioConfig->P2PRdDis[62] = 0x00;
  SocketIioConfig->DisPMETOAck[62] = 0x00;
  SocketIioConfig->ACPIHP[62] = 0x00;
  SocketIioConfig->ACPIPM[62] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[62] = 0x00;
  SocketIioConfig->TXEQ[62] = 0x00;
  SocketIioConfig->SRIS[62] = 0x00;
  SocketIioConfig->SERRE[62] = 0x00;
  SocketIioConfig->IODC[62] = 0x06;
  SocketIioConfig->MctpEn[62] = 0x01;
  SocketIioConfig->PEXPHIDE[62] = 0x00;
  SocketIioConfig->PciePortEnable[63] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[63] = 0x02;
  SocketIioConfig->SLOTHPSUP[63] = 0x00;
  SocketIioConfig->PcieLinkDis[63] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[63] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[63] = 0x00;
  SocketIioConfig->DeEmphasis[63] = 0x01;
  SocketIioConfig->PcieCommonClock[63] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[63] = 0x01;
  SocketIioConfig->PcieMaxPayload[63] = 0x07;
  SocketIioConfig->PcieDState[63] = 0x00;
  SocketIioConfig->PcieAspm[63] = 0x02;
  SocketIioConfig->PcieL1Latency[63] = 0x04;
  SocketIioConfig->MsiEn[63] = 0x00;
  SocketIioConfig->ExtendedSync[63] = 0x00;
  SocketIioConfig->ComplianceMode[63] = 0x00;
  SocketIioConfig->EOI[63] = 0x01;
  SocketIioConfig->MSIFATEN[63] = 0x00;
  SocketIioConfig->MSINFATEN[63] = 0x00;
  SocketIioConfig->MSICOREN[63] = 0x00;
  SocketIioConfig->ACPIPMEn[63] = 0x00;
  SocketIioConfig->P2PRdDis[63] = 0x00;
  SocketIioConfig->DisPMETOAck[63] = 0x00;
  SocketIioConfig->ACPIHP[63] = 0x00;
  SocketIioConfig->ACPIPM[63] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[63] = 0x00;
  SocketIioConfig->TXEQ[63] = 0x00;
  SocketIioConfig->SRIS[63] = 0x00;
  SocketIioConfig->SERRE[63] = 0x00;
  SocketIioConfig->IODC[63] = 0x06;
  SocketIioConfig->MctpEn[63] = 0x01;
  SocketIioConfig->PEXPHIDE[63] = 0x00;
  SocketIioConfig->PciePortEnable[64] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[64] = 0x02;
  SocketIioConfig->SLOTHPSUP[64] = 0x00;
  SocketIioConfig->PcieLinkDis[64] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[64] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[64] = 0x00;
  SocketIioConfig->DeEmphasis[64] = 0x01;
  SocketIioConfig->PcieCommonClock[64] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[64] = 0x01;
  SocketIioConfig->PcieMaxPayload[64] = 0x07;
  SocketIioConfig->PcieDState[64] = 0x00;
  SocketIioConfig->PcieAspm[64] = 0x02;
  SocketIioConfig->PcieL1Latency[64] = 0x04;
  SocketIioConfig->MsiEn[64] = 0x00;
  SocketIioConfig->ExtendedSync[64] = 0x00;
  SocketIioConfig->ComplianceMode[64] = 0x00;
  SocketIioConfig->EOI[64] = 0x01;
  SocketIioConfig->MSIFATEN[64] = 0x00;
  SocketIioConfig->MSINFATEN[64] = 0x00;
  SocketIioConfig->MSICOREN[64] = 0x00;
  SocketIioConfig->ACPIPMEn[64] = 0x00;
  SocketIioConfig->P2PRdDis[64] = 0x00;
  SocketIioConfig->DisPMETOAck[64] = 0x00;
  SocketIioConfig->ACPIHP[64] = 0x00;
  SocketIioConfig->ACPIPM[64] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[64] = 0x00;
  SocketIioConfig->TXEQ[64] = 0x00;
  SocketIioConfig->SRIS[64] = 0x00;
  SocketIioConfig->SERRE[64] = 0x00;
  SocketIioConfig->IODC[64] = 0x06;
  SocketIioConfig->MctpEn[64] = 0x01;
  SocketIioConfig->NtbPpd[15] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[15] = 0x00;
  SocketIioConfig->NtbSplitBar[15] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[15] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[15] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[15] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[15] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[15] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[15] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[15] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[15] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[15] = 0x03;
  SocketIioConfig->PEXPHIDE[64] = 0x00;
  SocketIioConfig->PciePortEnable[65] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[65] = 0x02;
  SocketIioConfig->SLOTHPSUP[65] = 0x00;
  SocketIioConfig->PcieLinkDis[65] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[65] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[65] = 0x00;
  SocketIioConfig->DeEmphasis[65] = 0x01;
  SocketIioConfig->PcieCommonClock[65] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[65] = 0x01;
  SocketIioConfig->PcieMaxPayload[65] = 0x07;
  SocketIioConfig->PcieDState[65] = 0x00;
  SocketIioConfig->PcieAspm[65] = 0x02;
  SocketIioConfig->PcieL1Latency[65] = 0x04;
  SocketIioConfig->MsiEn[65] = 0x00;
  SocketIioConfig->ExtendedSync[65] = 0x00;
  SocketIioConfig->ComplianceMode[65] = 0x00;
  SocketIioConfig->EOI[65] = 0x01;
  SocketIioConfig->MSIFATEN[65] = 0x00;
  SocketIioConfig->MSINFATEN[65] = 0x00;
  SocketIioConfig->MSICOREN[65] = 0x00;
  SocketIioConfig->ACPIPMEn[65] = 0x00;
  SocketIioConfig->P2PRdDis[65] = 0x00;
  SocketIioConfig->DisPMETOAck[65] = 0x00;
  SocketIioConfig->ACPIHP[65] = 0x00;
  SocketIioConfig->ACPIPM[65] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[65] = 0x00;
  SocketIioConfig->TXEQ[65] = 0x00;
  SocketIioConfig->SRIS[65] = 0x00;
  SocketIioConfig->SERRE[65] = 0x00;
  SocketIioConfig->IODC[65] = 0x06;
  SocketIioConfig->MctpEn[65] = 0x01;
  SocketIioConfig->PEXPHIDE[65] = 0x00;
  SocketIioConfig->PciePortEnable[66] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[66] = 0x02;
  SocketIioConfig->SLOTHPSUP[66] = 0x00;
  SocketIioConfig->PcieLinkDis[66] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[66] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[66] = 0x00;
  SocketIioConfig->DeEmphasis[66] = 0x01;
  SocketIioConfig->PcieCommonClock[66] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[66] = 0x01;
  SocketIioConfig->PcieMaxPayload[66] = 0x07;
  SocketIioConfig->PcieDState[66] = 0x00;
  SocketIioConfig->PcieAspm[66] = 0x02;
  SocketIioConfig->PcieL1Latency[66] = 0x04;
  SocketIioConfig->MsiEn[66] = 0x00;
  SocketIioConfig->ExtendedSync[66] = 0x00;
  SocketIioConfig->ComplianceMode[66] = 0x00;
  SocketIioConfig->EOI[66] = 0x01;
  SocketIioConfig->MSIFATEN[66] = 0x00;
  SocketIioConfig->MSINFATEN[66] = 0x00;
  SocketIioConfig->MSICOREN[66] = 0x00;
  SocketIioConfig->ACPIPMEn[66] = 0x00;
  SocketIioConfig->P2PRdDis[66] = 0x00;
  SocketIioConfig->DisPMETOAck[66] = 0x00;
  SocketIioConfig->ACPIHP[66] = 0x00;
  SocketIioConfig->ACPIPM[66] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[66] = 0x00;
  SocketIioConfig->TXEQ[66] = 0x00;
  SocketIioConfig->SRIS[66] = 0x00;
  SocketIioConfig->SERRE[66] = 0x00;
  SocketIioConfig->IODC[66] = 0x06;
  SocketIioConfig->MctpEn[66] = 0x01;
  SocketIioConfig->PEXPHIDE[66] = 0x00;
  SocketIioConfig->PciePortEnable[67] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[67] = 0x02;
  SocketIioConfig->SLOTHPSUP[67] = 0x00;
  SocketIioConfig->PcieLinkDis[67] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[67] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[67] = 0x00;
  SocketIioConfig->DeEmphasis[67] = 0x01;
  SocketIioConfig->PcieCommonClock[67] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[67] = 0x01;
  SocketIioConfig->PcieMaxPayload[67] = 0x07;
  SocketIioConfig->PcieDState[67] = 0x00;
  SocketIioConfig->PcieAspm[67] = 0x02;
  SocketIioConfig->PcieL1Latency[67] = 0x04;
  SocketIioConfig->MsiEn[67] = 0x00;
  SocketIioConfig->ExtendedSync[67] = 0x00;
  SocketIioConfig->ComplianceMode[67] = 0x00;
  SocketIioConfig->EOI[67] = 0x01;
  SocketIioConfig->MSIFATEN[67] = 0x00;
  SocketIioConfig->MSINFATEN[67] = 0x00;
  SocketIioConfig->MSICOREN[67] = 0x00;
  SocketIioConfig->ACPIPMEn[67] = 0x00;
  SocketIioConfig->P2PRdDis[67] = 0x00;
  SocketIioConfig->DisPMETOAck[67] = 0x00;
  SocketIioConfig->ACPIHP[67] = 0x00;
  SocketIioConfig->ACPIPM[67] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[67] = 0x00;
  SocketIioConfig->TXEQ[67] = 0x00;
  SocketIioConfig->SRIS[67] = 0x00;
  SocketIioConfig->SERRE[67] = 0x00;
  SocketIioConfig->IODC[67] = 0x06;
  SocketIioConfig->MctpEn[67] = 0x01;
  SocketIioConfig->PEXPHIDE[67] = 0x00;
  SocketIioConfig->PciePortEnable[68] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[68] = 0x02;
  SocketIioConfig->SLOTHPSUP[68] = 0x00;
  SocketIioConfig->PcieLinkDis[68] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[68] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[68] = 0x00;
  SocketIioConfig->DeEmphasis[68] = 0x01;
  SocketIioConfig->PcieCommonClock[68] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[68] = 0x01;
  SocketIioConfig->PcieMaxPayload[68] = 0x07;
  SocketIioConfig->PcieDState[68] = 0x00;
  SocketIioConfig->PcieAspm[68] = 0x02;
  SocketIioConfig->PcieL1Latency[68] = 0x04;
  SocketIioConfig->MsiEn[68] = 0x00;
  SocketIioConfig->ExtendedSync[68] = 0x00;
  SocketIioConfig->ComplianceMode[68] = 0x00;
  SocketIioConfig->EOI[68] = 0x01;
  SocketIioConfig->MSIFATEN[68] = 0x00;
  SocketIioConfig->MSINFATEN[68] = 0x00;
  SocketIioConfig->MSICOREN[68] = 0x00;
  SocketIioConfig->ACPIPMEn[68] = 0x00;
  SocketIioConfig->P2PRdDis[68] = 0x00;
  SocketIioConfig->DisPMETOAck[68] = 0x00;
  SocketIioConfig->ACPIHP[68] = 0x00;
  SocketIioConfig->ACPIPM[68] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[68] = 0x00;
  SocketIioConfig->TXEQ[68] = 0x00;
  SocketIioConfig->SRIS[68] = 0x00;
  SocketIioConfig->SERRE[68] = 0x00;
  SocketIioConfig->IODC[68] = 0x06;
  SocketIioConfig->MctpEn[68] = 0x01;
  SocketIioConfig->NtbPpd[16] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[16] = 0x00;
  SocketIioConfig->NtbSplitBar[16] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[16] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[16] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[16] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[16] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[16] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[16] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[16] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[16] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[16] = 0x03;
  SocketIioConfig->PEXPHIDE[68] = 0x00;
  SocketIioConfig->PciePortEnable[69] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[69] = 0x02;
  SocketIioConfig->SLOTHPSUP[69] = 0x00;
  SocketIioConfig->PcieLinkDis[69] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[69] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[69] = 0x00;
  SocketIioConfig->DeEmphasis[69] = 0x01;
  SocketIioConfig->PcieCommonClock[69] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[69] = 0x01;
  SocketIioConfig->PcieMaxPayload[69] = 0x07;
  SocketIioConfig->PcieDState[69] = 0x00;
  SocketIioConfig->PcieAspm[69] = 0x02;
  SocketIioConfig->PcieL1Latency[69] = 0x04;
  SocketIioConfig->MsiEn[69] = 0x00;
  SocketIioConfig->ExtendedSync[69] = 0x00;
  SocketIioConfig->ComplianceMode[69] = 0x00;
  SocketIioConfig->EOI[69] = 0x01;
  SocketIioConfig->MSIFATEN[69] = 0x00;
  SocketIioConfig->MSINFATEN[69] = 0x00;
  SocketIioConfig->MSICOREN[69] = 0x00;
  SocketIioConfig->ACPIPMEn[69] = 0x00;
  SocketIioConfig->P2PRdDis[69] = 0x00;
  SocketIioConfig->DisPMETOAck[69] = 0x00;
  SocketIioConfig->ACPIHP[69] = 0x00;
  SocketIioConfig->ACPIPM[69] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[69] = 0x00;
  SocketIioConfig->TXEQ[69] = 0x00;
  SocketIioConfig->SRIS[69] = 0x00;
  SocketIioConfig->SERRE[69] = 0x00;
  SocketIioConfig->IODC[69] = 0x06;
  SocketIioConfig->MctpEn[69] = 0x01;
  SocketIioConfig->PEXPHIDE[69] = 0x00;
  SocketIioConfig->PciePortEnable[70] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[70] = 0x02;
  SocketIioConfig->SLOTHPSUP[70] = 0x00;
  SocketIioConfig->PcieLinkDis[70] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[70] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[70] = 0x00;
  SocketIioConfig->DeEmphasis[70] = 0x01;
  SocketIioConfig->PcieCommonClock[70] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[70] = 0x01;
  SocketIioConfig->PcieMaxPayload[70] = 0x07;
  SocketIioConfig->PcieDState[70] = 0x00;
  SocketIioConfig->PcieAspm[70] = 0x02;
  SocketIioConfig->PcieL1Latency[70] = 0x04;
  SocketIioConfig->MsiEn[70] = 0x00;
  SocketIioConfig->ExtendedSync[70] = 0x00;
  SocketIioConfig->ComplianceMode[70] = 0x00;
  SocketIioConfig->EOI[70] = 0x01;
  SocketIioConfig->MSIFATEN[70] = 0x00;
  SocketIioConfig->MSINFATEN[70] = 0x00;
  SocketIioConfig->MSICOREN[70] = 0x00;
  SocketIioConfig->ACPIPMEn[70] = 0x00;
  SocketIioConfig->P2PRdDis[70] = 0x00;
  SocketIioConfig->DisPMETOAck[70] = 0x00;
  SocketIioConfig->ACPIHP[70] = 0x00;
  SocketIioConfig->ACPIPM[70] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[70] = 0x00;
  SocketIioConfig->TXEQ[70] = 0x00;
  SocketIioConfig->SRIS[70] = 0x00;
  SocketIioConfig->SERRE[70] = 0x00;
  SocketIioConfig->IODC[70] = 0x06;
  SocketIioConfig->MctpEn[70] = 0x01;
  SocketIioConfig->PEXPHIDE[70] = 0x00;
  SocketIioConfig->PciePortEnable[71] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[71] = 0x02;
  SocketIioConfig->SLOTHPSUP[71] = 0x00;
  SocketIioConfig->PcieLinkDis[71] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[71] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[71] = 0x00;
  SocketIioConfig->DeEmphasis[71] = 0x01;
  SocketIioConfig->PcieCommonClock[71] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[71] = 0x01;
  SocketIioConfig->PcieMaxPayload[71] = 0x07;
  SocketIioConfig->PcieDState[71] = 0x00;
  SocketIioConfig->PcieAspm[71] = 0x02;
  SocketIioConfig->PcieL1Latency[71] = 0x04;
  SocketIioConfig->MsiEn[71] = 0x00;
  SocketIioConfig->ExtendedSync[71] = 0x00;
  SocketIioConfig->ComplianceMode[71] = 0x00;
  SocketIioConfig->EOI[71] = 0x01;
  SocketIioConfig->MSIFATEN[71] = 0x00;
  SocketIioConfig->MSINFATEN[71] = 0x00;
  SocketIioConfig->MSICOREN[71] = 0x00;
  SocketIioConfig->ACPIPMEn[71] = 0x00;
  SocketIioConfig->P2PRdDis[71] = 0x00;
  SocketIioConfig->DisPMETOAck[71] = 0x00;
  SocketIioConfig->ACPIHP[71] = 0x00;
  SocketIioConfig->ACPIPM[71] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[71] = 0x00;
  SocketIioConfig->TXEQ[71] = 0x00;
  SocketIioConfig->SRIS[71] = 0x00;
  SocketIioConfig->SERRE[71] = 0x00;
  SocketIioConfig->IODC[71] = 0x06;
  SocketIioConfig->MctpEn[71] = 0x01;
  SocketIioConfig->PEXPHIDE[71] = 0x00;
  SocketIioConfig->PciePortEnable[72] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[72] = 0x02;
  SocketIioConfig->SLOTHPSUP[72] = 0x00;
  SocketIioConfig->PcieLinkDis[72] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[72] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[72] = 0x00;
  SocketIioConfig->DeEmphasis[72] = 0x01;
  SocketIioConfig->PcieCommonClock[72] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[72] = 0x01;
  SocketIioConfig->PcieMaxPayload[72] = 0x07;
  SocketIioConfig->PcieDState[72] = 0x00;
  SocketIioConfig->PcieAspm[72] = 0x02;
  SocketIioConfig->PcieL1Latency[72] = 0x04;
  SocketIioConfig->MsiEn[72] = 0x00;
  SocketIioConfig->ExtendedSync[72] = 0x00;
  SocketIioConfig->ComplianceMode[72] = 0x00;
  SocketIioConfig->EOI[72] = 0x01;
  SocketIioConfig->MSIFATEN[72] = 0x00;
  SocketIioConfig->MSINFATEN[72] = 0x00;
  SocketIioConfig->MSICOREN[72] = 0x00;
  SocketIioConfig->ACPIPMEn[72] = 0x00;
  SocketIioConfig->P2PRdDis[72] = 0x00;
  SocketIioConfig->DisPMETOAck[72] = 0x00;
  SocketIioConfig->ACPIHP[72] = 0x00;
  SocketIioConfig->ACPIPM[72] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[72] = 0x00;
  SocketIioConfig->TXEQ[72] = 0x00;
  SocketIioConfig->SRIS[72] = 0x00;
  SocketIioConfig->SERRE[72] = 0x00;
  SocketIioConfig->IODC[72] = 0x06;
  SocketIioConfig->MctpEn[72] = 0x01;
  SocketIioConfig->NtbPpd[17] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[17] = 0x00;
  SocketIioConfig->NtbSplitBar[17] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[17] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[17] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[17] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[17] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[17] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[17] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[17] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[17] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[17] = 0x03;
  SocketIioConfig->PEXPHIDE[72] = 0x00;
  SocketIioConfig->PciePortEnable[73] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[73] = 0x02;
  SocketIioConfig->SLOTHPSUP[73] = 0x00;
  SocketIioConfig->PcieLinkDis[73] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[73] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[73] = 0x00;
  SocketIioConfig->DeEmphasis[73] = 0x01;
  SocketIioConfig->PcieCommonClock[73] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[73] = 0x01;
  SocketIioConfig->PcieMaxPayload[73] = 0x07;
  SocketIioConfig->PcieDState[73] = 0x00;
  SocketIioConfig->PcieAspm[73] = 0x02;
  SocketIioConfig->PcieL1Latency[73] = 0x04;
  SocketIioConfig->MsiEn[73] = 0x00;
  SocketIioConfig->ExtendedSync[73] = 0x00;
  SocketIioConfig->ComplianceMode[73] = 0x00;
  SocketIioConfig->EOI[73] = 0x01;
  SocketIioConfig->MSIFATEN[73] = 0x00;
  SocketIioConfig->MSINFATEN[73] = 0x00;
  SocketIioConfig->MSICOREN[73] = 0x00;
  SocketIioConfig->ACPIPMEn[73] = 0x00;
  SocketIioConfig->P2PRdDis[73] = 0x00;
  SocketIioConfig->DisPMETOAck[73] = 0x00;
  SocketIioConfig->ACPIHP[73] = 0x00;
  SocketIioConfig->ACPIPM[73] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[73] = 0x00;
  SocketIioConfig->TXEQ[73] = 0x00;
  SocketIioConfig->SRIS[73] = 0x00;
  SocketIioConfig->SERRE[73] = 0x00;
  SocketIioConfig->IODC[73] = 0x06;
  SocketIioConfig->MctpEn[73] = 0x01;
  SocketIioConfig->PEXPHIDE[73] = 0x00;
  SocketIioConfig->PciePortEnable[74] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[74] = 0x02;
  SocketIioConfig->SLOTHPSUP[74] = 0x00;
  SocketIioConfig->PcieLinkDis[74] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[74] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[74] = 0x00;
  SocketIioConfig->DeEmphasis[74] = 0x01;
  SocketIioConfig->PcieCommonClock[74] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[74] = 0x01;
  SocketIioConfig->PcieMaxPayload[74] = 0x07;
  SocketIioConfig->PcieDState[74] = 0x00;
  SocketIioConfig->PcieAspm[74] = 0x02;
  SocketIioConfig->PcieL1Latency[74] = 0x04;
  SocketIioConfig->MsiEn[74] = 0x00;
  SocketIioConfig->ExtendedSync[74] = 0x00;
  SocketIioConfig->ComplianceMode[74] = 0x00;
  SocketIioConfig->EOI[74] = 0x01;
  SocketIioConfig->MSIFATEN[74] = 0x00;
  SocketIioConfig->MSINFATEN[74] = 0x00;
  SocketIioConfig->MSICOREN[74] = 0x00;
  SocketIioConfig->ACPIPMEn[74] = 0x00;
  SocketIioConfig->P2PRdDis[74] = 0x00;
  SocketIioConfig->DisPMETOAck[74] = 0x00;
  SocketIioConfig->ACPIHP[74] = 0x00;
  SocketIioConfig->ACPIPM[74] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[74] = 0x00;
  SocketIioConfig->TXEQ[74] = 0x00;
  SocketIioConfig->SRIS[74] = 0x00;
  SocketIioConfig->SERRE[74] = 0x00;
  SocketIioConfig->IODC[74] = 0x06;
  SocketIioConfig->MctpEn[74] = 0x01;
  SocketIioConfig->PEXPHIDE[74] = 0x00;
  SocketIioConfig->PciePortEnable[75] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[75] = 0x02;
  SocketIioConfig->SLOTHPSUP[75] = 0x00;
  SocketIioConfig->PcieLinkDis[75] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[75] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[75] = 0x00;
  SocketIioConfig->DeEmphasis[75] = 0x01;
  SocketIioConfig->PcieCommonClock[75] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[75] = 0x01;
  SocketIioConfig->PcieMaxPayload[75] = 0x07;
  SocketIioConfig->PcieDState[75] = 0x00;
  SocketIioConfig->PcieAspm[75] = 0x02;
  SocketIioConfig->PcieL1Latency[75] = 0x04;
  SocketIioConfig->MsiEn[75] = 0x00;
  SocketIioConfig->ExtendedSync[75] = 0x00;
  SocketIioConfig->ComplianceMode[75] = 0x00;
  SocketIioConfig->EOI[75] = 0x01;
  SocketIioConfig->MSIFATEN[75] = 0x00;
  SocketIioConfig->MSINFATEN[75] = 0x00;
  SocketIioConfig->MSICOREN[75] = 0x00;
  SocketIioConfig->ACPIPMEn[75] = 0x00;
  SocketIioConfig->P2PRdDis[75] = 0x00;
  SocketIioConfig->DisPMETOAck[75] = 0x00;
  SocketIioConfig->ACPIHP[75] = 0x00;
  SocketIioConfig->ACPIPM[75] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[75] = 0x00;
  SocketIioConfig->TXEQ[75] = 0x00;
  SocketIioConfig->SRIS[75] = 0x00;
  SocketIioConfig->SERRE[75] = 0x00;
  SocketIioConfig->IODC[75] = 0x06;
  SocketIioConfig->MctpEn[75] = 0x01;
  SocketIioConfig->PEXPHIDE[75] = 0x00;
  SocketIioConfig->PciePortEnable[76] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[76] = 0x02;
  SocketIioConfig->SLOTHPSUP[76] = 0x00;
  SocketIioConfig->PcieLinkDis[76] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[76] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[76] = 0x00;
  SocketIioConfig->DeEmphasis[76] = 0x01;
  SocketIioConfig->PcieCommonClock[76] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[76] = 0x01;
  SocketIioConfig->PcieMaxPayload[76] = 0x07;
  SocketIioConfig->PcieDState[76] = 0x00;
  SocketIioConfig->PcieAspm[76] = 0x02;
  SocketIioConfig->PcieL1Latency[76] = 0x04;
  SocketIioConfig->MsiEn[76] = 0x00;
  SocketIioConfig->ExtendedSync[76] = 0x00;
  SocketIioConfig->ComplianceMode[76] = 0x00;
  SocketIioConfig->EOI[76] = 0x01;
  SocketIioConfig->MSIFATEN[76] = 0x00;
  SocketIioConfig->MSINFATEN[76] = 0x00;
  SocketIioConfig->MSICOREN[76] = 0x00;
  SocketIioConfig->ACPIPMEn[76] = 0x00;
  SocketIioConfig->P2PRdDis[76] = 0x00;
  SocketIioConfig->DisPMETOAck[76] = 0x00;
  SocketIioConfig->ACPIHP[76] = 0x00;
  SocketIioConfig->ACPIPM[76] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[76] = 0x00;
  SocketIioConfig->TXEQ[76] = 0x00;
  SocketIioConfig->SRIS[76] = 0x00;
  SocketIioConfig->SERRE[76] = 0x00;
  SocketIioConfig->IODC[76] = 0x06;
  SocketIioConfig->MctpEn[76] = 0x01;
  SocketIioConfig->NtbPpd[18] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[18] = 0x00;
  SocketIioConfig->NtbSplitBar[18] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[18] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[18] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[18] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[18] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[18] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[18] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[18] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[18] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[18] = 0x03;
  SocketIioConfig->PEXPHIDE[76] = 0x00;
  SocketIioConfig->PciePortEnable[77] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[77] = 0x02;
  SocketIioConfig->SLOTHPSUP[77] = 0x00;
  SocketIioConfig->PcieLinkDis[77] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[77] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[77] = 0x00;
  SocketIioConfig->DeEmphasis[77] = 0x01;
  SocketIioConfig->PcieCommonClock[77] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[77] = 0x01;
  SocketIioConfig->PcieMaxPayload[77] = 0x07;
  SocketIioConfig->PcieDState[77] = 0x00;
  SocketIioConfig->PcieAspm[77] = 0x02;
  SocketIioConfig->PcieL1Latency[77] = 0x04;
  SocketIioConfig->MsiEn[77] = 0x00;
  SocketIioConfig->ExtendedSync[77] = 0x00;
  SocketIioConfig->ComplianceMode[77] = 0x00;
  SocketIioConfig->EOI[77] = 0x01;
  SocketIioConfig->MSIFATEN[77] = 0x00;
  SocketIioConfig->MSINFATEN[77] = 0x00;
  SocketIioConfig->MSICOREN[77] = 0x00;
  SocketIioConfig->ACPIPMEn[77] = 0x00;
  SocketIioConfig->P2PRdDis[77] = 0x00;
  SocketIioConfig->DisPMETOAck[77] = 0x00;
  SocketIioConfig->ACPIHP[77] = 0x00;
  SocketIioConfig->ACPIPM[77] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[77] = 0x00;
  SocketIioConfig->TXEQ[77] = 0x00;
  SocketIioConfig->SRIS[77] = 0x00;
  SocketIioConfig->SERRE[77] = 0x00;
  SocketIioConfig->IODC[77] = 0x06;
  SocketIioConfig->MctpEn[77] = 0x01;
  SocketIioConfig->PEXPHIDE[77] = 0x00;
  SocketIioConfig->PciePortEnable[78] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[78] = 0x02;
  SocketIioConfig->SLOTHPSUP[78] = 0x00;
  SocketIioConfig->PcieLinkDis[78] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[78] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[78] = 0x00;
  SocketIioConfig->DeEmphasis[78] = 0x01;
  SocketIioConfig->PcieCommonClock[78] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[78] = 0x01;
  SocketIioConfig->PcieMaxPayload[78] = 0x07;
  SocketIioConfig->PcieDState[78] = 0x00;
  SocketIioConfig->PcieAspm[78] = 0x02;
  SocketIioConfig->PcieL1Latency[78] = 0x04;
  SocketIioConfig->MsiEn[78] = 0x00;
  SocketIioConfig->ExtendedSync[78] = 0x00;
  SocketIioConfig->ComplianceMode[78] = 0x00;
  SocketIioConfig->EOI[78] = 0x01;
  SocketIioConfig->MSIFATEN[78] = 0x00;
  SocketIioConfig->MSINFATEN[78] = 0x00;
  SocketIioConfig->MSICOREN[78] = 0x00;
  SocketIioConfig->ACPIPMEn[78] = 0x00;
  SocketIioConfig->P2PRdDis[78] = 0x00;
  SocketIioConfig->DisPMETOAck[78] = 0x00;
  SocketIioConfig->ACPIHP[78] = 0x00;
  SocketIioConfig->ACPIPM[78] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[78] = 0x00;
  SocketIioConfig->TXEQ[78] = 0x00;
  SocketIioConfig->SRIS[78] = 0x00;
  SocketIioConfig->SERRE[78] = 0x00;
  SocketIioConfig->IODC[78] = 0x06;
  SocketIioConfig->MctpEn[78] = 0x01;
  SocketIioConfig->PEXPHIDE[78] = 0x00;
  SocketIioConfig->PciePortEnable[79] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[79] = 0x02;
  SocketIioConfig->SLOTHPSUP[79] = 0x00;
  SocketIioConfig->PcieLinkDis[79] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[79] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[79] = 0x00;
  SocketIioConfig->DeEmphasis[79] = 0x01;
  SocketIioConfig->PcieCommonClock[79] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[79] = 0x01;
  SocketIioConfig->PcieMaxPayload[79] = 0x07;
  SocketIioConfig->PcieDState[79] = 0x00;
  SocketIioConfig->PcieAspm[79] = 0x02;
  SocketIioConfig->PcieL1Latency[79] = 0x04;
  SocketIioConfig->MsiEn[79] = 0x00;
  SocketIioConfig->ExtendedSync[79] = 0x00;
  SocketIioConfig->ComplianceMode[79] = 0x00;
  SocketIioConfig->EOI[79] = 0x01;
  SocketIioConfig->MSIFATEN[79] = 0x00;
  SocketIioConfig->MSINFATEN[79] = 0x00;
  SocketIioConfig->MSICOREN[79] = 0x00;
  SocketIioConfig->ACPIPMEn[79] = 0x00;
  SocketIioConfig->P2PRdDis[79] = 0x00;
  SocketIioConfig->DisPMETOAck[79] = 0x00;
  SocketIioConfig->ACPIHP[79] = 0x00;
  SocketIioConfig->ACPIPM[79] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[79] = 0x00;
  SocketIioConfig->TXEQ[79] = 0x00;
  SocketIioConfig->SRIS[79] = 0x00;
  SocketIioConfig->SERRE[79] = 0x00;
  SocketIioConfig->IODC[79] = 0x06;
  SocketIioConfig->MctpEn[79] = 0x01;
  SocketIioConfig->PEXPHIDE[79] = 0x00;
  SocketIioConfig->PciePortEnable[80] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[80] = 0x02;
  SocketIioConfig->SLOTHPSUP[80] = 0x00;
  SocketIioConfig->PcieLinkDis[80] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[80] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[80] = 0x00;
  SocketIioConfig->DeEmphasis[80] = 0x01;
  SocketIioConfig->PcieCommonClock[80] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[80] = 0x01;
  SocketIioConfig->PcieMaxPayload[80] = 0x07;
  SocketIioConfig->PcieDState[80] = 0x00;
  SocketIioConfig->PcieAspm[80] = 0x02;
  SocketIioConfig->PcieL1Latency[80] = 0x04;
  SocketIioConfig->MsiEn[80] = 0x00;
  SocketIioConfig->ExtendedSync[80] = 0x00;
  SocketIioConfig->ComplianceMode[80] = 0x00;
  SocketIioConfig->EOI[80] = 0x01;
  SocketIioConfig->MSIFATEN[80] = 0x00;
  SocketIioConfig->MSINFATEN[80] = 0x00;
  SocketIioConfig->MSICOREN[80] = 0x00;
  SocketIioConfig->ACPIPMEn[80] = 0x00;
  SocketIioConfig->P2PRdDis[80] = 0x00;
  SocketIioConfig->DisPMETOAck[80] = 0x00;
  SocketIioConfig->ACPIHP[80] = 0x00;
  SocketIioConfig->ACPIPM[80] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[80] = 0x00;
  SocketIioConfig->TXEQ[80] = 0x00;
  SocketIioConfig->SRIS[80] = 0x00;
  SocketIioConfig->SERRE[80] = 0x00;
  SocketIioConfig->IODC[80] = 0x06;
  SocketIioConfig->MctpEn[80] = 0x01;
  SocketIioConfig->NtbPpd[19] = 0x00;
  SocketIioConfig->NtbBarSizeOverride[19] = 0x00;
  SocketIioConfig->NtbSplitBar[19] = 0x00;
  SocketIioConfig->NtbBarSizeImBar1[19] = 0x16;
  SocketIioConfig->NtbBarSizeImBar2_0[19] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2_1[19] = 0x0C;
  SocketIioConfig->NtbBarSizeImBar2[19] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ1[19] = 0x16;
  SocketIioConfig->NtbBarSizeEmBarSZ2_0[19] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2_1[19] = 0x0C;
  SocketIioConfig->NtbBarSizeEmBarSZ2[19] = 0x16;
  SocketIioConfig->NtbXlinkCtlOverride[19] = 0x03;
  SocketIioConfig->PEXPHIDE[80] = 0x00;
  SocketIioConfig->PciePortEnable[81] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[81] = 0x02;
  SocketIioConfig->SLOTHPSUP[81] = 0x00;
  SocketIioConfig->PcieLinkDis[81] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[81] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[81] = 0x00;
  SocketIioConfig->DeEmphasis[81] = 0x01;
  SocketIioConfig->PcieCommonClock[81] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[81] = 0x01;
  SocketIioConfig->PcieMaxPayload[81] = 0x07;
  SocketIioConfig->PcieDState[81] = 0x00;
  SocketIioConfig->PcieAspm[81] = 0x02;
  SocketIioConfig->PcieL1Latency[81] = 0x04;
  SocketIioConfig->MsiEn[81] = 0x00;
  SocketIioConfig->ExtendedSync[81] = 0x00;
  SocketIioConfig->ComplianceMode[81] = 0x00;
  SocketIioConfig->EOI[81] = 0x01;
  SocketIioConfig->MSIFATEN[81] = 0x00;
  SocketIioConfig->MSINFATEN[81] = 0x00;
  SocketIioConfig->MSICOREN[81] = 0x00;
  SocketIioConfig->ACPIPMEn[81] = 0x00;
  SocketIioConfig->P2PRdDis[81] = 0x00;
  SocketIioConfig->DisPMETOAck[81] = 0x00;
  SocketIioConfig->ACPIHP[81] = 0x00;
  SocketIioConfig->ACPIPM[81] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[81] = 0x00;
  SocketIioConfig->TXEQ[81] = 0x00;
  SocketIioConfig->SRIS[81] = 0x00;
  SocketIioConfig->SERRE[81] = 0x00;
  SocketIioConfig->IODC[81] = 0x06;
  SocketIioConfig->MctpEn[81] = 0x01;
  SocketIioConfig->PEXPHIDE[81] = 0x00;
  SocketIioConfig->PciePortEnable[82] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[82] = 0x02;
  SocketIioConfig->SLOTHPSUP[82] = 0x00;
  SocketIioConfig->PcieLinkDis[82] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[82] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[82] = 0x00;
  SocketIioConfig->DeEmphasis[82] = 0x01;
  SocketIioConfig->PcieCommonClock[82] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[82] = 0x01;
  SocketIioConfig->PcieMaxPayload[82] = 0x07;
  SocketIioConfig->PcieDState[82] = 0x00;
  SocketIioConfig->PcieAspm[82] = 0x02;
  SocketIioConfig->PcieL1Latency[82] = 0x04;
  SocketIioConfig->MsiEn[82] = 0x00;
  SocketIioConfig->ExtendedSync[82] = 0x00;
  SocketIioConfig->ComplianceMode[82] = 0x00;
  SocketIioConfig->EOI[82] = 0x01;
  SocketIioConfig->MSIFATEN[82] = 0x00;
  SocketIioConfig->MSINFATEN[82] = 0x00;
  SocketIioConfig->MSICOREN[82] = 0x00;
  SocketIioConfig->ACPIPMEn[82] = 0x00;
  SocketIioConfig->P2PRdDis[82] = 0x00;
  SocketIioConfig->DisPMETOAck[82] = 0x00;
  SocketIioConfig->ACPIHP[82] = 0x00;
  SocketIioConfig->ACPIPM[82] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[82] = 0x00;
  SocketIioConfig->TXEQ[82] = 0x00;
  SocketIioConfig->SRIS[82] = 0x00;
  SocketIioConfig->SERRE[82] = 0x00;
  SocketIioConfig->IODC[82] = 0x06;
  SocketIioConfig->MctpEn[82] = 0x01;
  SocketIioConfig->PEXPHIDE[82] = 0x00;
  SocketIioConfig->PciePortEnable[83] = 0x02;
  SocketIioConfig->PcieHotPlugOnPort[83] = 0x02;
  SocketIioConfig->SLOTHPSUP[83] = 0x00;
  SocketIioConfig->PcieLinkDis[83] = 0x00;
  SocketIioConfig->PciePortLinkSpeed[83] = 0x00;
  SocketIioConfig->PciePortLinkMaxWidth[83] = 0x00;
  SocketIioConfig->DeEmphasis[83] = 0x01;
  SocketIioConfig->PcieCommonClock[83] = 0x01;
  SocketIioConfig->PciePortClkGateEnable[83] = 0x01;
  SocketIioConfig->PcieMaxPayload[83] = 0x07;
  SocketIioConfig->PcieDState[83] = 0x00;
  SocketIioConfig->PcieAspm[83] = 0x02;
  SocketIioConfig->PcieL1Latency[83] = 0x04;
  SocketIioConfig->MsiEn[83] = 0x00;
  SocketIioConfig->ExtendedSync[83] = 0x00;
  SocketIioConfig->ComplianceMode[83] = 0x00;
  SocketIioConfig->EOI[83] = 0x01;
  SocketIioConfig->MSIFATEN[83] = 0x00;
  SocketIioConfig->MSINFATEN[83] = 0x00;
  SocketIioConfig->MSICOREN[83] = 0x00;
  SocketIioConfig->ACPIPMEn[83] = 0x00;
  SocketIioConfig->P2PRdDis[83] = 0x00;
  SocketIioConfig->DisPMETOAck[83] = 0x00;
  SocketIioConfig->ACPIHP[83] = 0x00;
  SocketIioConfig->ACPIPM[83] = 0x00;
  SocketIioConfig->PcieUnsupportedRequests[83] = 0x00;
  SocketIioConfig->TXEQ[83] = 0x00;
  SocketIioConfig->SRIS[83] = 0x00;
  SocketIioConfig->SERRE[83] = 0x00;
  SocketIioConfig->IODC[83] = 0x06;
  SocketIioConfig->MctpEn[83] = 0x01;
  SocketIioConfig->PEXPHIDE[83] = 0x00;
  SocketMemoryConfig->EnforcePOR = 0x00;
  SocketMemoryConfig->pprType = 0x00;
  SocketMemoryConfig->pprErrInjTest = 0x00;
  SocketMemoryConfig->DdrFreqLimit = 0x00;
  SocketMemoryConfig->imcBclk = 0x00;
  SocketMemoryConfig->promoteMrcWarnings = 0x01;
  SocketMemoryConfig->promoteWarnings = 0x01;
  SocketMemoryConfig->haltOnMemErr = 0x01;
  SocketMemoryConfig->NvmMediaStatusException = 0x01;
  SocketMemoryConfig->AepNotSupportedException = 0x00;
  SocketMemoryConfig->MultiThreaded = 0x00;
  SocketMemoryConfig->spdCrcCheck = 0x02;
  SocketMemoryConfig->logParsing = 0x00;
  SocketMemoryConfig->lrdimmModuleDelay = 0x00;
  SocketMemoryConfig->HwMemTest = 0x01;
  SocketMemoryConfig->MemTestLoops = 0x0001;
  SocketMemoryConfig->AdvMemTestOptions = 0x00000000;
  SocketMemoryConfig->AdvMemTestPprEn = 0x00;
  SocketMemoryConfig->AdvMemTestResetList = 0x00;
  SocketMemoryConfig->AdvMemTestCondition = 0x00;
  SocketMemoryConfig->AdvMemTestCondVdd = 0x04EC;
  SocketMemoryConfig->AdvMemTestCondTwr = 0x08;
  SocketMemoryConfig->AdvMemTestCondMr0Twr = 0x0A;
  SocketMemoryConfig->AdvMemTestCondTrefi = 0x3CF0;
  SocketMemoryConfig->AdvMemTestCondPause = 0x000186A0;
  SocketMemoryConfig->TrainingResultOffsetFunctionEnable = 0x00;
  SocketMemoryConfig->OffsetTxDq = 0x0064;
  SocketMemoryConfig->OffsetRxDq = 0x0064;
  SocketMemoryConfig->OffsetTxVref = 0x0064;
  SocketMemoryConfig->OffsetRxVref = 0x0064;
  SocketMemoryConfig->OffsetCmdAll = 0x0064;
  SocketMemoryConfig->OffsetCmdVref = 0x0064;
  SocketMemoryConfig->OffsetCtlAll = 0x0064;
  SocketMemoryConfig->DdrMemoryType = 0x02;
  SocketMemoryConfig->AttemptFastBoot = 0x00;
  SocketMemoryConfig->AttemptFastBootCold = 0x00;
  SocketMemoryConfig->MemTestOnFastBoot = 0x00;
  SocketMemoryConfig->RmtOnColdFastBoot = 0x00;
  SocketMemoryConfig->LegacyRmt = 0x01;
  SocketMemoryConfig->RmtOnAdvancedTraining = 0x01;
  SocketMemoryConfig->bdatEn = 0x00;
  SocketMemoryConfig->ScrambleEnDDRT = 0x01;
  SocketMemoryConfig->ScrambleEn = 0x01;
  SocketMemoryConfig->allowCorrectableError = 0x01;
  SocketMemoryConfig->allowCorrectableMemTestError = 0x01;
  SocketMemoryConfig->WrCRC = 0x00;
  SocketMemoryConfig->dimmIsolation = 0x00;
  SocketMemoryConfig->WritePreamble = 0xFF;
  SocketMemoryConfig->ReadPreamble = 0xFF;
  SocketMemoryConfig->ScrambleSeedLow = 0xA02B;
  SocketMemoryConfig->ScrambleSeedHigh = 0xD395;
  SocketMemoryConfig->ADREn = 0x01;
  SocketMemoryConfig->LegacyADRModeEn = 0x00;
  SocketMemoryConfig->MinNormalMemSize = 0x02;
  SocketMemoryConfig->check_pm_sts = 0x00;
  SocketMemoryConfig->check_platform_detect = 0x00;
  SocketMemoryConfig->CustomRefreshRateEn = 0x00;
  SocketMemoryConfig->CustomRefreshRate = 0x14;
  SocketMemoryConfig->refreshMode = 0x02;
  SocketMemoryConfig->dllResetTestLoops = 0x00;
  SocketMemoryConfig->oppReadInWmm = 0x01;
  SocketMemoryConfig->normOppInterval = 0x0400;
  SocketMemoryConfig->smbSpeed = 0x03;
  SocketMemoryConfig->SmbSpdAccess = 0x00;
  SocketMemoryConfig->SpdPrintEn = 0x01;
  SocketMemoryConfig->SpdPrintLength = 0x0000;
  SocketMemoryConfig->mrcRepeatTest = 0x00;
  SocketMemoryConfig->memFlows = 0xFFFFFFFF;
  SocketMemoryConfig->memFlowsExt = 0xFFFFFFFF;
  SocketMemoryConfig->Blockgnt2cmd1cyc = 0x01;
  SocketMemoryConfig->Disddrtopprd = 0x01;
/*
  SocketMemoryConfig->rankMaskEn = 0x00;
  SocketMemoryConfig->RankMask[0] = 0xFF;
  SocketMemoryConfig->RankMask[1] = 0xFF;
  SocketMemoryConfig->RankMask[3] = 0xFF;
  SocketMemoryConfig->RankMask[4] = 0xFF;
  SocketMemoryConfig->RankMask[6] = 0xFF;
  SocketMemoryConfig->RankMask[7] = 0xFF;
  SocketMemoryConfig->RankMask[9] = 0xFF;
  SocketMemoryConfig->RankMask[10] = 0xFF;
  SocketMemoryConfig->RankMask[12] = 0xFF;
  SocketMemoryConfig->RankMask[13] = 0xFF;
  SocketMemoryConfig->RankMask[15] = 0xFF;
  SocketMemoryConfig->RankMask[16] = 0xFF;
  SocketMemoryConfig->RankMask[18] = 0xFF;
  SocketMemoryConfig->RankMask[19] = 0xFF;
  SocketMemoryConfig->RankMask[21] = 0xFF;
  SocketMemoryConfig->RankMask[22] = 0xFF;
  SocketMemoryConfig->RankMask[24] = 0xFF;
  SocketMemoryConfig->RankMask[25] = 0xFF;
  SocketMemoryConfig->RankMask[27] = 0xFF;
  SocketMemoryConfig->RankMask[28] = 0xFF;
  SocketMemoryConfig->RankMask[30] = 0xFF;
  SocketMemoryConfig->RankMask[31] = 0xFF;
  SocketMemoryConfig->RankMask[33] = 0xFF;
  SocketMemoryConfig->RankMask[34] = 0xFF;
  SocketMemoryConfig->RankMask[36] = 0xFF;
  SocketMemoryConfig->RankMask[37] = 0xFF;
  SocketMemoryConfig->RankMask[39] = 0xFF;
  SocketMemoryConfig->RankMask[40] = 0xFF;
  SocketMemoryConfig->RankMask[42] = 0xFF;
  SocketMemoryConfig->RankMask[43] = 0xFF;
  SocketMemoryConfig->RankMask[45] = 0xFF;
  SocketMemoryConfig->RankMask[46] = 0xFF;
*/
  SocketMemoryConfig->cmdSetupPercentOffset = 0x32;
  SocketMemoryConfig->PagePolicy = 0x02;
  SocketMemoryConfig->CmdNormalization = 0x01;
  SocketMemoryConfig->LrDimmBacksideVrefEn = 0x01;
  SocketMemoryConfig->CmdVrefEnable = 0x01;
  SocketMemoryConfig->McRonEn = 0x01;
  SocketMemoryConfig->DramRonEn = 0x01;
  SocketMemoryConfig->RxOdtEn = 0x01;
  SocketMemoryConfig->RxCtleTrnEn = 0x01;
  SocketMemoryConfig->LrDimmWrVrefEn = 0x01;
  SocketMemoryConfig->LrDimmRdVrefEn = 0x01;
  SocketMemoryConfig->LrDimmTxDqCentering = 0x01;
  SocketMemoryConfig->LrDimmRxDqCentering = 0x01;
  SocketMemoryConfig->txEqCalibration = 0x01;
  SocketMemoryConfig->CmdTxEqCalibration = 0x01;
  SocketMemoryConfig->RxDfe = 0x02;
  SocketMemoryConfig->TxRiseFallSlewRate = 0x02;
  SocketMemoryConfig->iModeTraining = 0x01;
  SocketMemoryConfig->RoundTripLatency = 0x01;
  SocketMemoryConfig->DutyCycleTraining = 0x01;
  SocketMemoryConfig->readVrefCenter = 0x01;
  SocketMemoryConfig->eyeDiagram = 0x00;
  SocketMemoryConfig->turnaroundOpt = 0x01;
  SocketMemoryConfig->turnaroundOptDdrt = 0x01;
  SocketMemoryConfig->oneRankTimingMode = 0x01;
  SocketMemoryConfig->pda = 0x01;
  SocketMemoryConfig->wrVrefCenter = 0x01;
  SocketMemoryConfig->thermalthrottlingsupport = 0x02;
  SocketMemoryConfig->MemTripReporting = 0x00;
  SocketMemoryConfig->OffPkgMemToThermTrip = 0x00;
  SocketMemoryConfig->OffPkgMemToMemTrip = 0x00;
  SocketMemoryConfig->CmiInitOption = 0x01;
  SocketMemoryConfig->TempRefreshOption = 0x00;
  SocketMemoryConfig->HalfxRefreshValue = 0x00;
  SocketMemoryConfig->TwoxRefreshValue = 0x00;
  SocketMemoryConfig->FourxRefreshValue = 0x00;
  SocketMemoryConfig->memhotSupport = 0x00;
  SocketMemoryConfig->MemhotOutputOnlyOpt = 0x01;
  SocketMemoryConfig->MemHotIn = 0x00;
  SocketMemoryConfig->MemHotOut = 0x00;
  SocketMemoryConfig->CkeProgramming = 0x00;
  SocketMemoryConfig->SrefProgramming = 0x00;
  SocketMemoryConfig->PkgcSrefEn = 0x01;
  SocketMemoryConfig->DataDllOff = 0x00;
  SocketMemoryConfig->CkeIdleTimer = 0x14;
  SocketMemoryConfig->ApdEn = 0x00;
  SocketMemoryConfig->PpdEn = 0x01;
  SocketMemoryConfig->DdrtCkeEn = 0x01;
  SocketMemoryConfig->OppSrefEn = 0x01;
  SocketMemoryConfig->DdrtSrefEn = 0x01;
  SocketMemoryConfig->MdllOffEn = 0x01;
  SocketMemoryConfig->CkMode = 0x02;
  SocketMemoryConfig->XMPMode = 0x00;
  SocketMemoryConfig->Vdd = 0x04B0;
  SocketMemoryConfig->commandTiming = 0x00;
  SocketMemoryConfig->tREFI = 0x0000;
  SocketMemoryConfig->tCAS = 0x00;
  SocketMemoryConfig->tRP = 0x00;
  SocketMemoryConfig->tRCD = 0x00;
  SocketMemoryConfig->tRAS = 0x00;
  SocketMemoryConfig->tWR = 0x00;
  SocketMemoryConfig->tRFC = 0x0000;
  SocketMemoryConfig->tRRD = 0x00;
  SocketMemoryConfig->tRRD_L = 0x00;
  SocketMemoryConfig->tRTP = 0x00;
  SocketMemoryConfig->tWTR = 0x00;
  SocketMemoryConfig->tFAW = 0x00;
  SocketMemoryConfig->tRC = 0x00;
  SocketMemoryConfig->tCWL = 0x00;
  SocketMemoryConfig->volMemMode = 0x00;
  SocketMemoryConfig->CacheMemType = 0x00;
  SocketMemoryConfig->DdrCacheSize = 0xFF;
  SocketMemoryConfig->PmemCaching = 0x00;
  SocketMemoryConfig->EadrSupport = 0x00;
  SocketMemoryConfig->DfxDimmInterleaving = 0x01;
  SocketMemoryConfig->DfxMod3Support = 0x01;
  SocketMemoryConfig->FactoryResetClear = 0x00;
  SocketMemoryConfig->NgnAveragePower = 0x3A98;
  SocketMemoryConfig->DcpmmAveragePowerLimit = 0x3A98;
  SocketMemoryConfig->DcpmmAveragePowerTimeConstant = 0x06;
//  SocketMemoryConfig->DcpmmTurboModeState = 0x00;
//  SocketMemoryConfig->DcpmmTurboPowerLimit = 0x3A98;
  SocketMemoryConfig->NgnArsPublish = 0x01;
  SocketMemoryConfig->NgnDebugLock = 0x00;
  SocketMemoryConfig->NgnCmdTime = 0x02;
  SocketMemoryConfig->NgnEccRdChk = 0x01;
  SocketMemoryConfig->FastGoConfig = 0x06;
  SocketMemoryConfig->NvmQos = 0x00;
  SocketMemoryConfig->LatchSystemShutdownState = 0x01;
  SocketMemoryConfig->EliminateDirectoryInFarMemory = 0x01;
  SocketMemoryConfig->NvmdimmPerfConfig = 0x00;
  SocketMemoryConfig->NvmdimmPowerCyclePolicy = 0x01;
  SocketMemoryConfig->DisableDirForAppDirect = 0x00;
  SocketMemoryConfig->AppDirectMemoryHole = 0x00;
  SocketMemoryConfig->LsxImplementation = 0x01;
  SocketMemoryConfig->NfitPublishMailboxStructs = 0x00;
  SocketMemoryConfig->ExtendedType17 = 0x00;
  SocketMemoryConfig->setSecureEraseAllDIMMs = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[0] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[1] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[2] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[3] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[4] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[5] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[6] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[7] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[8] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[9] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[10] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[11] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[12] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[13] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[14] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[15] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[16] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[17] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[18] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[19] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[20] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[21] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[22] = 0x00;
  SocketMemoryConfig->setSecureEraseSktCh[23] = 0x00;
  SocketMemoryConfig->EnableTwoWayNmCache = 0x00;
  SocketMemoryConfig->NonPreferredWayMask = 0x0001;
  SocketMemoryConfig->PreferredReadFirst = 0x01;
  SocketMemoryConfig->EnableBiosSsaLoader = 0x01;
  SocketMemoryConfig->EnableBiosSsaRMT = 0x01;
  SocketMemoryConfig->EnableBiosSsaRMTonFCB = 0x00;
  SocketMemoryConfig->BiosSsaPerBitMargining = 0x01;
  SocketMemoryConfig->BiosSsaDisplayTables = 0x01;
  SocketMemoryConfig->BiosSsaPerDisplayPlots = 0x01;
  SocketMemoryConfig->BiosSsaLoopCount = 0x10;
  SocketMemoryConfig->BiosSsaBacksideMargining = 0x00;
  SocketMemoryConfig->BiosSsaEarlyReadIdMargining = 0x00;
  SocketMemoryConfig->BiosSsaStepSizeOverride = 0x00;
  SocketMemoryConfig->BiosSsaRxDqs = 0x01;
  SocketMemoryConfig->BiosSsaRxVref = 0x01;
  SocketMemoryConfig->BiosSsaTxDq = 0x01;
  SocketMemoryConfig->BiosSsaTxVref = 0x01;
  SocketMemoryConfig->BiosSsaCmdAll = 0x01;
  SocketMemoryConfig->BiosSsaCmdVref = 0x01;
  SocketMemoryConfig->BiosSsaCtlAll = 0x01;
  SocketMemoryConfig->BiosSsaEridDelay = 0x01;
  SocketMemoryConfig->BiosSsaEridVref = 0x01;
  SocketMemoryConfig->BiosSsaDebugMessages = 0x02;
  SocketMemoryConfig->SaiPolicyGroupWaBiosW = 0x00;
  SocketCommonRcConfig->MirrorMode = 0x00;
  SocketMemoryConfig->partialmirrorsize[0] = 0x0000;
  SocketMemoryConfig->partialmirrorsize[1] = 0x0000;
  SocketMemoryConfig->partialmirrorsize[2] = 0x0000;
  SocketMemoryConfig->partialmirrorsize[3] = 0x0000;
  SocketMemoryConfig->partialmirrorsad0 = 0x00;
  SocketMemoryConfig->PartialMirrorUefi = 0x00;
  SocketMemoryConfig->PartialMirrorUefiPercent = 0x0000;
  SocketMemoryConfig->RankSparing = 0x00;
  SocketMemoryConfig->multiSparingRanks = 0x02;
  SocketMemoryConfig->MemCeFloodPolicy = 0x02;
  SocketMemoryConfig->spareErrTh = 0x7FFF;
  SocketMemoryConfig->leakyBktTimeWindow = 0x00;
  SocketMemoryConfig->leakyBktLo = 0x28;
  SocketMemoryConfig->leakyBktHi = 0x29;
  SocketMemoryConfig->leakyBktHour = 0x0018;
  SocketMemoryConfig->leakyBktMinute = 0x00;
  SocketMemoryConfig->PclsEn = 0x00;
  SocketMemoryConfig->ADDDCEn = 0x00;
  SocketMemoryConfig->PlusOneEn = 0x00;
  SocketMemoryConfig->AdddcErrInjEn = 0x01;
//  SocketMemoryConfig->ExtendedADDDCEn = 0x00;
  SocketMemoryConfig->DieSparing = 0x01;
  SocketMemoryConfig->DcpmmEccModeSwitch = 0x00;
  SocketMemoryConfig->PatrolScrub = 0x01;
  SocketMemoryConfig->PatrolScrubDuration = 0x18;
  SocketMemoryConfig->PatrolScrubAddrMode = 0x01;
  SocketMemoryConfig->DfxDdrtChInterleaveGran = 0x02;
  SocketMemoryConfig->dfxDimmManagement = 0x01;
  SocketMemoryConfig->DfxTmeCmiCplFabCreditWa = 0x01;
  SocketMemoryConfig->dfxLoadDimmMgmtDriver = 0x01;
  SocketMemoryConfig->dfxPerMemMode = 0x01;
  SocketMemoryConfig->DfxBankGroupInterleavingMode = 0x01;
  SocketMemoryConfig->DfxRankInterleaving = 0x08;
  SocketMemoryConfig->dfxPartitionDDRTDimm = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[0] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[1] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[2] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[3] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[4] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[5] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[6] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[7] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[8] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[9] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[10] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[11] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[12] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[13] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[14] = 0x00;
  SocketMemoryConfig->dfxPartitionRatio[15] = 0x00;
  SocketMemoryConfig->LockNgnCsr = 0x00;
  SocketMemoryConfig->NgnEccCorr = 0x02;
  SocketMemoryConfig->NgnEccWrChk = 0x02;
  SocketMemoryConfig->NgnEccExitCorr = 0x02;
  SocketMemoryConfig->dfxCAparity = 0x02;
  SocketMemoryConfig->dfxHighAddressStartBitPosition = 0x00;
  SocketMemoryConfig->dfxLowMemChannel = 0x00;
  SocketMemoryConfig->dfxCfgMask2LM = 0x00;

  SocketMemoryConfig->DfxCrAcpiDebugInterface = 0x01;
  SocketMemoryConfig->DfxNfitDebugLogs = 0x01;
  SocketMemoryConfig->DfxNfitNvdimmSkuBased = 0x01;
  SocketMemoryConfig->DfxNfitMailboxWithPropGuid = 0x00;
  SocketMemoryConfig->DfxCrSkipArsOnBoot = 0x00;
  SocketMemoryConfig->DfxEadrDebugLogs = 0x00;
  SocketMemoryConfig->DfxEadrFlowTimeLogs = 0x0;
  SocketMemoryConfig->DfxEadrProtocolLogs = 0x0;
  SocketMemoryConfig->DfxFadrDebugLogs = 0x00;
  SocketMemoryConfig->DfxFadrFlowTimeLogs = 0x0;
  SocketMemoryConfig->EccSupport = 0x01;
  SocketMemoryConfig->EccEnable = 0x01;
  SocketMemoryConfig->ShortStroke2GB = 0x00;
  SocketMemoryConfig->DfxDdrtTransactor = 0x01;
  SocketMemoryConfig->DfxDramRxEqTraining = 0x01;
  SocketMemoryConfig->DfxDramTxEcho = 0x00;
  SocketMemoryConfig->DfxDramLegacyRxDfe = 0x00;
  SocketMemoryConfig->DfxDdrtSchedulerDebug = 0x00;
  SocketMemoryConfig->DfxRxCtleExtendedRangeEn = 0x01;
  SocketMemoryConfig->DfxTimingOverrideCtrl = 0x00;
  SocketMemoryConfig->DfxInputRt = 0xFF;
  SocketMemoryConfig->DfxDdrtRt = 0xFF;
  SocketMemoryConfig->DfxInputIoLatency = 0x1F;
  SocketMemoryConfig->DfxInputIoLatencyIoComp = 0x7F;
  SocketMemoryConfig->DfxInputTxDqDelay = 0x07FF;
  SocketMemoryConfig->DfxInputTxDqsDelay = 0x07FF;
  SocketMemoryConfig->DfxInputTxDqBitDelay = 0x07FF;
  SocketMemoryConfig->DfxInputRxDqDelay = 0xFF;
  SocketMemoryConfig->DfxInputRxDqsDelay = 0x00FF;
  SocketMemoryConfig->DfxInputRxDqBitDelay = 0x3F;
  SocketMemoryConfig->DfxInputGnt2Erid = 0x01FF;
  SocketMemoryConfig->DfxCwlAdjPos = 0x0F;
  SocketMemoryConfig->DfxCwlAdjNeg = 0x07;
  SocketMemoryConfig->DfxRcvEnDelay = 0x07FF;
  SocketMemoryConfig->DfxInputCmdDelay = 0x0000;
  SocketMemoryConfig->DfxSsaRmtRecvEnableDenormalize = 0x00;
  SocketMemoryConfig->DfxDdrEarlyCmpEn = 0x00;
  SocketMemoryConfig->DfxHbmEarlyCmpEn = 0x01;
  SocketMemoryConfig->DfxClusterXorEn = 0x01;
  SocketMemoryConfig->DfxChannelXorEn = 0x01;
  SocketMemoryConfig->DfxPseudoChannelXorEn = 0x00;
  SocketMemoryConfig->DfxDimmXorEn = 0x00;
  SocketMemoryConfig->DfxRankXorEn = 0x00;
  SocketMemoryConfig->DfxSidXorEn = 0x00;
  SocketMemoryConfig->DfxBankXorEn = 0x00;
  SocketProcessorCoreConfig->DfxSgxDebugPrint = 0x01;
//  SocketProcessorCoreConfig->DfxMcheckErrorSuppress = 0x02;
  SocketProcessorCoreConfig->DfxTmeExclusionBase = 0x0000000000000000;
  SocketProcessorCoreConfig->DfxTmeExclusionLength = 0x0000000000000000;
  SocketProcessorCoreConfig->ProcessorHyperThreadingDisable = 0x00;
  SocketProcessorCoreConfig->IedTraceSize = 0x00;
  SocketProcessorCoreConfig->TsegSize = 0x05;
  SocketProcessorCoreConfig->AllowMixedPowerOnCpuRatio = 0x00;
  SocketProcessorCoreConfig->CheckCpuBist = 0x01;
  SocketProcessorCoreConfig->CoreFailover = 0x01;
  SocketProcessorCoreConfig->DfxBistFailureEmulation = 0x00;
  SocketProcessorCoreConfig->ThreeStrikeTimer = 0x01;
  SocketProcessorCoreConfig->FastStringEnable = 0x01;
  SocketProcessorCoreConfig->MachineCheckEnable = 0x01;
  SocketProcessorCoreConfig->CpuidMaxValue = 0x00;
  SocketProcessorCoreConfig->MlcStreamerPrefetcherEnable = 0x01;
  SocketProcessorCoreConfig->L2RfoPrefetchDisable = 0x00;
  SocketProcessorCoreConfig->MlcSpatialPrefetcherEnable = 0x01;
  SocketProcessorCoreConfig->DCUStreamerPrefetcherEnable = 0x01;
  SocketProcessorCoreConfig->DCUIPPrefetcherEnable = 0x01;
  SocketProcessorCoreConfig->LlcPrefetchEnable = 0x00;
  SocketProcessorCoreConfig->DCUModeSelection = 0x00;
  SocketProcessorCoreConfig->CpuL1NextPagePrefetcherDisable = 0x00;
  SocketProcessorCoreConfig->BspSelection = 0xFF;
  SocketProcessorCoreConfig->ProcessorX2apic = 0x00;
  SocketProcessorCoreConfig->ForcePhysicalModeEnable = 0x00;
  SocketProcessorCoreConfig->PCIeDownStreamPECIWrite = 0x01;
  SocketProcessorCoreConfig->PeciInTrustControlBit = 0x01;
  SocketProcessorCoreConfig->CpuDbpEnable = 0x00;
  SocketProcessorCoreConfig->IioLlcWaysMask = 0x00000000;
  SocketProcessorCoreConfig->RemoteWaysMask = 0x00000000;
  SocketProcessorCoreConfig->SmmBlockedDelayed = 0x00;
  SocketProcessorCoreConfig->eSmmSaveState = 0x00;
  SocketProcessorCoreConfig->SmbusErrorRecovery = 0x01;
  SocketProcessorCoreConfig->ProcessorLtsxEnable = 0x00;
  SocketProcessorCoreConfig->ProcessorVmxEnable = 0x01;
  SocketProcessorCoreConfig->ProcessorSmxEnable = 0x00;
  SocketProcessorCoreConfig->LockChipset = 0x01;
  SocketProcessorCoreConfig->BiosAcmErrorReset = 0x00;
  SocketProcessorCoreConfig->ProcessorMsrLockControl = 0x00;
  SocketProcessorCoreConfig->ProcessorMsrPkgCstConfigControlLock = 0x01;
  SocketProcessorCoreConfig->PpinControl = 0x01;
  SocketProcessorCoreConfig->AesEnable = 0x01;
  SocketProcessorCoreConfig->EnableSgx = 0x00;
  SocketProcessorCoreConfig->SgxFactoryReset = 0x00;
  SocketProcessorCoreConfig->SgxPackageInfoInBandAccess = 0x00;
  SocketProcessorCoreConfig->PrmrrSize = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxQoS = 0x01;
  SocketProcessorCoreConfig->EpochUpdate = 0x02;
  SocketProcessorCoreConfig->SgxEpoch0 = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxEpoch1 = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxLeWr = 0x01;
  SocketProcessorCoreConfig->SgxLePubKeyHash0 = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxLePubKeyHash1 = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxLePubKeyHash2 = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxLePubKeyHash3 = 0x0000000000000000;
  SocketProcessorCoreConfig->SgxDebugMode = 0x00;
  SocketProcessorCoreConfig->EnableTme = 0x00;
  SocketProcessorCoreConfig->EnableMktme = 0x00;
  SocketProcessorCoreConfig->EnableTdx = 0x00;
  SocketProcessorCoreConfig->DebugInterface = 0x00;
  SocketProcessorCoreConfig->CpuPaLimit = 0x00;
  SocketProcessorCoreConfig->RdtCatOpportunisticTuning = 0x00;
  SocketProcessorCoreConfig->GlobalPsmiEnable = 0x01;
  SocketProcessorCoreConfig->PsmiTrace[0] = 0x00;
  SocketProcessorCoreConfig->PsmiHandlerSize[0] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceRegion0[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion0[0] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion0[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion1[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion1[0] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion1[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion2[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion2[0] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion2[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion3[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion3[0] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion3[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion4[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion4[0] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion4[0] = 0x00;
  SocketProcessorCoreConfig->PsmiTrace[1] = 0x00;
  SocketProcessorCoreConfig->PsmiHandlerSize[1] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceRegion0[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion0[1] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion0[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion1[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion1[1] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion1[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion2[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion2[1] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion2[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion3[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion3[1] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion3[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion4[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion4[1] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion4[1] = 0x00;
  SocketProcessorCoreConfig->PsmiTrace[2] = 0x00;
  SocketProcessorCoreConfig->PsmiHandlerSize[2] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceRegion0[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion0[2] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion0[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion1[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion1[2] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion1[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion2[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion2[2] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion2[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion3[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion3[2] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion3[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion4[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion4[2] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion4[2] = 0x00;
  SocketProcessorCoreConfig->PsmiTrace[3] = 0x00;
  SocketProcessorCoreConfig->PsmiHandlerSize[3] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceRegion0[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion0[3] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion0[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion1[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion1[3] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion1[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion2[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion2[3] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion2[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion3[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion3[3] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion3[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceRegion4[3] = 0x00;
  SocketProcessorCoreConfig->PsmiTraceBufferSizeRegion4[3] = 0x01;
  SocketProcessorCoreConfig->PsmiTraceMemTypeRegion4[3] = 0x00;
  SocketProcessorCoreConfig->CoreDisableMask[0] = 0x0000000000000000;
  SocketProcessorCoreConfig->IotEn[0] = 0x00;
  SocketProcessorCoreConfig->OclaMinWay[0] = 0x01;
  SocketProcessorCoreConfig->OclaMaxTorEntry[0] = 0x01;
  SocketProcessorCoreConfig->CoreDisableMask[1] = 0x0000000000000000;
  SocketProcessorCoreConfig->IotEn[1] = 0x00;
  SocketProcessorCoreConfig->OclaMinWay[1] = 0x01;
  SocketProcessorCoreConfig->OclaMaxTorEntry[1] = 0x01;
  SocketProcessorCoreConfig->CoreDisableMask[2] = 0x0000000000000000;
  SocketProcessorCoreConfig->IotEn[2] = 0x00;
  SocketProcessorCoreConfig->OclaMinWay[2] = 0x01;
  SocketProcessorCoreConfig->OclaMaxTorEntry[2] = 0x01;
  SocketProcessorCoreConfig->CoreDisableMask[3] = 0x0000000000000000;
  SocketProcessorCoreConfig->IotEn[3] = 0x00;
  SocketProcessorCoreConfig->OclaMinWay[3] = 0x01;
  SocketProcessorCoreConfig->OclaMaxTorEntry[3] = 0x01;
  SocketPowerManagementConfig->AcpiS3Enable = 0x01;
  SocketPowerManagementConfig->AcpiS4Enable = 0x01;
  SocketPowerManagementConfig->ProcessorHWPMEnable = 0x01;
  SocketPowerManagementConfig->ProcessorHWPMInterrupt = 0x00;
  SocketPowerManagementConfig->ProcessorEPPEnable = 0x01;
  SocketPowerManagementConfig->ProcessorEppProfile = 0x80;
  SocketPowerManagementConfig->ProcessorAPSrocketing = 0x01;
  SocketPowerManagementConfig->ProcessorScalability = 0x01;
  SocketPowerManagementConfig->NativeAspmEnable = 0x02;
  SocketPowerManagementConfig->ProcessorRaplPrioritization = 0x00;
  SocketPowerManagementConfig->WFRWAEnable = 0x00;
  SocketPowerManagementConfig->AvxIccpLevel = 0x01;
  SocketPowerManagementConfig->LimcaEnable = 0x00;
  SocketPowerManagementConfig->ProcessorEistEnable = 0x01;
  SocketPowerManagementConfig->ConfigTdpLock = 0x01;
  SocketPowerManagementConfig->ConfigTdpLevel = 0x00;
  SocketPowerManagementConfig->IssTdpLevel = 0x00;
  SocketPowerManagementConfig->DynamicIss = 0x00;
  SocketPowerManagementConfig->ProcessorEistPsdFunc = 0x00;
  SocketPowerManagementConfig->BootPState = 0x00;
  SocketPowerManagementConfig->EETurboDisable = 0x00;
  SocketPowerManagementConfig->TurboMode = 0x01;
  SocketProcessorCoreConfig->ProcessorFlexibleRatioOverrideEnable = 0x00;
  SocketProcessorCoreConfig->ProcessorFlexibleRatio = 0x17;
  SocketPowerManagementConfig->GpssTimer = 0x32;
  SocketPowerManagementConfig->EnableXe = 0x01;
  SocketPowerManagementConfig->OverclockingLock = 0x01;
  SocketPowerManagementConfig->AvxSupport = 0x01;
  SocketPowerManagementConfig->TurboRatioLimitRatio[0] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[0] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[1] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[1] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[2] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[2] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[3] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[3] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[4] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[4] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[5] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[5] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[6] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[6] = 0xFF;
  SocketPowerManagementConfig->TurboRatioLimitRatio[7] = 0x00;
  SocketPowerManagementConfig->TurboRatioLimitCores[7] = 0xFF;
  SocketPowerManagementConfig->MonitorMWait = 0x01;
  SocketPowerManagementConfig->C1AutoDemotion = 0x01;
  SocketPowerManagementConfig->C1AutoUnDemotion = 0x01;
  SocketPowerManagementConfig->C6Enable = 0xFF;
  SocketPowerManagementConfig->ProcessorC1eEnable = 0x01;
  SocketPowerManagementConfig->OSCx = 0x00;
  SocketPowerManagementConfig->PackageCState = 0x00;
  SocketPowerManagementConfig->C2C3TT = 0x00;
  SocketPowerManagementConfig->DynamicL1 = 0x00;
  SocketPowerManagementConfig->PkgCLatNeg = 0x01;
  SocketPowerManagementConfig->LTRSwInput = 0x01;
  SocketPowerManagementConfig->EnablePkgcCriteria = 0x01;
  SocketMemoryConfig->mdllSden = 0x02;
  SocketPowerManagementConfig->CStateLatencyCtrlValid[0] = 0x00;
  SocketPowerManagementConfig->CStateLatencyCtrlMultiplier[0] = 0x00;
  SocketPowerManagementConfig->CStateLatencyCtrlValue[0] = 0x0000;
  SocketPowerManagementConfig->CStateLatencyCtrlValid[1] = 0x00;
  SocketPowerManagementConfig->CStateLatencyCtrlMultiplier[1] = 0x00;
  SocketPowerManagementConfig->CStateLatencyCtrlValue[1] = 0x0000;
  SocketPowerManagementConfig->CStateLatencyCtrlValid[2] = 0x00;
  SocketPowerManagementConfig->CStateLatencyCtrlMultiplier[2] = 0x00;
  SocketPowerManagementConfig->CStateLatencyCtrlValue[2] = 0x0000;
  SocketPowerManagementConfig->TStateEnable = 0x00;
  SocketPowerManagementConfig->OnDieThermalThrottling = 0x00;
  SocketPowerManagementConfig->ProchotLock = 0x01;
  SocketPowerManagementConfig->EnableProcHot = 0x03;
  SocketPowerManagementConfig->EnableThermalMonitor = 0x01;
  SocketPowerManagementConfig->ProchotResponseRatio = 0x00;
  SocketPowerManagementConfig->TCCActivationOffset = 0x00;
  SocketPowerManagementConfig->SAPMControl = 0x00;
  SocketPowerManagementConfig->EetOverrideEn = 0x00;
  SocketPowerManagementConfig->PwrPerfTuning = 0x00;
  SocketPowerManagementConfig->ProcessorOutofBandAlternateEPB = 0x00;
  SocketPowerManagementConfig->AltEngPerfBIAS = 0x07;
  SocketPowerManagementConfig->PwrPerfSwitch = 0x01;
  SocketPowerManagementConfig->WorkLdConfig = 0x00;
  SocketPowerManagementConfig->EngAvgTimeWdw1 = 0x0017;
  SocketPowerManagementConfig->P0TtlTimeLow1 = 0x23;
  SocketPowerManagementConfig->P0TtlTimeHigh1 = 0x3A;
  SocketPowerManagementConfig->CurrentConfig = 0x00;
  SocketPowerManagementConfig->CurrentLimit = 0x0438;
  SocketPowerManagementConfig->PpcccLock = 0x01;
  SocketPowerManagementConfig->PkgCstEntryValCtl = 0x00;
  SocketPowerManagementConfig->SwLtrOvrdCtl = 0x00;
  SocketPowerManagementConfig->SnpLatVld = 0x00;
  SocketPowerManagementConfig->SnpLatOvrd = 0x00;
  SocketPowerManagementConfig->SnpLatMult = 0x00;
  SocketPowerManagementConfig->SnpLatVal = 0x0000;
  SocketPowerManagementConfig->NonSnpLatVld = 0x0000;
  SocketPowerManagementConfig->NonSnpLatOvrd = 0x00;
  SocketPowerManagementConfig->NonSnpLatMult = 0x00;
  SocketPowerManagementConfig->NonSnpLatVal = 0x0000;
  SocketPowerManagementConfig->UncrPerfPlmtOvrdEn = 0x01;
  SocketPowerManagementConfig->IoBwPlmtOvrdEn = 0x00;
  SocketPowerManagementConfig->IomApmOvrdEn = 0x00;
  SocketPowerManagementConfig->KtiApmOvrdEn = 0x00;
  SocketPowerManagementConfig->PerfPlimitDifferential = 0x01;
  SocketPowerManagementConfig->PerfPLimitClipC = 0x1F;
  SocketPowerManagementConfig->PerfPLmtThshld = 0x0F;
  SocketPowerManagementConfig->PerfPLimitEn = 0x00;
  SocketMemoryConfig->BwLimitTfOvrd = 0x00;
  SocketMemoryConfig->DramRaplEnable = 0x01;
  SocketMemoryConfig->DramRaplExtendedRange = 0x01;
  SocketMemoryConfig->CmsEnableDramPm = 0x01;
  SocketPowerManagementConfig->FastRaplDutyCycle = 0x40;
  SocketPowerManagementConfig->TurboPowerLimitLock = 0x00;
  SocketPowerManagementConfig->TurboPowerLimitCsrLock = 0x01;
  SocketPowerManagementConfig->PowerLimit1En = 0x01;
  SocketPowerManagementConfig->PowerLimit1Power = 0x0000;
  SocketPowerManagementConfig->PowerLimit1Time = 0x01;
  SocketPowerManagementConfig->PowerLimit2En = 0x01;
  SocketPowerManagementConfig->PowerLimit2Power = 0x0000;
  SocketPowerManagementConfig->PowerLimit2Time = 0x01;
  SocketPowerManagementConfig->PsysMsrLock = 0x01;
  SocketPowerManagementConfig->PsysPowerLimit1En = 0x01;
  SocketPowerManagementConfig->PsysPowerLimit1Power = 0x0000;
  SocketPowerManagementConfig->PsysPowerLimit1Time = 0x01;
  SocketPowerManagementConfig->PsysPowerLimit2En = 0x01;
  SocketPowerManagementConfig->PsysPowerLimit2Power = 0x0000;
  SocketPowerManagementConfig->PsysPowerLimit2Time = 0x01;
  SocketPowerManagementConfig->PmaxDetector = 0x01;
  SocketPowerManagementConfig->PmaxAutoAdjustment = 0x00;
  SocketPowerManagementConfig->PmaxSign = 0x00;
  SocketPowerManagementConfig->PmaxOffset = 0x00;
  SocketPowerManagementConfig->PmaxOffsetNegative = 0x00;
  SocketPowerManagementConfig->PmaxTriggerSetup = 0x00;
  SocketPowerManagementConfig->Kti0In[0] = 0x01;
  SocketPowerManagementConfig->Kti1In[0] = 0x01;
  SocketPowerManagementConfig->Kti2In[0] = 0x01;
  SocketPowerManagementConfig->PcieIio0In[0] = 0x01;
  SocketPowerManagementConfig->PcieIio1In[0] = 0x01;
  SocketPowerManagementConfig->PcieIio2In[0] = 0x01;
  SocketPowerManagementConfig->PcieIio3In[0] = 0x01;
  SocketPowerManagementConfig->PcieIio4In[0] = 0x01;
  SocketPowerManagementConfig->PcieIio5In[0] = 0x01;
  SocketPowerManagementConfig->Kti0In[1] = 0x01;
  SocketPowerManagementConfig->Kti1In[1] = 0x01;
  SocketPowerManagementConfig->Kti2In[1] = 0x01;
  SocketPowerManagementConfig->PcieIio0In[1] = 0x01;
  SocketPowerManagementConfig->PcieIio1In[1] = 0x01;
  SocketPowerManagementConfig->PcieIio2In[1] = 0x01;
  SocketPowerManagementConfig->PcieIio3In[1] = 0x01;
  SocketPowerManagementConfig->PcieIio4In[1] = 0x01;
  SocketPowerManagementConfig->PcieIio5In[1] = 0x01;
  SocketPowerManagementConfig->Kti0In[2] = 0x01;
  SocketPowerManagementConfig->Kti1In[2] = 0x01;
  SocketPowerManagementConfig->Kti2In[2] = 0x01;
  SocketPowerManagementConfig->PcieIio0In[2] = 0x01;
  SocketPowerManagementConfig->PcieIio1In[2] = 0x01;
  SocketPowerManagementConfig->PcieIio2In[2] = 0x01;
  SocketPowerManagementConfig->PcieIio3In[2] = 0x01;
  SocketPowerManagementConfig->PcieIio4In[2] = 0x01;
  SocketPowerManagementConfig->PcieIio5In[2] = 0x01;
  SocketPowerManagementConfig->Kti0In[3] = 0x01;
  SocketPowerManagementConfig->Kti1In[3] = 0x01;
  SocketPowerManagementConfig->Kti2In[3] = 0x01;
  SocketPowerManagementConfig->PcieIio0In[3] = 0x01;
  SocketPowerManagementConfig->PcieIio1In[3] = 0x01;
  SocketPowerManagementConfig->PcieIio2In[3] = 0x01;
  SocketPowerManagementConfig->PcieIio3In[3] = 0x01;
  SocketPowerManagementConfig->PcieIio4In[3] = 0x01;
  SocketPowerManagementConfig->PcieIio5In[3] = 0x01;
  SocketPowerManagementConfig->SetvidDecayDisable[0] = 0x00;
  SocketPowerManagementConfig->SapmCtlLock[0] = 0x01;
  SocketPowerManagementConfig->SetvidDecayDisable[1] = 0x00;
  SocketPowerManagementConfig->SapmCtlLock[1] = 0x01;
  SocketPowerManagementConfig->SetvidDecayDisable[2] = 0x00;
  SocketPowerManagementConfig->SapmCtlLock[2] = 0x01;
  SocketPowerManagementConfig->SetvidDecayDisable[3] = 0x00;
  SocketPowerManagementConfig->SapmCtlLock[3] = 0x01;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpType[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaKti[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoKti[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskKti[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskKti[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaRlink[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoRlink[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskRlink[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskRlink[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaFxr[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoFxr[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskFxr[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskFxr[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMcddr[0] = 0x01;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeMcddr[0] = 0x10;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMcddr[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMcddr[0] = 0x0A;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMcddr[0] = 0x0A;
  SocketPowerManagementConfig->EnablePkgCCriteriaIio[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeIio[0] = 0x20;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoIio[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskIio[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskIio[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHqm[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHqm[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHqm[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHqm[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaNac[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoNac[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskNac[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskNac[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaTip[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoTip[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskTip[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskTip[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMdfs[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMdfs[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMdfs[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMdfs[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHcx[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHcx[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHcx[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHcx[0] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaDino[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoDino[0] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskDino[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskDino[0] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpType[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaKti[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoKti[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskKti[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskKti[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaRlink[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoRlink[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskRlink[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskRlink[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaFxr[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoFxr[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskFxr[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskFxr[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMcddr[1] = 0x01;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeMcddr[1] = 0x10;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMcddr[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMcddr[1] = 0x0A;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMcddr[1] = 0x0A;
  SocketPowerManagementConfig->EnablePkgCCriteriaIio[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeIio[1] = 0x20;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoIio[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskIio[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskIio[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHqm[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHqm[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHqm[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHqm[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaNac[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoNac[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskNac[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskNac[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaTip[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoTip[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskTip[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskTip[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMdfs[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMdfs[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMdfs[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMdfs[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHcx[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHcx[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHcx[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHcx[1] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaDino[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoDino[1] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskDino[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskDino[1] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpType[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaKti[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoKti[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskKti[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskKti[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaRlink[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoRlink[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskRlink[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskRlink[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaFxr[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoFxr[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskFxr[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskFxr[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMcddr[2] = 0x01;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeMcddr[2] = 0x10;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMcddr[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMcddr[2] = 0x0A;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMcddr[2] = 0x0A;
  SocketPowerManagementConfig->EnablePkgCCriteriaIio[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeIio[2] = 0x20;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoIio[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskIio[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskIio[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHqm[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHqm[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHqm[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHqm[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaNac[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoNac[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskNac[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskNac[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaTip[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoTip[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskTip[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskTip[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMdfs[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMdfs[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMdfs[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMdfs[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHcx[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHcx[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHcx[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHcx[2] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaDino[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoDino[2] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskDino[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskDino[2] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpType[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaKti[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoKti[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskKti[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskKti[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaRlink[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoRlink[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskRlink[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskRlink[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaFxr[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoFxr[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskFxr[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskFxr[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMcddr[3] = 0x01;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeMcddr[3] = 0x10;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMcddr[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMcddr[3] = 0x0A;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMcddr[3] = 0x0A;
  SocketPowerManagementConfig->EnablePkgCCriteriaIio[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaLogicalIpTypeIio[3] = 0x20;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoIio[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskIio[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskIio[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHqm[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHqm[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHqm[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHqm[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaNac[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoNac[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskNac[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskNac[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaTip[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoTip[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskTip[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskTip[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaMdfs[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoMdfs[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskMdfs[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskMdfs[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaHcx[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoHcx[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskHcx[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskHcx[3] = 0x00;
  SocketPowerManagementConfig->EnablePkgCCriteriaDino[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaInstanceNoDino[3] = 0x00;
  SocketPowerManagementConfig->PkgcCriteraPsMaskDino[3] = 0x00;
  SocketPowerManagementConfig->PkgCCriteriaAllowedPsMaskDino[3] = 0x00;
  Setup->TpmEnable = 0x00;
  Setup->TpmState = 0x00;
  Setup->MorState = 0x00;


  return Status;
}
