const e=[{id:"C10",title:"An Energy-Efficient Daily Surveillance System with DVS-CIS Sensor Fusion and Event-based NPU Triggering",authors:[{id:1,name:"Mincheol Cha"},{id:2,name:"Keehyuk Lee"},{id:3,name:"Bobaro Chang"},{id:4,name:"Soosung Kim"},{id:5,name:"Daniel Moon"},{id:6,name:"Taeho Lee"},{id:7,name:"Xuan Truong Nguyen"},{id:8,name:"Taesung Kim"},{id:9,name:"Hyunsurk Ryu"}],conference:"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)",year:"2025",category:["FPGA","DVS","NPU"],status:"published",note:"",links:{pdf:"An Energy-Efficient Daily Surveillance System with DVS-CIS Sensor Fusion and Event-based NPU Triggering.pdf"}},{id:"C9",title:"A DVS-CIS Sensor Data Receiver on FPGA with a 10 Gbps MIPI Controller",authors:[{id:1,name:"Mincheol Cha"},{id:2,name:"Keehyuk Lee"},{id:3,name:"Bobaro Chang"},{id:4,name:"Soosung Kim"},{id:6,name:"Taeho Lee"},{id:7,name:"Xuan Truong Nguyen"},{id:8,name:"Taesung Kim"},{id:9,name:"Hyunsurk Ryu"}],conference:"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)",year:"2025",category:["FPGA","DVS"],status:"published",note:"",links:{pdf:"A DVS-CIS Sensor Data Receiver on FPGA with a 10 Gbps MIPI Controller.pdf"}},{id:"C8",title:"Live Demonstration: DVS-CIS Sensor Fusion System for Real-Time DNN-Based Object Detection",authors:[{id:1,name:"Mincheol Cha"},{id:2,name:"Keehyuk Lee"},{id:3,name:"Bobaro Chang"},{id:4,name:"Soosung Kim"},{id:6,name:"Taeho Lee"},{id:7,name:"Xuan Truong Nguyen"},{id:8,name:"Taesung Kim"},{id:9,name:"Hyunsurk Ryu"}],conference:"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)",year:"2025",category:["FPGA","DVS","NPU"],status:"published",note:"",links:{pdf:"Live Demonstration: DVS-CIS Sensor Fusion System for Real-Time DNN-Based Object Detection.pdf"}},{id:"C7",title:"Towards Eight-bit Quantization for 3D U-Net Medical Image Segmentation via ROI-Based Calibration and Background-Aware Shift",authors:[{id:4,name:"Soosung Kim"},{id:1,name:"Mincheol Cha"},{id:7,name:"Xuan Truong Nguyen"},{id:13,name:"Hyuk-Jae Lee"}],conference:"Proceedings of the IEEE International Conference on Consumer Electronics - Asia (ICCE-Asia)",year:"2024",category:["Medical Imagning","Quantization"],status:"published",note:"",links:{pdf:"Towards Eight-bit Quantization for 3D U-Net Medical Image Segmentation via ROI-Based Calibration and Background-Aware Shift.pdf"}},{id:"C6",title:"A Winograd-Convolution-Based Accelerator on FPGA for Real-time Object Detection with Effective On-chip Buffer Access Patterns",authors:[{id:2,name:"Keehyuk Lee"},{id:1,name:"Mincheol Cha"},{id:4,name:"Soosung Kim"},{id:7,name:"Xuan Truong Nguyen"},{id:13,name:"Hyuk-Jae Lee"}],conference:"Proceedings of the 42nd IEEE International Conference on Consumer Electronics (ICCE)",year:"2025",category:["FPGA","NPU"],status:"published",note:"",links:{pdf:"A Winograd-Convolution-Based Accelerator on FPGA for Real-time Object Detection with Effective On-chip Buffer Access Patterns.pdf"}},{id:"C5",title:"A Low-Latency and Scalable Vector Engine with Operation Fusion for Transformers",authors:[{id:1,name:"Mincheol Cha"},{id:2,name:"Keehyuk Lee"},{id:7,name:"Xuan Truong Nguyen"},{id:13,name:"Hyuk-Jae Lee"}],conference:"IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)",year:"2024",category:["FPGA","Transformers"],links:{pdf:"A Low-Latency and Scalable Vector Engine with Operation Fusion for Transformers.pdf","pdf-web":"https://ieeexplore.ieee.org/document/10595857",doi:"10.1109/AICAS59952.2024.10595857"}},{id:"C4",title:"Analysis of the Effect of Feature Denoising from the Perspective of Corruption Robustness",authors:[{id:12,name:"Hyunha Hwang"},{id:11,name:"Se-Hun Kim"},{id:1,name:"Mincheol Cha"},{id:10,name:"Min-Ho Choi"},{id:14,name:"Kyujoong Lee"},{id:13,name:"Hyuk-Jae Lee"}],conference:"The 38th International Technical Conference on Circuits/Systems, Computers, and Communications (ITC-CSCC)",year:"2023",category:["Signal Processing"],status:"published",links:{pdf:"","pdf-web":"",doi:""}},{id:"C3",title:"Enhancing Neural Networks Corruption Robustness with Convolution Kernel Size Change",authors:[{id:1,name:"Mincheol Cha"},{id:12,name:"Hyunha Hwang"},{id:14,name:"Kyujoong Lee"},{id:13,name:"Hyuk-Jae Lee"}],conference:"Fall Conference of the Institute of Electronics and Information Engineers (IEIE)",year:"2023",category:["Signal Processing"],status:"presented",links:{pdf:"","pdf-web":"",doi:""}},{id:"C2",title:"Performance Comparison Depending on Normalization Method in Single Batch Training Environment",authors:[{id:10,name:"Min-Ho Choi"},{id:11,name:"Se-Hun Kim"},{id:12,name:"Hyunha Hwang"},{id:1,name:"Mincheol Cha"},{id:14,name:"Kyujoong Lee"},{id:13,name:"Hyuk-Jae Lee"}],conference:"Summer Conference of the Institute of Electronics and Information Engineers (IEIE)",year:"2023",category:["Signal Processing"],status:"presented",links:{pdf:"","pdf-web":"",doi:""}},{id:"C1",title:"Implementation of a Convolution Layer Kernel Accelerator using High-Level Design Synthesis",authors:[{id:1,name:"Mincheol Cha"},{id:15,name:"Sangmin Lee"},{id:7,name:"Xuan Truong Nguyen"}],conference:"Fall Conference of the Institute of Electronics and Information Engineers (IEIE)",year:"2022",category:["FPGA","NPU"],status:"presented",links:{pdf:"","pdf-web":"",doi:""}}];export{e as p};
