#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b4ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1783320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x178aa90 .functor NOT 1, L_0x17e0c40, C4<0>, C4<0>, C4<0>;
L_0x17e0a20 .functor XOR 2, L_0x17e08c0, L_0x17e0980, C4<00>, C4<00>;
L_0x17e0b30 .functor XOR 2, L_0x17e0a20, L_0x17e0a90, C4<00>, C4<00>;
v0x17dd320_0 .net *"_ivl_10", 1 0, L_0x17e0a90;  1 drivers
v0x17dd420_0 .net *"_ivl_12", 1 0, L_0x17e0b30;  1 drivers
v0x17dd500_0 .net *"_ivl_2", 1 0, L_0x17e0800;  1 drivers
v0x17dd5c0_0 .net *"_ivl_4", 1 0, L_0x17e08c0;  1 drivers
v0x17dd6a0_0 .net *"_ivl_6", 1 0, L_0x17e0980;  1 drivers
v0x17dd7d0_0 .net *"_ivl_8", 1 0, L_0x17e0a20;  1 drivers
v0x17dd8b0_0 .net "a", 0 0, v0x17db260_0;  1 drivers
v0x17dd950_0 .net "b", 0 0, v0x17db300_0;  1 drivers
v0x17dd9f0_0 .net "c", 0 0, v0x17db3a0_0;  1 drivers
v0x17dda90_0 .var "clk", 0 0;
v0x17ddb30_0 .net "d", 0 0, v0x17db4e0_0;  1 drivers
v0x17ddbd0_0 .net "out_pos_dut", 0 0, L_0x17e0670;  1 drivers
v0x17ddc70_0 .net "out_pos_ref", 0 0, L_0x17df2b0;  1 drivers
v0x17ddd10_0 .net "out_sop_dut", 0 0, L_0x17dfb20;  1 drivers
v0x17dddb0_0 .net "out_sop_ref", 0 0, L_0x17b63d0;  1 drivers
v0x17dde50_0 .var/2u "stats1", 223 0;
v0x17ddef0_0 .var/2u "strobe", 0 0;
v0x17de0a0_0 .net "tb_match", 0 0, L_0x17e0c40;  1 drivers
v0x17de170_0 .net "tb_mismatch", 0 0, L_0x178aa90;  1 drivers
v0x17de210_0 .net "wavedrom_enable", 0 0, v0x17db7b0_0;  1 drivers
v0x17de2e0_0 .net "wavedrom_title", 511 0, v0x17db850_0;  1 drivers
L_0x17e0800 .concat [ 1 1 0 0], L_0x17df2b0, L_0x17b63d0;
L_0x17e08c0 .concat [ 1 1 0 0], L_0x17df2b0, L_0x17b63d0;
L_0x17e0980 .concat [ 1 1 0 0], L_0x17e0670, L_0x17dfb20;
L_0x17e0a90 .concat [ 1 1 0 0], L_0x17df2b0, L_0x17b63d0;
L_0x17e0c40 .cmp/eeq 2, L_0x17e0800, L_0x17e0b30;
S_0x17877c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1783320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x178ae70 .functor AND 1, v0x17db3a0_0, v0x17db4e0_0, C4<1>, C4<1>;
L_0x178b250 .functor NOT 1, v0x17db260_0, C4<0>, C4<0>, C4<0>;
L_0x178b630 .functor NOT 1, v0x17db300_0, C4<0>, C4<0>, C4<0>;
L_0x178b8b0 .functor AND 1, L_0x178b250, L_0x178b630, C4<1>, C4<1>;
L_0x17a29b0 .functor AND 1, L_0x178b8b0, v0x17db3a0_0, C4<1>, C4<1>;
L_0x17b63d0 .functor OR 1, L_0x178ae70, L_0x17a29b0, C4<0>, C4<0>;
L_0x17de730 .functor NOT 1, v0x17db300_0, C4<0>, C4<0>, C4<0>;
L_0x17de7a0 .functor OR 1, L_0x17de730, v0x17db4e0_0, C4<0>, C4<0>;
L_0x17de8b0 .functor AND 1, v0x17db3a0_0, L_0x17de7a0, C4<1>, C4<1>;
L_0x17de970 .functor NOT 1, v0x17db260_0, C4<0>, C4<0>, C4<0>;
L_0x17dea40 .functor OR 1, L_0x17de970, v0x17db300_0, C4<0>, C4<0>;
L_0x17deab0 .functor AND 1, L_0x17de8b0, L_0x17dea40, C4<1>, C4<1>;
L_0x17dec30 .functor NOT 1, v0x17db300_0, C4<0>, C4<0>, C4<0>;
L_0x17deca0 .functor OR 1, L_0x17dec30, v0x17db4e0_0, C4<0>, C4<0>;
L_0x17debc0 .functor AND 1, v0x17db3a0_0, L_0x17deca0, C4<1>, C4<1>;
L_0x17dee30 .functor NOT 1, v0x17db260_0, C4<0>, C4<0>, C4<0>;
L_0x17def30 .functor OR 1, L_0x17dee30, v0x17db4e0_0, C4<0>, C4<0>;
L_0x17deff0 .functor AND 1, L_0x17debc0, L_0x17def30, C4<1>, C4<1>;
L_0x17df1a0 .functor XNOR 1, L_0x17deab0, L_0x17deff0, C4<0>, C4<0>;
v0x178a3c0_0 .net *"_ivl_0", 0 0, L_0x178ae70;  1 drivers
v0x178a7c0_0 .net *"_ivl_12", 0 0, L_0x17de730;  1 drivers
v0x178aba0_0 .net *"_ivl_14", 0 0, L_0x17de7a0;  1 drivers
v0x178af80_0 .net *"_ivl_16", 0 0, L_0x17de8b0;  1 drivers
v0x178b360_0 .net *"_ivl_18", 0 0, L_0x17de970;  1 drivers
v0x178b740_0 .net *"_ivl_2", 0 0, L_0x178b250;  1 drivers
v0x178b9c0_0 .net *"_ivl_20", 0 0, L_0x17dea40;  1 drivers
v0x17d97d0_0 .net *"_ivl_24", 0 0, L_0x17dec30;  1 drivers
v0x17d98b0_0 .net *"_ivl_26", 0 0, L_0x17deca0;  1 drivers
v0x17d9990_0 .net *"_ivl_28", 0 0, L_0x17debc0;  1 drivers
v0x17d9a70_0 .net *"_ivl_30", 0 0, L_0x17dee30;  1 drivers
v0x17d9b50_0 .net *"_ivl_32", 0 0, L_0x17def30;  1 drivers
v0x17d9c30_0 .net *"_ivl_36", 0 0, L_0x17df1a0;  1 drivers
L_0x7ff28f38d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17d9cf0_0 .net *"_ivl_38", 0 0, L_0x7ff28f38d018;  1 drivers
v0x17d9dd0_0 .net *"_ivl_4", 0 0, L_0x178b630;  1 drivers
v0x17d9eb0_0 .net *"_ivl_6", 0 0, L_0x178b8b0;  1 drivers
v0x17d9f90_0 .net *"_ivl_8", 0 0, L_0x17a29b0;  1 drivers
v0x17da070_0 .net "a", 0 0, v0x17db260_0;  alias, 1 drivers
v0x17da130_0 .net "b", 0 0, v0x17db300_0;  alias, 1 drivers
v0x17da1f0_0 .net "c", 0 0, v0x17db3a0_0;  alias, 1 drivers
v0x17da2b0_0 .net "d", 0 0, v0x17db4e0_0;  alias, 1 drivers
v0x17da370_0 .net "out_pos", 0 0, L_0x17df2b0;  alias, 1 drivers
v0x17da430_0 .net "out_sop", 0 0, L_0x17b63d0;  alias, 1 drivers
v0x17da4f0_0 .net "pos0", 0 0, L_0x17deab0;  1 drivers
v0x17da5b0_0 .net "pos1", 0 0, L_0x17deff0;  1 drivers
L_0x17df2b0 .functor MUXZ 1, L_0x7ff28f38d018, L_0x17deab0, L_0x17df1a0, C4<>;
S_0x17da730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1783320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17db260_0 .var "a", 0 0;
v0x17db300_0 .var "b", 0 0;
v0x17db3a0_0 .var "c", 0 0;
v0x17db440_0 .net "clk", 0 0, v0x17dda90_0;  1 drivers
v0x17db4e0_0 .var "d", 0 0;
v0x17db5d0_0 .var/2u "fail", 0 0;
v0x17db670_0 .var/2u "fail1", 0 0;
v0x17db710_0 .net "tb_match", 0 0, L_0x17e0c40;  alias, 1 drivers
v0x17db7b0_0 .var "wavedrom_enable", 0 0;
v0x17db850_0 .var "wavedrom_title", 511 0;
E_0x1796350/0 .event negedge, v0x17db440_0;
E_0x1796350/1 .event posedge, v0x17db440_0;
E_0x1796350 .event/or E_0x1796350/0, E_0x1796350/1;
S_0x17daa60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17da730;
 .timescale -12 -12;
v0x17daca0_0 .var/2s "i", 31 0;
E_0x17961f0 .event posedge, v0x17db440_0;
S_0x17dada0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17da730;
 .timescale -12 -12;
v0x17dafa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17db080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17da730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17dba30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1783320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17df460 .functor AND 1, v0x17db3a0_0, v0x17db4e0_0, C4<1>, C4<1>;
L_0x17df710 .functor NOT 1, v0x17db260_0, C4<0>, C4<0>, C4<0>;
L_0x17df7a0 .functor NOT 1, v0x17db300_0, C4<0>, C4<0>, C4<0>;
L_0x17df920 .functor AND 1, L_0x17df710, L_0x17df7a0, C4<1>, C4<1>;
L_0x17dfa60 .functor AND 1, L_0x17df920, v0x17db3a0_0, C4<1>, C4<1>;
L_0x17dfb20 .functor OR 1, L_0x17df460, L_0x17dfa60, C4<0>, C4<0>;
L_0x17dfcc0 .functor NOT 1, v0x17db300_0, C4<0>, C4<0>, C4<0>;
L_0x17dfd30 .functor OR 1, L_0x17dfcc0, v0x17db4e0_0, C4<0>, C4<0>;
L_0x17dfe40 .functor AND 1, v0x17db3a0_0, L_0x17dfd30, C4<1>, C4<1>;
L_0x17dff00 .functor NOT 1, v0x17db260_0, C4<0>, C4<0>, C4<0>;
L_0x17e00e0 .functor OR 1, L_0x17dff00, v0x17db300_0, C4<0>, C4<0>;
L_0x17e0150 .functor AND 1, L_0x17dfe40, L_0x17e00e0, C4<1>, C4<1>;
L_0x17e02d0 .functor NOT 1, v0x17db260_0, C4<0>, C4<0>, C4<0>;
L_0x17e0340 .functor OR 1, L_0x17e02d0, v0x17db4e0_0, C4<0>, C4<0>;
L_0x17e0260 .functor AND 1, v0x17db3a0_0, L_0x17e0340, C4<1>, C4<1>;
L_0x17e04d0 .functor XNOR 1, L_0x17e0150, L_0x17e0260, C4<0>, C4<0>;
v0x17dbbf0_0 .net *"_ivl_12", 0 0, L_0x17dfcc0;  1 drivers
v0x17dbcd0_0 .net *"_ivl_14", 0 0, L_0x17dfd30;  1 drivers
v0x17dbdb0_0 .net *"_ivl_16", 0 0, L_0x17dfe40;  1 drivers
v0x17dbea0_0 .net *"_ivl_18", 0 0, L_0x17dff00;  1 drivers
v0x17dbf80_0 .net *"_ivl_2", 0 0, L_0x17df710;  1 drivers
v0x17dc0b0_0 .net *"_ivl_20", 0 0, L_0x17e00e0;  1 drivers
v0x17dc190_0 .net *"_ivl_24", 0 0, L_0x17e02d0;  1 drivers
v0x17dc270_0 .net *"_ivl_26", 0 0, L_0x17e0340;  1 drivers
v0x17dc350_0 .net *"_ivl_30", 0 0, L_0x17e04d0;  1 drivers
L_0x7ff28f38d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17dc4a0_0 .net *"_ivl_32", 0 0, L_0x7ff28f38d060;  1 drivers
v0x17dc580_0 .net *"_ivl_4", 0 0, L_0x17df7a0;  1 drivers
v0x17dc660_0 .net *"_ivl_6", 0 0, L_0x17df920;  1 drivers
v0x17dc740_0 .net "a", 0 0, v0x17db260_0;  alias, 1 drivers
v0x17dc7e0_0 .net "b", 0 0, v0x17db300_0;  alias, 1 drivers
v0x17dc8d0_0 .net "c", 0 0, v0x17db3a0_0;  alias, 1 drivers
v0x17dc9c0_0 .net "d", 0 0, v0x17db4e0_0;  alias, 1 drivers
v0x17dcab0_0 .net "out_pos", 0 0, L_0x17e0670;  alias, 1 drivers
v0x17dcc80_0 .net "out_sop", 0 0, L_0x17dfb20;  alias, 1 drivers
v0x17dcd40_0 .net "pos0", 0 0, L_0x17e0150;  1 drivers
v0x17dce00_0 .net "pos1", 0 0, L_0x17e0260;  1 drivers
v0x17dcec0_0 .net "sop0", 0 0, L_0x17df460;  1 drivers
v0x17dcf80_0 .net "sop1", 0 0, L_0x17dfa60;  1 drivers
L_0x17e0670 .functor MUXZ 1, L_0x7ff28f38d060, L_0x17e0150, L_0x17e04d0, C4<>;
S_0x17dd100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1783320;
 .timescale -12 -12;
E_0x177f9f0 .event anyedge, v0x17ddef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17ddef0_0;
    %nor/r;
    %assign/vec4 v0x17ddef0_0, 0;
    %wait E_0x177f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17da730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17db5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17db670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17da730;
T_4 ;
    %wait E_0x1796350;
    %load/vec4 v0x17db710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17db5d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17da730;
T_5 ;
    %wait E_0x17961f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %wait E_0x17961f0;
    %load/vec4 v0x17db5d0_0;
    %store/vec4 v0x17db670_0, 0, 1;
    %fork t_1, S_0x17daa60;
    %jmp t_0;
    .scope S_0x17daa60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17daca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17daca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17961f0;
    %load/vec4 v0x17daca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17daca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17daca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17da730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1796350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17db4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17db300_0, 0;
    %assign/vec4 v0x17db260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17db5d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17db670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1783320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17dda90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ddef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1783320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17dda90_0;
    %inv;
    %store/vec4 v0x17dda90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1783320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17db440_0, v0x17de170_0, v0x17dd8b0_0, v0x17dd950_0, v0x17dd9f0_0, v0x17ddb30_0, v0x17dddb0_0, v0x17ddd10_0, v0x17ddc70_0, v0x17ddbd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1783320;
T_9 ;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1783320;
T_10 ;
    %wait E_0x1796350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17dde50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
    %load/vec4 v0x17de0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17dde50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17dddb0_0;
    %load/vec4 v0x17dddb0_0;
    %load/vec4 v0x17ddd10_0;
    %xor;
    %load/vec4 v0x17dddb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17ddc70_0;
    %load/vec4 v0x17ddc70_0;
    %load/vec4 v0x17ddbd0_0;
    %xor;
    %load/vec4 v0x17ddc70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17dde50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17dde50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response25/top_module.sv";
