

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Tue Oct 28 14:00:56 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------------+------+------+-------------+-----------+-------------+-------------+-------+----------+-----------+---------+------------+-----------+-----+
    |                                     Modules                                     | Issue|      |   Latency   |  Latency  |  Iteration  |             |  Trip |          |           |         |            |           |     |
    |                                     & Loops                                     | Type | Slack|   (cycles)  |    (ns)   |   Latency   |   Interval  | Count | Pipelined|   BRAM    |   DSP   |     FF     |    LUT    | URAM|
    +---------------------------------------------------------------------------------+------+------+-------------+-----------+-------------+-------------+-------+----------+-----------+---------+------------+-----------+-----+
    |+ srcnn                                                                          |     -|  0.28|  59200941737|  5.920e+11|            -|  59200941738|      -|        no|  283 (98%)|  9 (~0%)|   4567 (1%)|  5090 (4%)|    -|
    | o VITIS_LOOP_239_1                                                              |     -|  7.30|  59200941736|  5.920e+11|  14800235434|            -|      4|        no|          -|        -|           -|          -|    -|
    |  o VITIS_LOOP_242_2                                                             |     -|  7.30|  14800235432|  1.480e+11|   3700058858|            -|      4|        no|          -|        -|           -|          -|    -|
    |   + load_patch_tile                                                             |     -|  2.64|        71298|  7.130e+05|            -|        71298|      -|        no|          -|  2 (~0%)|   154 (~0%)|  560 (~0%)|    -|
    |    + load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2                   |     -|  2.64|        71293|  7.129e+05|            -|        71293|      -|        no|          -|  1 (~0%)|   104 (~0%)|  491 (~0%)|    -|
    |     o VITIS_LOOP_50_1_VITIS_LOOP_51_2                                           |     -|  7.30|        71291|  7.129e+05|            4|            1|  71289|       yes|          -|        -|           -|          -|    -|
    |   + precompute_conv12_halo                                                      |     -|  0.28|   3258727903|  3.259e+10|            -|   3258727903|      -|        no|    1 (~0%)|  2 (~0%)|   2723 (1%)|  2332 (1%)|    -|
    |    o VITIS_LOOP_141_1_VITIS_LOOP_143_2                                          |     -|  7.30|   3258727899|  3.259e+10|        48579|            -|  67081|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_73_1                                                           |     -|  7.30|        31808|  3.181e+05|          497|            -|     64|        no|          -|        -|           -|          -|    -|
    |      + precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3          |     -|  0.28|          493|  4.930e+03|            -|          493|      -|        no|          -|  1 (~0%)|   164 (~0%)|  545 (~0%)|    -|
    |       o VITIS_LOOP_75_2_VITIS_LOOP_78_3                                         |     -|  7.30|          491|  4.910e+03|           12|            6|     81|       yes|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_151_3                                                          |     -|  7.30|        16768|  1.677e+05|          524|            -|     32|        no|          -|        -|           -|          -|    -|
    |      + conv2_single_from_c1                                                     |     -|  0.28|          522|  5.220e+03|            -|          522|      -|        no|          -|        -|  2260 (~0%)|  742 (~0%)|    -|
    |       + conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1                          |     -|  5.26|          130|  1.300e+03|            -|          130|      -|        no|          -|        -|  2071 (~0%)|   88 (~0%)|    -|
    |        o VITIS_LOOP_101_1                                                       |     -|  7.30|          128|  1.280e+03|            2|            2|     64|       yes|          -|        -|           -|          -|    -|
    |       + conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2                          |     -|  0.28|          388|  3.880e+03|            -|          388|      -|        no|          -|        -|   145 (~0%)|  404 (~0%)|    -|
    |        o VITIS_LOOP_108_2                                                       |     -|  7.30|          386|  3.860e+03|            9|            6|     64|       yes|          -|        -|           -|          -|    -|
    |   + conv3_from_precomputed_conv2                                                |     -|  0.28|    441259651|  4.413e+09|            -|    441259651|      -|        no|          -|        -|  1223 (~0%)|  1528 (1%)|    -|
    |    o VITIS_LOOP_176_1_VITIS_LOOP_177_2                                          |     -|  7.30|    441259650|  4.413e+09|         6786|            -|  65025|        no|          -|        -|           -|          -|    -|
    |     o VITIS_LOOP_182_4                                                          |     -|  7.30|         6784|  6.784e+04|          212|            -|     32|        no|          -|        -|           -|          -|    -|
    |      + conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6  |     -|  3.45|           52|    520.000|            -|           52|      -|        no|          -|        -|   825 (~0%)|  189 (~0%)|    -|
    |       o VITIS_LOOP_186_5_VITIS_LOOP_187_6                                       |     -|  7.30|           50|    500.000|            2|            2|     25|       yes|          -|        -|           -|          -|    -|
    |      + conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8  |     -|  0.28|          155|  1.550e+03|            -|          155|      -|        no|          -|        -|   167 (~0%)|  895 (~0%)|    -|
    |       o VITIS_LOOP_192_7_VITIS_LOOP_193_8                                       |     -|  7.30|          153|  1.530e+03|           10|            6|     25|       yes|          -|        -|           -|          -|    -|
    +---------------------------------------------------------------------------------+------+------+-------------+-----------+-------------+-------------+-------+----------+-----------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| conv1_biases_address0  | out       | 6        |
| conv1_biases_q0        | in        | 32       |
| conv1_weights_address0 | out       | 13       |
| conv1_weights_q0       | in        | 32       |
| conv2_biases_address0  | out       | 5        |
| conv2_biases_q0        | in        | 32       |
| conv2_weights_address0 | out       | 11       |
| conv2_weights_q0       | in        | 32       |
| conv3_weights_address0 | out       | 10       |
| conv3_weights_q0       | in        | 32       |
| input_ftmap_address0   | out       | 16       |
| input_ftmap_q0         | in        | 32       |
| output_ftmap_address0  | out       | 16       |
| output_ftmap_d0        | out       | 32       |
+------------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| conv3_biases | ap_none | in        | 32       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| input_ftmap   | in        | float*   |
| conv1_weights | in        | float*   |
| conv1_biases  | in        | float*   |
| conv2_weights | in        | float*   |
| conv2_biases  | in        | float*   |
| conv3_weights | in        | float*   |
| conv3_biases  | in        | float*   |
| output_ftmap  | out       | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| input_ftmap   | input_ftmap_address0   | port    | offset   |
| input_ftmap   | input_ftmap_ce0        | port    |          |
| input_ftmap   | input_ftmap_q0         | port    |          |
| conv1_weights | conv1_weights_address0 | port    | offset   |
| conv1_weights | conv1_weights_ce0      | port    |          |
| conv1_weights | conv1_weights_q0       | port    |          |
| conv1_biases  | conv1_biases_address0  | port    | offset   |
| conv1_biases  | conv1_biases_ce0       | port    |          |
| conv1_biases  | conv1_biases_q0        | port    |          |
| conv2_weights | conv2_weights_address0 | port    | offset   |
| conv2_weights | conv2_weights_ce0      | port    |          |
| conv2_weights | conv2_weights_q0       | port    |          |
| conv2_biases  | conv2_biases_address0  | port    | offset   |
| conv2_biases  | conv2_biases_ce0       | port    |          |
| conv2_biases  | conv2_biases_q0        | port    |          |
| conv3_weights | conv3_weights_address0 | port    | offset   |
| conv3_weights | conv3_weights_ce0      | port    |          |
| conv3_weights | conv3_weights_q0       | port    |          |
| conv3_biases  | conv3_biases           | port    |          |
| output_ftmap  | output_ftmap_address0  | port    | offset   |
| output_ftmap  | output_ftmap_ce0       | port    |          |
| output_ftmap  | output_ftmap_we0       | port    |          |
| output_ftmap  | output_ftmap_d0        | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+------------+-------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Resolution | Problem                                         |
+--------------+----------+---------------------+-----------+--------------+------------+-------------------------------------------------+
| m_axi_       | p.i      | src/srcnn.cpp:31:20 | write     | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_       | p.i      | src/srcnn.cpp:32:14 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+----------+---------------------+-----------+--------------+------------+-------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                                        | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + srcnn                                                                     | 9   |        |              |     |        |         |
|   h0_3_fu_156_p2                                                            | -   |        | h0_3         | add | fabric | 0       |
|   w0_1_fu_194_p2                                                            | -   |        | w0_1         | add | fabric | 0       |
|  + load_patch_tile                                                          | 2   |        |              |     |        |         |
|    add_ln50_1_fu_80_p2                                                      | -   |        | add_ln50_1   | add | fabric | 0       |
|    am_addmul_8ns_4ns_9ns_17_4_1_U11                                         | 1   |        | add_ln50_2   | add | dsp48  | 3       |
|    tmp_fu_95_p2                                                             | -   |        | tmp          | add | fabric | 0       |
|    am_addmul_8ns_4ns_9ns_17_4_1_U11                                         | 1   |        | mul_ln50     | mul | dsp48  | 3       |
|   + load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2                | 1   |        |              |     |        |         |
|     empty_21_fu_195_p2                                                      | -   |        | empty_21     | add | fabric | 0       |
|     add_ln50_2_fu_252_p2                                                    | -   |        | add_ln50_2   | add | fabric | 0       |
|     add_ln50_fu_261_p2                                                      | -   |        | add_ln50     | add | fabric | 0       |
|     mac_muladd_9ns_7ns_9ns_13_4_1_U1                                        | 1   |        | mul_ln50     | mul | dsp48  | 3       |
|     p_mid1_fu_300_p2                                                        | -   |        | p_mid1       | add | fabric | 0       |
|     mac_muladd_9ns_7ns_9ns_13_4_1_U1                                        | 1   |        | add_ln56     | add | dsp48  | 3       |
|     add_ln54_fu_406_p2                                                      | -   |        | add_ln54     | add | fabric | 0       |
|     add_ln54_1_fu_415_p2                                                    | -   |        | add_ln54_1   | add | fabric | 0       |
|     add_ln26_9_fu_435_p2                                                    | -   |        | add_ln26_9   | add | fabric | 0       |
|     add_ln26_4_fu_445_p2                                                    | -   |        | add_ln26_4   | add | fabric | 0       |
|     add_ln51_fu_360_p2                                                      | -   |        | add_ln51     | add | fabric | 0       |
|  + precompute_conv12_halo                                                   | 2   |        |              |     |        |         |
|    sub_ln77_fu_319_p2                                                       | -   |        | sub_ln77     | sub | fabric | 0       |
|    add_ln141_1_fu_278_p2                                                    | -   |        | add_ln141_1  | add | fabric | 0       |
|    am_addmul_8ns_3ns_9ns_18_4_1_U177                                        | 1   |        | add_ln141_2  | add | dsp48  | 3       |
|    add_ln142_fu_325_p2                                                      | -   |        | add_ln142    | add | fabric | 0       |
|    add_ln144_fu_335_p2                                                      | -   |        | add_ln144    | add | fabric | 0       |
|    am_addmul_8ns_3ns_9ns_18_4_1_U177                                        | 1   |        | bound4       | mul | dsp48  | 3       |
|    add_ln142_1_fu_363_p2                                                    | -   |        | add_ln142_1  | add | fabric | 0       |
|    add_ln141_4_fu_420_p2                                                    | -   |        | add_ln141_4  | add | fabric | 0       |
|    add_ln141_fu_429_p2                                                      | -   |        | add_ln141    | add | fabric | 0       |
|    add_ln142_2_fu_468_p2                                                    | -   |        | add_ln142_2  | add | fabric | 0       |
|    add_ln141_3_fu_532_p2                                                    | -   |        | add_ln141_3  | add | fabric | 0       |
|    add_ln144_1_fu_546_p2                                                    | -   |        | add_ln144_1  | add | fabric | 0       |
|    add_ln73_fu_612_p2                                                       | -   |        | add_ln73     | add | fabric | 0       |
|    add_ln82_fu_639_p2                                                       | -   |        | add_ln82     | add | fabric | 0       |
|    add_ln151_fu_820_p2                                                      | -   |        | add_ln151    | add | fabric | 0       |
|    add_ln143_fu_831_p2                                                      | -   |        | add_ln143    | add | fabric | 0       |
|   + precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3         | 1   |        |              |     |        |         |
|     add_ln76_fu_251_p2                                                      | -   |        | add_ln76     | add | fabric | 0       |
|     add_ln26_fu_271_p2                                                      | -   |        | add_ln26     | add | fabric | 0       |
|     add_ln26_1_fu_281_p2                                                    | -   |        | add_ln26_1   | add | fabric | 0       |
|     add_ln75_2_fu_315_p2                                                    | -   |        | add_ln75_2   | add | fabric | 0       |
|     add_ln75_fu_324_p2                                                      | -   |        | add_ln75     | add | fabric | 0       |
|     add_ln82_1_fu_356_p2                                                    | -   |        | add_ln82_1   | add | fabric | 0       |
|     add_ln76_1_fu_388_p2                                                    | -   |        | add_ln76_1   | add | fabric | 0       |
|     add_ln26_2_fu_408_p2                                                    | -   |        | add_ln26_2   | add | fabric | 0       |
|     add_ln26_4_fu_418_p2                                                    | -   |        | add_ln26_4   | add | fabric | 0       |
|     ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21                                | 1   |        | add_ln75_1   | add | dsp48  | 3       |
|     ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21                                | 1   |        | mul_ln78     | mul | dsp48  | 3       |
|     add_ln80_fu_473_p2                                                      | -   |        | add_ln80     | add | fabric | 0       |
|     add_ln80_1_fu_483_p2                                                    | -   |        | add_ln80_1   | add | fabric | 0       |
|     add_ln26_5_fu_503_p2                                                    | -   |        | add_ln26_5   | add | fabric | 0       |
|     add_ln26_3_fu_513_p2                                                    | -   |        | add_ln26_3   | add | fabric | 0       |
|     sub_ln81_fu_549_p2                                                      | -   |        | sub_ln81     | sub | fabric | 0       |
|     px_fu_559_p2                                                            | -   |        | px           | add | fabric | 0       |
|     ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21                                | 1   |        | add_ln82_4   | add | dsp48  | 3       |
|     add_ln78_fu_565_p2                                                      | -   |        | add_ln78     | add | fabric | 0       |
|   + conv2_single_from_c1                                                    | 0   |        |              |     |        |         |
|    + conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1                         | 0   |        |              |     |        |         |
|      add_ln101_fu_1035_p2                                                   | -   |        | add_ln101    | add | fabric | 0       |
|      add_ln103_fu_1045_p2                                                   | -   |        | add_ln103    | add | fabric | 0       |
|    + conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2                         | 0   |        |              |     |        |         |
|      add_ln108_fu_617_p2                                                    | -   |        | add_ln108    | add | fabric | 0       |
|  + conv3_from_precomputed_conv2                                             | 0   |        |              |     |        |         |
|    C2H_fu_348_p2                                                            | -   |        | C2H          | add | fabric | 0       |
|    C2W_fu_354_p2                                                            | -   |        | C2W          | add | fabric | 0       |
|    sub60_fu_360_p2                                                          | -   |        | sub60        | add | fabric | 0       |
|    sub67_fu_366_p2                                                          | -   |        | sub67        | add | fabric | 0       |
|    mul_8ns_8ns_16_1_1_U265                                                  | -   |        | bound29      | mul | auto   | 0       |
|    add_ln176_2_fu_409_p2                                                    | -   |        | add_ln176_2  | add | fabric | 0       |
|    add_ln176_fu_421_p2                                                      | -   |        | add_ln176    | add | fabric | 0       |
|    add_ln176_1_fu_452_p2                                                    | -   |        | add_ln176_1  | add | fabric | 0       |
|    empty_fu_483_p2                                                          | -   |        | empty        | add | fabric | 0       |
|    add_ln182_fu_509_p2                                                      | -   |        | add_ln182    | add | fabric | 0       |
|    add_ln189_fu_535_p2                                                      | -   |        | add_ln189    | add | fabric | 0       |
|    add_ln204_fu_554_p2                                                      | -   |        | add_ln204    | add | fabric | 0       |
|    add_ln177_fu_565_p2                                                      | -   |        | add_ln177    | add | fabric | 0       |
|   + conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6 | 0   |        |              |     |        |         |
|     add_ln186_1_fu_436_p2                                                   | -   |        | add_ln186_1  | add | fabric | 0       |
|     add_ln186_fu_448_p2                                                     | -   |        | add_ln186    | add | fabric | 0       |
|     add_ln189_1_fu_480_p2                                                   | -   |        | add_ln189_1  | add | fabric | 0       |
|     add_ln187_fu_652_p2                                                     | -   |        | add_ln187    | add | fabric | 0       |
|   + conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 | 0   |        |              |     |        |         |
|     tmp2_fu_476_p2                                                          | -   |        | tmp2         | add | fabric | 0       |
|     empty_fu_486_p2                                                         | -   |        | empty        | add | fabric | 0       |
|     sub53_fu_536_p2                                                         | -   |        | sub53        | sub | fabric | 0       |
|     yi_fu_546_p2                                                            | -   |        | yi           | add | fabric | 0       |
|     yi_cast_fu_552_p2                                                       | -   |        | yi_cast      | add | fabric | 0       |
|     add_ln192_1_fu_600_p2                                                   | -   |        | add_ln192_1  | add | fabric | 0       |
|     add_ln192_fu_609_p2                                                     | -   |        | add_ln192    | add | fabric | 0       |
|     tmp2_mid1_fu_629_p2                                                     | -   |        | tmp2_mid1    | add | fabric | 0       |
|     p_mid1_fu_639_p2                                                        | -   |        | p_mid1       | add | fabric | 0       |
|     sub53_mid1_fu_689_p2                                                    | -   |        | sub53_mid1   | sub | fabric | 0       |
|     yi_mid1_fu_699_p2                                                       | -   |        | yi_mid1      | add | fabric | 0       |
|     yi_cast_mid1_fu_705_p2                                                  | -   |        | yi_cast_mid1 | add | fabric | 0       |
|     add_ln204_1_fu_759_p2                                                   | -   |        | add_ln204_1  | add | fabric | 0       |
|     add_ln197_fu_803_p2                                                     | -   |        | add_ln197    | add | fabric | 0       |
|     add_ln197_1_fu_813_p2                                                   | -   |        | add_ln197_1  | add | fabric | 0       |
|     sub_ln200_fu_863_p2                                                     | -   |        | sub_ln200    | sub | fabric | 0       |
|     xi_fu_873_p2                                                            | -   |        | xi           | add | fabric | 0       |
|     add_ln200_1_fu_879_p2                                                   | -   |        | add_ln200_1  | add | fabric | 0       |
|     add_ln193_fu_1027_p2                                                    | -   |        | add_ln193    | add | fabric | 0       |
+-----------------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+-----------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------------------+------+------+--------+-----------+---------+------+---------+
| + srcnn                   | 283  | 0    |        |           |         |      |         |
|   patch_U                 | 14   | -    |        | patch     | ram_1p  | auto | 1       |
|   conv2_buf_U             | 268  | -    |        | conv2_buf | ram_1p  | auto | 1       |
|  + precompute_conv12_halo | 1    | 0    |        |           |         |      |         |
|    c1_vec_U               | 1    | -    |        | c1_vec    | ram_1p  | auto | 1       |
+---------------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------------+------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+
| Type         | Options                      | Location                                                   | Messages                                                                   |
+--------------+------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+
| loop_flatten | off                          | src/srcnn.cpp:46 in load_patch_tile                        | '#pragma HLS loop_flatten' can only be applied inside loop body            |
| dependence   | variable=c1_vec inter false  | src/srcnn.cpp:70 in conv1_all_c1_at_clamped_center, c1_vec | Ignoring dependence pragma on local scalar variable 'c1_vec'.              |
| dependence   | variable=c1_vec intra false  | src/srcnn.cpp:71 in conv1_all_c1_at_clamped_center, c1_vec | Ignoring dependence pragma on local scalar variable 'c1_vec'.              |
| resource     | variable=conv1_w core=ROM_2P | src/srcnn.cpp:130 in precompute_conv12_halo, conv1_w       | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource     | variable=conv2_w core=ROM_2P | src/srcnn.cpp:131 in precompute_conv12_halo, conv2_w       | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource     | variable=conv3_w core=ROM_2P | src/srcnn.cpp:171 in conv3_from_precomputed_conv2, conv3_w | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| loop_flatten | off                          | src/srcnn.cpp:228 in srcnn                                 | '#pragma HLS loop_flatten' can only be applied inside loop body            |
+--------------+------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------+------------------------------------------------------+
| Type            | Options                      | Location                                             |
+-----------------+------------------------------+------------------------------------------------------+
| inline          | off                          | src/srcnn.cpp:45 in load_patch_tile                  |
| dependence      | variable=patch inter false   | src/srcnn.cpp:47 in load_patch_tile, patch           |
| dependence      | variable=patch intra false   | src/srcnn.cpp:48 in load_patch_tile, patch           |
| pipeline        |                              | src/srcnn.cpp:52 in load_patch_tile                  |
| inline          |                              | src/srcnn.cpp:69 in conv1_all_c1_at_clamped_center   |
| pipeline        | II=6                         | src/srcnn.cpp:79 in conv1_all_c1_at_clamped_center   |
| inline          | off                          | src/srcnn.cpp:96 in conv2_single_from_c1             |
| array_partition | variable=wrow complete dim=1 | src/srcnn.cpp:100 in conv2_single_from_c1, wrow      |
| pipeline        | II=6                         | src/srcnn.cpp:102 in conv2_single_from_c1            |
| pipeline        | II=6                         | src/srcnn.cpp:109 in conv2_single_from_c1            |
| inline          | off                          | src/srcnn.cpp:129 in precompute_conv12_halo          |
| dependence      | variable=c1_vec inter false  | src/srcnn.cpp:137 in precompute_conv12_halo, c1_vec  |
| dependence      | variable=c1_vec intra false  | src/srcnn.cpp:138 in precompute_conv12_halo, c1_vec  |
| inline          | off                          | src/srcnn.cpp:170 in conv3_from_precomputed_conv2    |
| array_partition | variable=k complete dim=0    | src/srcnn.cpp:185 in conv3_from_precomputed_conv2, k |
| pipeline        | II=6                         | src/srcnn.cpp:188 in conv3_from_precomputed_conv2    |
| pipeline        | II=6                         | src/srcnn.cpp:194 in conv3_from_precomputed_conv2    |
| inline          | off                          | src/srcnn.cpp:227 in srcnn                           |
+-----------------+------------------------------+------------------------------------------------------+


