ARM GAS  /tmp/cchfr70a.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cchfr70a.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  44:Core/Src/main.c **** CAN_HandleTypeDef hcan2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_tx;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_DMA_Init(void);
  58:Core/Src/main.c **** static void MX_CAN2_Init(void);
  59:Core/Src/main.c **** static void MX_CAN1_Init(void);
  60:Core/Src/main.c **** static void MX_SPI2_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** int led_flag = 0;
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** /* USER CODE END 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /**
  70:Core/Src/main.c ****   * @brief  The application entry point.
  71:Core/Src/main.c ****   * @retval int
  72:Core/Src/main.c ****   */
  73:Core/Src/main.c **** int main(void)
  74:Core/Src/main.c **** {
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c ****   HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  /tmp/cchfr70a.s 			page 3


  89:Core/Src/main.c ****   SystemClock_Config();
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Initialize all configured peripherals */
  96:Core/Src/main.c ****   MX_GPIO_Init();
  97:Core/Src/main.c ****   MX_DMA_Init();
  98:Core/Src/main.c ****   MX_CAN2_Init();
  99:Core/Src/main.c ****   MX_CAN1_Init();
 100:Core/Src/main.c ****   MX_SPI2_Init();
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 102:Core/Src/main.c ****   ecatapp_init();
 103:Core/Src/main.c ****   /* USER CODE END 2 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Infinite loop */
 106:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 107:Core/Src/main.c ****   while (1)
 108:Core/Src/main.c ****   {
 109:Core/Src/main.c ****     /* USER CODE END WHILE */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 112:Core/Src/main.c ****     if (led_flag == 1)
 113:Core/Src/main.c ****     {
 114:Core/Src/main.c ****       HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 115:Core/Src/main.c ****     }
 116:Core/Src/main.c ****     else
 117:Core/Src/main.c ****     {
 118:Core/Src/main.c ****       HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 119:Core/Src/main.c ****     }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     ecatapp_loop();
 122:Core/Src/main.c ****   }
 123:Core/Src/main.c ****   /* USER CODE END 3 */
 124:Core/Src/main.c **** }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief System Clock Configuration
 128:Core/Src/main.c ****   * @retval None
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** void SystemClock_Config(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 136:Core/Src/main.c ****   */
 137:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 138:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 141:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 145:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/cchfr70a.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 152:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     Error_Handler();
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 160:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 174:Core/Src/main.c ****   * @param None
 175:Core/Src/main.c ****   * @retval None
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** static void MX_CAN1_Init(void)
 178:Core/Src/main.c **** {
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 187:Core/Src/main.c ****   hcan1.Instance = CAN1;
 188:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 189:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 190:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 191:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 192:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 193:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 194:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 195:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 196:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 197:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 198:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 199:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
ARM GAS  /tmp/cchfr70a.s 			page 5


 203:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** /**
 210:Core/Src/main.c ****   * @brief CAN2 Initialization Function
 211:Core/Src/main.c ****   * @param None
 212:Core/Src/main.c ****   * @retval None
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c **** static void MX_CAN2_Init(void)
 215:Core/Src/main.c **** {
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END CAN2_Init 1 */
 224:Core/Src/main.c ****   hcan2.Instance = CAN2;
 225:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 226:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 227:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 228:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 229:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 230:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 231:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 232:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 233:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 234:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 235:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 236:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     Error_Handler();
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 248:Core/Src/main.c ****   * @param None
 249:Core/Src/main.c ****   * @retval None
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c **** static void MX_SPI2_Init(void)
 252:Core/Src/main.c **** {
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 259:Core/Src/main.c **** 
ARM GAS  /tmp/cchfr70a.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 261:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 262:Core/Src/main.c ****   hspi2.Instance = SPI2;
 263:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 264:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 265:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 266:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 267:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 268:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 269:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 270:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 271:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 272:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 273:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 274:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /**
 285:Core/Src/main.c ****   * Enable DMA controller clock
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c **** static void MX_DMA_Init(void)
 288:Core/Src/main.c **** {
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* DMA controller clock enable */
 291:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* DMA interrupt init */
 294:Core/Src/main.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 295:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 296:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 297:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 298:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 299:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /**
 304:Core/Src/main.c ****   * @brief GPIO Initialization Function
 305:Core/Src/main.c ****   * @param None
 306:Core/Src/main.c ****   * @retval None
 307:Core/Src/main.c ****   */
 308:Core/Src/main.c **** static void MX_GPIO_Init(void)
 309:Core/Src/main.c **** {
  28              		.loc 1 309 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
ARM GAS  /tmp/cchfr70a.s 			page 7


  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              		.cfi_def_cfa_offset 64
 310:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 310 3 view .LVU1
  42              		.loc 1 310 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 311:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 312:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 315:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 315 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 315 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 315 3 view .LVU5
  54 0012 384B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 315 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 315 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 315 3 view .LVU8
 316:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 316 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 316 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 316 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00402 		orr	r2, r2, #4
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 316 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00402 		and	r2, r2, #4
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 316 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 316 3 view .LVU14
 317:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 317 3 view .LVU15
  83              	.LBB6:
ARM GAS  /tmp/cchfr70a.s 			page 8


  84              		.loc 1 317 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 317 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 317 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 317 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 317 3 view .LVU20
 318:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 318 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 318 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 318 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 318 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 318 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 318 3 view .LVU26
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 321:Core/Src/main.c ****   HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_RESET);
 114              		.loc 1 321 3 view .LVU27
 115 0062 254F     		ldr	r7, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 0421     		movs	r1, #4
 118 0068 3846     		mov	r0, r7
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 324:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin|LED1_Pin|SPI2_NSS_Pin, GPIO_PIN_RESET);
 121              		.loc 1 324 3 view .LVU28
 122 006e 234E     		ldr	r6, .L3+8
 123 0070 2246     		mov	r2, r4
 124 0072 4FF46141 		mov	r1, #57600
 125 0076 3046     		mov	r0, r6
 126 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL1:
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /*Configure GPIO pins : SYNC_L0_Pin SPI2_IRQ_Pin */
 327:Core/Src/main.c ****   GPIO_InitStruct.Pin = SYNC_L0_Pin|SPI2_IRQ_Pin;
 128              		.loc 1 327 3 view .LVU29
 129              		.loc 1 327 23 is_stmt 0 view .LVU30
 130 007c 40F20113 		movw	r3, #257
ARM GAS  /tmp/cchfr70a.s 			page 9


 131 0080 0593     		str	r3, [sp, #20]
 328:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 132              		.loc 1 328 3 is_stmt 1 view .LVU31
 133              		.loc 1 328 24 is_stmt 0 view .LVU32
 134 0082 4FF48813 		mov	r3, #1114112
 135 0086 0693     		str	r3, [sp, #24]
 329:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 329 3 is_stmt 1 view .LVU33
 137              		.loc 1 329 24 is_stmt 0 view .LVU34
 138 0088 0794     		str	r4, [sp, #28]
 330:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 139              		.loc 1 330 3 is_stmt 1 view .LVU35
 140 008a 05A9     		add	r1, sp, #20
 141 008c 3846     		mov	r0, r7
 142 008e FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /*Configure GPIO pin : nRST_Pin */
 333:Core/Src/main.c ****   GPIO_InitStruct.Pin = nRST_Pin;
 144              		.loc 1 333 3 view .LVU36
 145              		.loc 1 333 23 is_stmt 0 view .LVU37
 146 0092 0423     		movs	r3, #4
 147 0094 0593     		str	r3, [sp, #20]
 334:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 334 3 is_stmt 1 view .LVU38
 149              		.loc 1 334 24 is_stmt 0 view .LVU39
 150 0096 0125     		movs	r5, #1
 151 0098 0695     		str	r5, [sp, #24]
 335:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 152              		.loc 1 335 3 is_stmt 1 view .LVU40
 153              		.loc 1 335 24 is_stmt 0 view .LVU41
 154 009a 0795     		str	r5, [sp, #28]
 336:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 336 3 is_stmt 1 view .LVU42
 156              		.loc 1 336 25 is_stmt 0 view .LVU43
 157 009c 0894     		str	r4, [sp, #32]
 337:Core/Src/main.c ****   HAL_GPIO_Init(nRST_GPIO_Port, &GPIO_InitStruct);
 158              		.loc 1 337 3 is_stmt 1 view .LVU44
 159 009e 05A9     		add	r1, sp, #20
 160 00a0 3846     		mov	r0, r7
 161 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL3:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /*Configure GPIO pins : LED3_Pin LED2_Pin LED1_Pin */
 340:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 163              		.loc 1 340 3 view .LVU45
 164              		.loc 1 340 23 is_stmt 0 view .LVU46
 165 00a6 4FF46043 		mov	r3, #57344
 166 00aa 0593     		str	r3, [sp, #20]
 341:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 341 3 is_stmt 1 view .LVU47
 168              		.loc 1 341 24 is_stmt 0 view .LVU48
 169 00ac 0695     		str	r5, [sp, #24]
 342:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 170              		.loc 1 342 3 is_stmt 1 view .LVU49
 171              		.loc 1 342 24 is_stmt 0 view .LVU50
 172 00ae 0223     		movs	r3, #2
ARM GAS  /tmp/cchfr70a.s 			page 10


 173 00b0 0793     		str	r3, [sp, #28]
 343:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 343 3 is_stmt 1 view .LVU51
 175              		.loc 1 343 25 is_stmt 0 view .LVU52
 176 00b2 0894     		str	r4, [sp, #32]
 344:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 344 3 is_stmt 1 view .LVU53
 178 00b4 05A9     		add	r1, sp, #20
 179 00b6 3046     		mov	r0, r6
 180 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /*Configure GPIO pin : SPI2_NSS_Pin */
 347:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 182              		.loc 1 347 3 view .LVU54
 183              		.loc 1 347 23 is_stmt 0 view .LVU55
 184 00bc 4FF48073 		mov	r3, #256
 185 00c0 0593     		str	r3, [sp, #20]
 348:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 186              		.loc 1 348 3 is_stmt 1 view .LVU56
 187              		.loc 1 348 24 is_stmt 0 view .LVU57
 188 00c2 0695     		str	r5, [sp, #24]
 349:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 349 3 is_stmt 1 view .LVU58
 190              		.loc 1 349 24 is_stmt 0 view .LVU59
 191 00c4 0794     		str	r4, [sp, #28]
 350:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 350 3 is_stmt 1 view .LVU60
 193              		.loc 1 350 25 is_stmt 0 view .LVU61
 194 00c6 0894     		str	r4, [sp, #32]
 351:Core/Src/main.c ****   HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 351 3 is_stmt 1 view .LVU62
 196 00c8 05A9     		add	r1, sp, #20
 197 00ca 3046     		mov	r0, r6
 198 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* EXTI interrupt init*/
 354:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 200              		.loc 1 354 3 view .LVU63
 201 00d0 2246     		mov	r2, r4
 202 00d2 2146     		mov	r1, r4
 203 00d4 0620     		movs	r0, #6
 204 00d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL6:
 355:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 206              		.loc 1 355 3 view .LVU64
 207 00da 0620     		movs	r0, #6
 208 00dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL7:
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 210              		.loc 1 357 3 view .LVU65
 211 00e0 2246     		mov	r2, r4
 212 00e2 2146     		mov	r1, r4
 213 00e4 1720     		movs	r0, #23
 214 00e6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/cchfr70a.s 			page 11


 215              	.LVL8:
 358:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 216              		.loc 1 358 3 view .LVU66
 217 00ea 1720     		movs	r0, #23
 218 00ec FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL9:
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 361:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 362:Core/Src/main.c **** }
 220              		.loc 1 362 1 is_stmt 0 view .LVU67
 221 00f0 0BB0     		add	sp, sp, #44
 222              		.cfi_def_cfa_offset 20
 223              		@ sp needed
 224 00f2 F0BD     		pop	{r4, r5, r6, r7, pc}
 225              	.L4:
 226              		.align	2
 227              	.L3:
 228 00f4 00380240 		.word	1073887232
 229 00f8 00000240 		.word	1073872896
 230 00fc 00040240 		.word	1073873920
 231              		.cfi_endproc
 232              	.LFE136:
 234              		.section	.text.MX_DMA_Init,"ax",%progbits
 235              		.align	1
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	MX_DMA_Init:
 241              	.LFB135:
 288:Core/Src/main.c **** 
 242              		.loc 1 288 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 8
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 10B5     		push	{r4, lr}
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 4, -8
 249              		.cfi_offset 14, -4
 250 0002 82B0     		sub	sp, sp, #8
 251              		.cfi_def_cfa_offset 16
 291:Core/Src/main.c **** 
 252              		.loc 1 291 3 view .LVU69
 253              	.LBB8:
 291:Core/Src/main.c **** 
 254              		.loc 1 291 3 view .LVU70
 255 0004 0024     		movs	r4, #0
 256 0006 0194     		str	r4, [sp, #4]
 291:Core/Src/main.c **** 
 257              		.loc 1 291 3 view .LVU71
 258 0008 0D4B     		ldr	r3, .L7
 259 000a 1A6B     		ldr	r2, [r3, #48]
 260 000c 42F40012 		orr	r2, r2, #2097152
 261 0010 1A63     		str	r2, [r3, #48]
 291:Core/Src/main.c **** 
 262              		.loc 1 291 3 view .LVU72
 263 0012 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/cchfr70a.s 			page 12


 264 0014 03F40013 		and	r3, r3, #2097152
 265 0018 0193     		str	r3, [sp, #4]
 291:Core/Src/main.c **** 
 266              		.loc 1 291 3 view .LVU73
 267 001a 019B     		ldr	r3, [sp, #4]
 268              	.LBE8:
 291:Core/Src/main.c **** 
 269              		.loc 1 291 3 view .LVU74
 295:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 270              		.loc 1 295 3 view .LVU75
 271 001c 2246     		mov	r2, r4
 272 001e 2146     		mov	r1, r4
 273 0020 0E20     		movs	r0, #14
 274 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 275              	.LVL10:
 296:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 276              		.loc 1 296 3 view .LVU76
 277 0026 0E20     		movs	r0, #14
 278 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 279              	.LVL11:
 298:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 280              		.loc 1 298 3 view .LVU77
 281 002c 2246     		mov	r2, r4
 282 002e 2146     		mov	r1, r4
 283 0030 0F20     		movs	r0, #15
 284 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 285              	.LVL12:
 299:Core/Src/main.c **** 
 286              		.loc 1 299 3 view .LVU78
 287 0036 0F20     		movs	r0, #15
 288 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 289              	.LVL13:
 301:Core/Src/main.c **** 
 290              		.loc 1 301 1 is_stmt 0 view .LVU79
 291 003c 02B0     		add	sp, sp, #8
 292              		.cfi_def_cfa_offset 8
 293              		@ sp needed
 294 003e 10BD     		pop	{r4, pc}
 295              	.L8:
 296              		.align	2
 297              	.L7:
 298 0040 00380240 		.word	1073887232
 299              		.cfi_endproc
 300              	.LFE135:
 302              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_TIM_PeriodElapsedCallback
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	HAL_TIM_PeriodElapsedCallback:
 310              	.LVL14:
 311              	.LFB137:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  /tmp/cchfr70a.s 			page 13


 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 370:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 371:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 372:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 373:Core/Src/main.c ****   * @param  htim : TIM handle
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 377:Core/Src/main.c **** {
 312              		.loc 1 377 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		.loc 1 377 1 is_stmt 0 view .LVU81
 317 0000 08B5     		push	{r3, lr}
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 3, -8
 320              		.cfi_offset 14, -4
 378:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 381:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 321              		.loc 1 381 3 is_stmt 1 view .LVU82
 322              		.loc 1 381 11 is_stmt 0 view .LVU83
 323 0002 0268     		ldr	r2, [r0]
 324              		.loc 1 381 6 view .LVU84
 325 0004 034B     		ldr	r3, .L13
 326 0006 9A42     		cmp	r2, r3
 327 0008 00D0     		beq	.L12
 328              	.LVL15:
 329              	.L9:
 382:Core/Src/main.c ****     HAL_IncTick();
 383:Core/Src/main.c ****   }
 384:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 387:Core/Src/main.c **** }
 330              		.loc 1 387 1 view .LVU85
 331 000a 08BD     		pop	{r3, pc}
 332              	.LVL16:
 333              	.L12:
 382:Core/Src/main.c ****     HAL_IncTick();
 334              		.loc 1 382 5 is_stmt 1 view .LVU86
 335 000c FFF7FEFF 		bl	HAL_IncTick
 336              	.LVL17:
 337              		.loc 1 387 1 is_stmt 0 view .LVU87
 338 0010 FBE7     		b	.L9
 339              	.L14:
 340 0012 00BF     		.align	2
 341              	.L13:
 342 0014 00100040 		.word	1073745920
 343              		.cfi_endproc
 344              	.LFE137:
 346              		.section	.text.Error_Handler,"ax",%progbits
 347              		.align	1
ARM GAS  /tmp/cchfr70a.s 			page 14


 348              		.global	Error_Handler
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	Error_Handler:
 354              	.LFB138:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /**
 390:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 391:Core/Src/main.c ****   * @retval None
 392:Core/Src/main.c ****   */
 393:Core/Src/main.c **** void Error_Handler(void)
 394:Core/Src/main.c **** {
 355              		.loc 1 394 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ Volatile: function does not return.
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 395:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 396:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 397:Core/Src/main.c ****   __disable_irq();
 361              		.loc 1 397 3 view .LVU89
 362              	.LBB9:
 363              	.LBI9:
 364              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  /tmp/cchfr70a.s 			page 15


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/cchfr70a.s 			page 16


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 365              		.loc 2 140 27 view .LVU90
 366              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 367              		.loc 2 142 3 view .LVU91
ARM GAS  /tmp/cchfr70a.s 			page 17


 368              		.syntax unified
 369              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 370 0000 72B6     		cpsid i
 371              	@ 0 "" 2
 372              		.thumb
 373              		.syntax unified
 374              	.L16:
 375              	.LBE10:
 376              	.LBE9:
 398:Core/Src/main.c ****   while (1)
 377              		.loc 1 398 3 discriminator 1 view .LVU92
 399:Core/Src/main.c ****   {
 400:Core/Src/main.c ****   }
 378              		.loc 1 400 3 discriminator 1 view .LVU93
 398:Core/Src/main.c ****   while (1)
 379              		.loc 1 398 9 discriminator 1 view .LVU94
 380 0002 FEE7     		b	.L16
 381              		.cfi_endproc
 382              	.LFE138:
 384              		.section	.text.MX_CAN2_Init,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	MX_CAN2_Init:
 391              	.LFB133:
 215:Core/Src/main.c **** 
 392              		.loc 1 215 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 08B5     		push	{r3, lr}
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 3, -8
 399              		.cfi_offset 14, -4
 224:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 400              		.loc 1 224 3 view .LVU96
 224:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 401              		.loc 1 224 18 is_stmt 0 view .LVU97
 402 0002 0D48     		ldr	r0, .L21
 403 0004 0D4B     		ldr	r3, .L21+4
 404 0006 0360     		str	r3, [r0]
 225:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 405              		.loc 1 225 3 is_stmt 1 view .LVU98
 225:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 406              		.loc 1 225 24 is_stmt 0 view .LVU99
 407 0008 0623     		movs	r3, #6
 408 000a 4360     		str	r3, [r0, #4]
 226:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 409              		.loc 1 226 3 is_stmt 1 view .LVU100
 226:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 410              		.loc 1 226 19 is_stmt 0 view .LVU101
 411 000c 0023     		movs	r3, #0
 412 000e 8360     		str	r3, [r0, #8]
 227:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 413              		.loc 1 227 3 is_stmt 1 view .LVU102
 227:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
ARM GAS  /tmp/cchfr70a.s 			page 18


 414              		.loc 1 227 28 is_stmt 0 view .LVU103
 415 0010 C360     		str	r3, [r0, #12]
 228:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 416              		.loc 1 228 3 is_stmt 1 view .LVU104
 228:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 417              		.loc 1 228 23 is_stmt 0 view .LVU105
 418 0012 4FF40032 		mov	r2, #131072
 419 0016 0261     		str	r2, [r0, #16]
 229:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 420              		.loc 1 229 3 is_stmt 1 view .LVU106
 229:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 421              		.loc 1 229 23 is_stmt 0 view .LVU107
 422 0018 4FF40012 		mov	r2, #2097152
 423 001c 4261     		str	r2, [r0, #20]
 230:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 424              		.loc 1 230 3 is_stmt 1 view .LVU108
 230:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 425              		.loc 1 230 32 is_stmt 0 view .LVU109
 426 001e 0376     		strb	r3, [r0, #24]
 231:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 427              		.loc 1 231 3 is_stmt 1 view .LVU110
 231:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 428              		.loc 1 231 25 is_stmt 0 view .LVU111
 429 0020 4376     		strb	r3, [r0, #25]
 232:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 430              		.loc 1 232 3 is_stmt 1 view .LVU112
 232:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 431              		.loc 1 232 25 is_stmt 0 view .LVU113
 432 0022 8376     		strb	r3, [r0, #26]
 233:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 433              		.loc 1 233 3 is_stmt 1 view .LVU114
 233:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 434              		.loc 1 233 33 is_stmt 0 view .LVU115
 435 0024 C376     		strb	r3, [r0, #27]
 234:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 436              		.loc 1 234 3 is_stmt 1 view .LVU116
 234:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 437              		.loc 1 234 32 is_stmt 0 view .LVU117
 438 0026 0377     		strb	r3, [r0, #28]
 235:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 439              		.loc 1 235 3 is_stmt 1 view .LVU118
 235:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 440              		.loc 1 235 35 is_stmt 0 view .LVU119
 441 0028 4377     		strb	r3, [r0, #29]
 236:Core/Src/main.c ****   {
 442              		.loc 1 236 3 is_stmt 1 view .LVU120
 236:Core/Src/main.c ****   {
 443              		.loc 1 236 7 is_stmt 0 view .LVU121
 444 002a FFF7FEFF 		bl	HAL_CAN_Init
 445              	.LVL18:
 236:Core/Src/main.c ****   {
 446              		.loc 1 236 6 view .LVU122
 447 002e 00B9     		cbnz	r0, .L20
 244:Core/Src/main.c **** 
 448              		.loc 1 244 1 view .LVU123
 449 0030 08BD     		pop	{r3, pc}
 450              	.L20:
ARM GAS  /tmp/cchfr70a.s 			page 19


 238:Core/Src/main.c ****   }
 451              		.loc 1 238 5 is_stmt 1 view .LVU124
 452 0032 FFF7FEFF 		bl	Error_Handler
 453              	.LVL19:
 454              	.L22:
 455 0036 00BF     		.align	2
 456              	.L21:
 457 0038 00000000 		.word	.LANCHOR0
 458 003c 00680040 		.word	1073768448
 459              		.cfi_endproc
 460              	.LFE133:
 462              		.section	.text.MX_CAN1_Init,"ax",%progbits
 463              		.align	1
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	MX_CAN1_Init:
 469              	.LFB132:
 178:Core/Src/main.c **** 
 470              		.loc 1 178 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474 0000 08B5     		push	{r3, lr}
 475              		.cfi_def_cfa_offset 8
 476              		.cfi_offset 3, -8
 477              		.cfi_offset 14, -4
 187:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 478              		.loc 1 187 3 view .LVU126
 187:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 479              		.loc 1 187 18 is_stmt 0 view .LVU127
 480 0002 0C48     		ldr	r0, .L27
 481 0004 0C4B     		ldr	r3, .L27+4
 482 0006 0360     		str	r3, [r0]
 188:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 483              		.loc 1 188 3 is_stmt 1 view .LVU128
 188:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 484              		.loc 1 188 24 is_stmt 0 view .LVU129
 485 0008 0623     		movs	r3, #6
 486 000a 4360     		str	r3, [r0, #4]
 189:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 487              		.loc 1 189 3 is_stmt 1 view .LVU130
 189:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 488              		.loc 1 189 19 is_stmt 0 view .LVU131
 489 000c 0023     		movs	r3, #0
 490 000e 8360     		str	r3, [r0, #8]
 190:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 491              		.loc 1 190 3 is_stmt 1 view .LVU132
 190:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 492              		.loc 1 190 28 is_stmt 0 view .LVU133
 493 0010 C360     		str	r3, [r0, #12]
 191:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 494              		.loc 1 191 3 is_stmt 1 view .LVU134
 191:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 495              		.loc 1 191 23 is_stmt 0 view .LVU135
 496 0012 4FF48022 		mov	r2, #262144
 497 0016 0261     		str	r2, [r0, #16]
ARM GAS  /tmp/cchfr70a.s 			page 20


 192:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 498              		.loc 1 192 3 is_stmt 1 view .LVU136
 192:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 499              		.loc 1 192 23 is_stmt 0 view .LVU137
 500 0018 4361     		str	r3, [r0, #20]
 193:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 501              		.loc 1 193 3 is_stmt 1 view .LVU138
 193:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 502              		.loc 1 193 32 is_stmt 0 view .LVU139
 503 001a 0376     		strb	r3, [r0, #24]
 194:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 504              		.loc 1 194 3 is_stmt 1 view .LVU140
 194:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 505              		.loc 1 194 25 is_stmt 0 view .LVU141
 506 001c 4376     		strb	r3, [r0, #25]
 195:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 507              		.loc 1 195 3 is_stmt 1 view .LVU142
 195:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 508              		.loc 1 195 25 is_stmt 0 view .LVU143
 509 001e 8376     		strb	r3, [r0, #26]
 196:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 510              		.loc 1 196 3 is_stmt 1 view .LVU144
 196:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 511              		.loc 1 196 33 is_stmt 0 view .LVU145
 512 0020 C376     		strb	r3, [r0, #27]
 197:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 513              		.loc 1 197 3 is_stmt 1 view .LVU146
 197:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 514              		.loc 1 197 32 is_stmt 0 view .LVU147
 515 0022 0377     		strb	r3, [r0, #28]
 198:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 516              		.loc 1 198 3 is_stmt 1 view .LVU148
 198:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 517              		.loc 1 198 35 is_stmt 0 view .LVU149
 518 0024 4377     		strb	r3, [r0, #29]
 199:Core/Src/main.c ****   {
 519              		.loc 1 199 3 is_stmt 1 view .LVU150
 199:Core/Src/main.c ****   {
 520              		.loc 1 199 7 is_stmt 0 view .LVU151
 521 0026 FFF7FEFF 		bl	HAL_CAN_Init
 522              	.LVL20:
 199:Core/Src/main.c ****   {
 523              		.loc 1 199 6 view .LVU152
 524 002a 00B9     		cbnz	r0, .L26
 207:Core/Src/main.c **** 
 525              		.loc 1 207 1 view .LVU153
 526 002c 08BD     		pop	{r3, pc}
 527              	.L26:
 201:Core/Src/main.c ****   }
 528              		.loc 1 201 5 is_stmt 1 view .LVU154
 529 002e FFF7FEFF 		bl	Error_Handler
 530              	.LVL21:
 531              	.L28:
 532 0032 00BF     		.align	2
 533              	.L27:
 534 0034 00000000 		.word	.LANCHOR1
 535 0038 00640040 		.word	1073767424
ARM GAS  /tmp/cchfr70a.s 			page 21


 536              		.cfi_endproc
 537              	.LFE132:
 539              		.section	.text.MX_SPI2_Init,"ax",%progbits
 540              		.align	1
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	MX_SPI2_Init:
 546              	.LFB134:
 252:Core/Src/main.c **** 
 547              		.loc 1 252 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551 0000 08B5     		push	{r3, lr}
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 3, -8
 554              		.cfi_offset 14, -4
 262:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 555              		.loc 1 262 3 view .LVU156
 262:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 556              		.loc 1 262 18 is_stmt 0 view .LVU157
 557 0002 0E48     		ldr	r0, .L33
 558 0004 0E4B     		ldr	r3, .L33+4
 559 0006 0360     		str	r3, [r0]
 263:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 560              		.loc 1 263 3 is_stmt 1 view .LVU158
 263:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 561              		.loc 1 263 19 is_stmt 0 view .LVU159
 562 0008 4FF48273 		mov	r3, #260
 563 000c 4360     		str	r3, [r0, #4]
 264:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 564              		.loc 1 264 3 is_stmt 1 view .LVU160
 264:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 565              		.loc 1 264 24 is_stmt 0 view .LVU161
 566 000e 0023     		movs	r3, #0
 567 0010 8360     		str	r3, [r0, #8]
 265:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 568              		.loc 1 265 3 is_stmt 1 view .LVU162
 265:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 569              		.loc 1 265 23 is_stmt 0 view .LVU163
 570 0012 C360     		str	r3, [r0, #12]
 266:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 571              		.loc 1 266 3 is_stmt 1 view .LVU164
 266:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 572              		.loc 1 266 26 is_stmt 0 view .LVU165
 573 0014 0222     		movs	r2, #2
 574 0016 0261     		str	r2, [r0, #16]
 267:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 575              		.loc 1 267 3 is_stmt 1 view .LVU166
 267:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 576              		.loc 1 267 23 is_stmt 0 view .LVU167
 577 0018 4361     		str	r3, [r0, #20]
 268:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 578              		.loc 1 268 3 is_stmt 1 view .LVU168
 268:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 579              		.loc 1 268 18 is_stmt 0 view .LVU169
ARM GAS  /tmp/cchfr70a.s 			page 22


 580 001a 4FF40072 		mov	r2, #512
 581 001e 8261     		str	r2, [r0, #24]
 269:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 582              		.loc 1 269 3 is_stmt 1 view .LVU170
 269:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 583              		.loc 1 269 32 is_stmt 0 view .LVU171
 584 0020 C361     		str	r3, [r0, #28]
 270:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 585              		.loc 1 270 3 is_stmt 1 view .LVU172
 270:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 586              		.loc 1 270 23 is_stmt 0 view .LVU173
 587 0022 0362     		str	r3, [r0, #32]
 271:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 588              		.loc 1 271 3 is_stmt 1 view .LVU174
 271:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 589              		.loc 1 271 21 is_stmt 0 view .LVU175
 590 0024 4362     		str	r3, [r0, #36]
 272:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 591              		.loc 1 272 3 is_stmt 1 view .LVU176
 272:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 592              		.loc 1 272 29 is_stmt 0 view .LVU177
 593 0026 4FF40053 		mov	r3, #8192
 594 002a 8362     		str	r3, [r0, #40]
 273:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 595              		.loc 1 273 3 is_stmt 1 view .LVU178
 273:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 596              		.loc 1 273 28 is_stmt 0 view .LVU179
 597 002c 8023     		movs	r3, #128
 598 002e C362     		str	r3, [r0, #44]
 274:Core/Src/main.c ****   {
 599              		.loc 1 274 3 is_stmt 1 view .LVU180
 274:Core/Src/main.c ****   {
 600              		.loc 1 274 7 is_stmt 0 view .LVU181
 601 0030 FFF7FEFF 		bl	HAL_SPI_Init
 602              	.LVL22:
 274:Core/Src/main.c ****   {
 603              		.loc 1 274 6 view .LVU182
 604 0034 00B9     		cbnz	r0, .L32
 282:Core/Src/main.c **** 
 605              		.loc 1 282 1 view .LVU183
 606 0036 08BD     		pop	{r3, pc}
 607              	.L32:
 276:Core/Src/main.c ****   }
 608              		.loc 1 276 5 is_stmt 1 view .LVU184
 609 0038 FFF7FEFF 		bl	Error_Handler
 610              	.LVL23:
 611              	.L34:
 612              		.align	2
 613              	.L33:
 614 003c 00000000 		.word	.LANCHOR2
 615 0040 00380040 		.word	1073756160
 616              		.cfi_endproc
 617              	.LFE134:
 619              		.section	.text.SystemClock_Config,"ax",%progbits
 620              		.align	1
 621              		.global	SystemClock_Config
 622              		.syntax unified
ARM GAS  /tmp/cchfr70a.s 			page 23


 623              		.thumb
 624              		.thumb_func
 626              	SystemClock_Config:
 627              	.LFB131:
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 628              		.loc 1 131 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 80
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632 0000 00B5     		push	{lr}
 633              		.cfi_def_cfa_offset 4
 634              		.cfi_offset 14, -4
 635 0002 95B0     		sub	sp, sp, #84
 636              		.cfi_def_cfa_offset 88
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 637              		.loc 1 132 3 view .LVU186
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 638              		.loc 1 132 22 is_stmt 0 view .LVU187
 639 0004 3022     		movs	r2, #48
 640 0006 0021     		movs	r1, #0
 641 0008 08A8     		add	r0, sp, #32
 642 000a FFF7FEFF 		bl	memset
 643              	.LVL24:
 133:Core/Src/main.c **** 
 644              		.loc 1 133 3 is_stmt 1 view .LVU188
 133:Core/Src/main.c **** 
 645              		.loc 1 133 22 is_stmt 0 view .LVU189
 646 000e 0023     		movs	r3, #0
 647 0010 0393     		str	r3, [sp, #12]
 648 0012 0493     		str	r3, [sp, #16]
 649 0014 0593     		str	r3, [sp, #20]
 650 0016 0693     		str	r3, [sp, #24]
 651 0018 0793     		str	r3, [sp, #28]
 137:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 652              		.loc 1 137 3 is_stmt 1 view .LVU190
 653              	.LBB11:
 137:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 654              		.loc 1 137 3 view .LVU191
 655 001a 0193     		str	r3, [sp, #4]
 137:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 656              		.loc 1 137 3 view .LVU192
 657 001c 1F4A     		ldr	r2, .L41
 658 001e 116C     		ldr	r1, [r2, #64]
 659 0020 41F08051 		orr	r1, r1, #268435456
 660 0024 1164     		str	r1, [r2, #64]
 137:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 661              		.loc 1 137 3 view .LVU193
 662 0026 126C     		ldr	r2, [r2, #64]
 663 0028 02F08052 		and	r2, r2, #268435456
 664 002c 0192     		str	r2, [sp, #4]
 137:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 665              		.loc 1 137 3 view .LVU194
 666 002e 019A     		ldr	r2, [sp, #4]
 667              	.LBE11:
 137:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 668              		.loc 1 137 3 view .LVU195
 138:Core/Src/main.c **** 
ARM GAS  /tmp/cchfr70a.s 			page 24


 669              		.loc 1 138 3 view .LVU196
 670              	.LBB12:
 138:Core/Src/main.c **** 
 671              		.loc 1 138 3 view .LVU197
 672 0030 0293     		str	r3, [sp, #8]
 138:Core/Src/main.c **** 
 673              		.loc 1 138 3 view .LVU198
 674 0032 1B4A     		ldr	r2, .L41+4
 675 0034 1168     		ldr	r1, [r2]
 676 0036 41F48041 		orr	r1, r1, #16384
 677 003a 1160     		str	r1, [r2]
 138:Core/Src/main.c **** 
 678              		.loc 1 138 3 view .LVU199
 679 003c 1268     		ldr	r2, [r2]
 680 003e 02F48042 		and	r2, r2, #16384
 681 0042 0292     		str	r2, [sp, #8]
 138:Core/Src/main.c **** 
 682              		.loc 1 138 3 view .LVU200
 683 0044 029A     		ldr	r2, [sp, #8]
 684              	.LBE12:
 138:Core/Src/main.c **** 
 685              		.loc 1 138 3 view .LVU201
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 686              		.loc 1 143 3 view .LVU202
 143:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 687              		.loc 1 143 36 is_stmt 0 view .LVU203
 688 0046 0222     		movs	r2, #2
 689 0048 0892     		str	r2, [sp, #32]
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 690              		.loc 1 144 3 is_stmt 1 view .LVU204
 144:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 691              		.loc 1 144 30 is_stmt 0 view .LVU205
 692 004a 0121     		movs	r1, #1
 693 004c 0B91     		str	r1, [sp, #44]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 694              		.loc 1 145 3 is_stmt 1 view .LVU206
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 695              		.loc 1 145 41 is_stmt 0 view .LVU207
 696 004e 1021     		movs	r1, #16
 697 0050 0C91     		str	r1, [sp, #48]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 698              		.loc 1 146 3 is_stmt 1 view .LVU208
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 699              		.loc 1 146 34 is_stmt 0 view .LVU209
 700 0052 0E92     		str	r2, [sp, #56]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 701              		.loc 1 147 3 is_stmt 1 view .LVU210
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 702              		.loc 1 147 35 is_stmt 0 view .LVU211
 703 0054 0F93     		str	r3, [sp, #60]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 704              		.loc 1 148 3 is_stmt 1 view .LVU212
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 705              		.loc 1 148 30 is_stmt 0 view .LVU213
 706 0056 0823     		movs	r3, #8
 707 0058 1093     		str	r3, [sp, #64]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  /tmp/cchfr70a.s 			page 25


 708              		.loc 1 149 3 is_stmt 1 view .LVU214
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 709              		.loc 1 149 30 is_stmt 0 view .LVU215
 710 005a A823     		movs	r3, #168
 711 005c 1193     		str	r3, [sp, #68]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 712              		.loc 1 150 3 is_stmt 1 view .LVU216
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 713              		.loc 1 150 30 is_stmt 0 view .LVU217
 714 005e 1292     		str	r2, [sp, #72]
 151:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 715              		.loc 1 151 3 is_stmt 1 view .LVU218
 151:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 716              		.loc 1 151 30 is_stmt 0 view .LVU219
 717 0060 0723     		movs	r3, #7
 718 0062 1393     		str	r3, [sp, #76]
 152:Core/Src/main.c ****   {
 719              		.loc 1 152 3 is_stmt 1 view .LVU220
 152:Core/Src/main.c ****   {
 720              		.loc 1 152 7 is_stmt 0 view .LVU221
 721 0064 08A8     		add	r0, sp, #32
 722 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 723              	.LVL25:
 152:Core/Src/main.c ****   {
 724              		.loc 1 152 6 view .LVU222
 725 006a 98B9     		cbnz	r0, .L39
 159:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 726              		.loc 1 159 3 is_stmt 1 view .LVU223
 159:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 727              		.loc 1 159 31 is_stmt 0 view .LVU224
 728 006c 0F23     		movs	r3, #15
 729 006e 0393     		str	r3, [sp, #12]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 730              		.loc 1 161 3 is_stmt 1 view .LVU225
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 731              		.loc 1 161 34 is_stmt 0 view .LVU226
 732 0070 0223     		movs	r3, #2
 733 0072 0493     		str	r3, [sp, #16]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 734              		.loc 1 162 3 is_stmt 1 view .LVU227
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 735              		.loc 1 162 35 is_stmt 0 view .LVU228
 736 0074 0023     		movs	r3, #0
 737 0076 0593     		str	r3, [sp, #20]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 738              		.loc 1 163 3 is_stmt 1 view .LVU229
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 739              		.loc 1 163 36 is_stmt 0 view .LVU230
 740 0078 4FF4A053 		mov	r3, #5120
 741 007c 0693     		str	r3, [sp, #24]
 164:Core/Src/main.c **** 
 742              		.loc 1 164 3 is_stmt 1 view .LVU231
 164:Core/Src/main.c **** 
 743              		.loc 1 164 36 is_stmt 0 view .LVU232
 744 007e 4FF48053 		mov	r3, #4096
 745 0082 0793     		str	r3, [sp, #28]
 166:Core/Src/main.c ****   {
ARM GAS  /tmp/cchfr70a.s 			page 26


 746              		.loc 1 166 3 is_stmt 1 view .LVU233
 166:Core/Src/main.c ****   {
 747              		.loc 1 166 7 is_stmt 0 view .LVU234
 748 0084 0521     		movs	r1, #5
 749 0086 03A8     		add	r0, sp, #12
 750 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 751              	.LVL26:
 166:Core/Src/main.c ****   {
 752              		.loc 1 166 6 view .LVU235
 753 008c 20B9     		cbnz	r0, .L40
 170:Core/Src/main.c **** 
 754              		.loc 1 170 1 view .LVU236
 755 008e 15B0     		add	sp, sp, #84
 756              		.cfi_remember_state
 757              		.cfi_def_cfa_offset 4
 758              		@ sp needed
 759 0090 5DF804FB 		ldr	pc, [sp], #4
 760              	.L39:
 761              		.cfi_restore_state
 154:Core/Src/main.c ****   }
 762              		.loc 1 154 5 is_stmt 1 view .LVU237
 763 0094 FFF7FEFF 		bl	Error_Handler
 764              	.LVL27:
 765              	.L40:
 168:Core/Src/main.c ****   }
 766              		.loc 1 168 5 view .LVU238
 767 0098 FFF7FEFF 		bl	Error_Handler
 768              	.LVL28:
 769              	.L42:
 770              		.align	2
 771              	.L41:
 772 009c 00380240 		.word	1073887232
 773 00a0 00700040 		.word	1073770496
 774              		.cfi_endproc
 775              	.LFE131:
 777              		.section	.text.main,"ax",%progbits
 778              		.align	1
 779              		.global	main
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	main:
 785              	.LFB130:
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 786              		.loc 1 74 1 view -0
 787              		.cfi_startproc
 788              		@ Volatile: function does not return.
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791 0000 08B5     		push	{r3, lr}
 792              		.cfi_def_cfa_offset 8
 793              		.cfi_offset 3, -8
 794              		.cfi_offset 14, -4
  82:Core/Src/main.c **** 
 795              		.loc 1 82 3 view .LVU240
 796 0002 FFF7FEFF 		bl	HAL_Init
 797              	.LVL29:
ARM GAS  /tmp/cchfr70a.s 			page 27


  89:Core/Src/main.c **** 
 798              		.loc 1 89 3 view .LVU241
 799 0006 FFF7FEFF 		bl	SystemClock_Config
 800              	.LVL30:
  96:Core/Src/main.c ****   MX_DMA_Init();
 801              		.loc 1 96 3 view .LVU242
 802 000a FFF7FEFF 		bl	MX_GPIO_Init
 803              	.LVL31:
  97:Core/Src/main.c ****   MX_CAN2_Init();
 804              		.loc 1 97 3 view .LVU243
 805 000e FFF7FEFF 		bl	MX_DMA_Init
 806              	.LVL32:
  98:Core/Src/main.c ****   MX_CAN1_Init();
 807              		.loc 1 98 3 view .LVU244
 808 0012 FFF7FEFF 		bl	MX_CAN2_Init
 809              	.LVL33:
  99:Core/Src/main.c ****   MX_SPI2_Init();
 810              		.loc 1 99 3 view .LVU245
 811 0016 FFF7FEFF 		bl	MX_CAN1_Init
 812              	.LVL34:
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 813              		.loc 1 100 3 view .LVU246
 814 001a FFF7FEFF 		bl	MX_SPI2_Init
 815              	.LVL35:
 102:Core/Src/main.c ****   /* USER CODE END 2 */
 816              		.loc 1 102 3 view .LVU247
 817 001e FFF7FEFF 		bl	ecatapp_init
 818              	.LVL36:
 819 0022 07E0     		b	.L46
 820              	.L48:
 114:Core/Src/main.c ****     }
 821              		.loc 1 114 7 view .LVU248
 822 0024 0122     		movs	r2, #1
 823 0026 4FF48041 		mov	r1, #16384
 824 002a 0848     		ldr	r0, .L49
 825 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 826              	.LVL37:
 827              	.L45:
 121:Core/Src/main.c ****   }
 828              		.loc 1 121 5 view .LVU249
 829 0030 FFF7FEFF 		bl	ecatapp_loop
 830              	.LVL38:
 107:Core/Src/main.c ****   {
 831              		.loc 1 107 9 view .LVU250
 832              	.L46:
 107:Core/Src/main.c ****   {
 833              		.loc 1 107 3 view .LVU251
 112:Core/Src/main.c ****     {
 834              		.loc 1 112 5 view .LVU252
 112:Core/Src/main.c ****     {
 835              		.loc 1 112 18 is_stmt 0 view .LVU253
 836 0034 064B     		ldr	r3, .L49+4
 837 0036 1B68     		ldr	r3, [r3]
 112:Core/Src/main.c ****     {
 838              		.loc 1 112 8 view .LVU254
 839 0038 012B     		cmp	r3, #1
 840 003a F3D0     		beq	.L48
ARM GAS  /tmp/cchfr70a.s 			page 28


 118:Core/Src/main.c ****     }
 841              		.loc 1 118 7 is_stmt 1 view .LVU255
 842 003c 0022     		movs	r2, #0
 843 003e 4FF48041 		mov	r1, #16384
 844 0042 0248     		ldr	r0, .L49
 845 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 846              	.LVL39:
 847 0048 F2E7     		b	.L45
 848              	.L50:
 849 004a 00BF     		.align	2
 850              	.L49:
 851 004c 00040240 		.word	1073873920
 852 0050 00000000 		.word	.LANCHOR3
 853              		.cfi_endproc
 854              	.LFE130:
 856              		.global	led_flag
 857              		.global	hdma_spi2_tx
 858              		.global	hdma_spi2_rx
 859              		.global	hspi2
 860              		.global	hcan2
 861              		.global	hcan1
 862              		.section	.bss.hcan1,"aw",%nobits
 863              		.align	2
 864              		.set	.LANCHOR1,. + 0
 867              	hcan1:
 868 0000 00000000 		.space	40
 868      00000000 
 868      00000000 
 868      00000000 
 868      00000000 
 869              		.section	.bss.hcan2,"aw",%nobits
 870              		.align	2
 871              		.set	.LANCHOR0,. + 0
 874              	hcan2:
 875 0000 00000000 		.space	40
 875      00000000 
 875      00000000 
 875      00000000 
 875      00000000 
 876              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 877              		.align	2
 880              	hdma_spi2_rx:
 881 0000 00000000 		.space	96
 881      00000000 
 881      00000000 
 881      00000000 
 881      00000000 
 882              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 883              		.align	2
 886              	hdma_spi2_tx:
 887 0000 00000000 		.space	96
 887      00000000 
 887      00000000 
 887      00000000 
 887      00000000 
 888              		.section	.bss.hspi2,"aw",%nobits
 889              		.align	2
ARM GAS  /tmp/cchfr70a.s 			page 29


 890              		.set	.LANCHOR2,. + 0
 893              	hspi2:
 894 0000 00000000 		.space	88
 894      00000000 
 894      00000000 
 894      00000000 
 894      00000000 
 895              		.section	.bss.led_flag,"aw",%nobits
 896              		.align	2
 897              		.set	.LANCHOR3,. + 0
 900              	led_flag:
 901 0000 00000000 		.space	4
 902              		.text
 903              	.Letext0:
 904              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 905              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 906              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 907              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 908              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 909              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 910              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 911              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 912              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 913              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 914              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 915              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 916              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 917              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 918              		.file 17 "Core/Inc/ecatapp.h"
 919              		.file 18 "<built-in>"
ARM GAS  /tmp/cchfr70a.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cchfr70a.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cchfr70a.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cchfr70a.s:228    .text.MX_GPIO_Init:00000000000000f4 $d
     /tmp/cchfr70a.s:235    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cchfr70a.s:240    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cchfr70a.s:298    .text.MX_DMA_Init:0000000000000040 $d
     /tmp/cchfr70a.s:303    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cchfr70a.s:309    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cchfr70a.s:342    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/cchfr70a.s:347    .text.Error_Handler:0000000000000000 $t
     /tmp/cchfr70a.s:353    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cchfr70a.s:385    .text.MX_CAN2_Init:0000000000000000 $t
     /tmp/cchfr70a.s:390    .text.MX_CAN2_Init:0000000000000000 MX_CAN2_Init
     /tmp/cchfr70a.s:457    .text.MX_CAN2_Init:0000000000000038 $d
     /tmp/cchfr70a.s:463    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/cchfr70a.s:468    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/cchfr70a.s:534    .text.MX_CAN1_Init:0000000000000034 $d
     /tmp/cchfr70a.s:540    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cchfr70a.s:545    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cchfr70a.s:614    .text.MX_SPI2_Init:000000000000003c $d
     /tmp/cchfr70a.s:620    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cchfr70a.s:626    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cchfr70a.s:772    .text.SystemClock_Config:000000000000009c $d
     /tmp/cchfr70a.s:778    .text.main:0000000000000000 $t
     /tmp/cchfr70a.s:784    .text.main:0000000000000000 main
     /tmp/cchfr70a.s:851    .text.main:000000000000004c $d
     /tmp/cchfr70a.s:900    .bss.led_flag:0000000000000000 led_flag
     /tmp/cchfr70a.s:886    .bss.hdma_spi2_tx:0000000000000000 hdma_spi2_tx
     /tmp/cchfr70a.s:880    .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/cchfr70a.s:893    .bss.hspi2:0000000000000000 hspi2
     /tmp/cchfr70a.s:874    .bss.hcan2:0000000000000000 hcan2
     /tmp/cchfr70a.s:867    .bss.hcan1:0000000000000000 hcan1
     /tmp/cchfr70a.s:863    .bss.hcan1:0000000000000000 $d
     /tmp/cchfr70a.s:870    .bss.hcan2:0000000000000000 $d
     /tmp/cchfr70a.s:877    .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/cchfr70a.s:883    .bss.hdma_spi2_tx:0000000000000000 $d
     /tmp/cchfr70a.s:889    .bss.hspi2:0000000000000000 $d
     /tmp/cchfr70a.s:896    .bss.led_flag:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_CAN_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ecatapp_init
ecatapp_loop
