$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % enable $end
  $var wire 32 & random_number [31:0] $end
  $scope module RandomNumberGenerator $end
   $var wire 32 ' MIN_VALUE [31:0] $end
   $var wire 32 ( MAX_VALUE [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % enable $end
   $var wire 32 & random_number [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000000000000000000000000000 &
b11111111111111111111111111101111 '
b00000000000000000000000000010001 (
#1
1$
#2
1#
1%
b00000000000000000000000000001101 &
#3
0#
