make: Entering directory '/home/polar/ProtoTracer-FPGA-FrontEND/obj_dir'
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/share/verilator/include/verilated_threads.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vgfx_console_tb__pch.h -o Vgfx_console_tb__pch.h.fast.gch
g++   -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vgfx_console_tb__pch.h -o Vgfx_console_tb__pch.h.slow.gch
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.fast -c -o Vgfx_console_tb.o Vgfx_console_tb.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.fast -c -o Vgfx_console_tb___024root__DepSet_h30e62e1a__0.o Vgfx_console_tb___024root__DepSet_h30e62e1a__0.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.fast -c -o Vgfx_console_tb___024root__DepSet_hb7ead58b__0.o Vgfx_console_tb___024root__DepSet_hb7ead58b__0.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.fast -c -o Vgfx_console_tb___024root__DepSet_hb7ead58b__1.o Vgfx_console_tb___024root__DepSet_hb7ead58b__1.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.fast -c -o Vgfx_console_tb__main.o Vgfx_console_tb__main.cpp
g++   -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.slow -c -o Vgfx_console_tb___024root__Slow.o Vgfx_console_tb___024root__Slow.cpp
g++   -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.slow -c -o Vgfx_console_tb___024root__DepSet_h30e62e1a__0__Slow.o Vgfx_console_tb___024root__DepSet_h30e62e1a__0__Slow.cpp
g++   -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.slow -c -o Vgfx_console_tb___024root__DepSet_hb7ead58b__0__Slow.o Vgfx_console_tb___024root__DepSet_hb7ead58b__0__Slow.cpp
g++   -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vgfx_console_tb__pch.h.slow -c -o Vgfx_console_tb__Syms.o Vgfx_console_tb__Syms.cpp
echo "" > Vgfx_console_tb__ALL.verilator_deplist.tmp
g++    verilated.o verilated_timing.o verilated_threads.o Vgfx_console_tb__ALL.a    -pthread -lpthread -latomic   -o Vgfx_console_tb
rm Vgfx_console_tb__ALL.verilator_deplist.tmp
make: Leaving directory '/home/polar/ProtoTracer-FPGA-FrontEND/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev (Debian 5.032-1)
- Verilator: Built from 3.875 MB sources in 28 modules, into 2.683 MB in 9 C++ files needing 0.004 MB
- Verilator: Walltime 3.272 s (elab=0.020, cvt=0.163, bld=3.049); cpu 0.251 s on 32 threads; alloced 72.855 MB
-Info: testbench/gfx_console_tb.sv:101: $dumpvar ignored, as Verilated without --trace
gfx_console_tb: ROM program loaded (132 bytes)
161000 TEXCACHE resp addr=fffffd00 rel=500 hit=0 miss=1 data=fffffc00 tag=3fffff idx=10 off=0
165000 TEXCACHE resp addr=fffffd04 rel=504 hit=1 miss=0 data=00000080 tag=3fffff idx=10 off=4
169000 TEXCACHE resp addr=fffffd08 rel=508 hit=1 miss=0 data=00000000 tag=3fffff idx=10 off=8
173000 TEXCACHE resp addr=fffffd0c rel=50c hit=1 miss=0 data=00100020 tag=3fffff idx=10 off=c
187000 TEXCACHE resp addr=fffffd20 rel=520 hit=0 miss=1 data=00ffffff tag=3fffff idx=12 off=0

=== FRAME 0 ===
0 ................................
1 ................................
2 ##.#....#.......................
3 ................................
4 ##......##......##..............
5 ..##............................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..######..######..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................
191000 TEXCACHE resp addr=fffffd24 rel=524 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=4
195000 TEXCACHE resp addr=fffffd28 rel=528 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=8
199000 TEXCACHE resp addr=fffffd2c rel=52c hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=c
213000 TEXCACHE resp addr=fffffd30 rel=530 hit=0 miss=1 data=00000000 tag=3fffff idx=13 off=0
221000 TEXCACHE resp addr=fffffd00 rel=500 hit=1 miss=0 data=fffffc00 tag=3fffff idx=10 off=0
225000 TEXCACHE resp addr=fffffd04 rel=504 hit=1 miss=0 data=00000080 tag=3fffff idx=10 off=4
229000 TEXCACHE resp addr=fffffd08 rel=508 hit=1 miss=0 data=00000000 tag=3fffff idx=10 off=8
233000 TEXCACHE resp addr=fffffd0c rel=50c hit=1 miss=0 data=00100020 tag=3fffff idx=10 off=c
237000 TEXCACHE resp addr=fffffd20 rel=520 hit=1 miss=0 data=00ffffff tag=3fffff idx=12 off=0
241000 TEXCACHE resp addr=fffffd24 rel=524 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=4
245000 TEXCACHE resp addr=fffffd28 rel=528 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=8
249000 TEXCACHE resp addr=fffffd2c rel=52c hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=c
253000 TEXCACHE resp addr=fffffd30 rel=530 hit=1 miss=0 data=00000000 tag=3fffff idx=13 off=0

=== FRAME 1 ===
0 ................................
1 ................................
2 ##.#....#.......................
3 ................................
4 ##......##......##..............
5 ..##............................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..######..######..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................
511000 TEXCACHE resp addr=fffffd00 rel=500 hit=1 miss=0 data=fffffc00 tag=3fffff idx=10 off=0
515000 TEXCACHE resp addr=fffffd04 rel=504 hit=1 miss=0 data=00000080 tag=3fffff idx=10 off=4
519000 TEXCACHE resp addr=fffffd08 rel=508 hit=1 miss=0 data=00000000 tag=3fffff idx=10 off=8
523000 TEXCACHE resp addr=fffffd0c rel=50c hit=1 miss=0 data=00100020 tag=3fffff idx=10 off=c
527000 TEXCACHE resp addr=fffffd20 rel=520 hit=1 miss=0 data=00ffffff tag=3fffff idx=12 off=0
531000 TEXCACHE resp addr=fffffd24 rel=524 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=4
535000 TEXCACHE resp addr=fffffd28 rel=528 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=8
539000 TEXCACHE resp addr=fffffd2c rel=52c hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=c
543000 TEXCACHE resp addr=fffffd30 rel=530 hit=1 miss=0 data=00000000 tag=3fffff idx=13 off=0
551000 TEXCACHE resp addr=fffffd00 rel=500 hit=1 miss=0 data=fffffc00 tag=3fffff idx=10 off=0
555000 TEXCACHE resp addr=fffffd04 rel=504 hit=1 miss=0 data=00000080 tag=3fffff idx=10 off=4
559000 TEXCACHE resp addr=fffffd08 rel=508 hit=1 miss=0 data=00000000 tag=3fffff idx=10 off=8
563000 TEXCACHE resp addr=fffffd0c rel=50c hit=1 miss=0 data=00100020 tag=3fffff idx=10 off=c
567000 TEXCACHE resp addr=fffffd20 rel=520 hit=1 miss=0 data=00ffffff tag=3fffff idx=12 off=0

=== FRAME 2 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ##......##....####..............
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 3 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ##......##....####..............
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 4 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ##......##....####..............
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 5 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ##......##....####..............
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 6 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ##......##....####..............
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 7 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ##......##....####..............
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 8 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 #.............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 9 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 10 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 11 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 12 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 13 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 14 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 15 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 16 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 17 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 18 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 19 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 20 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 21 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 22 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................

=== FRAME 23 ===
0 ................................
1 ................................
2 ##.#....#...#...................
3 ............##..................
4 ..............##................
5 ..##..........##................
6 ######..######..######..######..
7 ######..######..######..######..
8 ######..######..######..######..
9 ######..######..######..######..
10 ######..##############..######..
11 ######..######..######..######..
12 ................................
13 ................................
14 ................................
15 ................................
gfx_console_tb: finished 24 frames
- testbench/gfx_console_tb.sv:392: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 5us; walltime 0.003 s; speed 1.537 ms/s
- Verilator: cpu 0.003 s on 1 threads; alloced 249 MB
