{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "from riscv_assembler.convert import AssemblyConverter"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "output_type": "stream",
     "name": "stdout",
     "text": "0\n"
    },
    {
     "output_type": "error",
     "ename": "KeyError",
     "evalue": "'1'",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-45-b12bb9156bbc>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m\u001b[0m\n\u001b[0;32m     12\u001b[0m \u001b[1;32mexcept\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     13\u001b[0m     \u001b[1;32mpass\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 14\u001b[1;33m \u001b[0mAssemblyConverter\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0moutput_type\u001b[0m\u001b[1;33m=\u001b[0m\u001b[1;34m\"t\"\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mconvert\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mTMP_FNAME\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m     15\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     16\u001b[0m \u001b[0mprint\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\Users\\PENGUINLIONG\\Repositories\\LigharS\\scripts\\riscv_assembler\\convert.py\u001b[0m in \u001b[0;36mconvert\u001b[1;34m(self, filename)\u001b[0m\n\u001b[0;32m    593\u001b[0m                 \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mfilename\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mfilename\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    594\u001b[0m                 \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mcode\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0m__read_in_advance\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m--> 595\u001b[1;33m                 \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0minstructions\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0m__get_instructions\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m    596\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    597\u001b[0m                 \u001b[1;32mif\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mhexMode\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\Users\\PENGUINLIONG\\Repositories\\LigharS\\scripts\\riscv_assembler\\convert.py\u001b[0m in \u001b[0;36m__get_instructions\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m    429\u001b[0m                         \u001b[0mline\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mcode\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mi\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    430\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m--> 431\u001b[1;33m                         \u001b[0mresponse\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0m__interpret\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mline\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mi\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m    432\u001b[0m                         \u001b[1;32mif\u001b[0m \u001b[0mresponse\u001b[0m \u001b[1;33m!=\u001b[0m \u001b[1;33m-\u001b[0m\u001b[1;36m1\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    433\u001b[0m                                 \u001b[0minstructions\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mappend\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mresponse\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\Users\\PENGUINLIONG\\Repositories\\LigharS\\scripts\\riscv_assembler\\convert.py\u001b[0m in \u001b[0;36m__interpret\u001b[1;34m(self, line, i)\u001b[0m\n\u001b[0;32m    480\u001b[0m                         \u001b[1;31m#print(res)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    481\u001b[0m                 \u001b[1;32melif\u001b[0m \u001b[0mclean\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mU_instr\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m--> 482\u001b[1;33m                         \u001b[0mres\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mU_type\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mclean\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mclean\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m1\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0m__reg_map\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mclean\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m2\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m    483\u001b[0m                         \u001b[1;31m#print(res)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    484\u001b[0m                 \u001b[1;32melif\u001b[0m \u001b[0mclean\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mUJ_instr\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32mc:\\Users\\PENGUINLIONG\\Repositories\\LigharS\\scripts\\riscv_assembler\\convert.py\u001b[0m in \u001b[0;36m__reg_map\u001b[1;34m(self, x)\u001b[0m\n\u001b[0;32m    150\u001b[0m         \u001b[1;31m#helper methods\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    151\u001b[0m         \u001b[1;32mdef\u001b[0m \u001b[0m__reg_map\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mself\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mx\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m--> 152\u001b[1;33m                 \u001b[1;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mr_map\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mx\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m    153\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    154\u001b[0m         \u001b[1;32mdef\u001b[0m \u001b[0m__reg_to_bin\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mself\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mx\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;31mKeyError\u001b[0m: '1'"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "TMP_FNAME = \"tmp.s\"\n",
    "DST_TMP_DIR = \"tmp/txt\"\n",
    "DST_TMP_FNAME = \"tmp/txt/tmp.txt\"\n",
    "\n",
    "with open(TMP_FNAME, \"w\") as f:\n",
    "    f.write(INSTRS)\n",
    "try:\n",
    "    os.remove(DST_TMP_FNAME)\n",
    "    os.rmdir(DST_TMP_DIR)\n",
    "except:\n",
    "    pass\n",
    "AssemblyConverter(output_type=\"t\").convert(TMP_FNAME)\n",
    "\n",
    "print()\n",
    "print()\n",
    "print()\n",
    "print()\n",
    "print()\n",
    "\n",
    "asm_lines = [x.strip() for x in ASM.split(\"\\n\")][1:-1]\n",
    "instr_lines = None\n",
    "\n",
    "with open(DST_TMP_FNAME) as f:\n",
    "    instr_lines = [x.strip() for x in f.readlines()]\n",
    "\n",
    "iasm = 0\n",
    "iinstr = 0\n",
    "while iasm < len(asm_lines):\n",
    "    asm = asm_lines[iasm]\n",
    "    iasm += 1\n",
    "    if asm.endswith(\":\"):\n",
    "        print(f\"// {asm}\")\n",
    "        continue\n",
    "        \n",
    "    instr = instr_lines[iinstr]\n",
    "    iinstr += 1\n",
    "    print(f\"`i(32'b{instr}); // {asm}\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import bitstring"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [],
   "source": [
    "def fp32_as_u32(value):\n",
    "    return int(bitstring.BitArray(float=4.0, length=32).bin, 2)\n",
    "\n",
    "def set_reg_raw(reg_name, value):\n",
    "    global INSTRS\n",
    "    INSTRS += f\"xor {reg_name}, {reg_name}, {reg_name}\\n\"\n",
    "    upper = (value + 0x7ff) >> 12\n",
    "    lower = value - (upper << 12)\n",
    "    INSTRS += f\"lui {reg_name}, {upper}\\n\"\n",
    "    INSTRS += f\"addi {reg_name}, {reg_name}, {lower}\\n\"\n",
    "\n",
    "def set_reg_fp32(reg_name, value):\n",
    "    set_reg_raw(reg_name, fp32_as_u32(value))\n",
    "\n",
    "def store_reg(reg_name, pos_in_word):\n",
    "    global INSTRS\n",
    "    INSTRS += f\"sw {reg_name}, {pos_in_word * 4}(zero)\\n\"\n",
    "\n",
    "def label(lb):\n",
    "    global INSTRS\n",
    "    INSTRS += f\"{lb}:\\n\"\n",
    "\n",
    "def goto(lb):\n",
    "    global INSTRS\n",
    "    INSTRS += f\"j {lb}\\n\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "output_type": "stream",
     "name": "stdout",
     "text": "begin:\nxor t0, t0, t0\nlui t0, 1\naddi t0, t0, -1\nsw t0, 8(zero)\nj begin\n\n"
    }
   ],
   "source": [
    "INSTRS = \"\"\n",
    "label(\"begin\")\n",
    "set_reg_raw(\"t0\", 0xfff)\n",
    "store_reg(\"t0\", 2)\n",
    "goto(\"begin\")\n",
    "print(INSTRS)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [],
   "source": [
    "import bitstring\n",
    "\n",
    "def int2bits(x, length):\n",
    "    return str(bitstring.BitArray(int=(int(x)), length=length))[2:]\n",
    "\n",
    "REG_DICT = {\n",
    "    \"zero\": \"x0\",\n",
    "    \"ra\": \"x1\",\n",
    "    \"sp\": \"x2\",\n",
    "    \"gp\": \"x3\",\n",
    "    \"tp\": \"x4\",\n",
    "    \"t0\": \"x5\",\n",
    "    \"t1\": \"x6\",\n",
    "    \"t2\": \"x7\",\n",
    "    \"fp\": \"x8\",\n",
    "    \"s0\": \"x8\",\n",
    "    \"s1\": \"x9\",\n",
    "    \"a0\": \"x10\",\n",
    "    \"a1\": \"x11\",\n",
    "    \"a2\": \"x12\",\n",
    "    \"a3\": \"x13\",\n",
    "    \"a4\": \"x14\",\n",
    "    \"a5\": \"x15\",\n",
    "    \"a6\": \"x16\",\n",
    "    \"a7\": \"x17\",\n",
    "    \"s2\": \"x18\",\n",
    "    \"s3\": \"x19\",\n",
    "    \"s4\": \"x20\",\n",
    "    \"s5\": \"x21\",\n",
    "    \"s6\": \"x22\",\n",
    "    \"s7\": \"x23\",\n",
    "    \"s8\": \"x24\",\n",
    "    \"s9\": \"x25\",\n",
    "    \"s10\": \"x26\",\n",
    "    \"s11\": \"x27\",\n",
    "    \"t3\": \"x28\",\n",
    "    \"s4\": \"x29\",\n",
    "    \"s5\": \"x30\",\n",
    "    \"s6\": \"x31\",\n",
    "}\n",
    "\n",
    "class Bits:\n",
    "    def __init__(self, x, length):\n",
    "        if isinstance(x, Bits):\n",
    "            assert len(x.bits) == length\n",
    "            self.bits = x.bits\n",
    "        elif isinstance(x, list):\n",
    "            assert all(isinstance(a, Bits) for a in x)\n",
    "            assert sum(len(a.bits) for a in x) == length\n",
    "            self.bits = ''.join(Bits(a).bits for a in reversed(x))\n",
    "        elif isinstance(x, str):\n",
    "            assert all(c == '0' or c == '1' for c in x)\n",
    "            assert len(x) == length\n",
    "            self.bits = x\n",
    "        elif isinstance(x, int):\n",
    "            self.bits = int2bits(x, length)\n",
    "        else:\n",
    "            raise AssertionError(\"unsupported bitfield\")\n",
    "\n",
    "    def __repr__(self):\n",
    "        return self.bits\n",
    "\n",
    "class NearLabel(Bits):\n",
    "    def __init__(self, cur, lb):\n",
    "        super(Bits, self).__init__(LABELS[lb] - (cur + 1) * 4, 13)\n",
    "        \n",
    "class FarLabel(Bits):\n",
    "    def __init__(self, cur, lb):\n",
    "        super(Bits, self).__init__(LABELS[lb] - (cur + 1) * 4, 21)\n",
    "\n",
    "class Opcode(Bits):\n",
    "    def __init__(self, opcode):\n",
    "        super(Bits, self).__init__([Bits('11', 2), Bits(opcode, 5)], 7)\n",
    "\n",
    "class Reg(Bits):\n",
    "    def __init__(self, name):\n",
    "        if reg_name in REG_DICT:\n",
    "            reg_name = REG_DICT[reg_name]\n",
    "        assert reg_name[0] == 'x'\n",
    "        self.name = name\n",
    "        bits = int2bits(reg_name[1:], length=5)\n",
    "        super(Bits, self).__init__(bits, 5)\n",
    "\n",
    "INSTRS = []\n",
    "def make_instr(*components):\n",
    "    global INSTRS\n",
    "    INSTRS += [Bits(*components, 32)]\n",
    "\n",
    "def make_rv32i_instr(opcode, *components):\n",
    "    make_instr(Opcode(opcode), *components)\n",
    "\n",
    "def make_rv32i_r_instr(opcode, rd, funct3, rs1, rs2, funct7):\n",
    "    make_rv32i_instr(opcode,\n",
    "                     Reg(rd),\n",
    "                     Bits(funct3, 3),\n",
    "                     Reg(rs1),\n",
    "                     Reg(rs2),\n",
    "                     Bits(funct, 7))\n",
    "\n",
    "def make_rv32i_i_instr(opcode, rd, funct3, rs1, imm12):\n",
    "    make_rv32i_instr(opcode,\n",
    "                     Reg(rd),\n",
    "                     Bits(funct3, 3),\n",
    "                     Reg(rs1),\n",
    "                     Bits(imm12, 12))\n",
    "\n",
    "def make_rv32i_s_instr(opcode, funct3, rs1, rs2, imm12):\n",
    "    imm12 = Bits(imm12, 12)\n",
    "    make_rv32i_instr(opcode,\n",
    "                     Bits(imm12.bits[0:5], 5),\n",
    "                     Bits(funct3, 3),\n",
    "                     Reg(rs1),\n",
    "                     Reg(rs2),\n",
    "                     Bits(imm12.bits[5:12], 7))\n",
    "\n",
    "def make_rv32i_b_instr(opcode, funct3, rs1, rs2, imm13):\n",
    "    assert imm13[0] == '0', \"immediate of b-type instruction must align to 2 bytes\"\n",
    "    imm13 = Bits(imm13, 12)\n",
    "    make_rv32i_instr(opcode,\n",
    "                     Bits(imm13.bits[11], 1),\n",
    "                     Bits(imm13.bits[1:5], 4),\n",
    "                     Bits(funct3, 3),\n",
    "                     Reg(rs1),\n",
    "                     Reg(rs2),\n",
    "                     Bits(imm13.bits[5:11], 6),\n",
    "                     Bits(imm13.bits[12], 1))\n",
    "\n",
    "def make_rv32i_u_instr(opcode, rd, funct3, rs1, imm20):\n",
    "    make_rv32i_instr(opcode,\n",
    "                     Reg(rd),\n",
    "                     Bits(imm20, 20))\n",
    "\n",
    "def make_rv32i_j_instr(opcode, rd, funct3, rs1, imm21):\n",
    "    assert imm21[0] == '0', \"immediate of j-type instruction must align to 2 bytes\"\n",
    "    make_rv32i_instr(opcode,\n",
    "                     Reg(rd),\n",
    "                     Bits(imm20.bits[12:20], 8),\n",
    "                     Bits(imm20.bits[11], 1),\n",
    "                     Bits(imm20.bits[1:11], 10),\n",
    "                     Bits(imm20.bits[20], 1))\n",
    "\n",
    "\n",
    "def op(f):\n",
    "    def inner(*args):\n",
    "        def inner_inner():\n",
    "            return f(*args)\n",
    "        return inner_inner\n",
    "    return inner\n",
    "\n",
    "LABELS = []\n",
    "def declare_label(lb):\n",
    "    global LABELS, INSTRS\n",
    "    LABELS[lb] = len(INSTRS) * 4\n",
    "\n",
    "\n",
    "\n",
    "def make_rv32i_branch_instr(funct3, rs1, rs2, imm13):\n",
    "    make_rv32i_b_instr(0x18, funct3, rs1, rs2, imm13)\n",
    "\n",
    "def beq(rs1, rs2, lb):\n",
    "    make_rv32i_branch_instr(0, rs1, rs2, imm13)\n",
    "\n",
    "\n",
    "def make_rv32i_int_reg_imm_instr(rd, funct3, rs1, imm12):\n",
    "    make_rv32i_i_instr(0x04, funct3, rs1, imm12)\n",
    "def make_rv32i_int_reg_imm_logic_shift_instr(rd, funct3, rs1, shamt):\n",
    "    imm12 = [Bits(0, 6), Bits(shamt, 6)]\n",
    "    make_rv32i_int_reg_imm_instr(rd, funct3, rs1, imm12)\n",
    "def make_rv32i_int_reg_imm_arith_shift_instr(rd, funct3, rs1, shamt):\n",
    "    imm12 = [Bits(16, 6), Bits(shamt, 6)]\n",
    "    make_rv32i_int_reg_imm_instr(rd, funct3, rs1, imm12)\n",
    "\n",
    "def addi(rd, rs1, imm12):\n",
    "    make_rv32i_int_reg_imm_instr(rd, 0, rs1, imm12)\n",
    "def slli(rd, rs1, shamt):\n",
    "    make_rv32i_int_reg_imm_logic_shift_instr(rd, 1, rs1, shamt)\n",
    "def slti(rd, rs1, imm12):\n",
    "    make_rv32i_int_reg_imm_instr(rd, 2, rs1, imm12)\n",
    "def sltiu(rd, rs1, imm12):\n",
    "    make_rv32i_int_reg_imm_instr(rd, 3, rs1, imm12)\n",
    "def xori(rd, rs1, imm12):\n",
    "    make_rv32i_int_reg_imm_instr(rd, 4, rs1, imm12)\n",
    "def srli(rd, rs1, shamt):\n",
    "    make_rv32i_int_reg_imm_logic_shift_instr(rd, 5, rs1, shamt)\n",
    "def srla(rd, rs1, shamt):\n",
    "    make_rv32i_int_reg_imm_arith_shift_instr(rd, 5, rs1, shamt)\n",
    "def ori(rd, rs1, imm12):\n",
    "    make_rv32i_int_reg_imm_instr(rd, 6, rs1, imm12)\n",
    "def andi(rd, rs1, imm12):\n",
    "    make_rv32i_int_reg_imm_instr(rd, 7, rs1, imm12)\n",
    "\n",
    "\n",
    "def make_rv32i_int_reg_reg_instr(rd, funct3, rs1, rs2):\n",
    "    make_rv32i_r_instr(0x0C, rd, funct3, rs1, rs2, 0)\n",
    "def make_rv32i_int_reg_reg_alt_instr(rd, funct3, rs1, rs2):\n",
    "    make_rv32i_r_instr(0x0C, rd, funct3, rs1, rs2, 32)\n",
    "\n",
    "def add(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 0, rs1, rs2)\n",
    "def sub(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_alt_instr(rd, 0, rs1, rs2)\n",
    "def sll(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 1, rs1, rs2)\n",
    "def slt(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 2, rs1, rs2)\n",
    "def sltu(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 3, rs1, rs2)\n",
    "def xor(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 4, rs1, rs2)\n",
    "def srl(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 5, rs1, rs2)\n",
    "def sra(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_alt_instr(rd, 5, rs1, rs2)\n",
    "def or_(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 6, rs1, rs2)\n",
    "def and_(rd, rs1, rs2):\n",
    "    make_rv32i_int_reg_reg_instr(rd, 7, rs1, rs2)\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "# When instruction programming is finished, apply this.\n",
    "def finish():\n",
    "    return [instr() for instr in INSTRS]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}