// Seed: 3541109682
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 void id_9,
    output supply1 id_10
    , id_15,
    input tri0 id_11,
    output wire id_12,
    output wire id_13
);
  wire id_16;
  or (id_12, id_3, id_11, id_8, id_2, id_4);
  module_0(
      id_16
  );
endmodule
