{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Overview of the Experiments\n",
    "> Hardware and CNNs topologies \n",
    "\n",
    "- toc: true \n",
    "- badges: true\n",
    "- comments: true\n",
    "- categories: [jupyter]\n",
    "- image: images/overview_symbol.png"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Introduction"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This page presents a brief overview of all conducted experiments as a cross product of hardware platform (including deployment settings), and topology (including quantization and pruning information) whereby each Machine Learning task has its own table. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Tables"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Each Machine Learning task has its own table. In each table, within the rows, we show the type of hardware platforms that we used for this task (for example FPGA or GPU) and then more specifically the exact name of the different hardware platforms. For each hardware platform, we list the sweep of specific deployment parameters (batch sizes, operating modes etc) that were used for the experimentation in separate columns. In the columns, we show CNN topologies. When a CNN topology was implemented on a given hardware platform, we show in the corresponding cell the precisions (quantization information) and the channel pruning scale. Otherwise, “na” indicates that the topology wasn’t executed on this specific hardware platform. Many combinations between topology and hardware platform are not supported by the vendors dedicated software environments. INTx depicts a fixed point integer representation with x bits. FPy represents a floating point representation with y bits, for example FP32 is singe precision floating point. Tables follow below."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### MNIST"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead tr th {\n",
       "        text-align: left;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr>\n",
       "      <th></th>\n",
       "      <th colspan=\"2\" halign=\"left\"></th>\n",
       "      <th>MNIST Classification</th>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th></th>\n",
       "      <th>Hardware</th>\n",
       "      <th>Platform</th>\n",
       "      <th>MLP</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>FPGA</td>\n",
       "      <td>ZCU102-DPU</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-DPU</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td></td>\n",
       "      <td>Ultra96-DPU</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-FINN</td>\n",
       "      <td>[INT2, INT4] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-BISMO</td>\n",
       "      <td>[INT2, INT4] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>GPU</td>\n",
       "      <td>TX2-maxn</td>\n",
       "      <td>[FP16, FP32] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td></td>\n",
       "      <td>TX2-maxp</td>\n",
       "      <td>[FP16, FP32] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td></td>\n",
       "      <td>TX2-maxq</td>\n",
       "      <td>[FP16, FP32] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>TPU</td>\n",
       "      <td>TPU-fast clk</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td></td>\n",
       "      <td>TPU-slow clk</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>VLIW</td>\n",
       "      <td>NCS</td>\n",
       "      <td>[FP16] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>CPU</td>\n",
       "      <td>U96-Quadcore A53</td>\n",
       "      <td>[INT2, INT4] * [100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                              MNIST Classification\n",
       "   Hardware          Platform                                  MLP\n",
       "0      FPGA        ZCU102-DPU                                   na\n",
       "1                  ZCU104-DPU                                   na\n",
       "2                 Ultra96-DPU                                   na\n",
       "3                 ZCU104-FINN  [INT2, INT4] * [100%,50%,25%,12.5%]\n",
       "4                ZCU104-BISMO  [INT2, INT4] * [100%,50%,25%,12.5%]\n",
       "5       GPU          TX2-maxn  [FP16, FP32] * [100%,50%,25%,12.5%]\n",
       "6                    TX2-maxp  [FP16, FP32] * [100%,50%,25%,12.5%]\n",
       "7                    TX2-maxq  [FP16, FP32] * [100%,50%,25%,12.5%]\n",
       "8       TPU      TPU-fast clk                                   na\n",
       "9                TPU-slow clk                                   na\n",
       "10     VLIW               NCS        [FP16] * [100%,50%,25%,12.5%]\n",
       "11      CPU  U96-Quadcore A53  [INT2, INT4] * [100%,50%,25%,12.5%]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "#hide_input\n",
    "%run scripts/altair_plots.py   #get table with the experiments overview\n",
    "tableOverviewExperiments(['data/overview_experiments_mnist.csv'])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### ImageNet"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead tr th {\n",
       "        text-align: left;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr>\n",
       "      <th></th>\n",
       "      <th colspan=\"2\" halign=\"left\"></th>\n",
       "      <th colspan=\"3\" halign=\"left\">ImageNet Classification</th>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th></th>\n",
       "      <th>Hardware</th>\n",
       "      <th>Platform</th>\n",
       "      <th>ResNet50</th>\n",
       "      <th>GoogLeNetV1</th>\n",
       "      <th>MobileNet</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>FPGA</td>\n",
       "      <td>ZCU102-DPU</td>\n",
       "      <td>[INT8]*[100%,80%,50%,30%]</td>\n",
       "      <td>INT8</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-DPU</td>\n",
       "      <td>INT8</td>\n",
       "      <td>INT8</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td></td>\n",
       "      <td>Ultra96-DPU</td>\n",
       "      <td>[INT8]*[100%,80%,50%,30%]</td>\n",
       "      <td>INT8</td>\n",
       "      <td>INT8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-FINN</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-BISMO</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>GPU</td>\n",
       "      <td>TX2-maxn</td>\n",
       "      <td>FP16,FP32</td>\n",
       "      <td>FP16,FP32</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td></td>\n",
       "      <td>TX2-maxp</td>\n",
       "      <td>FP16,FP32</td>\n",
       "      <td>FP16,FP32</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td></td>\n",
       "      <td>TX2-maxq</td>\n",
       "      <td>FP16,FP32</td>\n",
       "      <td>FP16,FP32</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>TPU</td>\n",
       "      <td>TPU-fast clk</td>\n",
       "      <td>na</td>\n",
       "      <td>INT8</td>\n",
       "      <td>INT8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td></td>\n",
       "      <td>TPU-slow clk</td>\n",
       "      <td>na</td>\n",
       "      <td>INT8</td>\n",
       "      <td>INT8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>VLIW</td>\n",
       "      <td>NCS</td>\n",
       "      <td>FP16</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>CPU</td>\n",
       "      <td>U96-Quadcore A53</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                 ImageNet Classification                      \n",
       "   Hardware          Platform                   ResNet50 GoogLeNetV1 MobileNet\n",
       "0      FPGA        ZCU102-DPU  [INT8]*[100%,80%,50%,30%]        INT8        na\n",
       "1                  ZCU104-DPU                       INT8        INT8        na\n",
       "2                 Ultra96-DPU  [INT8]*[100%,80%,50%,30%]        INT8      INT8\n",
       "3                 ZCU104-FINN                         na          na        na\n",
       "4                ZCU104-BISMO                         na          na        na\n",
       "5       GPU          TX2-maxn                  FP16,FP32   FP16,FP32        na\n",
       "6                    TX2-maxp                  FP16,FP32   FP16,FP32        na\n",
       "7                    TX2-maxq                  FP16,FP32   FP16,FP32        na\n",
       "8       TPU      TPU-fast clk                         na        INT8      INT8\n",
       "9                TPU-slow clk                         na        INT8      INT8\n",
       "10     VLIW               NCS                       FP16          na        na\n",
       "11      CPU  U96-Quadcore A53                         na          na        na"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "%run scripts/altair_plots.py   #get table with the experiments overview\n",
    "tableOverviewExperiments(['data/overview_experiments_imagenet.csv'])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### CIFAR-10"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead tr th {\n",
       "        text-align: left;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr>\n",
       "      <th></th>\n",
       "      <th colspan=\"2\" halign=\"left\"></th>\n",
       "      <th>CIFAR10 Classification</th>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th></th>\n",
       "      <th>Hardware</th>\n",
       "      <th>Platform</th>\n",
       "      <th>CNV</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>FPGA</td>\n",
       "      <td>ZCU102-DPU</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-DPU</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td></td>\n",
       "      <td>Ultra96-DPU</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-FINN</td>\n",
       "      <td>[INT2,INT4]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td></td>\n",
       "      <td>ZCU104-BISMO</td>\n",
       "      <td>[INT2,INT4]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>GPU</td>\n",
       "      <td>TX2-maxn</td>\n",
       "      <td>[FP16,FP32]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td></td>\n",
       "      <td>TX2-maxp</td>\n",
       "      <td>[FP16,FP32]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td></td>\n",
       "      <td>TX2-maxq</td>\n",
       "      <td>[FP16,FP32]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>TPU</td>\n",
       "      <td>TPU-fast clk</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td></td>\n",
       "      <td>TPU-slow clk</td>\n",
       "      <td>na</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>VLIW</td>\n",
       "      <td>NCS</td>\n",
       "      <td>[FP16]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>CPU</td>\n",
       "      <td>U96-Quadcore A53</td>\n",
       "      <td>[INT2,INT4]*[100%,50%,25%,12.5%]</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                         CIFAR10 Classification\n",
       "   Hardware          Platform                               CNV\n",
       "0      FPGA        ZCU102-DPU                                na\n",
       "1                  ZCU104-DPU                                na\n",
       "2                 Ultra96-DPU                                na\n",
       "3                 ZCU104-FINN  [INT2,INT4]*[100%,50%,25%,12.5%]\n",
       "4                ZCU104-BISMO  [INT2,INT4]*[100%,50%,25%,12.5%]\n",
       "5       GPU          TX2-maxn  [FP16,FP32]*[100%,50%,25%,12.5%]\n",
       "6                    TX2-maxp  [FP16,FP32]*[100%,50%,25%,12.5%]\n",
       "7                    TX2-maxq  [FP16,FP32]*[100%,50%,25%,12.5%]\n",
       "8       TPU      TPU-fast clk                                na\n",
       "9                TPU-slow clk                                na\n",
       "10     VLIW               NCS       [FP16]*[100%,50%,25%,12.5%]\n",
       "11      CPU  U96-Quadcore A53  [INT2,INT4]*[100%,50%,25%,12.5%]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "%run scripts/altair_plots.py   #get table with the experiments overview\n",
    "tableOverviewExperiments(['data/overview_experiments_cifar10.csv'])"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
