library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity operacao_logica is
    port (
        X     : in    std_logic;
        OUTPUT  : out   std_logic_vector(W - 1 downto 0)
    );
end operacao_logica;

-- Implement the testbench and find the errors in this model.
-- Consider the following expected behavior:
--      Every rising edge of CLK input, the content of INPUT
--      is added to a register chain and used to calculate the
--      mean value over 4 clock periods

architecture arch of operacao_logica is
begin
    process(INPUT) is
        variable var1 : unsigned(W - 1 downto 0);
        variable var2 : unsigned(W - 1 downto 0);
        variable var3 : unsigned(W - 1 downto 0);
        variable var4 : unsigned(W - 1 downto 0);
--		  variable aux : unsigned(W - 1 downto 0);
    begin
        if (RESET = '1') then
			var1 := to_unsigned(0,W);
			var2 := to_unsigned(0,W);
			var3 := to_unsigned(0,W);
			var4 := to_unsigned(0,W);
        else
				var4 := var3;
				var3 := var2;
				var2 := var1;
            var1 := unsigned (INPUT);    
        end if;
        
        OUTPUT <= std_logic_vector((var1 + var2 + var3 + var4)/4);
--		  aux := (var1 + var2 + var3 + var4);
--      OUTPUT <= std_logic_vector("00" & aux(W - 1 downto 2));
    end process;
    
end arch;
