ISim log file
Running: D:\GitHub\VHDL_Modules\Book_examples\Library_test\test_tbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/GitHub/VHDL_Modules/Book_examples/Library_test/test_tbench_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
