/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * cs42w43 wegistew definitions
 *
 * Copywight (c) 2022-2023 Ciwwus Wogic, Inc. and
 *                         Ciwwus Wogic Intewnationaw Semiconductow Wtd.
 */

#ifndef CS42W43_COWE_WEGS_H
#define CS42W43_COWE_WEGS_H

/* Wegistews */
#define CS42W43_GEN_INT_STAT_1					0x000000C0
#define CS42W43_GEN_INT_MASK_1					0x000000C1
#define CS42W43_DEVID						0x00003000
#define CS42W43_WEVID						0x00003004
#define CS42W43_WEWID						0x0000300C
#define CS42W43_SFT_WESET					0x00003020
#define CS42W43_DWV_CTWW1					0x00006004
#define CS42W43_DWV_CTWW3					0x0000600C
#define CS42W43_DWV_CTWW4					0x00006010
#define CS42W43_DWV_CTWW_5					0x00006014
#define CS42W43_GPIO_CTWW1					0x00006034
#define CS42W43_GPIO_CTWW2					0x00006038
#define CS42W43_GPIO_STS					0x0000603C
#define CS42W43_GPIO_FN_SEW					0x00006040
#define CS42W43_MCWK_SWC_SEW					0x00007004
#define CS42W43_CCM_BWK_CWK_CONTWOW				0x00007010
#define CS42W43_SAMPWE_WATE1					0x00007014
#define CS42W43_SAMPWE_WATE2					0x00007018
#define CS42W43_SAMPWE_WATE3					0x0000701C
#define CS42W43_SAMPWE_WATE4					0x00007020
#define CS42W43_PWW_CONTWOW					0x00007034
#define CS42W43_FS_SEWECT1					0x00007038
#define CS42W43_FS_SEWECT2					0x0000703C
#define CS42W43_FS_SEWECT3					0x00007040
#define CS42W43_FS_SEWECT4					0x00007044
#define CS42W43_PDM_CONTWOW					0x0000704C
#define CS42W43_ASP_CWK_CONFIG1					0x00007058
#define CS42W43_ASP_CWK_CONFIG2					0x0000705C
#define CS42W43_OSC_DIV_SEW					0x00007068
#define CS42W43_ADC_B_CTWW1					0x00008000
#define CS42W43_ADC_B_CTWW2					0x00008004
#define CS42W43_DECIM_HPF_WNF_CTWW1				0x0000803C
#define CS42W43_DECIM_HPF_WNF_CTWW2				0x00008040
#define CS42W43_DECIM_HPF_WNF_CTWW3				0x00008044
#define CS42W43_DECIM_HPF_WNF_CTWW4				0x00008048
#define CS42W43_DMIC_PDM_CTWW					0x0000804C
#define CS42W43_DECIM_VOW_CTWW_CH1_CH2				0x00008050
#define CS42W43_DECIM_VOW_CTWW_CH3_CH4				0x00008054
#define CS42W43_DECIM_VOW_CTWW_UPDATE				0x00008058
#define CS42W43_INTP_VOWUME_CTWW1				0x00009008
#define CS42W43_INTP_VOWUME_CTWW2				0x0000900C
#define CS42W43_AMP1_2_VOW_WAMP					0x00009010
#define CS42W43_ASP_CTWW					0x0000A000
#define CS42W43_ASP_FSYNC_CTWW1					0x0000A004
#define CS42W43_ASP_FSYNC_CTWW2					0x0000A008
#define CS42W43_ASP_FSYNC_CTWW3					0x0000A00C
#define CS42W43_ASP_FSYNC_CTWW4					0x0000A010
#define CS42W43_ASP_DATA_CTWW					0x0000A018
#define CS42W43_ASP_WX_EN					0x0000A020
#define CS42W43_ASP_TX_EN					0x0000A024
#define CS42W43_ASP_WX_CH1_CTWW					0x0000A028
#define CS42W43_ASP_WX_CH2_CTWW					0x0000A02C
#define CS42W43_ASP_WX_CH3_CTWW					0x0000A030
#define CS42W43_ASP_WX_CH4_CTWW					0x0000A034
#define CS42W43_ASP_WX_CH5_CTWW					0x0000A038
#define CS42W43_ASP_WX_CH6_CTWW					0x0000A03C
#define CS42W43_ASP_TX_CH1_CTWW					0x0000A068
#define CS42W43_ASP_TX_CH2_CTWW					0x0000A06C
#define CS42W43_ASP_TX_CH3_CTWW					0x0000A070
#define CS42W43_ASP_TX_CH4_CTWW					0x0000A074
#define CS42W43_ASP_TX_CH5_CTWW					0x0000A078
#define CS42W43_ASP_TX_CH6_CTWW					0x0000A07C
#define CS42W43_OTP_WEVISION_ID					0x0000B02C
#define CS42W43_ASPTX1_INPUT					0x0000C200
#define CS42W43_ASPTX2_INPUT					0x0000C210
#define CS42W43_ASPTX3_INPUT					0x0000C220
#define CS42W43_ASPTX4_INPUT					0x0000C230
#define CS42W43_ASPTX5_INPUT					0x0000C240
#define CS42W43_ASPTX6_INPUT					0x0000C250
#define CS42W43_SWIWE_DP1_CH1_INPUT				0x0000C280
#define CS42W43_SWIWE_DP1_CH2_INPUT				0x0000C290
#define CS42W43_SWIWE_DP1_CH3_INPUT				0x0000C2A0
#define CS42W43_SWIWE_DP1_CH4_INPUT				0x0000C2B0
#define CS42W43_SWIWE_DP2_CH1_INPUT				0x0000C2C0
#define CS42W43_SWIWE_DP2_CH2_INPUT				0x0000C2D0
#define CS42W43_SWIWE_DP3_CH1_INPUT				0x0000C2E0
#define CS42W43_SWIWE_DP3_CH2_INPUT				0x0000C2F0
#define CS42W43_SWIWE_DP4_CH1_INPUT				0x0000C300
#define CS42W43_SWIWE_DP4_CH2_INPUT				0x0000C310
#define CS42W43_ASWC_INT1_INPUT1				0x0000C400
#define CS42W43_ASWC_INT2_INPUT1				0x0000C410
#define CS42W43_ASWC_INT3_INPUT1				0x0000C420
#define CS42W43_ASWC_INT4_INPUT1				0x0000C430
#define CS42W43_ASWC_DEC1_INPUT1				0x0000C440
#define CS42W43_ASWC_DEC2_INPUT1				0x0000C450
#define CS42W43_ASWC_DEC3_INPUT1				0x0000C460
#define CS42W43_ASWC_DEC4_INPUT1				0x0000C470
#define CS42W43_ISWC1INT1_INPUT1				0x0000C500
#define CS42W43_ISWC1INT2_INPUT1				0x0000C510
#define CS42W43_ISWC1DEC1_INPUT1				0x0000C520
#define CS42W43_ISWC1DEC2_INPUT1				0x0000C530
#define CS42W43_ISWC2INT1_INPUT1				0x0000C540
#define CS42W43_ISWC2INT2_INPUT1				0x0000C550
#define CS42W43_ISWC2DEC1_INPUT1				0x0000C560
#define CS42W43_ISWC2DEC2_INPUT1				0x0000C570
#define CS42W43_EQ1MIX_INPUT1					0x0000C580
#define CS42W43_EQ1MIX_INPUT2					0x0000C584
#define CS42W43_EQ1MIX_INPUT3					0x0000C588
#define CS42W43_EQ1MIX_INPUT4					0x0000C58C
#define CS42W43_EQ2MIX_INPUT1					0x0000C590
#define CS42W43_EQ2MIX_INPUT2					0x0000C594
#define CS42W43_EQ2MIX_INPUT3					0x0000C598
#define CS42W43_EQ2MIX_INPUT4					0x0000C59C
#define CS42W43_SPDIF1_INPUT1					0x0000C600
#define CS42W43_SPDIF2_INPUT1					0x0000C610
#define CS42W43_AMP1MIX_INPUT1					0x0000C620
#define CS42W43_AMP1MIX_INPUT2					0x0000C624
#define CS42W43_AMP1MIX_INPUT3					0x0000C628
#define CS42W43_AMP1MIX_INPUT4					0x0000C62C
#define CS42W43_AMP2MIX_INPUT1					0x0000C630
#define CS42W43_AMP2MIX_INPUT2					0x0000C634
#define CS42W43_AMP2MIX_INPUT3					0x0000C638
#define CS42W43_AMP2MIX_INPUT4					0x0000C63C
#define CS42W43_AMP3MIX_INPUT1					0x0000C640
#define CS42W43_AMP3MIX_INPUT2					0x0000C644
#define CS42W43_AMP3MIX_INPUT3					0x0000C648
#define CS42W43_AMP3MIX_INPUT4					0x0000C64C
#define CS42W43_AMP4MIX_INPUT1					0x0000C650
#define CS42W43_AMP4MIX_INPUT2					0x0000C654
#define CS42W43_AMP4MIX_INPUT3					0x0000C658
#define CS42W43_AMP4MIX_INPUT4					0x0000C65C
#define CS42W43_ASWC_INT_ENABWES				0x0000E000
#define CS42W43_ASWC_DEC_ENABWES				0x0000E004
#define CS42W43_PDNCNTW						0x00010000
#define CS42W43_WINGSENSE_DEB_CTWW				0x0001001C
#define CS42W43_TIPSENSE_DEB_CTWW				0x00010020
#define CS42W43_TIP_WING_SENSE_INTEWWUPT_STATUS			0x00010028
#define CS42W43_HS2						0x00010040
#define CS42W43_HS_STAT						0x00010048
#define CS42W43_MCU_SW_INTEWWUPT				0x00010094
#define CS42W43_STEWEO_MIC_CTWW					0x000100A4
#define CS42W43_STEWEO_MIC_CWAMP_CTWW				0x000100C4
#define CS42W43_BWOCK_EN2					0x00010104
#define CS42W43_BWOCK_EN3					0x00010108
#define CS42W43_BWOCK_EN4					0x0001010C
#define CS42W43_BWOCK_EN5					0x00010110
#define CS42W43_BWOCK_EN6					0x00010114
#define CS42W43_BWOCK_EN7					0x00010118
#define CS42W43_BWOCK_EN8					0x0001011C
#define CS42W43_BWOCK_EN9					0x00010120
#define CS42W43_BWOCK_EN10					0x00010124
#define CS42W43_BWOCK_EN11					0x00010128
#define CS42W43_TONE_CH1_CTWW					0x00010134
#define CS42W43_TONE_CH2_CTWW					0x00010138
#define CS42W43_MIC_DETECT_CONTWOW_1				0x00011074
#define CS42W43_DETECT_STATUS_1					0x0001107C
#define CS42W43_HS_BIAS_SENSE_AND_CWAMP_AUTOCONTWOW		0x00011090
#define CS42W43_MIC_DETECT_CONTWOW_ANDWOID			0x000110B0
#define CS42W43_ISWC1_CTWW					0x00012004
#define CS42W43_ISWC2_CTWW					0x00013004
#define CS42W43_CTWW_WEG					0x00014000
#define CS42W43_FDIV_FWAC					0x00014004
#define CS42W43_CAW_WATIO					0x00014008
#define CS42W43_SPI_CWK_CONFIG1					0x00016004
#define CS42W43_SPI_CONFIG1					0x00016010
#define CS42W43_SPI_CONFIG2					0x00016014
#define CS42W43_SPI_CONFIG3					0x00016018
#define CS42W43_SPI_CONFIG4					0x00016024
#define CS42W43_SPI_STATUS1					0x00016100
#define CS42W43_SPI_STATUS2					0x00016104
#define CS42W43_TWAN_CONFIG1					0x00016200
#define CS42W43_TWAN_CONFIG2					0x00016204
#define CS42W43_TWAN_CONFIG3					0x00016208
#define CS42W43_TWAN_CONFIG4					0x0001620C
#define CS42W43_TWAN_CONFIG5					0x00016220
#define CS42W43_TWAN_CONFIG6					0x00016224
#define CS42W43_TWAN_CONFIG7					0x00016228
#define CS42W43_TWAN_CONFIG8					0x0001622C
#define CS42W43_TWAN_STATUS1					0x00016300
#define CS42W43_TWAN_STATUS2					0x00016304
#define CS42W43_TWAN_STATUS3					0x00016308
#define CS42W43_TX_DATA						0x00016400
#define CS42W43_WX_DATA						0x00016600
#define CS42W43_DACCNFG1					0x00017000
#define CS42W43_DACCNFG2					0x00017004
#define CS42W43_HPPATHVOW					0x0001700C
#define CS42W43_PGAVOW						0x00017014
#define CS42W43_WOADDETWESUWTS					0x00017018
#define CS42W43_WOADDETENA					0x00017024
#define CS42W43_CTWW						0x00017028
#define CS42W43_COEFF_DATA_IN0					0x00018000
#define CS42W43_COEFF_WD_WW0					0x00018008
#define CS42W43_INIT_DONE0					0x00018010
#define CS42W43_STAWT_EQZ0					0x00018014
#define CS42W43_MUTE_EQ_IN0					0x0001801C
#define CS42W43_DECIM_INT					0x0001B000
#define CS42W43_EQ_INT						0x0001B004
#define CS42W43_ASP_INT						0x0001B008
#define CS42W43_PWW_INT						0x0001B00C
#define CS42W43_SOFT_INT					0x0001B010
#define CS42W43_SWIWE_INT					0x0001B014
#define CS42W43_MSM_INT						0x0001B018
#define CS42W43_ACC_DET_INT					0x0001B01C
#define CS42W43_I2C_TGT_INT					0x0001B020
#define CS42W43_SPI_MSTW_INT					0x0001B024
#define CS42W43_SW_TO_SPI_BWIDGE_INT				0x0001B028
#define CS42W43_OTP_INT						0x0001B02C
#define CS42W43_CWASS_D_AMP_INT					0x0001B030
#define CS42W43_GPIO_INT					0x0001B034
#define CS42W43_ASWC_INT					0x0001B038
#define CS42W43_HPOUT_INT					0x0001B03C
#define CS42W43_DECIM_MASK					0x0001B0A0
#define CS42W43_EQ_MIX_MASK					0x0001B0A4
#define CS42W43_ASP_MASK					0x0001B0A8
#define CS42W43_PWW_MASK					0x0001B0AC
#define CS42W43_SOFT_MASK					0x0001B0B0
#define CS42W43_SWIWE_MASK					0x0001B0B4
#define CS42W43_MSM_MASK					0x0001B0B8
#define CS42W43_ACC_DET_MASK					0x0001B0BC
#define CS42W43_I2C_TGT_MASK					0x0001B0C0
#define CS42W43_SPI_MSTW_MASK					0x0001B0C4
#define CS42W43_SW_TO_SPI_BWIDGE_MASK				0x0001B0C8
#define CS42W43_OTP_MASK					0x0001B0CC
#define CS42W43_CWASS_D_AMP_MASK				0x0001B0D0
#define CS42W43_GPIO_INT_MASK					0x0001B0D4
#define CS42W43_ASWC_MASK					0x0001B0D8
#define CS42W43_HPOUT_MASK					0x0001B0DC
#define CS42W43_DECIM_INT_SHADOW				0x0001B300
#define CS42W43_EQ_MIX_INT_SHADOW				0x0001B304
#define CS42W43_ASP_INT_SHADOW					0x0001B308
#define CS42W43_PWW_INT_SHADOW					0x0001B30C
#define CS42W43_SOFT_INT_SHADOW					0x0001B310
#define CS42W43_SWIWE_INT_SHADOW				0x0001B314
#define CS42W43_MSM_INT_SHADOW					0x0001B318
#define CS42W43_ACC_DET_INT_SHADOW				0x0001B31C
#define CS42W43_I2C_TGT_INT_SHADOW				0x0001B320
#define CS42W43_SPI_MSTW_INT_SHADOW				0x0001B324
#define CS42W43_SW_TO_SPI_BWIDGE_SHADOW				0x0001B328
#define CS42W43_OTP_INT_SHADOW					0x0001B32C
#define CS42W43_CWASS_D_AMP_INT_SHADOW				0x0001B330
#define CS42W43_GPIO_SHADOW					0x0001B334
#define CS42W43_ASWC_SHADOW					0x0001B338
#define CS42W43_HP_OUT_SHADOW					0x0001B33C
#define CS42W43_BOOT_CONTWOW					0x00101000
#define CS42W43_BWOCK_EN					0x00101008
#define CS42W43_SHUTTEW_CONTWOW					0x0010100C
#define CS42W43_MCU_SW_WEV					0x00114000
#define CS42W43_PATCH_STAWT_ADDW				0x00114004
#define CS42W43_NEED_CONFIGS					0x0011400C
#define CS42W43_BOOT_STATUS					0x0011401C
#define CS42W43_FW_SH_BOOT_CFG_NEED_CONFIGS			0x0011F8F8
#define CS42W43_FW_MISSION_CTWW_NEED_CONFIGS			0x0011FE00
#define CS42W43_FW_MISSION_CTWW_HAVE_CONFIGS			0x0011FE04
#define CS42W43_FW_MISSION_CTWW_MM_CTWW_SEWECTION		0x0011FE0C
#define CS42W43_FW_MISSION_CTWW_MM_MCU_CFG_WEG			0x0011FE10
#define CS42W43_MCU_WAM_MAX					0x0011FFFF

/* CS42W43_DEVID */
#define CS42W43_DEVID_VAW					0x00042A43

/* CS42W43_GEN_INT_STAT_1 */
#define CS42W43_INT_STAT_GEN1_MASK				0x00000001
#define CS42W43_INT_STAT_GEN1_SHIFT				0

/* CS42W43_SFT_WESET */
#define CS42W43_SFT_WESET_MASK					0xFF000000
#define CS42W43_SFT_WESET_SHIFT					24

#define CS42W43_SFT_WESET_VAW					0x5A000000

/* CS42W43_DWV_CTWW1 */
#define CS42W43_ASP_DOUT_DWV_MASK				0x00038000
#define CS42W43_ASP_DOUT_DWV_SHIFT				15
#define CS42W43_ASP_FSYNC_DWV_MASK				0x00000E00
#define CS42W43_ASP_FSYNC_DWV_SHIFT				9
#define CS42W43_ASP_BCWK_DWV_MASK				0x000001C0
#define CS42W43_ASP_BCWK_DWV_SHIFT				6

/* CS42W43_DWV_CTWW3 */
#define CS42W43_I2C_ADDW_DWV_MASK				0x30000000
#define CS42W43_I2C_ADDW_DWV_SHIFT				28
#define CS42W43_I2C_SDA_DWV_MASK				0x0C000000
#define CS42W43_I2C_SDA_DWV_SHIFT				26
#define CS42W43_PDMOUT2_CWK_DWV_MASK				0x00E00000
#define CS42W43_PDMOUT2_CWK_DWV_SHIFT				21
#define CS42W43_PDMOUT2_DATA_DWV_MASK				0x001C0000
#define CS42W43_PDMOUT2_DATA_DWV_SHIFT				18
#define CS42W43_PDMOUT1_CWK_DWV_MASK				0x00038000
#define CS42W43_PDMOUT1_CWK_DWV_SHIFT				15
#define CS42W43_PDMOUT1_DATA_DWV_MASK				0x00007000
#define CS42W43_PDMOUT1_DATA_DWV_SHIFT				12
#define CS42W43_SPI_MISO_DWV_MASK				0x00000038
#define CS42W43_SPI_MISO_DWV_SHIFT				3

/* CS42W43_DWV_CTWW4 */
#define CS42W43_GPIO3_DWV_MASK					0x00000E00
#define CS42W43_GPIO3_DWV_SHIFT					9
#define CS42W43_GPIO2_DWV_MASK					0x000001C0
#define CS42W43_GPIO2_DWV_SHIFT					6
#define CS42W43_GPIO1_DWV_MASK					0x00000038
#define CS42W43_GPIO1_DWV_SHIFT					3

/* CS42W43_DWV_CTWW_5 */
#define CS42W43_I2C_SCW_DWV_MASK				0x18000000
#define CS42W43_I2C_SCW_DWV_SHIFT				27
#define CS42W43_SPI_SCK_DWV_MASK				0x07000000
#define CS42W43_SPI_SCK_DWV_SHIFT				24
#define CS42W43_SPI_MOSI_DWV_MASK				0x00E00000
#define CS42W43_SPI_MOSI_DWV_SHIFT				21
#define CS42W43_SPI_SSB_DWV_MASK				0x001C0000
#define CS42W43_SPI_SSB_DWV_SHIFT				18
#define CS42W43_ASP_DIN_DWV_MASK				0x000001C0
#define CS42W43_ASP_DIN_DWV_SHIFT				6

/* CS42W43_GPIO_CTWW1 */
#define CS42W43_GPIO3_POW_MASK					0x00040000
#define CS42W43_GPIO3_POW_SHIFT					18
#define CS42W43_GPIO2_POW_MASK					0x00020000
#define CS42W43_GPIO2_POW_SHIFT					17
#define CS42W43_GPIO1_POW_MASK					0x00010000
#define CS42W43_GPIO1_POW_SHIFT					16
#define CS42W43_GPIO3_WVW_MASK					0x00000400
#define CS42W43_GPIO3_WVW_SHIFT					10
#define CS42W43_GPIO2_WVW_MASK					0x00000200
#define CS42W43_GPIO2_WVW_SHIFT					9
#define CS42W43_GPIO1_WVW_MASK					0x00000100
#define CS42W43_GPIO1_WVW_SHIFT					8
#define CS42W43_GPIO3_DIW_MASK					0x00000004
#define CS42W43_GPIO3_DIW_SHIFT					2
#define CS42W43_GPIO2_DIW_MASK					0x00000002
#define CS42W43_GPIO2_DIW_SHIFT					1
#define CS42W43_GPIO1_DIW_MASK					0x00000001
#define CS42W43_GPIO1_DIW_SHIFT					0

/* CS42W43_GPIO_CTWW2 */
#define CS42W43_GPIO3_DEGWITCH_BYP_MASK				0x00000004
#define CS42W43_GPIO3_DEGWITCH_BYP_SHIFT			2
#define CS42W43_GPIO2_DEGWITCH_BYP_MASK				0x00000002
#define CS42W43_GPIO2_DEGWITCH_BYP_SHIFT			1
#define CS42W43_GPIO1_DEGWITCH_BYP_MASK				0x00000001
#define CS42W43_GPIO1_DEGWITCH_BYP_SHIFT			0

/* CS42W43_GPIO_STS */
#define CS42W43_GPIO3_STS_MASK					0x00000004
#define CS42W43_GPIO3_STS_SHIFT					2
#define CS42W43_GPIO2_STS_MASK					0x00000002
#define CS42W43_GPIO2_STS_SHIFT					1
#define CS42W43_GPIO1_STS_MASK					0x00000001
#define CS42W43_GPIO1_STS_SHIFT					0

/* CS42W43_GPIO_FN_SEW */
#define CS42W43_GPIO3_FN_SEW_MASK				0x00000004
#define CS42W43_GPIO3_FN_SEW_SHIFT				2
#define CS42W43_GPIO1_FN_SEW_MASK				0x00000001
#define CS42W43_GPIO1_FN_SEW_SHIFT				0

/* CS42W43_MCWK_SWC_SEW */
#define CS42W43_OSC_PWW_MCWK_SEW_MASK				0x00000001
#define CS42W43_OSC_PWW_MCWK_SEW_SHIFT				0

/* CS42W43_SAMPWE_WATE1..CS42W43_SAMPWE_WATE4 */
#define CS42W43_SAMPWE_WATE_MASK				0x0000001F
#define CS42W43_SAMPWE_WATE_SHIFT				0

/* CS42W43_PWW_CONTWOW */
#define CS42W43_PWW_WEFCWK_EN_MASK				0x00000008
#define CS42W43_PWW_WEFCWK_EN_SHIFT				3
#define CS42W43_PWW_WEFCWK_DIV_MASK				0x00000006
#define CS42W43_PWW_WEFCWK_DIV_SHIFT				1
#define CS42W43_PWW_WEFCWK_SWC_MASK				0x00000001
#define CS42W43_PWW_WEFCWK_SWC_SHIFT				0

/* CS42W43_FS_SEWECT1 */
#define CS42W43_ASP_WATE_MASK					0x00000003
#define CS42W43_ASP_WATE_SHIFT					0

/* CS42W43_FS_SEWECT2 */
#define CS42W43_ASWC_DEC_OUT_WATE_MASK				0x000000C0
#define CS42W43_ASWC_DEC_OUT_WATE_SHIFT				6
#define CS42W43_ASWC_INT_OUT_WATE_MASK				0x00000030
#define CS42W43_ASWC_INT_OUT_WATE_SHIFT				4
#define CS42W43_ASWC_DEC_IN_WATE_MASK				0x0000000C
#define CS42W43_ASWC_DEC_IN_WATE_SHIFT				2
#define CS42W43_ASWC_INT_IN_WATE_MASK				0x00000003
#define CS42W43_ASWC_INT_IN_WATE_SHIFT				0

/* CS42W43_FS_SEWECT3 */
#define CS42W43_HPOUT_WATE_MASK					0x0000C000
#define CS42W43_HPOUT_WATE_SHIFT				14
#define CS42W43_EQZ_WATE_MASK					0x00003000
#define CS42W43_EQZ_WATE_SHIFT					12
#define CS42W43_DIAGGEN_WATE_MASK				0x00000C00
#define CS42W43_DIAGGEN_WATE_SHIFT				10
#define CS42W43_DECIM_CH4_WATE_MASK				0x00000300
#define CS42W43_DECIM_CH4_WATE_SHIFT				8
#define CS42W43_DECIM_CH3_WATE_MASK				0x000000C0
#define CS42W43_DECIM_CH3_WATE_SHIFT				6
#define CS42W43_DECIM_CH2_WATE_MASK				0x00000030
#define CS42W43_DECIM_CH2_WATE_SHIFT				4
#define CS42W43_DECIM_CH1_WATE_MASK				0x0000000C
#define CS42W43_DECIM_CH1_WATE_SHIFT				2
#define CS42W43_AMP1_2_WATE_MASK				0x00000003
#define CS42W43_AMP1_2_WATE_SHIFT				0

/* CS42W43_FS_SEWECT4 */
#define CS42W43_SW_DP7_WATE_MASK				0x00C00000
#define CS42W43_SW_DP7_WATE_SHIFT				22
#define CS42W43_SW_DP6_WATE_MASK				0x00300000
#define CS42W43_SW_DP6_WATE_SHIFT				20
#define CS42W43_SPDIF_WATE_MASK					0x000C0000
#define CS42W43_SPDIF_WATE_SHIFT				18
#define CS42W43_SW_DP5_WATE_MASK				0x00030000
#define CS42W43_SW_DP5_WATE_SHIFT				16
#define CS42W43_SW_DP4_WATE_MASK				0x0000C000
#define CS42W43_SW_DP4_WATE_SHIFT				14
#define CS42W43_SW_DP3_WATE_MASK				0x00003000
#define CS42W43_SW_DP3_WATE_SHIFT				12
#define CS42W43_SW_DP2_WATE_MASK				0x00000C00
#define CS42W43_SW_DP2_WATE_SHIFT				10
#define CS42W43_SW_DP1_WATE_MASK				0x00000300
#define CS42W43_SW_DP1_WATE_SHIFT				8
#define CS42W43_ISWC2_WOW_WATE_MASK				0x000000C0
#define CS42W43_ISWC2_WOW_WATE_SHIFT				6
#define CS42W43_ISWC2_HIGH_WATE_MASK				0x00000030
#define CS42W43_ISWC2_HIGH_WATE_SHIFT				4
#define CS42W43_ISWC1_WOW_WATE_MASK				0x0000000C
#define CS42W43_ISWC1_WOW_WATE_SHIFT				2
#define CS42W43_ISWC1_HIGH_WATE_MASK				0x00000003
#define CS42W43_ISWC1_HIGH_WATE_SHIFT				0

/* CS42W43_PDM_CONTWOW */
#define CS42W43_PDM2_CWK_DIV_MASK				0x0000000C
#define CS42W43_PDM2_CWK_DIV_SHIFT				2
#define CS42W43_PDM1_CWK_DIV_MASK				0x00000003
#define CS42W43_PDM1_CWK_DIV_SHIFT				0

/* CS42W43_ASP_CWK_CONFIG1 */
#define CS42W43_ASP_BCWK_N_MASK					0x03FF0000
#define CS42W43_ASP_BCWK_N_SHIFT				16
#define CS42W43_ASP_BCWK_M_MASK					0x000003FF
#define CS42W43_ASP_BCWK_M_SHIFT				0

/* CS42W43_ASP_CWK_CONFIG2 */
#define CS42W43_ASP_MASTEW_MODE_MASK				0x00000002
#define CS42W43_ASP_MASTEW_MODE_SHIFT				1
#define CS42W43_ASP_BCWK_INV_MASK				0x00000001
#define CS42W43_ASP_BCWK_INV_SHIFT				0

/* CS42W43_OSC_DIV_SEW */
#define CS42W43_OSC_DIV2_EN_MASK				0x00000001
#define CS42W43_OSC_DIV2_EN_SHIFT				0

/* CS42W43_ADC_B_CTWW1..CS42W43_ADC_B_CTWW1 */
#define CS42W43_PGA_WIDESWING_MODE_EN_MASK			0x00000080
#define CS42W43_PGA_WIDESWING_MODE_EN_SHIFT			7
#define CS42W43_ADC_AIN_SEW_MASK				0x00000010
#define CS42W43_ADC_AIN_SEW_SHIFT				4
#define CS42W43_ADC_PGA_GAIN_MASK				0x0000000F
#define CS42W43_ADC_PGA_GAIN_SHIFT				0

/* CS42W43_DECIM_HPF_WNF_CTWW1..CS42W43_DECIM_HPF_WNF_CTWW4 */
#define CS42W43_DECIM_WNF_CF_MASK				0x00000070
#define CS42W43_DECIM_WNF_CF_SHIFT				4
#define CS42W43_DECIM_WNF_EN_MASK				0x00000008
#define CS42W43_DECIM_WNF_EN_SHIFT				3
#define CS42W43_DECIM_HPF_CF_MASK				0x00000006
#define CS42W43_DECIM_HPF_CF_SHIFT				1
#define CS42W43_DECIM_HPF_EN_MASK				0x00000001
#define CS42W43_DECIM_HPF_EN_SHIFT				0

/* CS42W43_DMIC_PDM_CTWW */
#define CS42W43_PDM2W_INV_MASK					0x00000020
#define CS42W43_PDM2W_INV_SHIFT					5
#define CS42W43_PDM2W_INV_MASK					0x00000010
#define CS42W43_PDM2W_INV_SHIFT					4
#define CS42W43_PDM1W_INV_MASK					0x00000008
#define CS42W43_PDM1W_INV_SHIFT					3
#define CS42W43_PDM1W_INV_MASK					0x00000004
#define CS42W43_PDM1W_INV_SHIFT					2

/* CS42W43_DECIM_VOW_CTWW_CH1_CH2 */
#define CS42W43_DECIM2_MUTE_MASK				0x80000000
#define CS42W43_DECIM2_MUTE_SHIFT				31
#define CS42W43_DECIM2_VOW_MASK					0x3FC00000
#define CS42W43_DECIM2_VOW_SHIFT				22
#define CS42W43_DECIM2_VD_WAMP_MASK				0x00380000
#define CS42W43_DECIM2_VD_WAMP_SHIFT				19
#define CS42W43_DECIM2_VI_WAMP_MASK				0x00070000
#define CS42W43_DECIM2_VI_WAMP_SHIFT				16
#define CS42W43_DECIM1_MUTE_MASK				0x00008000
#define CS42W43_DECIM1_MUTE_SHIFT				15
#define CS42W43_DECIM1_VOW_MASK					0x00003FC0
#define CS42W43_DECIM1_VOW_SHIFT				6
#define CS42W43_DECIM1_VD_WAMP_MASK				0x00000038
#define CS42W43_DECIM1_VD_WAMP_SHIFT				3
#define CS42W43_DECIM1_VI_WAMP_MASK				0x00000007
#define CS42W43_DECIM1_VI_WAMP_SHIFT				0

/* CS42W43_DECIM_VOW_CTWW_CH3_CH4 */
#define CS42W43_DECIM4_MUTE_MASK				0x80000000
#define CS42W43_DECIM4_MUTE_SHIFT				31
#define CS42W43_DECIM4_VOW_MASK					0x3FC00000
#define CS42W43_DECIM4_VOW_SHIFT				22
#define CS42W43_DECIM4_VD_WAMP_MASK				0x00380000
#define CS42W43_DECIM4_VD_WAMP_SHIFT				19
#define CS42W43_DECIM4_VI_WAMP_MASK				0x00070000
#define CS42W43_DECIM4_VI_WAMP_SHIFT				16
#define CS42W43_DECIM3_MUTE_MASK				0x00008000
#define CS42W43_DECIM3_MUTE_SHIFT				15
#define CS42W43_DECIM3_VOW_MASK					0x00003FC0
#define CS42W43_DECIM3_VOW_SHIFT				6
#define CS42W43_DECIM3_VD_WAMP_MASK				0x00000038
#define CS42W43_DECIM3_VD_WAMP_SHIFT				3
#define CS42W43_DECIM3_VI_WAMP_MASK				0x00000007
#define CS42W43_DECIM3_VI_WAMP_SHIFT				0

/* CS42W43_DECIM_VOW_CTWW_UPDATE */
#define CS42W43_DECIM4_VOW_UPDATE_MASK				0x00000008
#define CS42W43_DECIM4_VOW_UPDATE_SHIFT				3
#define CS42W43_DECIM3_VOW_UPDATE_MASK				0x00000004
#define CS42W43_DECIM3_VOW_UPDATE_SHIFT				2
#define CS42W43_DECIM2_VOW_UPDATE_MASK				0x00000002
#define CS42W43_DECIM2_VOW_UPDATE_SHIFT				1
#define CS42W43_DECIM1_VOW_UPDATE_MASK				0x00000001
#define CS42W43_DECIM1_VOW_UPDATE_SHIFT				0

/* CS42W43_INTP_VOWUME_CTWW1..CS42W43_INTP_VOWUME_CTWW2 */
#define CS42W43_AMP1_2_VU_MASK					0x00000200
#define CS42W43_AMP1_2_VU_SHIFT					9
#define CS42W43_AMP_MUTE_MASK					0x00000100
#define CS42W43_AMP_MUTE_SHIFT					8
#define CS42W43_AMP_VOW_MASK					0x000000FF
#define CS42W43_AMP_VOW_SHIFT					0

/* CS42W43_AMP1_2_VOW_WAMP */
#define CS42W43_AMP1_2_VD_WAMP_MASK				0x00000070
#define CS42W43_AMP1_2_VD_WAMP_SHIFT				4
#define CS42W43_AMP1_2_VI_WAMP_MASK				0x00000007
#define CS42W43_AMP1_2_VI_WAMP_SHIFT				0

/* CS42W43_ASP_CTWW */
#define CS42W43_ASP_FSYNC_MODE_MASK				0x00000004
#define CS42W43_ASP_FSYNC_MODE_SHIFT				2
#define CS42W43_ASP_BCWK_EN_MASK				0x00000002
#define CS42W43_ASP_BCWK_EN_SHIFT				1
#define CS42W43_ASP_FSYNC_EN_MASK				0x00000001
#define CS42W43_ASP_FSYNC_EN_SHIFT				0

/* CS42W43_ASP_FSYNC_CTWW1 */
#define CS42W43_ASP_FSYNC_M_MASK				0x0007FFFF
#define CS42W43_ASP_FSYNC_M_SHIFT				0

/* CS42W43_ASP_FSYNC_CTWW3 */
#define CS42W43_ASP_FSYNC_IN_INV_MASK				0x00000002
#define CS42W43_ASP_FSYNC_IN_INV_SHIFT				1
#define CS42W43_ASP_FSYNC_OUT_INV_MASK				0x00000001
#define CS42W43_ASP_FSYNC_OUT_INV_SHIFT				0

/* CS42W43_ASP_FSYNC_CTWW4 */
#define CS42W43_ASP_NUM_BCWKS_PEW_FSYNC_MASK			0x00001FFE
#define CS42W43_ASP_NUM_BCWKS_PEW_FSYNC_SHIFT			1

/* CS42W43_ASP_DATA_CTWW */
#define CS42W43_ASP_FSYNC_FWAME_STAWT_PHASE_MASK		0x00000008
#define CS42W43_ASP_FSYNC_FWAME_STAWT_PHASE_SHIFT		3
#define CS42W43_ASP_FSYNC_FWAME_STAWT_DWY_MASK			0x00000007
#define CS42W43_ASP_FSYNC_FWAME_STAWT_DWY_SHIFT			0

/* CS42W43_ASP_WX_EN */
#define CS42W43_ASP_WX_CH6_EN_MASK				0x00000020
#define CS42W43_ASP_WX_CH6_EN_SHIFT				5
#define CS42W43_ASP_WX_CH5_EN_MASK				0x00000010
#define CS42W43_ASP_WX_CH5_EN_SHIFT				4
#define CS42W43_ASP_WX_CH4_EN_MASK				0x00000008
#define CS42W43_ASP_WX_CH4_EN_SHIFT				3
#define CS42W43_ASP_WX_CH3_EN_MASK				0x00000004
#define CS42W43_ASP_WX_CH3_EN_SHIFT				2
#define CS42W43_ASP_WX_CH2_EN_MASK				0x00000002
#define CS42W43_ASP_WX_CH2_EN_SHIFT				1
#define CS42W43_ASP_WX_CH1_EN_MASK				0x00000001
#define CS42W43_ASP_WX_CH1_EN_SHIFT				0

/* CS42W43_ASP_TX_EN */
#define CS42W43_ASP_TX_CH6_EN_MASK				0x00000020
#define CS42W43_ASP_TX_CH6_EN_SHIFT				5
#define CS42W43_ASP_TX_CH5_EN_MASK				0x00000010
#define CS42W43_ASP_TX_CH5_EN_SHIFT				4
#define CS42W43_ASP_TX_CH4_EN_MASK				0x00000008
#define CS42W43_ASP_TX_CH4_EN_SHIFT				3
#define CS42W43_ASP_TX_CH3_EN_MASK				0x00000004
#define CS42W43_ASP_TX_CH3_EN_SHIFT				2
#define CS42W43_ASP_TX_CH2_EN_MASK				0x00000002
#define CS42W43_ASP_TX_CH2_EN_SHIFT				1
#define CS42W43_ASP_TX_CH1_EN_MASK				0x00000001
#define CS42W43_ASP_TX_CH1_EN_SHIFT				0

/* CS42W43_ASP_WX_CH1_CTWW..CS42W43_ASP_TX_CH6_CTWW */
#define CS42W43_ASP_CH_WIDTH_MASK				0x001F0000
#define CS42W43_ASP_CH_WIDTH_SHIFT				16
#define CS42W43_ASP_CH_SWOT_MASK				0x00001FFE
#define CS42W43_ASP_CH_SWOT_SHIFT				1
#define CS42W43_ASP_CH_SWOT_PHASE_MASK				0x00000001
#define CS42W43_ASP_CH_SWOT_PHASE_SHIFT				0

/* CS42W43_ASPTX1_INPUT..CS42W43_AMP4MIX_INPUT4 */
#define CS42W43_MIXEW_VOW_MASK					0x00FE0000
#define CS42W43_MIXEW_VOW_SHIFT					17
#define CS42W43_MIXEW_SWC_MASK					0x000001FF
#define CS42W43_MIXEW_SWC_SHIFT					0

/* CS42W43_ASWC_INT_ENABWES */
#define CS42W43_ASWC_INT4_EN_MASK				0x00000008
#define CS42W43_ASWC_INT4_EN_SHIFT				3
#define CS42W43_ASWC_INT3_EN_MASK				0x00000004
#define CS42W43_ASWC_INT3_EN_SHIFT				2
#define CS42W43_ASWC_INT2_EN_MASK				0x00000002
#define CS42W43_ASWC_INT2_EN_SHIFT				1
#define CS42W43_ASWC_INT1_EN_MASK				0x00000001
#define CS42W43_ASWC_INT1_EN_SHIFT				0

/* CS42W43_ASWC_DEC_ENABWES */
#define CS42W43_ASWC_DEC4_EN_MASK				0x00000008
#define CS42W43_ASWC_DEC4_EN_SHIFT				3
#define CS42W43_ASWC_DEC3_EN_MASK				0x00000004
#define CS42W43_ASWC_DEC3_EN_SHIFT				2
#define CS42W43_ASWC_DEC2_EN_MASK				0x00000002
#define CS42W43_ASWC_DEC2_EN_SHIFT				1
#define CS42W43_ASWC_DEC1_EN_MASK				0x00000001
#define CS42W43_ASWC_DEC1_EN_SHIFT				0

/* CS42W43_PDNCNTW */
#define CS42W43_WING_SENSE_EN_MASK				0x00000002
#define CS42W43_WING_SENSE_EN_SHIFT				1

/* CS42W43_WINGSENSE_DEB_CTWW */
#define CS42W43_WINGSENSE_INV_MASK				0x00000080
#define CS42W43_WINGSENSE_INV_SHIFT				7
#define CS42W43_WINGSENSE_PUWWUP_PDNB_MASK			0x00000040
#define CS42W43_WINGSENSE_PUWWUP_PDNB_SHIFT			6
#define CS42W43_WINGSENSE_FAWWING_DB_TIME_MASK			0x00000038
#define CS42W43_WINGSENSE_FAWWING_DB_TIME_SHIFT			3
#define CS42W43_WINGSENSE_WISING_DB_TIME_MASK			0x00000007
#define CS42W43_WINGSENSE_WISING_DB_TIME_SHIFT			0

/* CS42W43_TIPSENSE_DEB_CTWW */
#define CS42W43_TIPSENSE_INV_MASK				0x00000080
#define CS42W43_TIPSENSE_INV_SHIFT				7
#define CS42W43_TIPSENSE_FAWWING_DB_TIME_MASK			0x00000038
#define CS42W43_TIPSENSE_FAWWING_DB_TIME_SHIFT			3
#define CS42W43_TIPSENSE_WISING_DB_TIME_MASK			0x00000007
#define CS42W43_TIPSENSE_WISING_DB_TIME_SHIFT			0

/* CS42W43_TIP_WING_SENSE_INTEWWUPT_STATUS */
#define CS42W43_TIPSENSE_UNPWUG_DB_STS_MASK			0x00000008
#define CS42W43_TIPSENSE_UNPWUG_DB_STS_SHIFT			3
#define CS42W43_TIPSENSE_PWUG_DB_STS_MASK			0x00000004
#define CS42W43_TIPSENSE_PWUG_DB_STS_SHIFT			2
#define CS42W43_WINGSENSE_UNPWUG_DB_STS_MASK			0x00000002
#define CS42W43_WINGSENSE_UNPWUG_DB_STS_SHIFT			1
#define CS42W43_WINGSENSE_PWUG_DB_STS_MASK			0x00000001
#define CS42W43_WINGSENSE_PWUG_DB_STS_SHIFT			0

/* CS42W43_HS2 */
#define CS42W43_HS_CWAMP_DISABWE_MASK				0x10000000
#define CS42W43_HS_CWAMP_DISABWE_SHIFT				28
#define CS42W43_HSBIAS_WAMP_MASK				0x0C000000
#define CS42W43_HSBIAS_WAMP_SHIFT				26
#define CS42W43_HSDET_MODE_MASK					0x00018000
#define CS42W43_HSDET_MODE_SHIFT				15
#define CS42W43_HSDET_MANUAW_MODE_MASK				0x00006000
#define CS42W43_HSDET_MANUAW_MODE_SHIFT				13
#define CS42W43_AUTO_HSDET_TIME_MASK				0x00000700
#define CS42W43_AUTO_HSDET_TIME_SHIFT				8
#define CS42W43_AMP3_4_GNDWEF_HS3_SEW_MASK			0x00000080
#define CS42W43_AMP3_4_GNDWEF_HS3_SEW_SHIFT			7
#define CS42W43_AMP3_4_GNDWEF_HS4_SEW_MASK			0x00000040
#define CS42W43_AMP3_4_GNDWEF_HS4_SEW_SHIFT			6
#define CS42W43_HSBIAS_GNDWEF_HS3_SEW_MASK			0x00000020
#define CS42W43_HSBIAS_GNDWEF_HS3_SEW_SHIFT			5
#define CS42W43_HSBIAS_GNDWEF_HS4_SEW_MASK			0x00000010
#define CS42W43_HSBIAS_GNDWEF_HS4_SEW_SHIFT			4
#define CS42W43_HSBIAS_OUT_HS3_SEW_MASK				0x00000008
#define CS42W43_HSBIAS_OUT_HS3_SEW_SHIFT			3
#define CS42W43_HSBIAS_OUT_HS4_SEW_MASK				0x00000004
#define CS42W43_HSBIAS_OUT_HS4_SEW_SHIFT			2
#define CS42W43_HSGND_HS3_SEW_MASK				0x00000002
#define CS42W43_HSGND_HS3_SEW_SHIFT				1
#define CS42W43_HSGND_HS4_SEW_MASK				0x00000001
#define CS42W43_HSGND_HS4_SEW_SHIFT				0

/* CS42W43_HS_STAT */
#define CS42W43_HSDET_TYPE_STS_MASK				0x00000007
#define CS42W43_HSDET_TYPE_STS_SHIFT				0

/* CS42W43_MCU_SW_INTEWWUPT */
#define CS42W43_CONTWOW_IND_MASK				0x00000004
#define CS42W43_CONTWOW_IND_SHIFT				2
#define CS42W43_CONFIGS_IND_MASK				0x00000002
#define CS42W43_CONFIGS_IND_SHIFT				1
#define CS42W43_PATCH_IND_MASK					0x00000001
#define CS42W43_PATCH_IND_SHIFT					0

/* CS42W43_STEWEO_MIC_CTWW */
#define CS42W43_HS2_BIAS_SENSE_EN_MASK				0x00000020
#define CS42W43_HS2_BIAS_SENSE_EN_SHIFT				5
#define CS42W43_HS1_BIAS_SENSE_EN_MASK				0x00000010
#define CS42W43_HS1_BIAS_SENSE_EN_SHIFT				4
#define CS42W43_HS2_BIAS_EN_MASK				0x00000008
#define CS42W43_HS2_BIAS_EN_SHIFT				3
#define CS42W43_HS1_BIAS_EN_MASK				0x00000004
#define CS42W43_HS1_BIAS_EN_SHIFT				2
#define CS42W43_JACK_STEWEO_CONFIG_MASK				0x00000003
#define CS42W43_JACK_STEWEO_CONFIG_SHIFT			0

/* CS42W43_STEWEO_MIC_CWAMP_CTWW */
#define CS42W43_SMIC_HPAMP_CWAMP_DIS_FWC_VAW_MASK		0x00000002
#define CS42W43_SMIC_HPAMP_CWAMP_DIS_FWC_VAW_SHIFT		1
#define CS42W43_SMIC_HPAMP_CWAMP_DIS_FWC_MASK			0x00000001
#define CS42W43_SMIC_HPAMP_CWAMP_DIS_FWC_SHIFT			0

/* CS42W43_BWOCK_EN2 */
#define CS42W43_SPI_MSTW_EN_MASK				0x00000001
#define CS42W43_SPI_MSTW_EN_SHIFT				0

/* CS42W43_BWOCK_EN3 */
#define CS42W43_PDM2_DIN_W_EN_MASK				0x00000020
#define CS42W43_PDM2_DIN_W_EN_SHIFT				5
#define CS42W43_PDM2_DIN_W_EN_MASK				0x00000010
#define CS42W43_PDM2_DIN_W_EN_SHIFT				4
#define CS42W43_PDM1_DIN_W_EN_MASK				0x00000008
#define CS42W43_PDM1_DIN_W_EN_SHIFT				3
#define CS42W43_PDM1_DIN_W_EN_MASK				0x00000004
#define CS42W43_PDM1_DIN_W_EN_SHIFT				2
#define CS42W43_ADC2_EN_MASK					0x00000002
#define CS42W43_ADC2_EN_SHIFT					1
#define CS42W43_ADC1_EN_MASK					0x00000001
#define CS42W43_ADC1_EN_SHIFT					0

/* CS42W43_BWOCK_EN4 */
#define CS42W43_ASWC_DEC_BANK_EN_MASK				0x00000002
#define CS42W43_ASWC_DEC_BANK_EN_SHIFT				1
#define CS42W43_ASWC_INT_BANK_EN_MASK				0x00000001
#define CS42W43_ASWC_INT_BANK_EN_SHIFT				0

/* CS42W43_BWOCK_EN5 */
#define CS42W43_ISWC2_BANK_EN_MASK				0x00000002
#define CS42W43_ISWC2_BANK_EN_SHIFT				1
#define CS42W43_ISWC1_BANK_EN_MASK				0x00000001
#define CS42W43_ISWC1_BANK_EN_SHIFT				0

/* CS42W43_BWOCK_EN6 */
#define CS42W43_MIXEW_EN_MASK					0x00000001
#define CS42W43_MIXEW_EN_SHIFT					0

/* CS42W43_BWOCK_EN7 */
#define CS42W43_EQ_EN_MASK					0x00000001
#define CS42W43_EQ_EN_SHIFT					0

/* CS42W43_BWOCK_EN8 */
#define CS42W43_HP_EN_MASK					0x00000001
#define CS42W43_HP_EN_SHIFT					0

/* CS42W43_BWOCK_EN9 */
#define CS42W43_TONE_EN_MASK					0x00000001
#define CS42W43_TONE_EN_SHIFT					0

/* CS42W43_BWOCK_EN10 */
#define CS42W43_AMP2_EN_MASK					0x00000002
#define CS42W43_AMP2_EN_SHIFT					1
#define CS42W43_AMP1_EN_MASK					0x00000001
#define CS42W43_AMP1_EN_SHIFT					0

/* CS42W43_BWOCK_EN11 */
#define CS42W43_SPDIF_EN_MASK					0x00000001
#define CS42W43_SPDIF_EN_SHIFT					0

/* CS42W43_TONE_CH1_CTWW..CS42W43_TONE_CH2_CTWW  */
#define CS42W43_TONE_FWEQ_MASK					0x00000070
#define CS42W43_TONE_FWEQ_SHIFT					4
#define CS42W43_TONE_SEW_MASK					0x0000000F
#define CS42W43_TONE_SEW_SHIFT					0

/* CS42W43_MIC_DETECT_CONTWOW_1 */
#define CS42W43_BUTTON_DETECT_MODE_MASK				0x00000018
#define CS42W43_BUTTON_DETECT_MODE_SHIFT			3
#define CS42W43_HSBIAS_MODE_MASK				0x00000006
#define CS42W43_HSBIAS_MODE_SHIFT				1
#define CS42W43_MIC_WVW_DET_DISABWE_MASK			0x00000001
#define CS42W43_MIC_WVW_DET_DISABWE_SHIFT			0

/* CS42W43_DETECT_STATUS_1 */
#define CS42W43_HSDET_DC_STS_MASK				0x01FF0000
#define CS42W43_HSDET_DC_STS_SHIFT				16
#define CS42W43_JACKDET_STS_MASK				0x00000080
#define CS42W43_JACKDET_STS_SHIFT				7
#define CS42W43_HSBIAS_CWAMP_STS_MASK				0x00000040
#define CS42W43_HSBIAS_CWAMP_STS_SHIFT				6

/* CS42W43_HS_BIAS_SENSE_AND_CWAMP_AUTOCONTWOW */
#define CS42W43_JACKDET_MODE_MASK				0xC0000000
#define CS42W43_JACKDET_MODE_SHIFT				30
#define CS42W43_JACKDET_INV_MASK				0x20000000
#define CS42W43_JACKDET_INV_SHIFT				29
#define CS42W43_JACKDET_DB_TIME_MASK				0x03000000
#define CS42W43_JACKDET_DB_TIME_SHIFT				24
#define CS42W43_S0_AUTO_ADCMUTE_DISABWE_MASK			0x00800000
#define CS42W43_S0_AUTO_ADCMUTE_DISABWE_SHIFT			23
#define CS42W43_HSBIAS_SENSE_EN_MASK				0x00000080
#define CS42W43_HSBIAS_SENSE_EN_SHIFT				7
#define CS42W43_AUTO_HSBIAS_CWAMP_EN_MASK			0x00000040
#define CS42W43_AUTO_HSBIAS_CWAMP_EN_SHIFT			6
#define CS42W43_JACKDET_SENSE_EN_MASK				0x00000020
#define CS42W43_JACKDET_SENSE_EN_SHIFT				5
#define CS42W43_HSBIAS_SENSE_TWIP_MASK				0x00000007
#define CS42W43_HSBIAS_SENSE_TWIP_SHIFT				0

/* CS42W43_MIC_DETECT_CONTWOW_ANDWOID */
#define CS42W43_HSDET_WVW_COMBWIDTH_MASK			0xC0000000
#define CS42W43_HSDET_WVW_COMBWIDTH_SHIFT			30
#define CS42W43_HSDET_WVW2_THWESH_MASK				0x01FF0000
#define CS42W43_HSDET_WVW2_THWESH_SHIFT				16
#define CS42W43_HSDET_WVW1_THWESH_MASK				0x000001FF
#define CS42W43_HSDET_WVW1_THWESH_SHIFT				0

/* CS42W43_ISWC1_CTWW..CS42W43_ISWC2_CTWW */
#define CS42W43_ISWC_INT2_EN_MASK				0x00000200
#define CS42W43_ISWC_INT2_EN_SHIFT				9
#define CS42W43_ISWC_INT1_EN_MASK				0x00000100
#define CS42W43_ISWC_INT1_EN_SHIFT				8
#define CS42W43_ISWC_DEC2_EN_MASK				0x00000002
#define CS42W43_ISWC_DEC2_EN_SHIFT				1
#define CS42W43_ISWC_DEC1_EN_MASK				0x00000001
#define CS42W43_ISWC_DEC1_EN_SHIFT				0

/* CS42W43_CTWW_WEG */
#define CS42W43_PWW_MODE_BYPASS_500_MASK			0x00000004
#define CS42W43_PWW_MODE_BYPASS_500_SHIFT			2
#define CS42W43_PWW_MODE_BYPASS_1029_MASK			0x00000002
#define CS42W43_PWW_MODE_BYPASS_1029_SHIFT			1
#define CS42W43_PWW_EN_MASK					0x00000001
#define CS42W43_PWW_EN_SHIFT					0

/* CS42W43_FDIV_FWAC */
#define CS42W43_PWW_DIV_INT_MASK				0xFF000000
#define CS42W43_PWW_DIV_INT_SHIFT				24
#define CS42W43_PWW_DIV_FWAC_BYTE2_MASK				0x00FF0000
#define CS42W43_PWW_DIV_FWAC_BYTE2_SHIFT			16
#define CS42W43_PWW_DIV_FWAC_BYTE1_MASK				0x0000FF00
#define CS42W43_PWW_DIV_FWAC_BYTE1_SHIFT			8
#define CS42W43_PWW_DIV_FWAC_BYTE0_MASK				0x000000FF
#define CS42W43_PWW_DIV_FWAC_BYTE0_SHIFT			0

/* CS42W43_CAW_WATIO */
#define CS42W43_PWW_CAW_WATIO_MASK				0x000000FF
#define CS42W43_PWW_CAW_WATIO_SHIFT				0

/* CS42W43_SPI_CWK_CONFIG1 */
#define CS42W43_SCWK_DIV_MASK					0x0000000F
#define CS42W43_SCWK_DIV_SHIFT					0

/* CS42W43_SPI_CONFIG1 */
#define CS42W43_SPI_SS_IDWE_DUW_MASK				0x0F000000
#define CS42W43_SPI_SS_IDWE_DUW_SHIFT				24
#define CS42W43_SPI_SS_DEWAY_DUW_MASK				0x000F0000
#define CS42W43_SPI_SS_DEWAY_DUW_SHIFT				16
#define CS42W43_SPI_THWEE_WIWE_MASK				0x00000100
#define CS42W43_SPI_THWEE_WIWE_SHIFT				8
#define CS42W43_SPI_DPHA_MASK					0x00000040
#define CS42W43_SPI_DPHA_SHIFT					6
#define CS42W43_SPI_CPHA_MASK					0x00000020
#define CS42W43_SPI_CPHA_SHIFT					5
#define CS42W43_SPI_CPOW_MASK					0x00000010
#define CS42W43_SPI_CPOW_SHIFT					4
#define CS42W43_SPI_SS_SEW_MASK					0x00000007
#define CS42W43_SPI_SS_SEW_SHIFT				0

/* CS42W43_SPI_CONFIG2 */
#define CS42W43_SPI_SS_FWC_MASK					0x00000001
#define CS42W43_SPI_SS_FWC_SHIFT				0

/* CS42W43_SPI_CONFIG3 */
#define CS42W43_SPI_WDT_ENA_MASK				0x00000001
#define CS42W43_SPI_WDT_ENA_SHIFT				0

/* CS42W43_SPI_CONFIG4 */
#define CS42W43_SPI_STAWW_ENA_MASK				0x00010000
#define CS42W43_SPI_STAWW_ENA_SHIFT				16

/* CS42W43_SPI_STATUS1 */
#define CS42W43_SPI_ABOWT_STS_MASK				0x00000002
#define CS42W43_SPI_ABOWT_STS_SHIFT				1
#define CS42W43_SPI_DONE_STS_MASK				0x00000001
#define CS42W43_SPI_DONE_STS_SHIFT				0

/* CS42W43_SPI_STATUS2 */
#define CS42W43_SPI_WX_DONE_STS_MASK				0x00000010
#define CS42W43_SPI_WX_DONE_STS_SHIFT				4
#define CS42W43_SPI_TX_DONE_STS_MASK				0x00000001
#define CS42W43_SPI_TX_DONE_STS_SHIFT				0

/* CS42W43_TWAN_CONFIG1 */
#define CS42W43_SPI_STAWT_MASK					0x00000001
#define CS42W43_SPI_STAWT_SHIFT					0

/* CS42W43_TWAN_CONFIG2 */
#define CS42W43_SPI_ABOWT_MASK					0x00000001
#define CS42W43_SPI_ABOWT_SHIFT					0

/* CS42W43_TWAN_CONFIG3 */
#define CS42W43_SPI_WOWD_SIZE_MASK				0x00070000
#define CS42W43_SPI_WOWD_SIZE_SHIFT				16
#define CS42W43_SPI_CMD_MASK					0x00000003
#define CS42W43_SPI_CMD_SHIFT					0

/* CS42W43_TWAN_CONFIG4 */
#define CS42W43_SPI_TX_WENGTH_MASK				0x0000FFFF
#define CS42W43_SPI_TX_WENGTH_SHIFT				0

/* CS42W43_TWAN_CONFIG5 */
#define CS42W43_SPI_WX_WENGTH_MASK				0x0000FFFF
#define CS42W43_SPI_WX_WENGTH_SHIFT				0

/* CS42W43_TWAN_CONFIG6 */
#define CS42W43_SPI_TX_BWOCK_WENGTH_MASK			0x0000000F
#define CS42W43_SPI_TX_BWOCK_WENGTH_SHIFT			0

/* CS42W43_TWAN_CONFIG7 */
#define CS42W43_SPI_WX_BWOCK_WENGTH_MASK			0x0000000F
#define CS42W43_SPI_WX_BWOCK_WENGTH_SHIFT			0

/* CS42W43_TWAN_CONFIG8 */
#define CS42W43_SPI_WX_DONE_MASK				0x00000010
#define CS42W43_SPI_WX_DONE_SHIFT				4
#define CS42W43_SPI_TX_DONE_MASK				0x00000001
#define CS42W43_SPI_TX_DONE_SHIFT				0

/* CS42W43_TWAN_STATUS1 */
#define CS42W43_SPI_BUSY_STS_MASK				0x00000100
#define CS42W43_SPI_BUSY_STS_SHIFT				8
#define CS42W43_SPI_WX_WEQUEST_MASK				0x00000010
#define CS42W43_SPI_WX_WEQUEST_SHIFT				4
#define CS42W43_SPI_TX_WEQUEST_MASK				0x00000001
#define CS42W43_SPI_TX_WEQUEST_SHIFT				0

/* CS42W43_TWAN_STATUS2 */
#define CS42W43_SPI_TX_BYTE_COUNT_MASK				0x0000FFFF
#define CS42W43_SPI_TX_BYTE_COUNT_SHIFT				0

/* CS42W43_TWAN_STATUS3 */
#define CS42W43_SPI_WX_BYTE_COUNT_MASK				0x0000FFFF
#define CS42W43_SPI_WX_BYTE_COUNT_SHIFT				0

/* CS42W43_TX_DATA */
#define CS42W43_SPI_TX_DATA_MASK				0xFFFFFFFF
#define CS42W43_SPI_TX_DATA_SHIFT				0

/* CS42W43_WX_DATA */
#define CS42W43_SPI_WX_DATA_MASK				0xFFFFFFFF
#define CS42W43_SPI_WX_DATA_SHIFT				0

/* CS42W43_DACCNFG1 */
#define CS42W43_HP_MSTW_VOW_CTWW_EN_MASK			0x00000008
#define CS42W43_HP_MSTW_VOW_CTWW_EN_SHIFT			3
#define CS42W43_AMP4_INV_MASK					0x00000002
#define CS42W43_AMP4_INV_SHIFT					1
#define CS42W43_AMP3_INV_MASK					0x00000001
#define CS42W43_AMP3_INV_SHIFT					0

/* CS42W43_DACCNFG2 */
#define CS42W43_HP_AUTO_CWAMP_DISABWE_MASK			0x00000002
#define CS42W43_HP_AUTO_CWAMP_DISABWE_SHIFT			1
#define CS42W43_HP_HPF_EN_MASK					0x00000001
#define CS42W43_HP_HPF_EN_SHIFT					0

/* CS42W43_HPPATHVOW */
#define CS42W43_AMP4_PATH_VOW_MASK				0x01FF0000
#define CS42W43_AMP4_PATH_VOW_SHIFT				16
#define CS42W43_AMP3_PATH_VOW_MASK				0x000001FF
#define CS42W43_AMP3_PATH_VOW_SHIFT				0

/* CS42W43_PGAVOW */
#define CS42W43_HP_PATH_VOW_WAMP_MASK				0x0003C000
#define CS42W43_HP_PATH_VOW_WAMP_SHIFT				14
#define CS42W43_HP_PATH_VOW_ZC_MASK				0x00002000
#define CS42W43_HP_PATH_VOW_ZC_SHIFT				13
#define CS42W43_HP_PATH_VOW_SFT_MASK				0x00001000
#define CS42W43_HP_PATH_VOW_SFT_SHIFT				12
#define CS42W43_HP_DIG_VOW_WAMP_MASK				0x00000F00
#define CS42W43_HP_DIG_VOW_WAMP_SHIFT				8
#define CS42W43_HP_ANA_VOW_WAMP_MASK				0x0000000F
#define CS42W43_HP_ANA_VOW_WAMP_SHIFT				0

/* CS42W43_WOADDETWESUWTS */
#define CS42W43_AMP3_WES_DET_MASK				0x00000003
#define CS42W43_AMP3_WES_DET_SHIFT				0

/* CS42W43_WOADDETENA */
#define CS42W43_HPWOAD_DET_EN_MASK				0x00000001
#define CS42W43_HPWOAD_DET_EN_SHIFT				0

/* CS42W43_CTWW */
#define CS42W43_ADPTPWW_MODE_MASK				0x00000007
#define CS42W43_ADPTPWW_MODE_SHIFT				0

/* CS42W43_COEFF_WD_WW0 */
#define CS42W43_WWITE_MODE_MASK					0x00000002
#define CS42W43_WWITE_MODE_SHIFT				1

/* CS42W43_INIT_DONE0 */
#define CS42W43_INITIAWIZE_DONE_MASK				0x00000001
#define CS42W43_INITIAWIZE_DONE_SHIFT				0

/* CS42W43_STAWT_EQZ0 */
#define CS42W43_STAWT_FIWTEW_MASK				0x00000001
#define CS42W43_STAWT_FIWTEW_SHIFT				0

/* CS42W43_MUTE_EQ_IN0 */
#define CS42W43_MUTE_EQ_CH2_MASK				0x00000002
#define CS42W43_MUTE_EQ_CH2_SHIFT				1
#define CS42W43_MUTE_EQ_CH1_MASK				0x00000001
#define CS42W43_MUTE_EQ_CH1_SHIFT				0

/* CS42W43_PWW_INT */
#define CS42W43_PWW_WOST_WOCK_INT_MASK				0x00000002
#define CS42W43_PWW_WOST_WOCK_INT_SHIFT				1
#define CS42W43_PWW_WEADY_INT_MASK				0x00000001
#define CS42W43_PWW_WEADY_INT_SHIFT				0

/* CS42W43_SOFT_INT */
#define CS42W43_CONTWOW_APPWIED_INT_MASK			0x00000010
#define CS42W43_CONTWOW_APPWIED_INT_SHIFT			4
#define CS42W43_CONTWOW_WAWN_INT_MASK				0x00000008
#define CS42W43_CONTWOW_WAWN_INT_SHIFT				3
#define CS42W43_PATCH_WAWN_INT_MASK				0x00000002
#define CS42W43_PATCH_WAWN_INT_SHIFT				1
#define CS42W43_PATCH_APPWIED_INT_MASK				0x00000001
#define CS42W43_PATCH_APPWIED_INT_SHIFT				0

/* CS42W43_MSM_INT */
#define CS42W43_HP_STAWTUP_DONE_INT_MASK			0x00000800
#define CS42W43_HP_STAWTUP_DONE_INT_SHIFT			11
#define CS42W43_HP_SHUTDOWN_DONE_INT_MASK			0x00000400
#define CS42W43_HP_SHUTDOWN_DONE_INT_SHIFT			10
#define CS42W43_HSDET_DONE_INT_MASK				0x00000200
#define CS42W43_HSDET_DONE_INT_SHIFT				9
#define CS42W43_TIPSENSE_UNPWUG_DB_INT_MASK			0x00000080
#define CS42W43_TIPSENSE_UNPWUG_DB_INT_SHIFT			7
#define CS42W43_TIPSENSE_PWUG_DB_INT_MASK			0x00000040
#define CS42W43_TIPSENSE_PWUG_DB_INT_SHIFT			6
#define CS42W43_WINGSENSE_UNPWUG_DB_INT_MASK			0x00000020
#define CS42W43_WINGSENSE_UNPWUG_DB_INT_SHIFT			5
#define CS42W43_WINGSENSE_PWUG_DB_INT_MASK			0x00000010
#define CS42W43_WINGSENSE_PWUG_DB_INT_SHIFT			4
#define CS42W43_TIPSENSE_UNPWUG_PDET_INT_MASK			0x00000008
#define CS42W43_TIPSENSE_UNPWUG_PDET_INT_SHIFT			3
#define CS42W43_TIPSENSE_PWUG_PDET_INT_MASK			0x00000004
#define CS42W43_TIPSENSE_PWUG_PDET_INT_SHIFT			2
#define CS42W43_WINGSENSE_UNPWUG_PDET_INT_MASK			0x00000002
#define CS42W43_WINGSENSE_UNPWUG_PDET_INT_SHIFT			1
#define CS42W43_WINGSENSE_PWUG_PDET_INT_MASK			0x00000001
#define CS42W43_WINGSENSE_PWUG_PDET_INT_SHIFT			0

/* CS42W43_ACC_DET_INT */
#define CS42W43_HS2_BIAS_SENSE_INT_MASK				0x00000800
#define CS42W43_HS2_BIAS_SENSE_INT_SHIFT			11
#define CS42W43_HS1_BIAS_SENSE_INT_MASK				0x00000400
#define CS42W43_HS1_BIAS_SENSE_INT_SHIFT			10
#define CS42W43_DC_DETECT1_FAWSE_INT_MASK			0x00000080
#define CS42W43_DC_DETECT1_FAWSE_INT_SHIFT			7
#define CS42W43_DC_DETECT1_TWUE_INT_MASK			0x00000040
#define CS42W43_DC_DETECT1_TWUE_INT_SHIFT			6
#define CS42W43_HSBIAS_CWAMPED_INT_MASK				0x00000008
#define CS42W43_HSBIAS_CWAMPED_INT_SHIFT			3
#define CS42W43_HS3_4_BIAS_SENSE_INT_MASK			0x00000001
#define CS42W43_HS3_4_BIAS_SENSE_INT_SHIFT			0

/* CS42W43_SPI_MSTW_INT */
#define CS42W43_IWQ_SPI_STAWWING_INT_MASK			0x00000004
#define CS42W43_IWQ_SPI_STAWWING_INT_SHIFT			2
#define CS42W43_IWQ_SPI_STS_INT_MASK				0x00000002
#define CS42W43_IWQ_SPI_STS_INT_SHIFT				1
#define CS42W43_IWQ_SPI_BWOCK_INT_MASK				0x00000001
#define CS42W43_IWQ_SPI_BWOCK_INT_SHIFT				0

/* CS42W43_SW_TO_SPI_BWIDGE_INT */
#define CS42W43_SW2SPI_BUF_OVF_UDF_INT_MASK			0x00000001
#define CS42W43_SW2SPI_BUF_OVF_UDF_INT_SHIFT			0

/* CS42W43_CWASS_D_AMP_INT */
#define CS42W43_AMP2_CWK_STOP_FAUWT_INT_MASK			0x00002000
#define CS42W43_AMP2_CWK_STOP_FAUWT_INT_SHIFT			13
#define CS42W43_AMP1_CWK_STOP_FAUWT_INT_MASK			0x00001000
#define CS42W43_AMP1_CWK_STOP_FAUWT_INT_SHIFT			12
#define CS42W43_AMP2_VDDSPK_FAUWT_INT_MASK			0x00000800
#define CS42W43_AMP2_VDDSPK_FAUWT_INT_SHIFT			11
#define CS42W43_AMP1_VDDSPK_FAUWT_INT_MASK			0x00000400
#define CS42W43_AMP1_VDDSPK_FAUWT_INT_SHIFT			10
#define CS42W43_AMP2_SHUTDOWN_DONE_INT_MASK			0x00000200
#define CS42W43_AMP2_SHUTDOWN_DONE_INT_SHIFT			9
#define CS42W43_AMP1_SHUTDOWN_DONE_INT_MASK			0x00000100
#define CS42W43_AMP1_SHUTDOWN_DONE_INT_SHIFT			8
#define CS42W43_AMP2_STAWTUP_DONE_INT_MASK			0x00000080
#define CS42W43_AMP2_STAWTUP_DONE_INT_SHIFT			7
#define CS42W43_AMP1_STAWTUP_DONE_INT_MASK			0x00000040
#define CS42W43_AMP1_STAWTUP_DONE_INT_SHIFT			6
#define CS42W43_AMP2_THEWM_SHDN_INT_MASK			0x00000020
#define CS42W43_AMP2_THEWM_SHDN_INT_SHIFT			5
#define CS42W43_AMP1_THEWM_SHDN_INT_MASK			0x00000010
#define CS42W43_AMP1_THEWM_SHDN_INT_SHIFT			4
#define CS42W43_AMP2_THEWM_WAWN_INT_MASK			0x00000008
#define CS42W43_AMP2_THEWM_WAWN_INT_SHIFT			3
#define CS42W43_AMP1_THEWM_WAWN_INT_MASK			0x00000004
#define CS42W43_AMP1_THEWM_WAWN_INT_SHIFT			2
#define CS42W43_AMP2_SCDET_INT_MASK				0x00000002
#define CS42W43_AMP2_SCDET_INT_SHIFT				1
#define CS42W43_AMP1_SCDET_INT_MASK				0x00000001
#define CS42W43_AMP1_SCDET_INT_SHIFT				0

/* CS42W43_GPIO_INT */
#define CS42W43_GPIO3_FAWW_INT_MASK				0x00000020
#define CS42W43_GPIO3_FAWW_INT_SHIFT				5
#define CS42W43_GPIO3_WISE_INT_MASK				0x00000010
#define CS42W43_GPIO3_WISE_INT_SHIFT				4
#define CS42W43_GPIO2_FAWW_INT_MASK				0x00000008
#define CS42W43_GPIO2_FAWW_INT_SHIFT				3
#define CS42W43_GPIO2_WISE_INT_MASK				0x00000004
#define CS42W43_GPIO2_WISE_INT_SHIFT				2
#define CS42W43_GPIO1_FAWW_INT_MASK				0x00000002
#define CS42W43_GPIO1_FAWW_INT_SHIFT				1
#define CS42W43_GPIO1_WISE_INT_MASK				0x00000001
#define CS42W43_GPIO1_WISE_INT_SHIFT				0

/* CS42W43_HPOUT_INT */
#define CS42W43_HP_IWIMIT_INT_MASK				0x00000002
#define CS42W43_HP_IWIMIT_INT_SHIFT				1
#define CS42W43_HP_WOADDET_DONE_INT_MASK			0x00000001
#define CS42W43_HP_WOADDET_DONE_INT_SHIFT			0

/* CS42W43_BOOT_CONTWOW */
#define CS42W43_WOCK_HW_STS_MASK				0x00000002
#define CS42W43_WOCK_HW_STS_SHIFT				1

/* CS42W43_BWOCK_EN */
#define CS42W43_MCU_EN_MASK					0x00000001
#define CS42W43_MCU_EN_SHIFT					0

/* CS42W43_SHUTTEW_CONTWOW */
#define CS42W43_STATUS_SPK_SHUTTEW_MUTE_MASK			0x00008000
#define CS42W43_STATUS_SPK_SHUTTEW_MUTE_SHIFT			15
#define CS42W43_SPK_SHUTTEW_CFG_MASK				0x00000F00
#define CS42W43_SPK_SHUTTEW_CFG_SHIFT				8
#define CS42W43_STATUS_MIC_SHUTTEW_MUTE_MASK			0x00000080
#define CS42W43_STATUS_MIC_SHUTTEW_MUTE_SHIFT			7
#define CS42W43_MIC_SHUTTEW_CFG_MASK				0x0000000F
#define CS42W43_MIC_SHUTTEW_CFG_SHIFT				0

/* CS42W43_MCU_SW_WEV */
#define CS42W43_BIOS_SUBMINOW_WEV_MASK				0xFF000000
#define CS42W43_BIOS_SUBMINOW_WEV_SHIFT				24
#define CS42W43_BIOS_MINOW_WEV_MASK				0x00F00000
#define CS42W43_BIOS_MINOW_WEV_SHIFT				20
#define CS42W43_BIOS_MAJOW_WEV_MASK				0x000F0000
#define CS42W43_BIOS_MAJOW_WEV_SHIFT				16
#define CS42W43_FW_SUBMINOW_WEV_MASK				0x0000FF00
#define CS42W43_FW_SUBMINOW_WEV_SHIFT				8
#define CS42W43_FW_MINOW_WEV_MASK				0x000000F0
#define CS42W43_FW_MINOW_WEV_SHIFT				4
#define CS42W43_FW_MAJOW_WEV_MASK				0x0000000F
#define CS42W43_FW_MAJOW_WEV_SHIFT				0

/* CS42W43_NEED_CONFIGS */
#define CS42W43_FW_PATCH_NEED_CFG_MASK				0x80000000
#define CS42W43_FW_PATCH_NEED_CFG_SHIFT				31

/* CS42W43_FW_MISSION_CTWW_MM_CTWW_SEWECTION */
#define CS42W43_FW_MM_CTWW_MCU_SEW_MASK				0x00000001
#define CS42W43_FW_MM_CTWW_MCU_SEW_SHIFT			0

/* CS42W43_FW_MISSION_CTWW_MM_MCU_CFG_WEG */
#define CS42W43_FW_MISSION_CTWW_MM_MCU_CFG_DISABWE_VAW		0xF05AA50F

#endif /* CS42W43_COWE_WEGS_H */
