<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol'" level="0">
<item name = "Date">Sun Aug  7 09:46:09 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">cordic_hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">254, 254, 2.540 us, 2.540 us, 255, 255, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_33_1">240, 240, 15, 15, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 309, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 21, 1220, 2304, -</column>
<column name="Memory">0, -, 64, 16, -</column>
<column name="Multiplexer">-, -, -, 308, -</column>
<column name="Register">-, -, 522, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 9, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 182, 296, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U8">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U2">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U1">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U7">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U4">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U6">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U5">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Kvalues_U">Kvalues, 0, 32, 8, 0, 16, 32, 1, 512</column>
<column name="angles_U">angles, 0, 32, 8, 0, 16, 32, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_fu_322_p2">+, 0, 0, 13, 5, 1</column>
<column name="and_ln21_fu_272_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln35_fu_376_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln21_1_fu_260_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln21_fu_254_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln33_fu_328_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln35_1_fu_364_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln35_fu_358_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln21_fu_266_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln35_fu_370_p2">or, 0, 0, 2, 1, 1</column>
<column name="angle_fu_314_p3">select, 0, 0, 32, 1, 30</column>
<column name="c_x_1_fu_300_p3">select, 0, 0, 32, 1, 32</column>
<column name="c_y_1_fu_307_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln41_fu_382_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln42_fu_390_p3">select, 0, 0, 32, 1, 30</column>
<column name="xor_ln24_fu_280_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln28_fu_290_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="angle_1_reg_155">9, 2, 32, 64</column>
<column name="ap_NS_fsm">134, 30, 1, 30</column>
<column name="c_x_4_reg_175">9, 2, 32, 64</column>
<column name="c_y_2_reg_165">9, 2, 32, 64</column>
<column name="grp_fu_185_opcode">14, 3, 2, 6</column>
<column name="grp_fu_185_p0">14, 3, 32, 96</column>
<column name="grp_fu_185_p1">14, 3, 32, 96</column>
<column name="grp_fu_196_p0">20, 4, 32, 128</column>
<column name="grp_fu_196_p1">20, 4, 32, 128</column>
<column name="grp_fu_200_p0">14, 3, 32, 96</column>
<column name="grp_fu_200_p1">14, 3, 32, 96</column>
<column name="grp_fu_213_opcode">14, 3, 5, 15</column>
<column name="grp_fu_213_p0">14, 3, 32, 96</column>
<column name="i_reg_144">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Kvalues_load_reg_465">32, 0, 32, 0</column>
<column name="add_ln33_reg_441">5, 0, 5, 0</column>
<column name="and_ln35_reg_459">1, 0, 1, 0</column>
<column name="angle_1_reg_155">32, 0, 32, 0</column>
<column name="angle_2_reg_492">32, 0, 32, 0</column>
<column name="angles_load_reg_471">32, 0, 32, 0</column>
<column name="ap_CS_fsm">29, 0, 29, 0</column>
<column name="c_x_4_reg_175">32, 0, 32, 0</column>
<column name="c_y_2_reg_165">32, 0, 32, 0</column>
<column name="conv1_reg_507">64, 0, 64, 0</column>
<column name="i_reg_144">5, 0, 5, 0</column>
<column name="mul1_reg_512">64, 0, 64, 0</column>
<column name="mul4_reg_487">32, 0, 32, 0</column>
<column name="reg_225">32, 0, 32, 0</column>
<column name="reg_231">32, 0, 32, 0</column>
<column name="select_ln42_reg_481">1, 0, 32, 31</column>
<column name="tmp_1_reg_421">1, 0, 1, 0</column>
<column name="x_read_reg_415">32, 0, 32, 0</column>
<column name="y_read_reg_408">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, cordiccart2pol, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, cordiccart2pol, return value</column>
</table>
</item>
</section>
</profile>
