/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[6] & in_data[76]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[1] & in_data[190]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_5z[0]);
  assign celloutsig_0_11z = ~(celloutsig_0_9z | celloutsig_0_2z);
  assign celloutsig_0_3z = ~((in_data[80] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_1_8z = celloutsig_1_6z | ~(celloutsig_1_0z[9]);
  assign celloutsig_1_6z = celloutsig_1_1z[4] | celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_10z[3] | celloutsig_1_13z[4];
  assign celloutsig_1_19z = celloutsig_1_7z[8:2] + { celloutsig_1_7z[13:11], celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[84:80], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } + { in_data[45:44], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_2z[6:1] + in_data[176:171];
  assign celloutsig_1_7z = { in_data[180:168], celloutsig_1_4z } + { celloutsig_1_0z[6:5], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  reg [7:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 8'h00;
    else _13_ <= { celloutsig_0_5z[7:2], celloutsig_0_6z, celloutsig_0_11z };
  assign out_data[7:0] = _13_;
  assign celloutsig_1_5z = celloutsig_1_4z[4:1] / { 1'h1, in_data[97:96], celloutsig_1_3z };
  assign celloutsig_0_13z = { in_data[18:1], celloutsig_0_2z } || { in_data[50:33], celloutsig_0_11z };
  assign celloutsig_0_9z = celloutsig_0_7z[4] & ~(in_data[32]);
  assign celloutsig_1_1z = celloutsig_1_0z[6:1] % { 1'h1, celloutsig_1_0z[8:4] };
  assign celloutsig_1_13z = celloutsig_1_7z[14:8] % { 1'h1, in_data[168:164], celloutsig_1_8z };
  assign celloutsig_1_2z = ~ celloutsig_1_0z[8:1];
  assign celloutsig_0_7z = celloutsig_0_5z[5:0] | { celloutsig_0_4z[2], celloutsig_0_4z };
  assign celloutsig_0_2z = ~^ { in_data[85:84], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } - { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_7z[18:4], celloutsig_1_1z } ~^ in_data[165:145];
  assign celloutsig_1_0z = in_data[176:167] ^ in_data[153:144];
  assign { out_data[128], out_data[102:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z };
endmodule
