$date
	Sun Oct 23 00:29:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#132571
b110 !
1"
#132574
b110 &
b110 %
1$
#132575
0"
#132578
b11 &
b11 %
#132582
b1010 &
b1010 %
#132586
b101 &
b101 %
#132590
b10000 &
b10000 %
#132594
b1000 &
b1000 %
#132598
b100 &
b100 %
#132602
b10 &
b10 %
#132606
b1 &
1#
b1 %
#132610
b0 &
b0 %
0#
0$
#1187005
b11010 !
1"
#1187006
b11010 &
b11010 %
1$
#1187007
0"
#1187010
b1101 &
b1101 %
#1187014
b101000 &
b101000 %
#1187018
b10100 &
b10100 %
#1187022
b1010 &
b1010 %
#1187026
b101 &
b101 %
#1187030
b10000 &
b10000 %
#1187034
b1000 &
b1000 %
#1187038
b100 &
b100 %
#1187042
b10 &
b10 %
#1187046
b1 &
1#
b1 %
#1187050
b0 &
b0 %
0#
0$
#2186629
b10110 !
1"
#2186630
b10110 &
b10110 %
1$
#2186631
0"
#2186634
b1011 &
b1011 %
#2186638
b100010 &
b100010 %
#2186642
b10001 &
b10001 %
#2186646
b110100 &
b110100 %
#2186650
b11010 &
b11010 %
#2186654
b1101 &
b1101 %
#2186658
b101000 &
b101000 %
#2186662
b10100 &
b10100 %
#2186666
b1010 &
b1010 %
#2186670
b101 &
b101 %
#2186674
b10000 &
b10000 %
#2186678
b1000 &
b1000 %
#2186682
b100 &
b100 %
#2186686
b10 &
b10 %
#2186690
b1 &
b1 %
1#
#2186694
b0 &
0#
b0 %
0$
#4500012
