<profile>

<section name = "Vivado HLS Report for 'toplevel'" level="0">
<item name = "Date">Tue May 13 16:18:59 2014
</item>
<item name = "Version">2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)</item>
<item name = "Project">tiler</item>
<item name = "Solution">solution1</item>
<item name = "Product family">spartan3e spartan3e_fpv5 </item>
<item name = "Target device">xc3s500efg320-4</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">20.00, 15.33, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">42, 42, 43, 43, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_solve_fu_239">solve, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">36, 36, 1, -, -, 36, no</column>
<column name="- Loop 2">0, 0, 6, -, -, 0, no</column>
<column name=" + Loop 2.1">4, 4, 1, -, -, 4, no</column>
<column name="- Loop 3">0, 0, 14, -, -, 0, no</column>
<column name=" + Loop 3.1">12, 12, 3, -, -, 4, no</column>
<column name="- Loop 4">0, 0, 14, -, -, 0, no</column>
<column name=" + Loop 4.1">12, 12, 3, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, FF, LUT, MULT18x18</keys>
<column name="Expression">-, 0, 298, 3</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1000, 1967, 4</column>
<column name="Memory">4, -, -, -</column>
<column name="Multiplexer">-, -, 143, -</column>
<column name="Register">-, 228, -, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">20, -, 9312, 20</specialColumn>
<specialColumn name="Utilization (%)">20, -, 25, 35</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_solve_fu_239">solve, 0, 0, 1000, 1967</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="colours_V_U">toplevel_colours_V, 1, 10, 36, 1, 360</column>
<column name="pp_rot_V_U">toplevel_pp_rot_V, 1, 36, 2, 1, 72</column>
<column name="pp_tile_V_U">toplevel_pp_tile_V, 1, 36, 8, 1, 288</column>
<column name="tiles_V_U">toplevel_tiles_V, 1, 144, 4, 1, 576</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_1_fu_501_p2">*, 0, 0, 0, 8, 8</column>
<column name="r_V_3_fu_389_p2">*, 0, 0, 0, 8, 8</column>
<column name="r_V_fu_319_p2">*, 0, 0, 0, 8, 8</column>
<column name="e_V_1_fu_535_p2">+, 0, 0, 3, 3, 1</column>
<column name="e_V_fu_347_p2">+, 0, 0, 3, 3, 1</column>
<column name="e_fu_459_p2">+, 0, 0, 3, 3, 1</column>
<column name="p_V_fu_517_p2">+, 0, 0, 8, 8, 1</column>
<column name="r_V_5_fu_545_p2">+, 0, 0, 2, 2, 2</column>
<column name="t_1_fu_405_p2">+, 0, 0, 32, 32, 1</column>
<column name="t_V_1_fu_335_p2">+, 0, 0, 8, 8, 1</column>
<column name="t_fu_273_p2">+, 0, 0, 6, 6, 1</column>
<column name="tiles_V_addr4_fu_475_p2">+, 0, 0, 32, 32, 32</column>
<column name="tiles_V_addr6_fu_374_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp_5_i6_fu_429_p2">-, 0, 0, 32, 1, 32</column>
<column name="r_V_4_fu_445_p3">Select, 0, 0, 36, 1, 36</column>
<column name="ap_sig_bdd_107">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_95">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_341_p2">icmp, 0, 0, 3, 3, 4</column>
<column name="exitcond_fu_529_p2">icmp, 0, 0, 3, 3, 4</column>
<column name="exitcond_i9_fu_453_p2">icmp, 0, 0, 3, 3, 4</column>
<column name="exitcond_i_fu_267_p2">icmp, 0, 0, 4, 6, 6</column>
<column name="tmp_1_i_fu_399_p2">icmp, 0, 0, 17, 32, 32</column>
<column name="tmp_2_fu_329_p2">icmp, 0, 0, 9, 16, 16</column>
<column name="tmp_7_fu_511_p2">icmp, 0, 0, 9, 16, 16</column>
<column name="colours_V_d0">or, 0, 0, 36, 36, 36</column>
<column name="tmp_9_i_fu_293_p2">or, 0, 0, 36, 36, 36</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="avail_V">36, 2, 36, 72</column>
<column name="colours_V_address0">8, 4, 4, 16</column>
<column name="cp_V">8, 2, 8, 16</column>
<column name="e_i_reg_205">3, 2, 3, 6</column>
<column name="op2_assign_1_reg_193">32, 2, 32, 64</column>
<column name="op2_assign_reg_159">6, 2, 6, 12</column>
<column name="pp_rot_V_address0">6, 3, 6, 18</column>
<column name="pp_tile_V_address0">6, 3, 6, 18</column>
<column name="t_V_2_reg_182">3, 2, 3, 6</column>
<column name="t_V_3_reg_216">8, 2, 8, 16</column>
<column name="t_V_4_reg_227">3, 2, 3, 6</column>
<column name="t_V_reg_170">8, 2, 8, 16</column>
<column name="tiles_V_address0">16, 5, 8, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 4, 0</column>
<column name="avail_V">36, 36, 0</column>
<column name="colours_V_addr_reg_618">4, 4, 0</column>
<column name="cp_V">8, 8, 0</column>
<column name="e_V_1_reg_644">3, 3, 0</column>
<column name="e_i_reg_205">3, 3, 0</column>
<column name="e_reg_608">3, 3, 0</column>
<column name="grp_solve_fu_239_ap_start_ap_start_reg">1, 1, 0</column>
<column name="op2_assign_1_reg_193">32, 32, 0</column>
<column name="op2_assign_reg_159">6, 6, 0</column>
<column name="p_V_reg_626">8, 8, 0</column>
<column name="pp_rot_V_addr_reg_636">6, 6, 0</column>
<column name="pp_tile_V_addr_reg_631">6, 6, 0</column>
<column name="r_V_4_reg_600">36, 36, 0</column>
<column name="side_V">8, 8, 0</column>
<column name="t_1_reg_595">32, 32, 0</column>
<column name="t_V_1_reg_579">8, 8, 0</column>
<column name="t_V_2_reg_182">3, 3, 0</column>
<column name="t_V_3_reg_216">8, 8, 0</column>
<column name="t_V_4_reg_227">3, 3, 0</column>
<column name="t_V_reg_170">8, 8, 0</column>
<column name="tmp_11_reg_649">2, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, toplevel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, toplevel, return value</column>
<column name="input_V_V_dout">in, 32, ap_fifo, input_V_V, pointer</column>
<column name="input_V_V_empty_n">in, 1, ap_fifo, input_V_V, pointer</column>
<column name="input_V_V_read">out, 1, ap_fifo, input_V_V, pointer</column>
<column name="output_V_V_din">out, 32, ap_fifo, output_V_V, pointer</column>
<column name="output_V_V_full_n">in, 1, ap_fifo, output_V_V, pointer</column>
<column name="output_V_V_write">out, 1, ap_fifo, output_V_V, pointer</column>
</table>
</item>
</section>
</profile>
