<stg><name>dut_reshape</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="14">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="2">
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="5">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="5" to="4">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %c = phi i6 [ 0, %0 ], [ %c_1, %.preheader3 ]

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="9" op_0_bw="6">
<![CDATA[
.loopexit:1  %c_cast2 = zext i6 %c to i9

]]></node>
<StgValue><ssdm name="c_cast2"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %exitcond2 = icmp eq i6 %c, -32

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:4  %c_1 = add i6 %c, 1

]]></node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond2, label %2, label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader3:0  %y = phi i3 [ 0, %.loopexit ], [ %y_1, %.preheader ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i3 %y, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %y_1 = add i3 %y, 1

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp = trunc i3 %y to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %x = phi i3 [ %x_1, %1 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="3">
<![CDATA[
.preheader:1  %x_cast = zext i3 %x to i4

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %x, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %x_1 = add i3 %x, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_4 = add i4 %x_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_4, i5 0)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %o_index = add i9 %tmp_5, %c_cast2

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="5" op_0_bw="6">
<![CDATA[
:3  %tmp_1 = trunc i6 %c to i5

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4  %i_index = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_1, i4 %tmp_4)

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="9">
<![CDATA[
:5  %tmp_7 = zext i9 %i_index to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="13">
<![CDATA[
:7  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="13">
<![CDATA[
:7  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="9">
<![CDATA[
:8  %tmp_8 = zext i9 %o_index to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:10  store i1 %input_load, i1* %output_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="stg_51" to="c" fromId="51" toId="7">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="stg_6" to="c" fromId="6" toId="7">
</dataflow>
<dataflow id="54" from="c_1" to="c" fromId="11" toId="7">
<BackEdge/>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="stg_18" to="c" fromId="18" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="56" from="c" to="c_cast2" fromId="7" toId="8">
</dataflow>
<dataflow id="57" from="c" to="exitcond2" fromId="7" toId="9">
</dataflow>
<dataflow id="59" from="stg_58" to="exitcond2" fromId="58" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="60" toId="10">
</dataflow>
<dataflow id="63" from="stg_62" to="empty" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="stg_62" to="empty" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="stg_62" to="empty" fromId="62" toId="10">
</dataflow>
<dataflow id="66" from="c" to="c_1" fromId="7" toId="11">
</dataflow>
<dataflow id="68" from="stg_67" to="c_1" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="exitcond2" to="stg_12" fromId="9" toId="12">
</dataflow>
<dataflow id="71" from="stg_70" to="y" fromId="70" toId="14">
<condition id="32">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="stg_12" to="y" fromId="12" toId="14">
</dataflow>
<dataflow id="73" from="y_1" to="y" fromId="17" toId="14">
<BackEdge/>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="stg_27" to="y" fromId="27" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="75" from="y" to="exitcond1" fromId="14" toId="15">
</dataflow>
<dataflow id="77" from="stg_76" to="exitcond1" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="60" toId="16">
</dataflow>
<dataflow id="80" from="stg_79" to="empty_8" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="stg_79" to="empty_8" fromId="79" toId="16">
</dataflow>
<dataflow id="82" from="stg_79" to="empty_8" fromId="79" toId="16">
</dataflow>
<dataflow id="83" from="y" to="y_1" fromId="14" toId="17">
</dataflow>
<dataflow id="85" from="stg_84" to="y_1" fromId="84" toId="17">
</dataflow>
<dataflow id="86" from="exitcond1" to="stg_18" fromId="15" toId="18">
</dataflow>
<dataflow id="87" from="y" to="tmp" fromId="14" toId="19">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_2" fromId="88" toId="20">
</dataflow>
<dataflow id="90" from="tmp" to="tmp_2" fromId="19" toId="20">
</dataflow>
<dataflow id="92" from="stg_91" to="tmp_2" fromId="91" toId="20">
</dataflow>
<dataflow id="93" from="x_1" to="x" fromId="26" toId="22">
<BackEdge/>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="stg_40" to="x" fromId="40" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="95" from="stg_70" to="x" fromId="70" toId="22">
<condition id="35">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="stg_21" to="x" fromId="21" toId="22">
</dataflow>
<dataflow id="97" from="x" to="x_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="98" from="x" to="exitcond" fromId="22" toId="24">
</dataflow>
<dataflow id="99" from="stg_76" to="exitcond" fromId="76" toId="24">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="60" toId="25">
</dataflow>
<dataflow id="101" from="stg_79" to="empty_9" fromId="79" toId="25">
</dataflow>
<dataflow id="102" from="stg_79" to="empty_9" fromId="79" toId="25">
</dataflow>
<dataflow id="103" from="stg_79" to="empty_9" fromId="79" toId="25">
</dataflow>
<dataflow id="104" from="x" to="x_1" fromId="22" toId="26">
</dataflow>
<dataflow id="105" from="stg_84" to="x_1" fromId="84" toId="26">
</dataflow>
<dataflow id="106" from="exitcond" to="stg_27" fromId="24" toId="27">
</dataflow>
<dataflow id="107" from="x_cast" to="tmp_4" fromId="23" toId="28">
</dataflow>
<dataflow id="108" from="tmp_2" to="tmp_4" fromId="20" toId="28">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="tmp_5" fromId="109" toId="29">
</dataflow>
<dataflow id="111" from="tmp_4" to="tmp_5" fromId="28" toId="29">
</dataflow>
<dataflow id="113" from="stg_112" to="tmp_5" fromId="112" toId="29">
</dataflow>
<dataflow id="114" from="tmp_5" to="o_index" fromId="29" toId="30">
</dataflow>
<dataflow id="115" from="c_cast2" to="o_index" fromId="8" toId="30">
</dataflow>
<dataflow id="116" from="c" to="tmp_1" fromId="7" toId="31">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="i_index" fromId="117" toId="32">
</dataflow>
<dataflow id="119" from="tmp_1" to="i_index" fromId="31" toId="32">
</dataflow>
<dataflow id="120" from="tmp_4" to="i_index" fromId="28" toId="32">
</dataflow>
<dataflow id="121" from="i_index" to="tmp_7" fromId="32" toId="33">
</dataflow>
<dataflow id="122" from="input_r" to="input_addr" fromId="49" toId="34">
</dataflow>
<dataflow id="124" from="stg_123" to="input_addr" fromId="123" toId="34">
</dataflow>
<dataflow id="125" from="tmp_7" to="input_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="126" from="input_addr" to="input_load" fromId="34" toId="35">
</dataflow>
<dataflow id="127" from="input_addr" to="input_load" fromId="34" toId="36">
</dataflow>
<dataflow id="128" from="o_index" to="tmp_8" fromId="30" toId="37">
</dataflow>
<dataflow id="129" from="output_r" to="output_addr" fromId="50" toId="38">
</dataflow>
<dataflow id="130" from="stg_123" to="output_addr" fromId="123" toId="38">
</dataflow>
<dataflow id="131" from="tmp_8" to="output_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="132" from="input_load" to="stg_39" fromId="36" toId="39">
</dataflow>
<dataflow id="133" from="output_addr" to="stg_39" fromId="38" toId="39">
</dataflow>
<dataflow id="134" from="exitcond2" to="stg_2" fromId="9" toId="2">
</dataflow>
<dataflow id="135" from="exitcond1" to="stg_3" fromId="15" toId="3">
</dataflow>
<dataflow id="136" from="exitcond" to="stg_4" fromId="24" toId="4">
</dataflow>
</dataflows>


</stg>
