{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_r_reg_13_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/RACK1_reg_6__RACK1_reg_4_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y} {  Path Group: AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                            Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc (rise edge)                                                                                                                                                                      0.000     0.000} {  clock AFE_LN2_CLK_RX_DATA_core0_lifcc (source latency)                                                                                                                                                                         0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk32_rxdata_int (sbphys2a1s14lpp28g4l1c_afe)                                                                                            0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdata_o (sbphys2a1s14lpp28g4l1c_afe) (gclock source)                                                                                0.013   1.000           0.108     0.108 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdata (net)                                                                                                           1   0.026 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                        0.000   0.018   0.930   0.000   0.013     0.122 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                0.007   0.987           0.007     0.129 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts95 (net)                                                                                                                        2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                        0.000   0.007   0.930   0.000   0.011     0.140 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                0.003   0.991           0.003     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts94 (net)                                                                                                                        1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                 0.000   0.003   0.930   0.000   0.004     0.147 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                         0.023   0.979           0.024     0.171 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1286242378 (net)                                                      2   0.030 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/A (INV_X24N_DCAP32_A9PP84TL_C14)                                      0.000   0.023   0.930   0.000   0.011     0.181 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.007   0.990           0.007     0.188 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1298242390 (net)                                                      1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/A (INV_X24N_DCAP32_A9PP84TL_C14)                                      0.000   0.007   0.930   0.000   0.013     0.201 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.005   0.991           0.005     0.206 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/p_abuf2 (net)                                                                    2   0.028 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X1N_A9PP84TL_C14)                              0.000   0.005   0.930   0.000   0.003     0.209 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X1N_A9PP84TL_C14)                                     0.016   0.974           0.016     0.225 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/z_o (net)                                                    1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                    0.000   0.016   0.930   0.000   0.003     0.229 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                            0.013   0.975           0.018     0.246 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1068242160 (net)                                        1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/A (INV_X5N_DCAP8_A9PP84TL_C14)                          0.000   0.013   0.930   0.000   0.005     0.252 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                  0.009   0.984           0.009     0.260 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1071242163 (net)                                        1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/A (INV_X12N_DCAP16_A9PP84TL_C14)                        0.000   0.009   0.930   0.000   0.008     0.268 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                0.007   0.983           0.007     0.275 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1070242162 (net)                                        1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.007   0.930   0.000   0.013     0.288 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.004   0.989           0.005     0.293 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1069242161 (net)                                        1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.004   0.930   0.000   0.013     0.306 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.002   0.989           0.003     0.309 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/z_o (net)                                                          1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                   0.000   0.002   0.930   0.000   0.004     0.313 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                           0.012   0.976           0.018     0.331 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1046242138 (net)                                        1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/A (INV_X12N_DCAP16_A9PP84TL_C14)                        0.000   0.012   0.930   0.000   0.008     0.339 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                0.008   0.989           0.008     0.347 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts1 (net)                                                         2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_cln_270613/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.008   0.930   0.000   0.011     0.358 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_cln_270613/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.005   0.986           0.005     0.362 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts2 (net)                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8775264196/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.005   0.930   0.000   0.013     0.376 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8775264196/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.004   0.985           0.004     0.380 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1051242143 (net)                                        1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8773264194/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.004   0.930   0.000   0.013     0.393 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8773264194/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.003   0.986           0.003     0.397 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/z_o (net)                                                          3   0.017 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux2/B (MXT2_X4N_A9PP84TL_C14)                                                   0.000   0.003   0.930   0.000   0.003     0.399 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux2/Y (MXT2_X4N_A9PP84TL_C14)                                                           0.008   0.964           0.014     0.413 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/Y2 (net)                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux3/B (MXT2_X4N_A9PP84TL_C14)                                                   0.000   0.008   0.930   0.000   0.004     0.417 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                           0.021   0.964           0.023     0.440 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_845241937 (net)                                                          2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8483263838/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.021   0.930   0.000   0.011     0.451 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8483263838/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.011   0.983           0.010     0.461 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_877241969 (net)                                                          3   0.067 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8482263837/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.011   0.930   0.000   0.010     0.471 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8482263837/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.007   0.981           0.006     0.477 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_875241967 (net)                                                          2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8477263832/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.007   0.930   0.000   0.011     0.488 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8477263832/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.005   0.981           0.005     0.493 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_873241965 (net)                                                          2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8469263824/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.005   0.930   0.000   0.011     0.504 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8469263824/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.004   0.979           0.004     0.508 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_870241962 (net)                                                          2   0.021 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8464263819/A (INV_X12N_DCAP16_A9PP84TL_C14)                                         0.000   0.004   0.930   0.000   0.006     0.514 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8464263819/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                 0.004   0.980           0.004     0.518 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_859241951 (net)                                                          1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8451263806/A (INV_X12N_DCAP16_A9PP84TL_C14)                                         0.000   0.004   0.930   0.000   0.008     0.526 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8451263806/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                 0.033   0.971           0.020     0.546 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/p_abuf9 (net)                                                                      32   0.140 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_r_reg_13_/CK (SDFFXRPQ_X1N_A9PP84TR_C16)                                                           0.000   0.033   0.930   0.000   0.002     0.548 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_r_reg_13_/Q (SDFFXRPQ_X1N_A9PP84TR_C16)                                                                    0.038   0.957           0.048     0.596 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_o[13] (net)                                                                            3   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_bit_strip/U54/A1 (AO21B_X2N_A9PP84TSL_C14)                                                                            0.000   0.038   0.930   0.000   0.002     0.598 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_bit_strip/U54/Y (AO21B_X2N_A9PP84TSL_C14)                                                                                     0.019   0.952           0.023     0.621 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_bit_strip/data_output[6] (net)                                                                            2   0.012 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/U28/A (MXT2_X6N_A9PP84TSL_C14)                                                                        0.000   0.019   0.930   0.000   0.003     0.624 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/U28/Y (MXT2_X6N_A9PP84TSL_C14)                                                                                0.008   0.965           0.015     0.640 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/data_o[6] (net)                                                                           2   0.012 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_BINV_R_254696/A (INV_X4N_A9PP84TSL_C16)                                                            0.000   0.008   0.930   0.000   0.004     0.643 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_BINV_R_254696/Y (INV_X4N_A9PP84TSL_C16)                                                                    0.009   0.973           0.007     0.651 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/BUF_net_240758 (net)                                                                      1   0.012 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_BINV_R_254695/A (INV_X10R_A9PP84TR_C14)                                                            0.000   0.009   0.930   0.000   0.007     0.657 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_BINV_R_254695/Y (INV_X10R_A9PP84TR_C14)                                                                    0.013   0.972           0.011     0.669 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/p_abuf19 (net)                                                                            8   0.035 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U861/A0 (AOI22_X1F_A9PP84TR_C16)                                               0.000   0.013   0.930   0.000   0.002     0.670 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U861/Y (AOI22_X1F_A9PP84TR_C16)                                                        0.035   0.951           0.026     0.696 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/n227 (net)                                                         1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U190/A1 (AO21A1AI2_X1N_A9PP84TR_C16)                                           0.000   0.035   0.930   0.000   0.003     0.700 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/U190/Y (AO21A1AI2_X1N_A9PP84TR_C16)                                                    0.028   0.929           0.030     0.729 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/n869 (net)                                                         1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/RACK1_reg_6__RACK1_reg_4_/D0 (SDFFRPQL2W_X2N_A9PP84TR_C16)                     0.000   0.028   0.930   0.000   0.003     0.733 f} {  data arrival time                                                                                                                                                                                                                        0.733} {} {  clock AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc (rise edge)                                                                                                                                                                      0.000     0.000} {  clock AFE_LN2_CLK_RX_DATA_core0_lifcc (source latency)                                                                                                                                                                         0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk32_rxdata_int (sbphys2a1s14lpp28g4l1c_afe)                                                                                            0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdata_o (sbphys2a1s14lpp28g4l1c_afe) (gclock source)                                                                                0.013   1.000           0.113     0.113 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdata (net)                                                                                                           1   0.026 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                        0.000   0.018   1.070   0.000   0.015     0.129 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                0.007   1.061           0.008     0.136 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts95 (net)                                                                                                                        2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                        0.000   0.007   1.070   0.000   0.012     0.149 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                0.003   1.050           0.003     0.152 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts94 (net)                                                                                                                        1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                 0.000   0.003   1.070   0.000   0.005     0.156 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                         0.023   1.079           0.026     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1286242378 (net)                                                      2   0.030 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/A (INV_X24N_DCAP32_A9PP84TL_C14)                                      0.000   0.023   1.070   0.000   0.012     0.195 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.007   1.106           0.007     0.203 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1298242390 (net)                                                      1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/A (INV_X24N_DCAP32_A9PP84TL_C14)                                      0.000   0.007   1.070   0.000   0.015     0.218 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                              0.005   1.087           0.005     0.224 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/p_abuf2 (net)                                                                    2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X1N_A9PP84TL_C14)                              0.000   0.005   1.070   0.000   0.003     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X1N_A9PP84TL_C14)                                     0.016   1.053           0.017     0.244 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/z_o (net)                                                    1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                    0.000   0.016   1.070   0.000   0.004     0.248 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                            0.013   1.051           0.019     0.267 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1068242160 (net)                                        1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/A (INV_X5N_DCAP8_A9PP84TL_C14)                          0.000   0.013   1.070   0.000   0.006     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                  0.009   1.049           0.009     0.283 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1071242163 (net)                                        1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/A (INV_X12N_DCAP16_A9PP84TL_C14)                        0.000   0.009   1.070   0.000   0.009     0.292 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                0.007   1.038           0.007     0.299 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1070242162 (net)                                        1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.007   1.070   0.000   0.015     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.004   1.046           0.005     0.319 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1069242161 (net)                                        1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/A (INV_X24N_DCAP32_A9PP84TL_C14)                        0.000   0.004   1.070   0.000   0.015     0.335 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                0.002   1.038           0.003     0.337 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/z_o (net)                                                          1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                   0.000   0.002   1.070   0.000   0.005     0.342 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                           0.012   1.059           0.019     0.361 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1046242138 (net)                                        1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/A (INV_X12N_DCAP16_A9PP84TL_C14)                        0.000   0.012   1.070   0.000   0.009     0.370 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                0.008   1.047           0.009     0.379 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts1 (net)                                                         2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/A (INV_X5N_DCAP8_A9PP84TL_C14)                          0.000   0.008   1.070   0.000   0.004     0.384 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                  0.014   1.043           0.012     0.395 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/p_abuf0 (net)                                                      1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.014   1.070   0.000   0.015     0.410 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.004   1.046           0.004     0.415 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts8 (net)                                                                          1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/A (INV_X5N_DCAP8_A9PP84TL_C14)                                               0.000   0.004   1.070   0.000   0.006     0.421 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                       0.005   1.043           0.005     0.425 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts7 (net)                                                                          1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/B (MXT2_X4N_A9PP84TL_C14)                                                   0.000   0.005   1.070   0.000   0.005     0.430 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/Y (MXT2_X4N_A9PP84TL_C14)                                                           0.018   1.059           0.023     0.453 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y2 (net)                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/A (INV_X24N_DCAP32_A9PP84TL_C14)                                             0.000   0.018   1.070   0.000   0.015     0.468 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.004   1.050           0.005     0.473 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts6 (net)                                                                          1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/A (INV_X5N_DCAP8_A9PP84TL_C14)                                               0.000   0.004   1.070   0.000   0.006     0.479 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                       0.005   1.047           0.005     0.484 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts5 (net)                                                                          1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/B (MXT2_X4N_A9PP84TL_C14)                                                   0.000   0.005   1.070   0.000   0.005     0.488 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                           0.018   1.065           0.023     0.512 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                       0.000   0.018   1.070   0.000   0.015     0.527 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                               0.005   1.057           0.005     0.533 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                       1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                       0.000   0.005   1.070   0.000   0.009     0.542 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                               0.012   1.048           0.009     0.551 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                        4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.012   1.070   0.000   0.011     0.562 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.007   1.075           0.008     0.570 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                          2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.007   1.070   0.000   0.012     0.583 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.005   1.055           0.005     0.587 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                          1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                          0.000   0.005   1.070   0.000   0.015     0.603 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                  0.004   1.067           0.004     0.607 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                                   1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                          0.000   0.004   1.070   0.000   0.015     0.622 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                  0.005   1.055           0.005     0.627 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                                   2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7991263320/A (INV_X12N_DCAP16_A9PP84TL_C14)                                         0.000   0.005   1.070   0.000   0.007     0.635 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7991263320/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                 0.008   1.108           0.008     0.643 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_506241598 (net)                                                          2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270653/A (INV_X24N_DCAP32_A9PP84TL_C14)                                         0.000   0.008   1.070   0.000   0.012     0.655 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270653/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                 0.007   1.123           0.007     0.662 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts4 (net)                                                                          7   0.043 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_net283310_0/latch/CK (PREICG_X2N_A9PP84TL_C14)               0.000   0.007   1.070   0.000   0.003     0.665 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_net283310_0/latch/ECK (PREICG_X2N_A9PP84TL_C14)                      0.112   1.167           0.084     0.749 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/POWERGATING_clk_i_net283310_0/ENCLK (net)                         20   0.085 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_an_top/i_an_controller/i_an_rx_gearbox/RACK1_reg_6__RACK1_reg_4_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)                     0.000   0.112   1.070   0.000   0.002     0.751 r} {  clock reconvergence pessimism                                                                                                                                                                                                 -0.032     0.719} {  clock uncertainty                                                                                                                                                                                                              0.040     0.759} {  library hold time                                                                                                                                                                                              1.000           0.027     0.785} {  data required time                                                                                                                                                                                                                       0.785} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                       0.785} {  data arrival time                                                                                                                                                                                                                       -0.733} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                        -0.053} {} {  Derate Summary Report} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                                  -0.046 } {  total derate : arrival time                                                                                                                                                                                                    0.031 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                           0.077 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                      -0.053 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                               -0.027 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                           -0.002 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                           -0.002 }
{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o_reg_3__dst_wr_data_o_reg_4_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_4__rw_prbs_ctrl1__lock_threshold_o_reg_5_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y} {  Path Group: AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                                                                Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc (rise edge)                                                                                                                                                                                                          0.000     0.000} {  clock AFE_LN2_CLK_RX_DATA_core0_lifcc (source latency)                                                                                                                                                                                                             0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk32_rxdata_int (sbphys2a1s14lpp28g4l1c_afe)                                                                                                                                0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdata_o (sbphys2a1s14lpp28g4l1c_afe) (gclock source)                                                                                                                    0.013   1.000           0.108     0.108 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdata (net)                                                                                                                                               1   0.026 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.018   0.930   0.000   0.013     0.122 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.007   0.987           0.007     0.129 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts95 (net)                                                                                                                                                            2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.007   0.930   0.000   0.011     0.140 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.003   0.991           0.003     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts94 (net)                                                                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                                     0.000   0.003   0.930   0.000   0.004     0.147 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                                             0.023   0.979           0.024     0.171 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1286242378 (net)                                                                                          2   0.030 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.023   0.930   0.000   0.011     0.181 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.007   0.990           0.007     0.188 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1298242390 (net)                                                                                          1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.007   0.930   0.000   0.013     0.201 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.005   0.991           0.005     0.206 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/p_abuf2 (net)                                                                                                        2   0.028 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X1N_A9PP84TL_C14)                                                                  0.000   0.005   0.930   0.000   0.003     0.209 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X1N_A9PP84TL_C14)                                                                         0.016   0.974           0.016     0.225 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/z_o (net)                                                                                        1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                                                        0.000   0.016   0.930   0.000   0.003     0.229 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                                                                0.013   0.975           0.018     0.246 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1068242160 (net)                                                                            1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                              0.000   0.013   0.930   0.000   0.005     0.252 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                      0.009   0.984           0.009     0.260 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1071242163 (net)                                                                            1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                            0.000   0.009   0.930   0.000   0.008     0.268 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                    0.007   0.983           0.007     0.275 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1070242162 (net)                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                            0.000   0.007   0.930   0.000   0.013     0.288 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                    0.004   0.989           0.005     0.293 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1069242161 (net)                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                            0.000   0.004   0.930   0.000   0.013     0.306 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                    0.002   0.989           0.003     0.309 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/z_o (net)                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                       0.000   0.002   0.930   0.000   0.004     0.313 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                               0.012   0.976           0.018     0.331 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1046242138 (net)                                                                            1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                            0.000   0.012   0.930   0.000   0.008     0.339 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                    0.008   0.989           0.008     0.347 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts1 (net)                                                                                             2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                              0.000   0.008   0.930   0.000   0.004     0.351 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                      0.014   0.983           0.011     0.362 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/p_abuf0 (net)                                                                                          1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                 0.000   0.014   0.930   0.000   0.013     0.375 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                         0.004   0.987           0.004     0.379 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts8 (net)                                                                                                              1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                   0.000   0.004   0.930   0.000   0.005     0.384 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                           0.005   0.983           0.004     0.389 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts7 (net)                                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.005   0.930   0.000   0.004     0.393 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   0.973           0.021     0.414 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y2 (net)                                                                                                                1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                 0.000   0.018   0.930   0.000   0.013     0.427 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                         0.004   0.986           0.004     0.432 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts6 (net)                                                                                                              1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                   0.000   0.004   0.930   0.000   0.005     0.437 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                           0.005   0.982           0.005     0.441 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts5 (net)                                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.005   0.930   0.000   0.004     0.445 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   0.971           0.021     0.466 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                           0.000   0.018   0.930   0.000   0.013     0.480 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                   0.005   0.986           0.005     0.485 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                           0.000   0.005   0.930   0.000   0.008     0.493 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                   0.012   0.979           0.009     0.502 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.012   0.930   0.000   0.009     0.511 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   0.981           0.007     0.518 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.007   0.930   0.000   0.011     0.529 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7994263323/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   0.981           0.004     0.533 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_510241602 (net)                                                                                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                             0.000   0.004   0.930   0.000   0.008     0.541 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7992263321/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                     0.010   0.980           0.007     0.549 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_507241599 (net)                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.010   0.930   0.000   0.011     0.559 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7988263317/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.009   0.977           0.008     0.567 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf7 (net)                                                                                                           6   0.058 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270623/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.009   0.930   0.000   0.009     0.576 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270623/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   0.976           0.005     0.581 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts3 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7978263307/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.004   0.930   0.000   0.013     0.594 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7978263307/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.017   0.977           0.011     0.605 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf0 (net)                                                                                                          32   0.135 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o_reg_3__dst_wr_data_o_reg_4_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                              0.000   0.017   0.930   0.000   0.002     0.607 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o_reg_3__dst_wr_data_o_reg_4_/Q1 (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                                      0.014   0.935           0.047     0.654 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_rx_regbus_sync/dst_wr_data_o[4] (net)                                                                                                      2   0.010 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/U64/B (MXT2_X1N_A9PP84TR_C16)                                                                                               0.000   0.014   0.930   0.000   0.002     0.656 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/U64/Y (MXT2_X1N_A9PP84TR_C16)                                                                                                       0.017   0.932           0.026     0.682 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/N35 (net)                                                                                                       1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_4__rw_prbs_ctrl1__lock_threshold_o_reg_5_/D0 (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.017   0.930   0.000   0.003     0.686 f} {  data arrival time                                                                                                                                                                                                                                                            0.686} {} {  clock AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc (rise edge)                                                                                                                                                                                                          0.000     0.000} {  clock AFE_LN2_CLK_RX_DATA_core0_lifcc (source latency)                                                                                                                                                                                                             0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk32_rxdata_int (sbphys2a1s14lpp28g4l1c_afe)                                                                                                                                0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdata_o (sbphys2a1s14lpp28g4l1c_afe) (gclock source)                                                                                                                    0.013   1.000           0.113     0.113 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdata (net)                                                                                                                                               1   0.026 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.018   1.070   0.000   0.015     0.129 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.007   1.061           0.008     0.136 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts95 (net)                                                                                                                                                            2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                            0.000   0.007   1.070   0.000   0.012     0.149 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                    0.003   1.050           0.003     0.152 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts94 (net)                                                                                                                                                            1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                                     0.000   0.003   1.070   0.000   0.005     0.156 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                                             0.023   1.079           0.026     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1286242378 (net)                                                                                          2   0.030 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.023   1.070   0.000   0.012     0.195 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.007   1.106           0.007     0.203 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1298242390 (net)                                                                                          1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.007   1.070   0.000   0.015     0.218 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.005   1.087           0.005     0.224 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/p_abuf2 (net)                                                                                                        2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X1N_A9PP84TL_C14)                                                                  0.000   0.005   1.070   0.000   0.003     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X1N_A9PP84TL_C14)                                                                         0.016   1.053           0.017     0.244 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/z_o (net)                                                                                        1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                                                                        0.000   0.016   1.070   0.000   0.004     0.248 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                                                                0.013   1.051           0.019     0.267 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1068242160 (net)                                                                            1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                              0.000   0.013   1.070   0.000   0.006     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                      0.009   1.049           0.009     0.283 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1071242163 (net)                                                                            1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                            0.000   0.009   1.070   0.000   0.009     0.292 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                    0.007   1.038           0.007     0.299 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1070242162 (net)                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                            0.000   0.007   1.070   0.000   0.015     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                    0.004   1.046           0.005     0.319 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1069242161 (net)                                                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                            0.000   0.004   1.070   0.000   0.015     0.335 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                    0.002   1.038           0.003     0.337 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/z_o (net)                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                                                       0.000   0.002   1.070   0.000   0.005     0.342 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                                                               0.012   1.059           0.019     0.361 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1046242138 (net)                                                                            1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                            0.000   0.012   1.070   0.000   0.009     0.370 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                    0.008   1.047           0.009     0.379 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts1 (net)                                                                                             2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                              0.000   0.008   1.070   0.000   0.004     0.384 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                      0.014   1.043           0.012     0.395 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/p_abuf0 (net)                                                                                          1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                 0.000   0.014   1.070   0.000   0.015     0.410 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                         0.004   1.046           0.004     0.415 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts8 (net)                                                                                                              1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                   0.000   0.004   1.070   0.000   0.006     0.421 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                           0.005   1.043           0.005     0.425 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts7 (net)                                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.005   1.070   0.000   0.005     0.430 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   1.059           0.023     0.453 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y2 (net)                                                                                                                1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                 0.000   0.018   1.070   0.000   0.015     0.468 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                         0.004   1.050           0.005     0.473 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts6 (net)                                                                                                              1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                   0.000   0.004   1.070   0.000   0.006     0.479 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                           0.005   1.047           0.005     0.484 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts5 (net)                                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/B (MXT2_X4N_A9PP84TL_C14)                                                                                       0.000   0.005   1.070   0.000   0.005     0.488 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                                                               0.018   1.065           0.023     0.512 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                                                                           1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                           0.000   0.018   1.070   0.000   0.015     0.527 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                   0.005   1.057           0.005     0.533 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                                                                           1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                           0.000   0.005   1.070   0.000   0.009     0.542 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                                   0.012   1.048           0.009     0.551 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                                                                            4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.012   1.070   0.000   0.011     0.562 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   1.075           0.008     0.570 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                                                              2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.007   1.070   0.000   0.012     0.583 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.005   1.055           0.005     0.587 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.005   1.070   0.000   0.015     0.603 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.004   1.067           0.004     0.607 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                                                                       1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.004   1.070   0.000   0.015     0.622 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.005   1.055           0.005     0.627 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                                                                       2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.005   1.070   0.000   0.012     0.640 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270621/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.004   1.106           0.005     0.644 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts2 (net)                                                                                                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                             0.000   0.004   1.070   0.000   0.015     0.660 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7986263315/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                     0.007   1.087           0.007     0.667 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf4 (net)                                                                                                          10   0.056 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/latch/CK (PREICG_X1N_A9PP84TL_C16)                                                                 0.000   0.007   1.070   0.000   0.003     0.669 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/latch/ECK (PREICG_X1N_A9PP84TL_C16)                                                                        0.060   1.170           0.049     0.718 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/POWERGATING_clk_i_N185_0/ENCLK (net)                                                                            5   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/i_lane_lt_rx_registers/rw_prbs_ctrl1__lock_threshold_o_reg_4__rw_prbs_ctrl1__lock_threshold_o_reg_5_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)              0.000   0.060   1.070   0.000   0.002     0.720 r} {  clock reconvergence pessimism                                                                                                                                                                                                                                     -0.052     0.669} {  clock uncertainty                                                                                                                                                                                                                                                  0.040     0.709} {  library hold time                                                                                                                                                                                                                                  1.000           0.019     0.728} {  data required time                                                                                                                                                                                                                                                           0.728} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                                                           0.728} {  data arrival time                                                                                                                                                                                                                                                           -0.686} {  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                                                            -0.042} {} {  Derate Summary Report} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                                                                      -0.041 } {  total derate : arrival time                                                                                                                                                                                                                                        0.029 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                                                               0.071 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                                                          -0.042 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                                                                   -0.046 } {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                               -0.018 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                               -0.018 }
{  Startpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_r_reg_17_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc)} {  Endpoint: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/rx_data_delayed_reg_28_} {               (rising edge-triggered flip-flop clocked by AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc)} {  Last common pin: serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y} {  Path Group: AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc} {  Path Type: min} {} {  Point                                                                                                                                                                  Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc (rise edge)                                                                                                                                                            0.000     0.000} {  clock AFE_LN2_CLK_RX_DATA_core0_lifcc (source latency)                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk32_rxdata_int (sbphys2a1s14lpp28g4l1c_afe)                                                                                  0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdata_o (sbphys2a1s14lpp28g4l1c_afe) (gclock source)                                                                      0.013   1.000           0.108     0.108 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdata (net)                                                                                                 1   0.026 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.018   0.930   0.000   0.013     0.122 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.007   0.987           0.007     0.129 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts95 (net)                                                                                                              2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.007   0.930   0.000   0.011     0.140 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.003   0.991           0.003     0.143 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts94 (net)                                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                       0.000   0.003   0.930   0.000   0.004     0.147 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                               0.023   0.979           0.024     0.171 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1286242378 (net)                                            2   0.030 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/A (INV_X24N_DCAP32_A9PP84TL_C14)                            0.000   0.023   0.930   0.000   0.011     0.181 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                    0.007   0.990           0.007     0.188 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1298242390 (net)                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/A (INV_X24N_DCAP32_A9PP84TL_C14)                            0.000   0.007   0.930   0.000   0.013     0.201 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                    0.005   0.991           0.005     0.206 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/p_abuf2 (net)                                                          2   0.028 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X1N_A9PP84TL_C14)                    0.000   0.005   0.930   0.000   0.003     0.209 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X1N_A9PP84TL_C14)                           0.016   0.974           0.016     0.225 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/z_o (net)                                          1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                          0.000   0.016   0.930   0.000   0.003     0.229 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                  0.013   0.975           0.018     0.246 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1068242160 (net)                              1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/A (INV_X5N_DCAP8_A9PP84TL_C14)                0.000   0.013   0.930   0.000   0.005     0.252 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/Y (INV_X5N_DCAP8_A9PP84TL_C14)                        0.009   0.984           0.009     0.260 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1071242163 (net)                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/A (INV_X12N_DCAP16_A9PP84TL_C14)              0.000   0.009   0.930   0.000   0.008     0.268 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/Y (INV_X12N_DCAP16_A9PP84TL_C14)                      0.007   0.983           0.007     0.275 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1070242162 (net)                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.007   0.930   0.000   0.013     0.288 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.004   0.989           0.005     0.293 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1069242161 (net)                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.004   0.930   0.000   0.013     0.306 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.002   0.989           0.003     0.309 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/z_o (net)                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                         0.000   0.002   0.930   0.000   0.004     0.313 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                 0.012   0.976           0.018     0.331 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1046242138 (net)                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/A (INV_X12N_DCAP16_A9PP84TL_C14)              0.000   0.012   0.930   0.000   0.008     0.339 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y (INV_X12N_DCAP16_A9PP84TL_C14)                      0.008   0.989           0.008     0.347 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts1 (net)                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_cln_270613/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.008   0.930   0.000   0.011     0.358 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_cln_270613/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.005   0.986           0.005     0.362 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts2 (net)                                               1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8775264196/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.005   0.930   0.000   0.013     0.376 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8775264196/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.004   0.985           0.004     0.380 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1051242143 (net)                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8773264194/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.004   0.930   0.000   0.013     0.393 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cts_inv_8773264194/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.003   0.986           0.003     0.397 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/z_o (net)                                                3   0.017 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux2/B (MXT2_X4N_A9PP84TL_C14)                                         0.000   0.003   0.930   0.000   0.003     0.399 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux2/Y (MXT2_X4N_A9PP84TL_C14)                                                 0.008   0.964           0.014     0.413 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/Y2 (net)                                                                  1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux3/B (MXT2_X4N_A9PP84TL_C14)                                         0.000   0.008   0.930   0.000   0.004     0.417 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                 0.021   0.964           0.023     0.440 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_845241937 (net)                                                2   0.027 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8483263838/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.021   0.930   0.000   0.011     0.451 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8483263838/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.011   0.983           0.010     0.461 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_877241969 (net)                                                3   0.067 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8482263837/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.011   0.930   0.000   0.010     0.471 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8482263837/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.007   0.981           0.006     0.477 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_875241967 (net)                                                2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8477263832/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.007   0.930   0.000   0.011     0.488 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8477263832/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.005   0.981           0.005     0.493 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_873241965 (net)                                                2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8469263824/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.005   0.930   0.000   0.011     0.504 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8469263824/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.004   0.979           0.004     0.508 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_870241962 (net)                                                2   0.021 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8465263820/A (INV_X5N_DCAP8_A9PP84TL_C14)                                 0.000   0.004   0.930   0.000   0.004     0.512 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8465263820/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                         0.011   0.965           0.008     0.520 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/ctsbuf_net_860241952 (net)                                                1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8452263807/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.011   0.930   0.000   0.013     0.533 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/CTS_cts_inv_8452263807/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.007   0.977           0.006     0.539 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxf/p_abuf10 (net)                                                            7   0.033 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_r_reg_17_/CK (SDFFXRPQ_X4N_A9PP84TSL_C16)                                                0.000   0.007   0.930   0.000   0.002     0.541 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_r_reg_17_/Q (SDFFXRPQ_X4N_A9PP84TSL_C16)                                                         0.010   0.961           0.021     0.562 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rxdata_polbit/data_o[17] (net)                                                                  3   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_bit_strip/U64/B1 (AO1B2_X2N_A9PP84TSL_C14)                                                                  0.000   0.010   0.930   0.000   0.002     0.564 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_bit_strip/U64/Y (AO1B2_X2N_A9PP84TSL_C14)                                                                           0.021   0.956           0.019     0.583 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_bit_strip/data_output[8] (net)                                                                  2   0.011 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/U15/A (MXT2_X4N_A9PP84TL_C16)                                                               0.000   0.021   0.930   0.000   0.003     0.586 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/U15/Y (MXT2_X4N_A9PP84TL_C16)                                                                       0.009   0.970           0.019     0.605 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/data_o[8] (net)                                                                 2   0.010 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_AINV_P_52237/A (INVP_X1R_A9PP84TR_C16)                                                   0.000   0.009   0.930   0.000   0.002     0.608 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_AINV_P_52237/Y (INVP_X1R_A9PP84TR_C16)                                                           0.022   0.952           0.016     0.624 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/APSDRC_net_52237 (net)                                                          1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_AINV_P_52236/A (INV_X2N_A9PP84TR_C16)                                                    0.000   0.022   0.930   0.000   0.004     0.627 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/PO_AINV_P_52236/Y (INV_X2N_A9PP84TR_C16)                                                            0.024   0.964           0.021     0.649 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_rx_dmux_gs_mode/p_abuf29 (net)                                                                  4   0.018 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/U39/A (AND2_X1N_A9PP84TR_C16)                                                                        0.000   0.024   0.930   0.000   0.002     0.651 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/U39/Y (AND2_X1N_A9PP84TR_C16)                                                                                0.027   0.946           0.029     0.680 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/N75 (net)                                                                                2   0.010 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/rx_data_delayed_reg_28_/D (SDFFXRPQ_X1N_A9PP84TR_C16)                                                0.000   0.027   0.930   0.000   0.002     0.682 f} {  data arrival time                                                                                                                                                                                                              0.682} {} {  clock AFE_LN2_CLK_RX_DATA__DPL_IN_core0_lifcc (rise edge)                                                                                                                                                            0.000     0.000} {  clock AFE_LN2_CLK_RX_DATA_core0_lifcc (source latency)                                                                                                                                                               0.000     0.000} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk32_rxdata_int (sbphys2a1s14lpp28g4l1c_afe)                                                                                  0.000                   0.000     0.000 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_afe/afe_ln2_clk_rxdata_o (sbphys2a1s14lpp28g4l1c_afe) (gclock source)                                                                      0.013   1.000           0.113     0.113 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/afe_ln2_clk_rxdata (net)                                                                                                 1   0.026 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.018   1.070   0.000   0.015     0.129 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270107/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.007   1.061           0.008     0.136 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts95 (net)                                                                                                              2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.000   0.007   1.070   0.000   0.012     0.149 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/CTS_cto_inv_drc_270106/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                      0.003   1.050           0.003     0.152 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/cts94 (net)                                                                                                              1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                                       0.000   0.003   1.070   0.000   0.005     0.156 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                               0.023   1.079           0.026     0.183 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1286242378 (net)                                            2   0.030 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/A (INV_X24N_DCAP32_A9PP84TL_C14)                            0.000   0.023   1.070   0.000   0.012     0.195 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9789265884/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                    0.007   1.106           0.007     0.203 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/ctsbuf_net_1298242390 (net)                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/A (INV_X24N_DCAP32_A9PP84TL_C14)                            0.000   0.007   1.070   0.000   0.015     0.218 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/CTS_cts_inv_9786265881/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                    0.005   1.087           0.005     0.224 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_afe_ln2_clk_rx/p_abuf2 (net)                                                          2   0.029 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/CK (PREICG_X1N_A9PP84TL_C14)                    0.000   0.005   1.070   0.000   0.003     0.227 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/sb_ss14lpp_ICG/ECK (PREICG_X1N_A9PP84TL_C14)                           0.016   1.053           0.017     0.244 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/clk_gate_clk_a1/z_o (net)                                          1   0.006 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/B (OR2_X2N_A9PP84TL_C14)                          0.000   0.016   1.070   0.000   0.004     0.248 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/sb_ss14lpp_clk_2or/Y (OR2_X2N_A9PP84TL_C14)                                  0.013   1.051           0.019     0.267 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1068242160 (net)                              1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/A (INV_X5N_DCAP8_A9PP84TL_C14)                0.000   0.013   1.070   0.000   0.006     0.273 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8832264293/Y (INV_X5N_DCAP8_A9PP84TL_C14)                        0.009   1.049           0.009     0.283 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1071242163 (net)                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/A (INV_X12N_DCAP16_A9PP84TL_C14)              0.000   0.009   1.070   0.000   0.009     0.292 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8831264292/Y (INV_X12N_DCAP16_A9PP84TL_C14)                      0.007   1.038           0.007     0.299 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1070242162 (net)                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.007   1.070   0.000   0.015     0.314 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8830264291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.004   1.046           0.005     0.319 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/ctsbuf_net_1069242161 (net)                              1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/A (INV_X24N_DCAP32_A9PP84TL_C14)              0.000   0.004   1.070   0.000   0.015     0.335 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/CTS_cts_inv_8829264290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                      0.002   1.038           0.003     0.337 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_2or/z_o (net)                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/A (MXT2_X4N_A9PP84TL_C14)                         0.000   0.002   1.070   0.000   0.005     0.342 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/sb_ss14pp_clk_2mux/Y (MXT2_X4N_A9PP84TL_C14)                                 0.012   1.059           0.019     0.361 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/ctsbuf_net_1046242138 (net)                              1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/A (INV_X12N_DCAP16_A9PP84TL_C14)              0.000   0.012   1.070   0.000   0.009     0.370 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270115/Y (INV_X12N_DCAP16_A9PP84TL_C14)                      0.008   1.047           0.009     0.379 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/cts1 (net)                                               2   0.031 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/A (INV_X5N_DCAP8_A9PP84TL_C14)                0.000   0.008   1.070   0.000   0.004     0.384 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/CTS_cto_inv_drc_270114/Y (INV_X5N_DCAP8_A9PP84TL_C14)                        0.014   1.043           0.012     0.395 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_fc_gmux_afe_ln2_clk_rx/i_clk_mux/p_abuf0 (net)                                            1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/A (INV_X24N_DCAP32_A9PP84TL_C14)                                   0.000   0.014   1.070   0.000   0.015     0.410 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270980/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                           0.004   1.046           0.004     0.415 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts8 (net)                                                                1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/A (INV_X5N_DCAP8_A9PP84TL_C14)                                     0.000   0.004   1.070   0.000   0.006     0.421 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270979/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                             0.005   1.043           0.005     0.425 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts7 (net)                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/B (MXT2_X4N_A9PP84TL_C14)                                         0.000   0.005   1.070   0.000   0.005     0.430 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux2/Y (MXT2_X4N_A9PP84TL_C14)                                                 0.018   1.059           0.023     0.453 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/Y2 (net)                                                                  1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/A (INV_X24N_DCAP32_A9PP84TL_C14)                                   0.000   0.018   1.070   0.000   0.015     0.468 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270959/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                           0.004   1.050           0.005     0.473 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts6 (net)                                                                1   0.009 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/A (INV_X5N_DCAP8_A9PP84TL_C14)                                     0.000   0.004   1.070   0.000   0.006     0.479 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_270958/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                             0.005   1.047           0.005     0.484 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts5 (net)                                                                1   0.007 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/B (MXT2_X4N_A9PP84TL_C14)                                         0.000   0.005   1.070   0.000   0.005     0.488 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/sb_ss14pp_clk_2mux3/Y (MXT2_X4N_A9PP84TL_C14)                                                 0.018   1.065           0.023     0.512 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf8 (net)                                                             1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                             0.000   0.018   1.070   0.000   0.015     0.527 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270117/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                     0.005   1.057           0.005     0.533 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts10 (net)                                                                                             1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                             0.000   0.005   1.070   0.000   0.009     0.542 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/CTS_cto_inv_drc_270116/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                     0.012   1.048           0.009     0.551 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/cts9 (net)                                                                                              4   0.047 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.012   1.070   0.000   0.011     0.562 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270567/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.007   1.075           0.008     0.570 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts0 (net)                                                                2   0.045 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/A (INV_X24N_DCAP32_A9PP84TL_C14)                               0.000   0.007   1.070   0.000   0.012     0.583 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cto_inv_cln_270568/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                       0.005   1.055           0.005     0.587 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/cts1 (net)                                                                1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/A (INV_X24N_DCAP32_A9PP84TL_C14)                                0.000   0.005   1.070   0.000   0.015     0.603 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273451/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                        0.004   1.067           0.004     0.607 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_1 (net)                                                         1   0.023 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/A (INV_X24N_DCAP32_A9PP84TL_C14)                                0.000   0.004   1.070   0.000   0.015     0.622 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_inst_273450/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                        0.005   1.055           0.005     0.627 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_ctosc_0 (net)                                                         2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7991263320/A (INV_X12N_DCAP16_A9PP84TL_C14)                               0.000   0.005   1.070   0.000   0.007     0.635 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7991263320/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                       0.008   1.108           0.008     0.643 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_506241598 (net)                                                2   0.036 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7987263316/A (INV_X12N_DCAP16_A9PP84TL_C14)                               0.000   0.008   1.070   0.000   0.007     0.650 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7987263316/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                       0.013   1.126           0.011     0.661 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/p_abuf6 (net)                                                             8   0.049 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7984263313/A (INV_X5N_DCAP8_A9PP84TL_C14)                                 0.000   0.013   1.070   0.000   0.003     0.665 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7984263313/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                         0.009   1.113           0.010     0.674 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/ctsbuf_net_498241590 (net)                                                1   0.014 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7980263309/A (INV_X12N_DCAP16_A9PP84TL_C14)                               0.000   0.009   1.070   0.000   0.009     0.684 f} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/CTS_cts_inv_7980263309/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                       0.033   1.089           0.024     0.707 r} {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_clock_gen/i_mux_ln2_clk_rxb/z_o (net)                                                                32   0.138 } {  serdes_s4_lifc_u0/sbphys2a1s14lpp28g4l1c_phy_u0/i_dpl/i_dpl_core/i_ln2/i_lt_top/rx_data_delayed_reg_28_/CK (SDFFXRPQ_X1N_A9PP84TR_C16)                                               0.000   0.033   1.070   0.000   0.002     0.710 r} {  clock reconvergence pessimism                                                                                                                                                                                       -0.032     0.677} {  clock uncertainty                                                                                                                                                                                                    0.040     0.717} {  library hold time                                                                                                                                                                                    1.000           0.004     0.721} {  data required time                                                                                                                                                                                                             0.721} {  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                             0.721} {  data arrival time                                                                                                                                                                                                             -0.682} {  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                              -0.039} {} {  Derate Summary Report} {  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                        -0.038 } {  total derate : arrival time                                                                                                                                                                                          0.028 } {  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                 0.066 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                            -0.039 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                     -0.027 } {  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                 -0.000 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                 -0.000 }
