// Seed: 1967013984
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  type_8(
      1, 1, id_3
  );
endmodule
