#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15b71c1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15b71c350 .scope module, "FIFO" "FIFO" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x15b713a40 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x15b713a80 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
o0x150030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b72ca20_0 .net "clk_in", 0 0, o0x150030040;  0 drivers
v0x15b72cad0_0 .var "data_out", 31 0;
o0x1500300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b72cb70_0 .net "deq_in", 0 0, o0x1500300a0;  0 drivers
v0x15b72cc20_0 .var "empty_out", 0 0;
o0x150030100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15b72ccb0_0 .net "enq_data_in", 31 0, o0x150030100;  0 drivers
o0x150030130 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b72cda0_0 .net "enq_in", 0 0, o0x150030130;  0 drivers
v0x15b72ce40_0 .var "full_out", 0 0;
v0x15b72cee0 .array "queue", 0 7, 31 0;
v0x15b72cf80_0 .var "read_ptr", 3 0;
o0x1500301c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15b72d090_0 .net "rst_in", 0 0, o0x1500301c0;  0 drivers
v0x15b72d130 .array "valid", 0 7, 0 0;
v0x15b72d240_0 .var "valid_out", 0 0;
v0x15b72d2e0_0 .var "write_ptr", 3 0;
E_0x15b71c4c0 .event posedge, v0x15b72ca20_0;
v0x15b72d130_0 .array/port v0x15b72d130, 0;
v0x15b72d130_1 .array/port v0x15b72d130, 1;
E_0x15b71c500/0 .event anyedge, v0x15b72cf80_0, v0x15b72d2e0_0, v0x15b72d130_0, v0x15b72d130_1;
v0x15b72d130_2 .array/port v0x15b72d130, 2;
v0x15b72d130_3 .array/port v0x15b72d130, 3;
v0x15b72d130_4 .array/port v0x15b72d130, 4;
v0x15b72d130_5 .array/port v0x15b72d130, 5;
E_0x15b71c500/1 .event anyedge, v0x15b72d130_2, v0x15b72d130_3, v0x15b72d130_4, v0x15b72d130_5;
v0x15b72d130_6 .array/port v0x15b72d130, 6;
v0x15b72d130_7 .array/port v0x15b72d130, 7;
E_0x15b71c500/2 .event anyedge, v0x15b72d130_6, v0x15b72d130_7;
E_0x15b71c500 .event/or E_0x15b71c500/0, E_0x15b71c500/1, E_0x15b71c500/2;
S_0x15b71c830 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 27, 3 27 0, S_0x15b71c350;
 .timescale -9 -12;
v0x15b71c9f0_0 .var/2s "i", 31 0;
S_0x15b71c670 .scope module, "pq_tb" "pq_tb" 4 4;
 .timescale -9 -12;
v0x15b730070_0 .var "clk_in", 0 0;
v0x15b730150_0 .net "data_out", 31 0, v0x15b72f0f0_0;  1 drivers
v0x15b7301e0_0 .var "deq_in", 0 0;
v0x15b730270_0 .net "empty_out", 0 0, v0x15b72f300_0;  1 drivers
v0x15b730320_0 .var "enq_data_in", 31 0;
v0x15b7303f0_0 .var "enq_in", 0 0;
v0x15b7304a0_0 .var "enq_tag_in", 15 0;
v0x15b730550_0 .net "full_out", 0 0, v0x15b72f600_0;  1 drivers
v0x15b730600_0 .var "rst_in", 0 0;
v0x15b730710_0 .net "size_out", 3 0, v0x15b72fc90_0;  1 drivers
v0x15b7307a0_0 .net "tag_out", 15 0, v0x15b72fd20_0;  1 drivers
v0x15b730850_0 .net "valid_out", 0 0, v0x15b72fe40_0;  1 drivers
S_0x15b72d470 .scope module, "Q" "PriorityQueue" 4 21, 5 4 0, S_0x15b71c670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 16 "enq_tag_in";
    .port_info 5 /INPUT 1 "enq_in";
    .port_info 6 /OUTPUT 1 "full_out";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 16 "tag_out";
    .port_info 9 /OUTPUT 4 "size_out";
    .port_info 10 /OUTPUT 1 "empty_out";
    .port_info 11 /OUTPUT 1 "valid_out";
P_0x15b72d5f0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x15b72d630 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x15b72d670 .param/l "TAG_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x15b72ef10 .array "Q_data", 0 7, 31 0;
v0x15b72efc0_0 .net "clk_in", 0 0, v0x15b730070_0;  1 drivers
v0x15b72f060_0 .var "curval", 31 0;
v0x15b72f0f0_0 .var "data_out", 31 0;
v0x15b72f180_0 .var "deq_high", 0 0;
v0x15b72f260_0 .net "deq_in", 0 0, v0x15b7301e0_0;  1 drivers
v0x15b72f300_0 .var "empty_out", 0 0;
v0x15b72f3a0_0 .net "enq_data_in", 31 0, v0x15b730320_0;  1 drivers
v0x15b72f450_0 .net "enq_in", 0 0, v0x15b7303f0_0;  1 drivers
v0x15b72f560_0 .net "enq_tag_in", 15 0, v0x15b7304a0_0;  1 drivers
v0x15b72f600_0 .var "full_out", 0 0;
v0x15b72f6a0_0 .var "i", 4 0;
v0x15b72f750_0 .var "prev_read_ptr", 3 0;
v0x15b72f810_0 .var "push_lru", 0 0;
v0x15b72f8a0 .array "queue", 0 7, 15 0;
v0x15b72f930_0 .var "read_ptr", 3 0;
v0x15b72f9c0_0 .var "ready", 0 0;
v0x15b72fb50_0 .var "rem_lru", 0 0;
v0x15b72fc00_0 .net "rst_in", 0 0, v0x15b730600_0;  1 drivers
v0x15b72fc90_0 .var "size_out", 3 0;
v0x15b72fd20_0 .var "tag_out", 15 0;
v0x15b72fdb0 .array "valid", 0 7, 0 0;
v0x15b72fe40_0 .var "valid_out", 0 0;
v0x15b72fed0_0 .net "write_ptr", 3 0, v0x15b72e510_0;  1 drivers
S_0x15b72d9d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 105, 5 105 0, S_0x15b72d470;
 .timescale -9 -12;
v0x15b72dba0_0 .var/2s "i", 31 0;
S_0x15b72dc60 .scope module, "lru_cache" "PQ_FIFO" 5 91, 5 150 0, S_0x15b72d470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x15b72d6f0 .param/l "DATA_WIDTH" 0 5 150, +C4<000000000000000000000000000000100>;
P_0x15b72d730 .param/l "DEPTH" 0 5 150, +C4<00000000000000000000000000001000>;
v0x15b72e460_0 .net "clk_in", 0 0, v0x15b730070_0;  alias, 1 drivers
v0x15b72e510_0 .var "data_out", 3 0;
v0x15b72e5b0_0 .net "deq_in", 0 0, v0x15b72fb50_0;  1 drivers
v0x15b72e640_0 .var "empty_out", 0 0;
v0x15b72e6d0_0 .net "enq_data_in", 3 0, v0x15b72f750_0;  1 drivers
v0x15b72e780_0 .net "enq_in", 0 0, v0x15b72f810_0;  1 drivers
v0x15b72e820_0 .var "full_out", 0 0;
v0x15b72e8c0 .array "queue", 0 7, 3 0;
v0x15b72ea20_0 .var "read_ptr", 3 0;
v0x15b72eb30_0 .net "rst_in", 0 0, v0x15b730600_0;  alias, 1 drivers
v0x15b72ebd0 .array "valid", 0 7, 0 0;
v0x15b72ece0_0 .var "valid_out", 0 0;
v0x15b72ed80_0 .var "write_ptr", 3 0;
E_0x15b72dec0 .event posedge, v0x15b72e460_0;
v0x15b72ebd0_0 .array/port v0x15b72ebd0, 0;
v0x15b72ebd0_1 .array/port v0x15b72ebd0, 1;
E_0x15b72e100/0 .event anyedge, v0x15b72ea20_0, v0x15b72ed80_0, v0x15b72ebd0_0, v0x15b72ebd0_1;
v0x15b72ebd0_2 .array/port v0x15b72ebd0, 2;
v0x15b72ebd0_3 .array/port v0x15b72ebd0, 3;
v0x15b72ebd0_4 .array/port v0x15b72ebd0, 4;
v0x15b72ebd0_5 .array/port v0x15b72ebd0, 5;
E_0x15b72e100/1 .event anyedge, v0x15b72ebd0_2, v0x15b72ebd0_3, v0x15b72ebd0_4, v0x15b72ebd0_5;
v0x15b72ebd0_6 .array/port v0x15b72ebd0, 6;
v0x15b72ebd0_7 .array/port v0x15b72ebd0, 7;
v0x15b72e8c0_0 .array/port v0x15b72e8c0, 0;
v0x15b72e8c0_1 .array/port v0x15b72e8c0, 1;
E_0x15b72e100/2 .event anyedge, v0x15b72ebd0_6, v0x15b72ebd0_7, v0x15b72e8c0_0, v0x15b72e8c0_1;
v0x15b72e8c0_2 .array/port v0x15b72e8c0, 2;
v0x15b72e8c0_3 .array/port v0x15b72e8c0, 3;
v0x15b72e8c0_4 .array/port v0x15b72e8c0, 4;
v0x15b72e8c0_5 .array/port v0x15b72e8c0, 5;
E_0x15b72e100/3 .event anyedge, v0x15b72e8c0_2, v0x15b72e8c0_3, v0x15b72e8c0_4, v0x15b72e8c0_5;
v0x15b72e8c0_6 .array/port v0x15b72e8c0, 6;
v0x15b72e8c0_7 .array/port v0x15b72e8c0, 7;
E_0x15b72e100/4 .event anyedge, v0x15b72e8c0_6, v0x15b72e8c0_7;
E_0x15b72e100 .event/or E_0x15b72e100/0, E_0x15b72e100/1, E_0x15b72e100/2, E_0x15b72e100/3, E_0x15b72e100/4;
S_0x15b72e1d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 177, 5 177 0, S_0x15b72dc60;
 .timescale -9 -12;
v0x15b72e3a0_0 .var/2s "i", 31 0;
    .scope S_0x15b71c350;
T_0 ;
Ewait_0 .event/or E_0x15b71c500, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x15b72cf80_0;
    %load/vec4 v0x15b72d2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x15b72cf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72d130, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x15b72cc20_0, 0, 1;
    %load/vec4 v0x15b72cf80_0;
    %load/vec4 v0x15b72d2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x15b72cf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72d130, 4;
    %and;
T_0.1;
    %store/vec4 v0x15b72ce40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15b71c350;
T_1 ;
    %wait E_0x15b71c4c0;
    %load/vec4 v0x15b72d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x15b71c830;
    %jmp t_0;
    .scope S_0x15b71c830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b71c9f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x15b71c9f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15b71c9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72cee0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x15b71c9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72d130, 0, 4;
    %load/vec4 v0x15b71c9f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x15b71c9f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x15b71c350;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b72cad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15b72cf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15b72d2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72d240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15b72cb70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x15b72cc20_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x15b72cf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72d130, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15b72cf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72cee0, 4;
    %assign/vec4 v0x15b72cad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b72d240_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15b72cf80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72d130, 0, 4;
    %load/vec4 v0x15b72cf80_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x15b72cf80_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x15b72cf80_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72d240_0, 0;
T_1.5 ;
    %load/vec4 v0x15b72cda0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x15b72ce40_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x15b72d2e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72d130, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x15b72ccb0_0;
    %load/vec4 v0x15b72d2e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72cee0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15b72d2e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72d130, 0, 4;
    %load/vec4 v0x15b72d2e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x15b72d2e0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x15b72d2e0_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15b72dc60;
T_2 ;
Ewait_1 .event/or E_0x15b72e100, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x15b72ea20_0;
    %load/vec4 v0x15b72ed80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72ebd0, 4;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x15b72e640_0, 0, 1;
    %load/vec4 v0x15b72ea20_0;
    %load/vec4 v0x15b72ed80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72ebd0, 4;
    %and;
T_2.1;
    %store/vec4 v0x15b72e820_0, 0, 1;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72e8c0, 4;
    %store/vec4 v0x15b72e510_0, 0, 4;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72ebd0, 4;
    %store/vec4 v0x15b72ece0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15b72dc60;
T_3 ;
    %wait E_0x15b72dec0;
    %load/vec4 v0x15b72eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x15b72e1d0;
    %jmp t_2;
    .scope S_0x15b72e1d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b72e3a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x15b72e3a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x15b72e3a0_0;
    %pad/s 4;
    %ix/getv/s 3, v0x15b72e3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72e8c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x15b72e3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72ebd0, 0, 4;
    %load/vec4 v0x15b72e3a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x15b72e3a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x15b72dc60;
t_2 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15b72ea20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15b72ed80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15b72e5b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x15b72e640_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72ebd0, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72ebd0, 0, 4;
    %load/vec4 v0x15b72ea20_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x15b72ea20_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x15b72ea20_0, 0;
T_3.4 ;
    %load/vec4 v0x15b72e780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x15b72e820_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x15b72ed80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72ebd0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x15b72e6d0_0;
    %load/vec4 v0x15b72ed80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72e8c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15b72ed80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72ebd0, 0, 4;
    %load/vec4 v0x15b72ed80_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x15b72ed80_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x15b72ed80_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15b72d470;
T_4 ;
    %wait E_0x15b72dec0;
    %load/vec4 v0x15b72fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72f300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72f600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15b72f6a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x15b72f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72f180_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15b72fc90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x15b72f300_0, 0, 1;
    %load/vec4 v0x15b72fc90_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x15b72f600_0, 0, 1;
    %load/vec4 v0x15b72f6a0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x15b72f6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b72f9c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x15b72f6a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x15b72f6a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x15b72f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72f9c0_0, 0;
T_4.4 ;
T_4.3 ;
    %ix/getv 4, v0x15b72f6a0_0;
    %load/vec4a v0x15b72fdb0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %ix/getv 4, v0x15b72f6a0_0;
    %load/vec4a v0x15b72f8a0, 4;
    %pad/u 32;
    %load/vec4 v0x15b72f060_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x15b72f6a0_0;
    %pad/u 4;
    %store/vec4 v0x15b72f930_0, 0, 4;
    %ix/getv 4, v0x15b72f6a0_0;
    %load/vec4a v0x15b72f8a0, 4;
    %pad/u 32;
    %assign/vec4 v0x15b72f060_0, 0;
T_4.6 ;
    %load/vec4 v0x15b72f260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b72f180_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x15b72f180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x15b72fe40_0;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x15b72f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72f180_0, 0;
T_4.11 ;
T_4.10 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15b72d470;
T_5 ;
    %wait E_0x15b72dec0;
    %load/vec4 v0x15b72fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_5, S_0x15b72d9d0;
    %jmp t_4;
    .scope S_0x15b72d9d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b72dba0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x15b72dba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x15b72dba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72f8a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15b72dba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72ef10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x15b72dba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72fdb0, 0, 4;
    %load/vec4 v0x15b72dba0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x15b72dba0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x15b72d470;
t_4 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15b72f750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b72f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72fe40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15b72fc90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15b72f260_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x15b72f300_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x15b72f930_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72fdb0, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x15b72f930_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72ef10, 4;
    %assign/vec4 v0x15b72f0f0_0, 0;
    %load/vec4 v0x15b72f930_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72f8a0, 4;
    %assign/vec4 v0x15b72fd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b72f810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b72fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15b72f930_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72fdb0, 0, 4;
    %load/vec4 v0x15b72f930_0;
    %assign/vec4 v0x15b72f750_0, 0;
    %load/vec4 v0x15b72fc90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x15b72fc90_0;
    %subi 1, 0, 4;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x15b72fc90_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72f810_0, 0;
T_5.5 ;
    %load/vec4 v0x15b72f450_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.13, 10;
    %load/vec4 v0x15b72f600_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x15b72fed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x15b72fdb0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x15b72fc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15b72fc90_0, 0;
    %load/vec4 v0x15b72f3a0_0;
    %load/vec4 v0x15b72fed0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72ef10, 0, 4;
    %load/vec4 v0x15b72f560_0;
    %load/vec4 v0x15b72fed0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72f8a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15b72fb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x15b72fed0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b72fdb0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b72fb50_0, 0;
T_5.11 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15b71c670;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x15b730070_0;
    %nor/r;
    %store/vec4 v0x15b730070_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15b71c670;
T_7 ;
    %vpi_call/w 4 44 "$dumpfile", "pq_tb.vcd" {0 0 0};
    %vpi_call/w 4 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b71c670 {0 0 0};
    %vpi_call/w 4 46 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b730070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b730600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b730600_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b730600_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x15b730320_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x15b7304a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7303f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b7301e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 4 157 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 158 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/fifo.sv";
    "sim/pq_tb.sv";
    "hdl/pq.sv";
