// Seed: 751626245
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri id_6
    , id_14,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    input supply0 id_10,
    output tri id_11,
    input tri0 id_12
);
  wand id_15;
  assign id_15 = 1;
  tri  id_16 = 1;
  int  id_17;
  wire id_18;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    output logic id_6,
    input supply1 id_7,
    output tri id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input supply1 id_16
);
  always @(posedge 1 + 1 - id_14) begin : LABEL_0
    id_6 <= 1'h0;
  end
  module_0 modCall_1 (
      id_4,
      id_11,
      id_13,
      id_12,
      id_15,
      id_5,
      id_13,
      id_1,
      id_16,
      id_7,
      id_9,
      id_15,
      id_10
  );
  assign modCall_1.type_4 = 0;
endmodule
