/*
 * stm32f407xx.h
 *
 *  Created on: Aug 17, 2020
 *      Author: Donavan Tran
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_
#define __vo volatile
#include <stdint.h>

/* Flash and SRAM memories */
#define FLASH_BASEADDR			0x08000000UL
#define ROM_BASEADDR			0x1FFF0000UL
#define SRAM1_BASEADDR			0x20000000UL
#define SRAM2_BASEADDR			0x2001C000UL
#define SRAM					SRAM1_BASEADDR //SRAM1 is commonly used

/* Bus clock AHBx and APBx peripheral base addresses */
#define PERIPH_BASEADDR			0x40000000UL
#define APB1_BASEADDR			PERIPH_BASEADDR
#define APB2_BASEADDR			0x40010000UL
#define AHB1_BASEADDR			0x40020000UL
#define AHB2_BASEADDR			0x50000000UL

/* Base addresses of all peripherals that are hanging on AHB1 bus */
#define GPIOA_BASEADDR			AHB1_BASEADDR + 0x0000
#define GPIOB_BASEADDR			AHB1_BASEADDR + 0x0400
#define GPIOC_BASEADDR			AHB1_BASEADDR + 0x0800
#define GPIOD_BASEADDR			AHB1_BASEADDR + 0x0C00
#define GPIOE_BASEADDR			AHB1_BASEADDR + 0x0100
#define GPIOF_BASEADDR			AHB1_BASEADDR + 0x1400
#define GPIOG_BASEADDR			AHB1_BASEADDR + 0x1800
#define GPIOH_BASEADDR			AHB1_BASEADDR + 0x1C00
#define GPIOI_BASEADDR			AHB1_BASEADDR + 0x2000
#define GPIOJ_BASEADDR			AHB1_BASEADDR + 0x2400
#define GPIOK_BASEADDR			AHB1_BASEADDR + 0x2800
#define RCC_BASEADDR			AHB1_BASEADDR + 0x3800

/* Base addresses of peripherals that are hanging to APB1 bus */
#define I2C1_BASEADDR			APB1_BASEADDR + 0x5400
#define I2C2_BASEADDR			APB1_BASEADDR + 0x5800
#define I2C3_BASEADDR			APB1_BASEADDR + 0x5C00
#define SPI2_BASEADDR			APB1_BASEADDR + 0x3800
#define SPI3_BASEADDR			APB1_BASEADDR + 0x3C00
#define USART2_BASEADDR			APB1_BASEADDR + 0x4400
#define USART3_BASEADDR			APB1_BASEADDR + 0x4800
#define UART4_BASEADDR			APB1_BASEADDR + 0x4C00
#define UART5_BASEADDR			APB1_BASEADDR + 0x5000

/* Base addresses of peripherals that are hanging to APB2 bus */
#define SPI1_BASEADDR			APB2_BASEADDR + 0x3000
#define USART1_BASEADDR			APB2_BASEADDR + 0x1000
#define USART6_BASEADDR			APB2_BASEADDR + 0x1400
#define EXTI_BASEADDR			APB2_BASEADDR + 0x3C00
#define SYSCFG_BASEADDR			APB2_BASEADDR + 0x3800

/* GPIOx peripheral registers */
typedef struct GPIO_Register {
	__vo uint32_t MODER;   //offset: 0x00
	__vo uint32_t OTYPER;  //offset: 0x04
	__vo uint32_t OSPEEDR; //offset: 0x08
    __vo uint32_t PUPDR;   //offset: 0x0C
	__vo uint32_t IDR;     //offset: 0x10
	__vo uint32_t ODR;     //offset: 0x14
	__vo uint32_t BSRR;    //offset: 0x18
	__vo uint32_t LCKR;    //offset: 0x1C
	__vo uint32_t AFR[2];  //offset: 0x20(AFRL - 0x24(AFRH
} GPIO_Reg;

#define GPIOA			(GPIO_Reg*) GPIOA_BASEADDR
#define GPIOB			(GPIO_Reg*) GPIOB_BASEADDR
#define GPIOC			(GPIO_Reg*) GPIOC_BASEADDR
#define GPIOD			(GPIO_Reg*) GPIOD_BASEADDR
#define GPIOE			(GPIO_Reg*) GPIOE_BASEADDR
#define GPIOF			(GPIO_Reg*) GPIOF_BASEADDR
#define GPIOG			(GPIO_Reg*) GPIOG_BASEADDR
#define GPIOH			(GPIO_Reg*) GPIOH_BASEADDR
#define GPIOI			(GPIO_Reg*) GPIOI_BASEADDR
#define GPIOJ			(GPIO_Reg*) GPIOJ_BASEADDR
#define GPIOK			(GPIO_Reg*) GPIOK_BASEADDR

#endif /* INC_STM32F407XX_H_ */
