#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 27 23:51:04 2017
# Process ID: 1628
# Current directory: Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1
# Command line: vivado.exe -log nco_1_nco_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nco_1_nco_0_0.tcl
# Log file: Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1/nco_1_nco_0_0.vds
# Journal file: Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source nco_1_nco_0_0.tcl -notrace
Command: synth_design -top nco_1_nco_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 309.836 ; gain = 78.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nco_1_nco_0_0' [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_nco_0_0/synth/nco_1_nco_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'nco' [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:86]
INFO: [Synth 8-638] synthesizing module 'nco_sinarray_V' [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:43]
	Parameter DataWidth bound to: 22 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_sinarray_V_rom' [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:9]
	Parameter DWIDTH bound to: 22 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './nco_sinarray_V_rom.dat' is read successfully [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'nco_sinarray_V_rom' (1#1) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'nco_sinarray_V' (2#1) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:43]
WARNING: [Synth 8-6014] Unused sequential element dataout_V_TDATA_blk_n_reg was removed.  [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:249]
WARNING: [Synth 8-6014] Unused sequential element phasein_V_TDATA_blk_n_reg was removed.  [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:273]
WARNING: [Synth 8-3936] Found unconnected internal register 'phasein_V_0_data_out_reg' and it is trimmed from '32' to '31' bits. [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:265]
WARNING: [Synth 8-6014] Unused sequential element sinarray_V_ce0_reg was removed.  [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:117]
WARNING: [Synth 8-6014] Unused sequential element params_V_Rst_A_reg was removed.  [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:356]
INFO: [Synth 8-256] done synthesizing module 'nco' (3#1) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:12]
INFO: [Synth 8-256] done synthesizing module 'nco_1_nco_0_0' (4#1) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_nco_0_0/synth/nco_1_nco_0_0.v:57]
WARNING: [Synth 8-3331] design nco_sinarray_V has unconnected port reset
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[31]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[30]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[29]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[28]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[27]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[26]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[25]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[24]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[23]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[22]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[21]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[20]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[19]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[18]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[17]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[16]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[15]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[14]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[13]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[12]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[11]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[10]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[9]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[8]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[7]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[6]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[5]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[4]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[3]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[2]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[1]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 349.914 ; gain = 118.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 349.914 ; gain = 118.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_nco_0_0/constraints/nco_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_nco_0_0/constraints/nco_ooc.xdc] for cell 'inst'
Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 650.063 ; gain = 1.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 650.063 ; gain = 418.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 650.063 ; gain = 418.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 650.063 ; gain = 418.863
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'phasein_V_0_payload_B_reg' and it is trimmed from '32' to '31' bits. [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:221]
WARNING: [Synth 8-3936] Found unconnected internal register 'phasein_V_0_payload_A_reg' and it is trimmed from '32' to '31' bits. [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco.v:215]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 650.063 ; gain = 418.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nco_sinarray_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module nco 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element sinarray_V_U/nco_sinarray_V_rom_U/q0_reg was removed.  [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ipshared/84ba/hdl/verilog/nco_sinarray_V.v:33]
WARNING: [Synth 8-3331] design nco has unconnected port phasein_V_TDATA[31]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[31]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[30]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[29]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[28]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[27]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[26]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[25]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[24]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[23]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[22]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[21]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[20]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[19]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[18]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[17]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[16]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[15]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[14]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[13]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[12]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[11]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[10]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[9]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[8]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[7]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[6]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[5]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[4]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[3]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[2]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[1]
WARNING: [Synth 8-3331] design nco has unconnected port params_V_Dout_A[0]
INFO: [Synth 8-3886] merging instance 'inst/dataout_V_1_payload_B_reg[22]' (FDE) to 'inst/dataout_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_V_1_payload_A_reg[22]' (FDE) to 'inst/dataout_V_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_V_1_payload_B_reg[23]' (FDE) to 'inst/dataout_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_V_1_payload_A_reg[23]' (FDE) to 'inst/dataout_V_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dataout_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\dataout_V_1_payload_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[23]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[22]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[11]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[10]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[9]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[8]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[7]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[6]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[5]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[4]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[3]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[2]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[1]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_A_reg[0]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[23]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[22]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[11]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[10]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[9]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[8]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[7]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[6]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[5]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[4]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[3]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[2]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[1]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (phasein_V_0_payload_B_reg[0]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (dataout_V_1_payload_A_reg[31]) is unused and will be removed from module nco.
WARNING: [Synth 8-3332] Sequential element (dataout_V_1_payload_B_reg[31]) is unused and will be removed from module nco.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 650.063 ; gain = 418.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                               | Depth x Width | Implemented As | 
+-------------------+------------------------------------------+---------------+----------------+
|nco_sinarray_V_rom | q0_reg                                   | 1024x22       | Block RAM      | 
|nco                | sinarray_V_U/nco_sinarray_V_rom_U/q0_reg | 1024x22       | Block RAM      | 
+-------------------+------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 650.063 ; gain = 418.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |    73|
|4     |LUT4  |    10|
|5     |LUT5  |    24|
|6     |LUT6  |   322|
|7     |MUXF7 |   145|
|8     |MUXF8 |     1|
|9     |FDRE  |   132|
|10    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+---------------------------+-------------------+------+
|      |Instance                   |Module             |Cells |
+------+---------------------------+-------------------+------+
|1     |top                        |                   |   711|
|2     |  inst                     |nco                |   711|
|3     |    sinarray_V_U           |nco_sinarray_V     |   547|
|4     |      nco_sinarray_V_rom_U |nco_sinarray_V_rom |   547|
+------+---------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 810.523 ; gain = 279.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 810.523 ; gain = 579.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 810.523 ; gain = 580.453
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1/nco_1_nco_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_nco_0_0/nco_1_nco_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/nco_1_nco_0_0_synth_1/nco_1_nco_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 810.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 23:52:13 2017...
