.TH "RCC_AHB_Peripheral_Clock_Enable_Disable_Status" 3 "Mon May 24 2021" "gdmx-display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_AHB_Peripheral_Clock_Enable_Disable_Status \- AHB Peripheral Clock Enable Disable Status
.PP
 \- Get the enable or disable status of the AHB peripheral clock\&.  

.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB__HAL_RCC_DMA1_IS_CLK_ENABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_DMA1EN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DMA1_IS_CLK_DISABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_DMA1EN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SRAM_IS_CLK_ENABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_SRAMEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_SRAM_IS_CLK_DISABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_SRAMEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_FLITF_IS_CLK_ENABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_FLITFEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_FLITF_IS_CLK_DISABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_FLITFEN\fP)) == RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRC_IS_CLK_ENABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_CRCEN\fP)) != RESET)"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRC_IS_CLK_DISABLED\fP()   ((RCC\->AHBENR & (\fBRCC_AHBENR_CRCEN\fP)) == RESET)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Get the enable or disable status of the AHB peripheral clock\&. 


.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for gdmx-display from the source code\&.
