{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614528403991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614528403993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 17:06:43 2021 " "Processing started: Sun Feb 28 17:06:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614528403993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1614528403993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vctcxo_tamer -c vctcxo_qip_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off vctcxo_tamer -c vctcxo_qip_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1614528403994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1614528405490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1614528405491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/vctcxo_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/vctcxo_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_qsys-rtl " "Found design unit 1: vctcxo_qsys-rtl" {  } { { "vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428591 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_qsys " "Found entity 1: vctcxo_qsys" {  } { { "vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428623 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428636 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428649 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428659 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428668 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qsys/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vctcxo_qsys/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428679 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../synthesis/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428686 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../synthesis/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "../synthesis/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428695 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../synthesis/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../synthesis/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428705 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../synthesis/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../synthesis/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428715 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../synthesis/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "vhdl/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428725 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "vhdl/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "vhdl/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428738 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "vhdl/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vctcxo_qip_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vctcxo_qip_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_qip_test " "Found entity 1: vctcxo_qip_test" {  } { { "vctcxo_qip_test.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qip_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614528428755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614528428755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vctcxo_qip_test " "Elaborating entity \"vctcxo_qip_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1614528428874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vctcxo_qsys vctcxo_qsys:vctcxo " "Elaborating entity \"vctcxo_qsys\" for hierarchy \"vctcxo_qsys:vctcxo\"" {  } { { "vctcxo_qip_test.v" "vctcxo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qip_test.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528428912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vctcxo_tamer vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0 " "Elaborating entity \"vctcxo_tamer\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\"" {  } { { "vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "vctcxo_tamer_0" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528428940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|synchronizer:U_pps_sync " "Elaborating entity \"synchronizer\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|synchronizer:U_pps_sync\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_sync" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|edge_detector:U_edge_detector_pps " "Elaborating entity \"edge_detector\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|edge_detector:U_edge_detector_pps\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_edge_detector_pps" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_counter vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s " "Elaborating entity \"pps_counter\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_counter_1s" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake " "Elaborating entity \"handshake\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_1s\|handshake:U_handshake\"" {  } { { "vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "U_handshake" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_counter vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s " "Elaborating entity \"pps_counter\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_10s\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_counter_10s" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pps_counter vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_100s " "Elaborating entity \"pps_counter\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|pps_counter:U_pps_counter_100s\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_pps_counter_100s" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synchronizer vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|reset_synchronizer:U_reset_sync_vctcxo " "Elaborating entity \"reset_synchronizer\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|reset_synchronizer:U_reset_sync_vctcxo\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_reset_sync_vctcxo" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode " "Elaborating entity \"handshake\" for hierarchy \"vctcxo_qsys:vctcxo\|vctcxo_tamer:vctcxo_tamer_0\|handshake:U_handshake_tune_mode\"" {  } { { "vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "U_handshake_tune_mode" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vctcxo_qsys:vctcxo\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vctcxo_qsys:vctcxo\|altera_reset_controller:rst_controller\"" {  } { { "vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "rst_controller" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vctcxo_qsys:vctcxo\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vctcxo_qsys:vctcxo\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vctcxo_qsys:vctcxo\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vctcxo_qsys:vctcxo\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1614528429390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1614528432774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614528432986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 17:07:12 2021 " "Processing ended: Sun Feb 28 17:07:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614528432986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614528432986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614528432986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1614528432986 ""}
