// Seed: 1655466629
module module_0 #(
    parameter id_7 = 32'd64
) (
    input tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    output supply1 id_5
);
  assign id_2 = id_0;
  parameter id_7 = -1;
  assign module_1.id_0 = 0;
  logic [7:0] id_8;
  ;
  assign id_8[-1 : ~id_7] = id_0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input uwire id_2,
    output supply0 id_3
);
  logic ["" : ""] id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
