<HTML><HEAD>
<TITLE>Manual Page - papi_presets(3)</TITLE>
<BODY background="fader-orange.gif" bgcolor="#FFFFFF" text="#000000" link="#660000" vlink="#003399" alink="#999933"><A NAME=top></A>
<!-- .\" $Id$ -->
<!-- .TH PAPI_presets 3 "May, 2001" "PAPI Programmer's Manual" "PAPI" -->
<CENTER>
<H1><HR><I>PAPI Manual Reference Pages &nbsp;-&nbsp;</I><NOBR>PAPI_presets (3)</NOBR><HR></H1>
</CENTER>
<P>
<!-- .SH NAME -->
<A name=0>

     <H3>NAME</H3>

</A>
<BLOCKQUOTE>
PAPI_presets - PAPI predefined named events
<P>
<!-- .SH SYNOPSIS -->
</BLOCKQUOTE>
<A name=contents></A><H3>CONTENTS</H3></A>
<BLOCKQUOTE>
<A HREF=#1>Synopsis</A><BR>
<A HREF=#2>Description</A><BR>
<A HREF=#3>Author</A><BR>
<A HREF=#4>Bugs</A><BR>
<A HREF=#5>See Also</A><BR>
</BLOCKQUOTE>
<A name=6>

     <H3>SYNOPSIS</H3>

</A>
<BLOCKQUOTE>
<!-- .B #include <papi.h> -->
<B>#include &lt;papi.h&gt;</B> <P>
<!-- .SH DESCRIPTION -->
</BLOCKQUOTE>
<A name=2>

     <H3>DESCRIPTION</H3>

</A>
<BLOCKQUOTE>
The PAPI library defines a number of predefined names of events. The
predefined events is a collection of events typically found in many
CPUs that provide performance counters. A PAPI preset event name is
mapped onto the countable events on each hardware platform. The preset
can either of directly available as a single counter, derived on the
platform using a combination of counters or unavailable on the
particular platform.
<P>
<!-- .TS -->
<P><BLOCKQUOTE><TABLE bgcolor=#E0E0E0 border=1 cellspacing=0 cellpadding=3>
<!-- box, tab(&); -->
<!-- lt | lw(50). -->
<TR valign=top>
<TD>Name</TD><TD>Description (Note)</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_DCM</TD><TD>Level 1 data cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_ICM</TD><TD>Level 1 instruction cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_DCM</TD><TD>Level 2 data cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_ICM</TD><TD>Level 2 instruction cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_DCM</TD><TD>Level 3 data cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_ICM</TD><TD>Level 3 instruction cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_TCM</TD><TD>Level 1 cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_TCM</TD><TD>Level 2 cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_TCM</TD><TD>Level 3 cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CA_SNP</TD><TD>Requests for a snoop 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CA_SHR</TD><TD>Requests for exclusive access to shared cache line 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CA_CLN</TD><TD>Requests for exclusive access to clean cache line 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CA_INV</TD><TD>Requests for cache line invalidation 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CA_ITV</TD><TD>Requests for cache line intervention 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_LDM</TD><TD>Level 3 load misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_STM</TD><TD>Level 3 store misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BRU_IDL</TD><TD>Cycles branch units are idle 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FXU_IDL</TD><TD>Cycles integer units are idle 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FPU_IDL</TD><TD>Cycles floating point units are idle 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_LSU_IDL</TD><TD>Cycles load/store units are idle 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TLB_DM</TD><TD>Data translation lookaside buffer misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TLB_IM</TD><TD>Instruction translation lookaside buffer misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TLB_TL</TD><TD>Total translation lookaside buffer misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_LDM</TD><TD>Level 1 load misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_STM</TD><TD>Level 1 store misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_LDM</TD><TD>Level 2 load misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_STM</TD><TD>Level 2 store misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BTAC_M</TD><TD>Branch target address cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_PRF_DM</TD><TD>Data prefetch cache misses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_DCH</TD><TD>Level 3 Data Cache Hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TLB_SD</TD><TD>Translation lookaside buffer shootdowns 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CSR_FAL</TD><TD>Failed store conditional instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CSR_SUC</TD><TD>Successful store conditional instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_CSR_TOT</TD><TD>Total store conditional instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_MEM_SCY</TD><TD>Cycles Stalled Waiting for memory accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_MEM_RCY</TD><TD>Cycles Stalled Waiting for memory Reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_MEM_WCY</TD><TD>Cycles Stalled Waiting for memory writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_STL_ICY</TD><TD>Cycles with no instruction issue 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FUL_ICY</TD><TD>Cycles with maximum instruction issue 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_STL_CCY</TD><TD>Cycles with no instructions completed 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FUL_CCY</TD><TD>Cycles with maximum instructions completed 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_HW_INT</TD><TD>Hardware interrupts 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_UCN</TD><TD>Unconditional branch instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_CN</TD><TD>Conditional branch instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_TKN</TD><TD>Conditional branch instructions taken 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_NTK</TD><TD>Conditional branch instructions not taken 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_MSP</TD><TD>Conditional branch instructions mispredicted 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_PRC</TD><TD>Conditional branch instructions correctly predicted 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FMA_INS</TD><TD>FMA instructions completed 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TOT_IIS</TD><TD>Instructions issued 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TOT_INS</TD><TD>Instructions completed 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_INT_INS</TD><TD>Integer instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FP_INS</TD><TD>Floating point instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_LD_INS</TD><TD>Load instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_SR_INS</TD><TD>Store instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_BR_INS</TD><TD>Branch instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_VEC_INS</TD><TD>Vector/SIMD instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FLOPS</TD><TD>Floating point instructions per second 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_RES_STL</TD><TD>Cycles stalled on any resource 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FP_STAL</TD><TD>Cycles the FP unit
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_TOT_CYC</TD><TD>Total cycles 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_IPS</TD><TD>Instructions per second 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_LST_INS</TD><TD>Load/store instructions completed 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_SYC_INS</TD><TD>Synchronization instructions completed 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_DCH</TD><TD>L1 data cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_DCH</TD><TD>L2 data cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_DCA</TD><TD>L1 data cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_DCA</TD><TD>L2 data cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_DCA</TD><TD>L3 data cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_DCR</TD><TD>L1 data cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_DCR</TD><TD>L2 data cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_DCR</TD><TD>L3 data cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_DCW</TD><TD>L1 data cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_DCW</TD><TD>L2 data cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_DCW</TD><TD>L3 data cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_ICH</TD><TD>L1 instruction cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_ICH</TD><TD>L2 instruction cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_ICH</TD><TD>L3 instruction cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_ICA</TD><TD>L1 instruction cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_ICA</TD><TD>L2 instruction cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_ICA</TD><TD>L3 instruction cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_ICR</TD><TD>L1 instruction cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_ICR</TD><TD>L2 instruction cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_ICR</TD><TD>L3 instruction cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_ICW</TD><TD>L1 instruction cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_ICW</TD><TD>L2 instruction cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_ICW</TD><TD>L3 instruction cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_TCH</TD><TD>L1 total cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_TCH</TD><TD>L2 total cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_TCH</TD><TD>L3 total cache hits 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_TCA</TD><TD>L1 total cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_TCA</TD><TD>L2 total cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_TCA</TD><TD>L3 total cache accesses 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_TCR</TD><TD>L1 total cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_TCR</TD><TD>L2 total cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_TCR</TD><TD>L3 total cache reads 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L1_TCW</TD><TD>L1 total cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L2_TCW</TD><TD>L2 total cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_L3_TCW</TD><TD>L3 total cache writes 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FML_INS</TD><TD>Floating point multiply instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FAD_INS</TD><TD>Floating point add instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FDV_INS</TD><TD>Floating point divide instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FSQ_INS</TD><TD>Floating point square root instructions 
</TD><TD>&nbsp;</TD></TR>
<TR></TR><TR></TR>
<TR valign=top>
<TD>PAPI_FNV_INS</TD><TD>Floating point inverse instructions 
</TD><TD>&nbsp;</TD></TR>
</TABLE></BLOCKQUOTE>
<P>
<!-- .SH AUTHOR -->
</BLOCKQUOTE>
<A name=3>

     <H3>AUTHOR</H3>

</A>
<BLOCKQUOTE>
Nils Smeds &lt;<A HREF="mailto:smeds@cs.utk.edu">smeds@cs.utk.edu</A>&gt;
<P>
<!-- .SH BUGS -->
</BLOCKQUOTE>
<A name=4>

     <H3>BUGS</H3>

</A>
<BLOCKQUOTE>
The exact semantics of an event counter is platform dependent.  PAPI
preset names are mapped onto available counters in a way so as to
count as similar type of events as possible on different
platforms. Due to hardware implementation differences it is not
necessarily possible to directly compare the counts of a particular
PAPI event obtained on different hardware platforms.
<P>
<!-- .SH SEE ALSO -->
</BLOCKQUOTE>
<A name=5>

     <H3>SEE ALSO</H3>

</A>
<BLOCKQUOTE>
<!-- .BR PAPI "(3), " PAPI_query_event "(3)" -->
<A HREF="papi.html">PAPI (3)</A>, 
<A HREF="papi_query_event.html">PAPI_query_event (3)</A>
The PAPI Web Site:
<!-- .B http://icl.cs.utk.edu/projects/papi -->
<B><A HREF="http://icl.cs.utk.edu/projects/papi">http://icl.cs.utk.edu/projects/papi</A></B> </BLOCKQUOTE>
<P><HR>
<TABLE width=100%><TR> <TD width=33%><I>PAPI Programmer&#146;s Manual</I></TD> <TD width=33% align=center>PAPI_presets (3)</TD> <TD align=right width=33%><I>May, 2001</I></TD> </TR></TABLE>
<FONT SIZE=-1>Generated on Thursday, 21 Jun 2001 21:10:56 by a derivative of <A HREF="http://www.squarebox.co.uk/download/manServer.shtml">manServer</A> 1.06 from man3/papi_presets.3 using man macros with tbl support.
<ADDRESS> Copyright &copy 2001 <a href='http://icl.cs.utk.edu/'>Innovative Computing Laboratory</a>.</ADDRESS>
</FONT>
</BODY></HTML>
