<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2683067-A1" country="EP" doc-number="2683067" kind="A1" date="20140108" family-id="48747496" file-reference-id="314654" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585182" ucid="EP-2683067-A1"><document-id><country>EP</country><doc-number>2683067</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13405079-A" is-representative="NO"><document-id mxw-id="PAPP154847374" load-source="docdb" format="epo"><country>EP</country><doc-number>13405079</doc-number><kind>A</kind><date>20130703</date><lang>EN</lang></document-id><document-id mxw-id="PAPP184034279" load-source="docdb" format="original"><country>EP</country><doc-number>13405079.8</doc-number><date>20130703</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140551563" ucid="EP-12405061-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>12405061</doc-number><kind>A</kind><date>20120704</date></document-id></priority-claim><priority-claim mxw-id="PPC140557986" ucid="EP-13405079-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>13405079</doc-number><kind>A</kind><date>20130703</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989315773" load-source="docdb">H02M   3/337       20060101ALI20131114BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989323498" load-source="docdb">H02M   3/28        20060101AFI20131114BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1786199411" load-source="docdb" scheme="CPC">H02J   1/102       20130101 LI20170712BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1786203706" load-source="docdb" scheme="CPC">H02M   3/337       20130101 FI20170712BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1824866227" load-source="docdb" scheme="CPC">H02M   3/285       20130101 LA20170412BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1824866228" load-source="docdb" scheme="CPC">H02M   3/28        20130101 LA20170412BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2019228617" load-source="docdb" scheme="CPC">Y02B  70/1433      20130101 LA20151002BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132360179" lang="DE" load-source="patent-office">LLC-Ausgleich</invention-title><invention-title mxw-id="PT132360180" lang="EN" load-source="patent-office">LLC Balancing</invention-title><invention-title mxw-id="PT132360181" lang="FR" load-source="patent-office">Équilibrage de LLC</invention-title><citations><patent-citations><patcit mxw-id="PCIT242943195" load-source="docdb" ucid="JP-H01234086-A"><document-id format="epo"><country>JP</country><doc-number>H01234086</doc-number><kind>A</kind><date>19890919</date></document-id><sources><source name="SEA" category="Y" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943196" load-source="docdb" ucid="SU-671012-A1"><document-id format="epo"><country>SU</country><doc-number>671012</doc-number><kind>A1</kind><date>19790630</date></document-id><sources><source name="SEA" category="Y" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943197" load-source="docdb" ucid="US-20090231887-A1"><document-id format="epo"><country>US</country><doc-number>20090231887</doc-number><kind>A1</kind><date>20090917</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943198" load-source="docdb" ucid="US-20110080146-A1"><document-id format="epo"><country>US</country><doc-number>20110080146</doc-number><kind>A1</kind><date>20110407</date></document-id><sources><source name="SEA" category="Y" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT383022692" load-source="docdb" ucid="US-20110089913-A1"><document-id format="epo"><country>US</country><doc-number>20110089913</doc-number><kind>A1</kind><date>20110421</date></document-id><sources><source name="SEA" category="XY" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT383022693" load-source="docdb" ucid="US-20120081934-A1"><document-id format="epo"><country>US</country><doc-number>20120081934</doc-number><kind>A1</kind><date>20120405</date></document-id><sources><source name="SEA" category="XY" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT383022694" load-source="docdb" ucid="US-20120153730-A1"><document-id format="epo"><country>US</country><doc-number>20120153730</doc-number><kind>A1</kind><date>20120621</date></document-id><sources><source name="SEA" category="XY" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>JINHAENG JANG ET AL: "Average current mode control to improve current distributions in multi-module esonant dc-to-dc converters", POWER ELECTRONICS AND ECCE ASIA (ICPE&amp;ECCE), 2011 IEEE 8TH INTERNATIONAL CONFERENCE ON, IEEE, 30 May 2011 (2011-05-30), pages 2312 - 2319, XP031956083, ISBN: 978-1-61284-958-4, DOI: 10.1109/ICPE.2011.5944487</text><sources><source mxw-id="PNPL58392738" load-source="docdb" name="SEA" category="XY"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919538758" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DET INT HOLDING LTD</last-name><address><country>KY</country></address></addressbook></applicant><applicant mxw-id="PPAR919514734" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DET INTERNATIONAL HOLDING LIMITED</last-name></addressbook></applicant><applicant mxw-id="PPAR919007879" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>DET International Holding Limited</last-name><iid>100109578</iid><address><street>Scotia Center, 4th Floor</street><city>George Town, Grand Cayman</city><country>KY</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919514462" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FIGGE HEIKO</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR919507477" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>Figge, Heiko</last-name></addressbook></inventor><inventor mxw-id="PPAR919013878" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Figge, Heiko</last-name><address><street>An der Höh 6</street><city>59964 Medebach</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR919542854" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SCHAFMEISTER FRANK</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR919546235" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>Schafmeister, Frank</last-name></addressbook></inventor><inventor mxw-id="PPAR919006731" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Schafmeister, Frank</last-name><address><street>Bühlstrasse 14</street><city>34414 Warburg</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR919524676" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>GROTE TOBIAS</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR919546482" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>Grote, Tobias</last-name></addressbook></inventor><inventor mxw-id="PPAR919019273" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>Grote, Tobias</last-name><address><street>Köterberg 1</street><city>32676 Lügde</city><country>DE</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919011674" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Stäbler, Roman</last-name><suffix>et al</suffix><iid>101252238</iid><address><street>Keller &amp; Partner Patentanwälte AG Schmiedenplatz 5 Postfach</street><city>3000 Bern 7</city><country>CH</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549819745" load-source="docdb">AL</country><country mxw-id="DS549816952" load-source="docdb">AT</country><country mxw-id="DS549819766" load-source="docdb">BE</country><country mxw-id="DS549908866" load-source="docdb">BG</country><country mxw-id="DS549745793" load-source="docdb">CH</country><country mxw-id="DS549815681" load-source="docdb">CY</country><country mxw-id="DS549815698" load-source="docdb">CZ</country><country mxw-id="DS549818590" load-source="docdb">DE</country><country mxw-id="DS549819767" load-source="docdb">DK</country><country mxw-id="DS549819768" load-source="docdb">EE</country><country mxw-id="DS549745668" load-source="docdb">ES</country><country mxw-id="DS549908867" load-source="docdb">FI</country><country mxw-id="DS549908868" load-source="docdb">FR</country><country mxw-id="DS549818591" load-source="docdb">GB</country><country mxw-id="DS549819769" load-source="docdb">GR</country><country mxw-id="DS549818592" load-source="docdb">HR</country><country mxw-id="DS549815699" load-source="docdb">HU</country><country mxw-id="DS549745794" load-source="docdb">IE</country><country mxw-id="DS549819778" load-source="docdb">IS</country><country mxw-id="DS549908869" load-source="docdb">IT</country><country mxw-id="DS549819779" load-source="docdb">LI</country><country mxw-id="DS549818593" load-source="docdb">LT</country><country mxw-id="DS549816953" load-source="docdb">LU</country><country mxw-id="DS549908870" load-source="docdb">LV</country><country mxw-id="DS549818606" load-source="docdb">MC</country><country mxw-id="DS549816958" load-source="docdb">MK</country><country mxw-id="DS549816959" load-source="docdb">MT</country><country mxw-id="DS549816960" load-source="docdb">NL</country><country mxw-id="DS549815700" load-source="docdb">NO</country><country mxw-id="DS549816961" load-source="docdb">PL</country><country mxw-id="DS549819780" load-source="docdb">PT</country><country mxw-id="DS549743527" load-source="docdb">RO</country><country mxw-id="DS549819781" load-source="docdb">RS</country><country mxw-id="DS549816966" load-source="docdb">SE</country><country mxw-id="DS549818608" load-source="docdb">SI</country><country mxw-id="DS549815701" load-source="docdb">SK</country><country mxw-id="DS549815706" load-source="docdb">SM</country><country mxw-id="DS549745673" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673354" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12) with at least two single LLC converters (L), a pulse generator (2) per single LLC converter (L) wherein each pulse generator (2) is configured to supply switching pulses to one single LLC converter (L) and an output controller (11) configured to use switching frequency control and/or phase-shift control to control the pulse generators (2) comprises a load balancing control (7.5, 7.7, 7.8, 7.9, 7.11, 7.12) for overcoming unbalanced loading of the converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12).
<img id="iaf01" file="imgaf001.tif" wi="151" he="97" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737505" lang="EN" source="EPO" load-source="docdb"><p>A converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12) with at least two single LLC converters (L), a pulse generator (2) per single LLC converter (L) wherein each pulse generator (2) is configured to supply switching pulses to one single LLC converter (L) and an output controller (11) configured to use switching frequency control and/or phase-shift control to control the pulse generators (2) comprises a load balancing control (7.5, 7.7, 7.8, 7.9, 7.11, 7.12) for overcoming unbalanced loading of the converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12).</p></abstract><description mxw-id="PDES63959342" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>Technical Field</b></heading><p id="p0001" num="0001">The invention relates to a converter arrangement comprising at least two single LLC converters, one pulse generator per single LLC converter, wherein each pulse generator is configured to supply switching pulses to one single LLC converter, and an output controller configured to use switching frequency control and/or phase-shift control to control the pulse generators. In further, the invention relates to a method for operating said converter arrangements.<!-- EPO <DP n="2"> --></p><heading id="h0002"><b>Background Art</b></heading><p id="p0002" num="0002">LLC resonant converters are more and more used in modern power supply designs due to their ability to operate with high efficiency at moderate circuit and control complexity. Moreover, the interleaving method, i.e. combining multiple single LLC resonant converters, in particular in parallel connections, is commonly used in modern power supply designs to increase the maximum output power per unit, to spread power losses, to apply phase shedding in light load operation and to decrease the size of input and output filters. Additional measures such as active current sharing control are usually necessary for interleaved converters to balance the load among the single converters. Using the LLC converter in a parallel connection requires load balancing as well, especially if standard component value precision (e.g. ±5%) of the resonant circuit elements is given based on economical and practical matters. Unfortunately using common active current sharing methods known from interleaved PWM converters has some major drawbacks for resonant converters and/or LLC converters in parallel connection: The switching frequencies of the paralleled converters would be close to each other but not perfectly the same, resulting in beat frequency effects that can be very critical to EMI requirements and thus afford extensive filtering. Also the desired current ripple cancellation effect of interleaved switching converters would not be in effect making again bigger filters necessary. Motivated by those issues, several workarounds to realize load balancing for interleaved LLC converters have been proposed (for example in <patcit id="pcit0001" dnum="US20090231887A"><text>US 20090231887</text></patcit>), but these methods all have the disadvantage of reducing the reliability and practicability of the resulting LLC converter arrangement compared to the performance of the original LLC converter.</p><heading id="h0003"><b>Summary of the Invention</b></heading><p id="p0003" num="0003">It is the object of the invention to create a converter arrangement pertaining to the technical field initially mentioned, that is able to overcome unbalanced loading of its different single LLC converters while maintaining a good reliability, practicability and efficiency of the converter arrangement.<!-- EPO <DP n="3"> --></p><p id="p0004" num="0004">The solution of the invention is specified by the features of claim 1. According to the invention, a converter arrangement, comprising
<ul><li>at least two single LLC converters,</li><li>one pulse generator per single LLC converter, wherein each pulse generator is configured to supply switching pulses to one single LLC converter and</li><li>an output controller configured to use switching frequency control and/or phase-shift control to control the pulse generators,</li></ul>
comprises a load balancing control, for controlling load balancing of the converter arrangement.</p><p id="p0005" num="0005">In a typical embodiment, the converter arrangement is an LLC converter arrangement. In a preferred embodiment, each single LLC converter preferably comprises four switches. In further preferred embodiment, the converter arrangement comprises an input capacitor and an output capacitor. The load balancing control is preferably an active load balancing control.</p><p id="p0006" num="0006">Such a converter arrangement has the advantage that unbalanced loading of the different single LLC converters can be overcome in a reliable and convenient manner.</p><p id="p0007" num="0007">Power supply of the LLC converters can be done in various ways. For example by connecting them directly to an external power source such as an AC or DC line or by providing an externally fed power source and connecting each LLC converter to that power source.</p><p id="p0008" num="0008">In a preferred embodiment of the invention, the converter arrangement however comprises a source converter per LLC converter. The source converter is for example a power source converter such as a PFC boost converter. Each source converter is connected to an input of exactly one LLC converter to supply power, e. g. a supply voltage, to that LLC converter. Each source converter is configured to be fed by a common power source. This power source may either be a DC power source, an AC power source or an AC/DC combined power source. The source converters are preferably configured to receive a voltage at their input which means that the common power source preferably is a<!-- EPO <DP n="4"> --> voltage source. In order to balance the load of the LLC converters, the load balancing control is configured to balance an input power of the source converters.</p><p id="p0009" num="0009">Input power balancing of the source converters generally may be achieved by controlling the input voltage, the input current or both. Since each source converter is connected to the same voltage source, the input voltage is identical for each source converter. Their input power will therefore be identical if also their input currents are identical. In a further preferred embodiment, the load balancing control therefore comprises a current regulator per source converter to balance the input power of the source converters by balancing an input current of the source converters. According to the law of energy conservation, the output power of the source converters is identical or at least similar if their input power is identical or at least similar (provided that the conversion efficiency of the source converters is identical or at least similar).</p><p id="p0010" num="0010">Each current regulator controls the input current of a particular source converter by comparing its actual input current to a reference current and matching this input current to the reference current. The reference current is the same for each current regulator or in other words, it is a common reference current.</p><p id="p0011" num="0011">An advantage of this load balancing is that it requires the generation of just one single reference current, which results in a simple design and low production costs. Moreover, requirement of exactly one single reference current is inherent to the functional principle of this balancing control. Or in other words, this balancing control will not work with more then one reference current, because the output power of the source converters can only be balanced if it is ensured that - with identical input voltages - their input currents are identical. But having different reference currents and therewith different input currents of the source converters will not result in the same output power. The common reference current therefore is a key functionality of this embodiment to achieve balanced LLC output currents.</p><p id="p0012" num="0012">The reference current may be provided by an external current source. But in order to balance the LLC loads, the converter arrangement preferably comprises a voltage controller for generating the reference current. This single voltage controller thereby<!-- EPO <DP n="5"> --> generates the reference current based on the output voltage of at least one of the source converters. Preferably, the output voltage of every single source converter is considered for generating the reference current. Reference current generation is preferably done by performing a comparison of the single or the multiple source converter output voltages to a suitable reference voltage and then generating the reference current based on a result of that comparison.</p><p id="p0013" num="0013">The above mentioned input capacitor is a part of the so called DC link capacitance which is understood as the capacitance formed by all capacitances that are connected to the respective DC link bus voltage feeding an LLC converter. This DC link capacitance performs as a power buffer when feeding the power output of a source converter to the input of the respective LLC converter. In case the output powers of the source converter and the respective LLC converter are unmatched, the power difference is fed to or drawn from the DC link capacitance, thereby increasing or decreasing the respective DC link voltage. Therefore, in case the LLC output currents are unbalanced, the LLC output powers are so as well since the current outputs are connected to a common output voltage bus. Due to the law of energy conservation the input power of the LLC converters is unbalanced too, i. e. in accordance with the unbalanced output power (provided that the conversion efficiency of the LLC converters is identical or at least similar). Because the source converters are feeding the DC links with the same power, the DC link voltage is going to increase for those LLC converters that draw less power than the others and its going to decrease for those LLC converters that draw more power than the others (assuming that the overall input and output power of the converter arrangement are matched). The speed of this dynamic process is given by the amount of power mismatch between the LLC converters, the DC link voltage level and the DC link capacitance. The process will continue until a steady state is reached in which the LLC converters draw equal or at least similar input power and supply equal or at least similar output power to the output voltage bus, thereby feeding matched output currents with equal or at least similar average values.</p><p id="p0014" num="0014">In the following, other preferred embodiments of converter arrangements with interleaved LLC converters and a load balancing control are described. It is to note that the following<!-- EPO <DP n="6"> --> load balancing techniques can be applied additionally to the load balancing technique described above (LLC load balancing by balancing the input power of the source converters) or independently of it which means instead of it. Further, the embodiments described below can be used either separately of each other or in combination with one or more of the other embodiments as well.</p><p id="p0015" num="0015">In a preferred embodiment of the invention, the load balancing control comprises one input per single LLC converter. This has the advantage that from each single LLC converter, information can be separately and individually be supplied to the load balancing control. In a particularly preferred embodiment, the load balancing control comprises exactly one input per single LLC converter. This has the advantage that the number of ports and/or wirings in the converter arrangement is minimized and that the converter arrangement is therefore comparably simple. However, the balancing control can also comprise more than one input per single LLC converter, for example electrical variables measured at different points of each single LLC converter, or even less than one input per single LLC converter, for example one input for two or three LLC converters taken together.</p><p id="p0016" num="0016">In a preferred embodiment, the load balancing control comprises one output per single LLC converter. This has the advantage that each single LLC converter can be separately controlled in respect of its balancing. This has the advantage that the number of ports and/or wirings in the converter arrangement is minimized and that the converter arrangement is therefore comparably simple. However, the balancing control can also comprise more than one output per single LLC converter, for example different electrical variables for influencing the behavior of each single LLC converter at different locations, or even less than one output per single LLC converter, for example one output for two or three LLC converters taken together.</p><p id="p0017" num="0017">In a preferred embodiment, the load balancing control is configured to use output currents of the single LLC converters as input variables. This is advantageous because the output currents are ideal for determining a load mismatch of the converter arrangement, for example to the range of their amplitudes and their phase shifts. However, it is also possible that the load balancing control uses other information of the single LLC<!-- EPO <DP n="7"> --> converters like other currents and/or voltages (such as currents and/or voltages measured at different points inside each single LLC converter), as input variables.</p><p id="p0018" num="0018">In a typical embodiment, the load balancing control is configured to determine a specific phase information for each pulse generator and preferably also to supply this specific phase information to each pulse generator. Such a phase information has the advantage that it can for example be used to introduce a phase shift into the switching of two of the four switches of each single LLC converter, preferably into the switching of two diagonal switches of each single LLC converter. The load balancing control can, however also be configured to supply other types of information to the pulse generators or yet to other components of the converter arrangement.</p><p id="p0019" num="0019">In a preferred embodiment the load balancing control is configured to compare the output currents of the single LLC converters to each other. This has the advantage that a corresponding action of the load balancing control can be based on the comparison of the behaviour of all single LLC converters. However, it is also possible that the load balancing control is configured to compare other variables related to the behaviour of the converter arrangement and/or the single LLC converters, like currents or voltages tapped at other locations inside the converter arrangement, to each other.</p><p id="p0020" num="0020">In a particularly preferred embodiment, the load balancing control is configured to balance a loading between the single LLC converters by applying more phase-shift to a single LLC converter that is more loaded than another single LLC converter and/or applying less phase-shift to a single LLC converter that is less loaded than another single LLC converter. It is particularly advantageous if the more and/or less phase shift is applied to at least two, preferably diagonal, switches of the single LLC converters, preferably of each single LLC converter. Introducing a phase shift to at least certain pairs of switches in the LLC converters leads to a comparably simple and yet reliable way of balancing the loads of the converter arrangement according to the invention. However, phase shifting configurations other than the one explained above are, in principle, also possible. In a more general phase shifting configuration, the phase shift is introduced between the turn-off switching events of at least two, preferably diagonal, switches of the single LLC converters. The turn-on switching events of every switch may be delayed in any appropriate manner. In a<!-- EPO <DP n="8"> --> particularly preferred embodiment, the load balancing control is configured to carry out the described phase shifting modulation in such a way that a resonant-current-depending, adaptive delay of the turn-on edges of the switches, which can for example be field effect transistors, is used.</p><p id="p0021" num="0021">In preferred embodiments, the converter arrangement comprises a multi-link input source comprising one DC voltage link per single LLC converter. Each DC voltage link of the multi-link input source is preferably connected to the input voltage of one single LLC converter. The use of such a multi-link input source has the advantage that the DC input voltage for each single LLC converter can be determined separately by the balancing control and the load mismatch can thereby be corrected through application of appropriate DC input voltages to the concerned single LLC converters. However, it is also possible to use a multi-link input source that supplies multiple DC voltage links wherein each voltage serves as an input to at two or more single LLC converters.</p><p id="p0022" num="0022">In a typical embodiment, the multi-link input source comprises a Vienna-rectifier (typically a unidirectional three-phase, three-switch, three-level rectifier using pulse-width modulation (PWM)) and/or multiple single (single phase and/or single rail) PFC rectifiers (rectifiers using power factor correction (PFC)), preferably one single PFC rectifier per single LLC converter, and/or a three-phase Y-rectifier (typically formed by a star connection of three single-phase unity power factor rectifier systems). However it is also possible to use different types of input sources as long as they are able to supply at least two different DC voltage links, preferably one single DC voltage link per single LLC converter.</p><p id="p0023" num="0023">In a preferred embodiment, the load balancing control is configured to determine a specific voltage information for each DC voltage link of the multi-link input source, preferably as a function of the input to the balancing control from the different single LLC converters. This has the advantage that quick and straightforward reaction to a load mismatch of the converter arrangement is obtained due to the translation of the output current of each single LLC converter into a corresponding DC input voltage for each single LLC converter. It is however also possible for the load balancing control to determine another information than a voltage information to the multi-link input source, for example merely a boolean<!-- EPO <DP n="9"> --> value for each single LLC converter which is true when the corresponding voltage needs to be increased and false when it needs to be decreased.</p><p id="p0024" num="0024">In a particularly preferred embodiment, the load balancing control and/or the multi-link input source are/is configured to balance a loading between the single LLC converters by decreasing an input voltage of a single LLC converter that is more loaded than another single LLC converter and/or increasing an input voltage of a single LLC converter that is less loaded than another single LLC converter. Preferably, the input voltage(s) is/are decreased and/or increased by adapting the specific voltage information supplied by the balancing control to the multi-link input source for each DC voltage link. Such a configuration of the load balancing control and/or the multi-link input source is advantageous because it is particularly easy to implement in the balancing control (e. g. as a PI controller) and because it leads to a good load mismatch correction / load balancing at the same time. Other configurations of the load balancing control and/or the multi-link input source are, however, also possible as long as the overall goal - i. e. to obtain a good load balancing - is obtained through appropriate control of the multi-link input source.</p><p id="p0025" num="0025">In a preferred embodiment, the load balancing control is integrated in the multi-link input source. However, the load balancing control can also only be connected to the multi-link input source in such a way that the load balancing control and the multi-link input source form a logical entity, for example through appropriate connections. A physical integration of the components is not absolutely necessary.</p><p id="p0026" num="0026">In an advantageous embodiment, the load balancing control is configured to balance a loading between the single LLC converters by balancing supply powers to the several voltage links of the multi-link input source. This has the advantage to allow a comparably simple load balancing.</p><p id="p0027" num="0027">In a method according to the invention, for operating a converter arrangement comprising at least two single LLC converters, at least one pulse generator per single LLC converter and a control unit, as well as - preferably - an input capacitor, an output capacitor, wherein
<ul><li>each pulse generator supplies switching pulses to one single LLC converter and<!-- EPO <DP n="10"> --></li><li>switching frequency control and/or phase-shift control is used to control the pulse generators,</li></ul>
the control unit continuously monitors the loads of the single LLC converters and performs a load balancing routine, preferably an active load balancing routine, for overcoming unbalanced loading of the converter arrangement.</p><p id="p0028" num="0028">The use of such a load balancing routine has the advantage that load mismatch and/or unstable and/or inefficient operation of the converter arrangement can be avoided.</p><p id="p0029" num="0029">In a preferred embodiment, the method for operating a converter arrangement is a method for operating an LLC converter arrangement. In a further preferred embodiment, each single LLC converter comprises four switches.</p><p id="p0030" num="0030">In a preferred embodiment of the method according to the invention, each LLC converter is supplied with a supply voltage by exactly one source converter, particularly a PFC boost converter. Performing the load balancing routine then comprises the step of balancing an input power of the source converters.</p><p id="p0031" num="0031">In a further preferred embodiment balancing of the input power of the source converters comprises balancing an input current of each source converter by comparing the input current of each source converter to a common reference current and matching each input current to the common reference current.</p><p id="p0032" num="0032">In another preferred embodiment, the reference current is generated based on an output voltage of the source converters, in particular by performing a comparison of the output voltage of the at least one source converter and a reference voltage and generating the reference current based on a result of that comparison.</p><p id="p0033" num="0033">In the following, other preferred embodiments of a method according to the invention are disclosed. It is to note that these load balancing methods can - as far as possible - be applied additionally to the load balancing method described above (LLC load balancing by balancing the input power of the source converters) or independently of it which means instead of it.<!-- EPO <DP n="11"> --></p><p id="p0034" num="0034">In a preferred embodiment, the load balancing routine uses one variable per single LLC converter, preferably an output current of the single LLC converter, as input variables and/or the load balancing routine supplies one output information per single LLC converter. The advantage of a balancing routine functioning in this way is that it is possible for the balancing routine to take into account the performance for each single LLC converter and to influence the performance of each single LLC converter separately. However, it is also possible that the load balancing routine uses other variables such as voltages and/or input and/or outputs only for selected single LLC converters and/or for groups of single LLC converters.</p><p id="p0035" num="0035">In a typical embodiment, the load balancing routine determines a specific phase information for each pulse generator, preferably by comparing the output currents of the single LLC converters to each other. Preferably, the load balancing routine then supplies this specific phase information to each pulse generator. This has the advantage that each pulse generator is able to react to the loading of its respective single LLC converter separately, which leads to a particularly precise load balancing. However, other configurations of the load balancing routine, e. g. the use of common phase in formations for groups of single LLC converters are in principle also possible.</p><p id="p0036" num="0036">In a preferred embodiment, the load balancing routine balances a loading between the single LLC converters by applying more phase-shift to a single LLC converter that is more loaded than another single LLC converter and/or by applying less phase-shift to a single LLC converter that is less loaded than another single LLC converter. It is particularly preferred if the load balancing routine applies more phase-shift to a pair of preferably diagonal switches, e. g. MOSFETs, of a single LLC converter that is more loaded than another single LLC converter and/or by applying less phase-shift to a pair of preferably diagonal switches, e. g. MOSFETs, of a single LLC converter that is less loaded than another single LLC converter.</p><p id="p0037" num="0037">In a typical embodiment, the load balancing routine balances a loading between the single LLC converters by determining a specific voltage information for each single LLC converter and preferably by supplying this specific voltage information to a multi-link input source<!-- EPO <DP n="12"> --> which supplies a distinct input voltage according to the specific voltage information to every single LLC converter.</p><p id="p0038" num="0038">In a preferred embodiment, an interleave phase-shift between the single LLC converters is readjusted dynamically. This has, for example, the advantage of sustaining best current ripple cancellations of input and output currents.</p><p id="p0039" num="0039">In a typical embodiment, the load balancing routine balances a loading between the single LLC converters by determining a specific power information for each single LLC converter and/or a specific power information for a voltage link of each single LLC converter. This leads to a simple way of load balancing: since the output voltage is the same for every single LLC converter, the output currents are balanced if the input and/or output powers are balanced.</p><p id="p0040" num="0040">Other advantageous embodiments and combinations of features come out from the detailed description below and the totality of the claims.</p><heading id="h0004"><b>Brief Description of the Drawings</b></heading><p id="p0041" num="0041">The drawings used to explain the embodiments show:
<dl id="dl0001"><dt>Fig. 1:</dt><dd>Commonly known LLC converter basic structure,</dd><dt>Fig. 2:</dt><dd>Simplified block diagram of basic control structure applied to a single LLC converter,</dd><dt>Fig. 3:</dt><dd>Simplified block diagram of prior-art control structure for interleaved LLC converters,</dd><dt>Fig. 4:</dt><dd>Switching patterns and waveforms for interleaved LLC converters with no balancing measures applied,<!-- EPO <DP n="13"> --></dd><dt>Fig. 5:</dt><dd>Simplified block diagram of a first embodiment of the invention: proposed control structure for interleaved LLC converters including load balancing control,</dd><dt>Fig. 6:</dt><dd>Switching patterns and waveforms for interleaved LLC converters with balancing routine according to first embodiment of invention applied,</dd><dt>Fig. 7:</dt><dd>Simplified block diagram of a second embodiment of the invention: proposed control structure for interleaved LLC converters including load balancing control,</dd><dt>Fig. 8</dt><dd>Simplified block diagram of a third embodiment of the invention: proposed control structure for interleaved LLC converters including load balancing control,</dd><dt>Fig. 9</dt><dd>Simplified block diagram of a fourth embodiment of the invention: proposed control structure for interleaved LLC converters including load balancing control,</dd><dt>Fig. 10:</dt><dd>Switching patterns and waveforms for interleaved LLC converters with balancing routine according to second embodiment of invention applied, and</dd><dt>Fig. 11:</dt><dd>Simplified block diagram of a fifth embodiment of the invention: proposed control structure for interleaved LLC converters including load balancing control.</dd><dt>Fig. 1,2:</dt><dd>Simplified block diagram of a sixth embodiment of the invention: proposed control structure for interleaved LLC converters including load balancing control.</dd><dt>Fig. 13:</dt><dd>Simplified block diagram of the load balancing control of the sixth embodiment of the invention.</dd></dl></p><p id="p0042" num="0042">In the figures, the same components are given the same reference symbols.</p><heading id="h0005"><b>Preferred Embodiments</b></heading><p id="p0043" num="0043">The invention is based on the commonly known structure of the LLC converter L as shown in <figref idrefs="f0001">Figure 1</figref>. The LLC converter L comprises a resonant circuit 1, an inverter comprising<!-- EPO <DP n="14"> --> four switches S1, S2, S3 and S4 and a rectifier 3. The LLC converter L is combined with an input capacitance 4 and an output capacitance 5. The rectifier can be of full-wave or center-tapped type, realized by diodes or by MOSFETs for the purpose of synchronous rectification. The arrangement order of the resonant circuit 1 elements L<sub>s</sub>,L<sub>p</sub>∥X,C<sub>s</sub> is arbitrary, they could as well be divided into several sub-elements that sum to the original value. The inverter is shown as full-bridge type; this configuration is necessary for the embodiment and method of the invention visualized in <figref idrefs="f0003">Figures 5</figref> and <figref idrefs="f0004">6</figref>. However, in certain cases such as the embodiment and method of the invention visualized in <figref idrefs="f0004">Figures 7</figref>,<figref idrefs="f0005">8</figref>, <figref idrefs="f0005">9</figref> and <figref idrefs="f0006">10</figref> the inverter may either be of full-bridge type or of half-bridge type.</p><p id="p0044" num="0044"><figref idrefs="f0002">Figure 2</figref> shows a simplified block diagram of a single LLC converter L and a corresponding control structure 6.2 comprising an output controller 11 and a pulse generator 2 for commanding the switches S1, S2, S3 and S4 (not explicitely shown in <figref idrefs="f0002">Figure 2</figref>) of the single LLC converter L. In this setup, the LLC converter L uses the commonly known methods of output control, i.e. to control the output voltage V<sub>out</sub> or the output current I<sub>out</sub>. The output controller 11 compares the measured quantities of output voltage V<sub>out</sub> or output current I<sub>out</sub> with a desired set value and uses switching frequency (f<sub>s</sub>) control and/or phase-shift (ϕ) control to realize the set value by controlling the pulse generator 2 appropriately.</p><p id="p0045" num="0045">Based on the single LLC structure shown in <figref idrefs="f0002">Figure 2</figref>, the prior-art structure of interleaved LLC converters L is shown in <figref idrefs="f0002">Figure 3</figref> for the case of two interleaved LLC converters L. The corresponding control structure 6.3 comprises one pulse generator 2 per single LLC converter L. The number of paralleled LLC converters L can be two or more with the appropriate phase-shift between the switching patterns of the two or more LLC converters L applied. In case of two converters, the phase-shift between the switching patterns of both LLC converters L, designated in the following as interleave phase-shift, should be around 90°, which must be realized by appropriate synchronization between the pulse generators 2 of each LLC converter L.</p><p id="p0046" num="0046"><figref idrefs="f0003">Figure 4</figref> shows switching patterns and waveforms in case of two interleaved LLC converters L with 90° interleave phase shift and an example mismatch between the circuit element values of both LLC converters L. Though the mismatch is not high in terms of what<!-- EPO <DP n="15"> --> can be economically and practically reached, the load is very unbalanced between the LLC converters L as can be seen by the fact that A.<i>i</i><sub>out</sub> &lt;&lt; B.<i>i</i><sub>out</sub>.</p><p id="p0047" num="0047"><figref idrefs="f0003">Figure 5</figref> now shows a first embodiment of a converter arrangement C.5 according to the invention which has the objective to overcome the unbalanced loading at component value mismatch shown in <figref idrefs="f0003">Figure 4</figref>. An active load balancing control 7.5 is added to the control structure 6.5. Its inputs are the measured output currents of the single converters (here: <i>i</i><sub>out</sub>_<sub>A</sub> and <i>i</i><sub>out_B</sub>). The load balancing control 7.5 compares the single output currents to each other and takes action in order to balance the loading between the single LLC converters L by either applying more phase-shift (here: ϕ<sub>A</sub> resp. ϕ<sub>B</sub>) to the single LLC converter L that is more loaded than the other or applying less phase-shift to the single LLC converter L that is less loaded than the other or by combining both actions. "Applying more phase-shift to the converter" is to be understood as "increasing a switching delay between the switches S1 and S4 (or the switches S2 and S3), at least between the turn-off switching events of the switches S1 and S4 (or S2 and S3) of the respective single LLC converter L" whereas "applying less phase-shift" is to be understood as "decreasing the switching delay between the switches S1 and S4 (or the switches S2 and S3), at least between the turn-off switching events of the switches S1 and S4 (or S2 and S3) of the respective single LLC converter L". In a converter arrangement with more than two single LLC converters L (this case is not shown in <figref idrefs="f0003">Figure 5</figref>), the load balancing control 7.5 would compare the single output currents to each other and would take action in order to balance the loading between the single LLC converters L by either applying more phase-shift (here: ϕ<sub>A</sub> resp. ϕ<sub>B</sub>) to the single LLC converters L that are more loaded than the others or applying less phase-shift to the single LLC converters L that are less loaded than the others or by combining both actions. When altering the phase-shifts applied to the single LLC converters L, it may be convenient to readjust the interleave phase-shift in order to sustain e.g. best current ripple cancellation of input and output currents.</p><p id="p0048" num="0048"><figref idrefs="f0004">Figure 6</figref> shows switching patterns and waveforms when the load balancing routine characteristic for the first embodiment as shown in <figref idrefs="f0003">Figure 5</figref> is applied in case of the component value mismatch example used already in <figref idrefs="f0003">Figure 4</figref>. It can be seen that a switching delay is applied between the diagonal switches S1 and S4 of the single LLC<!-- EPO <DP n="16"> --> converter "LLC B". This switching delay or phase shift leads to a considerable load balancing as can be seen by looking at the currents A.<i>i</i><sub>out</sub> and B.<i>i</i><sub>out</sub>. at the bottom of <figref idrefs="f0004">Figure 6</figref>.</p><p id="p0049" num="0049"><figref idrefs="f0004">Figure 7</figref> shows a second embodiment of the invention. The converter arrangement shown here comprises a multi-link input source 8.7 and a control link 9 to this multi-link input source 8.7. The multi-link input source 8.7 is characterized by that it provides two DC voltage links and each of the links is connected to the input voltage of one single LLC converter L (here: V<sub>in_A</sub> and V<sub>in_B</sub>). Furthermore, it is required that the input voltages supplied by the multi-link input source 8.7 can be adjusted within an appropriate range by using the control link 9. Examples for an applicable multi-link input source are the Vienna-rectifier in case of two interleaved single LLC converters L or multiple single (single phase and/or single rail) PFC rectifiers in case of an arbitrary number of interleaved single LLC converters L or a three-phase Y-rectifier facilitating three (or a multiple of three) independently adjustable input voltages for the single LLC converters L. In <figref idrefs="f0004">Figure 7</figref>, the solution with a Vienna-rectifier connected to a three-phase alternating mains is shown. As in the embodiment shown in <figref idrefs="f0003">Figure 5</figref>, an active load balancing control 7.7 is added to the converter arrangement. However, in contrast to the active load balancing control 7.5 shown in <figref idrefs="f0003">Figure 5</figref>, it is not shown as an integrated component of the control structure 6.7, but rather as an independent part of the converter arrangement. It is, however, also possible to integrate the active load balancing control 7.7 into the control structure 6.7. The inputs of the active load balancing control 7.7 are the measured output currents of the single LLC converters L (here: <i>i</i><sub>out_A</sub> and <i>i</i><sub>out_B</sub>). The load balancing control 7.7 compares the single output currents to each other and takes action in order to balance the loading between the single LLC converters L by either decreasing the input voltage of the single LLC converter L that is more loaded than the other or by increasing the input voltage of the single LLC converter L that is less loaded than the other or by combining both actions. In a converter arrangement with more than two single LLC converters L (this case is not shown in <figref idrefs="f0004">Figure 7</figref>), the load balancing control 7.7 would compare the single output currents to each other and would take action in order to balance the loading between the single LLC converters L by either decreasing the input voltages of the single LLC converters L that are<!-- EPO <DP n="17"> --> more loaded than the others or by increasing the input voltages of the single LLC converters L that are less loaded than the others or by combining both actions.</p><p id="p0050" num="0050"><figref idrefs="f0005">Figures 8 and 9</figref> show a third and a fourth embodiment of the invention, respectively. In <figref idrefs="f0005">Figure 8</figref>, a multi-link power source 8.8 comprising two single PFC rectifiers 10 is used. Each of the PFC rectifiers 10 supplies an input voltage to one single LLC converter L of the converter arrangement C.8. The embodiment shown in <figref idrefs="f0005">Figure 9</figref> uses a three phase Y-rectifier to supply three input voltages to a converter arrangement C.9 comprising three single LLC converters L.</p><p id="p0051" num="0051"><figref idrefs="f0006">Figure 10</figref> shows switching patterns and waveforms when the load balancing routine characteristic for the second embodiment as shown in <figref idrefs="f0004">Figure 7</figref> is applied in case of the component value mismatch example used already in <figref idrefs="f0003">Figure 4</figref>. As can be seen at the bottom of <figref idrefs="f0006">Figure 10</figref>, the application of this load balancing routine leads to a considerable load balancing visualized by the homogenized waveforms the currents A.<i>i</i><sub>out</sub> and B.<i>i</i><sub>out</sub>.</p><p id="p0052" num="0052"><figref idrefs="f0006">Figure 11</figref> shows a fifth embodiment of the invention. The converter arrangement C.11 comprises a multi-link input source 8.11 and a load balancing control 7.11. The load balancing control 7.11 is located within the multi-link input source 8.11, i. e. it is integrated in the multi-link input source 8.11. The load balancing control 7.11 has a power balancing configuration. By balancing the supply power to the two input voltage links, the output power of the two single LLC converters L are balanced as well. Because the output voltage is same for every single LLC converter, the several output currents are balanced as the output powers are balanced.</p><p id="p0053" num="0053"><figref idrefs="f0007">Figure 12</figref> shows a sixth embodiment of the invention. The converter arrangement C.12 comprises two interleaved LLC converters LLC A and LLC B and two PFC-boost converters as source converters 8.12, one for each LLC converter. Both source converters 8.12 are connected in parallel to the same voltage source V<sub>src</sub>. The converter arrangement C.12 further comprises a load balancing control 7.12 which provides a control signal d<sub>A</sub>, d<sub>B</sub> to each source converter 8.12 such that the input currents i<sub>src_A</sub> and i<sub>src_B</sub> of the source converters 8.12 matches a reference current.<!-- EPO <DP n="18"> --></p><p id="p0054" num="0054">Generally, the input power of a source converter is given by the product of the input voltage and the input current. In case of PFC-boost converters that are connected to an AC line, the input power Pin<sub>srcx</sub> of each source converter is calculated by <maths id="math0001" num=""><math display="block"><msub><mi mathvariant="italic">P</mi><msub><mi mathvariant="italic">in</mi><msub><mi mathvariant="italic">src</mi><mi mathvariant="italic">x</mi></msub></msub></msub><mo>=</mo><msubsup><mo>∫</mo><mn>0</mn><mrow><mi mathvariant="italic">AC</mi><mo>-</mo><mi mathvariant="italic">Period</mi></mrow></msubsup><mo>⁢</mo><mfenced separators=""><msub><mi>v</mi><mi mathvariant="italic">src</mi></msub><mfenced><mi>t</mi></mfenced><mo>-</mo><msub><mi>i</mi><msub><mi mathvariant="italic">src</mi><mi>x</mi></msub></msub><mfenced><mi>t</mi></mfenced></mfenced><mo>⁢</mo><mi mathvariant="italic">dt</mi></math><img id="ib0001" file="imgb0001.tif" wi="84" he="15" img-content="math" img-format="tif"/></maths> where V<sub>src</sub> is the input voltage, i<sub>srcx</sub> is the input current of converter number x and AC-Period designates the period of the AC line signal.</p><p id="p0055" num="0055">The load balancing control 7.12 comprises a voltage controller 13 which receives the output voltages V<sub>in_A</sub>, V<sub>in_B</sub> of the source converters as input signals and generates a reference current i<sub>ref</sub> based on the output voltages V<sub>in_A</sub>, V<sub>in_B</sub> and a reference voltage (not shown) where the reference voltage is either generated internally or fed to the voltage controller 13. The reference current i<sub>ref</sub> is generated by comparing the output voltages V<sub>in_A</sub>, V<sub>in_B</sub> to the reference voltage and generating the reference current i<sub>ref</sub> based on a result of that comparison. The load balancing control 7.12 further comprises two current regulators 12.1, 12.2 which both receive the reference current i<sub>ref</sub> and one of the currents i<sub>src_A</sub> and i<sub>src_B</sub> respectively. The current regulators 12.1, 12.2 regulate the input currents i<sub>src_A</sub> and i<sub>src_B</sub> by measuring them, comparing them to the reference current i<sub>ref</sub>, generating a control signal d<sub>A</sub>, d<sub>B</sub> for each of the source converters 8.12 based on the result of this comparison and providing the control signals d<sub>A</sub>, d<sub>B</sub> to the respective source converters 8.12.</p><p id="p0056" num="0056">If the current regulators 12.1, 12.2 are working sufficiently in terms of speed and accuracy, the input currents i<sub>src_A</sub> and i<sub>src_B</sub> are identical (or at least similar) and both match the reference current i<sub>ref</sub>. And hence also the input powers of the source converters 8.12 are identical (or at least similar).</p><p id="p0057" num="0057">The output power of the source converters 8.12 is fed to the power input of the respective LLC converter (L). The DC link capacitance of each DC link from a source converter 8.12 to the corresponding LLC converter (L), which includes the input capacitance 4 as well as every other capacitance connected to that DC link, thereby performs as a power buffer. In case the output currents i<sub>out_A</sub> and i<sub>out_B</sub> of the LLC converters (L) are unbalanced, the LLC<!-- EPO <DP n="19"> --> output powers P<sub>out_A</sub>, P<sub>out_B</sub> are so as well since the current outputs are connected to a common output voltage bus, which can be seen from the following equations: <maths id="math0002" num=""><math display="block"><msub><mi>P</mi><mi mathvariant="italic">out_A</mi></msub><mo>=</mo><msub><mi>V</mi><mi mathvariant="italic">out</mi></msub><mo>*</mo><mover><msub><mi>i</mi><mi mathvariant="italic">out_A</mi></msub><mo>‾</mo></mover><mspace width="2em"/><mi>and</mi><mspace width="2em"/><msub><mi>P</mi><mi mathvariant="italic">out_B</mi></msub><mo>=</mo><msub><mi>V</mi><mi mathvariant="italic">out</mi></msub><mo>*</mo><mover><msub><mi>i</mi><mi mathvariant="italic">out_B</mi></msub><mo>‾</mo></mover></math><img id="ib0002" file="imgb0002.tif" wi="126" he="13" img-content="math" img-format="tif"/></maths> where V<sub>out</sub> is the voltage of the output voltage bus. The input power of the LLC converters (L) will be unbalanced in accordance to the unbalanced output currents i<sub>out_A</sub> and i<sub>out_B</sub>. Because both source converters are feeding the DC links with the same power, the DC link voltage is going to increase for the LLC converter that draws less power than the other one and its going to decrease for the LLC converter that draws more power than the other one, thereby assuming that the overall input and output power of the converter arrangement are matched.</p><p id="p0058" num="0058">In summary, it is to be noted that the invention is not limited to the embodiments described in this section. The scope of protection is rather set up by the claims.</p></description><claims mxw-id="PCLM56982376" lang="EN" load-source="patent-office"><!-- EPO <DP n="20"> --><claim id="c-en-0001" num="0001"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12), comprising
<claim-text>a) at least two single LLC converters (L),</claim-text>
<claim-text>b) a pulse generator (2) per single LLC converter (L), wherein each pulse generator (2)is configured to supply switching pulses to one single LLC converter (L) and</claim-text>
<claim-text>c) an output controller (11) configured to use switching frequency control and/or phase-shift control to control the pulse generators (2),<br/>
<b>characterized in that</b></claim-text>
<claim-text>d) the converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12) comprises a load balancing control (7.5, 7.7, 7.8, 7.9, 7.11, 7.12) for controlling load balancing of the converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12).</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>Converter arrangement (C.12) according to claim 1, <b>characterized in that</b> it comprises a source converter (8.12), particularly a PFC boost converter, per LLC converter (L), wherein each source converter (8.12) is connected to an input of exactly one LLC converter (L) to supply a supply voltage (V<sub>in_A</sub>, V<sub>in_B</sub>) to that LLC converter (L), wherein each source converter (8.12) is configured to be fed by a common voltage source (V<sub>src</sub>) and wherein the load balancing control (7.12) is configured to balance an input power of the source converters (8.12).</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>Converter arrangement (C.12) according to claim 2, <b>characterized in that</b> the load balancing control (7.12) comprises a current regulator (12.1, 12.2) per source converter (8.12) for balancing an input current (i<sub>src_A</sub>, i<sub>src_B</sub>) of the source converters (8.12) by comparing each input current (i<sub>src_A</sub>, i<sub>src_B</sub>) to a common reference current (i<sub>ref</sub>) and matching the input currents (i<sub>src_A</sub>, i<sub>src_B</sub>) to the common reference current (i<sub>ref</sub>).</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>Converter arrangement (C.12) according to claim 3, <b>characterized in that</b> the load balancing control (7.12) comprises a voltage controller (13) for generating the reference current (i<sub>ref</sub>) based on an output voltage of at least one of the source<!-- EPO <DP n="21"> --> converters (8.12), preferably by performing a comparison of the output voltage of the at least one source converter and a reference voltage and generating the reference current based on a result of that comparison.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of the previous claims, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) comprises one input per single LLC converter (L).</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.1 1) according to claim 5, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) comprises one output per single LLC converter (L).</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 5 to 6, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured to use output currents of the single LLC converters (L) as input variables.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 5 to 7, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured to determine a specific phase information for each pulse generator (2).</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of the claims 7 to 8, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured to compare the output currents of the single LLC converters (L) to each other.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 5 to 9, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured to balance a loading between the single LLC converters (L) by applying more phase-shift to a single LLC converter (L) that is more loaded than another single LLC converter (L) and/or applying less phase-shift to a single LLC converter (L) that is less loaded than another single LLC converter (L).<!-- EPO <DP n="22"> --></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>Method for operating a converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12), comprising at least two single LLC converters (L), a pulse generator (2) per single LLC converter (L) and a control unit, wherein
<claim-text>a) each pulse generator (2) supplies switching pulses to one single LLC converter (L) and</claim-text>
<claim-text>b) switching frequency control and/or phase-shift control is used to control the pulse generators (2),<br/>
<b>characterized in that</b></claim-text>
<claim-text>c) the control unit continuously monitors the loads of the single LLC converters (L) and performs a load balancing routine for controlling load balancing of the converter arrangement (C.5, C.7, C.8, C.9, C.11, C.12).</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>Method according to claim 11, <b>characterized in that</b> each LLC converter (L) is supplied with a supply voltage (V<sub>in_A</sub>, V<sub>in_B</sub>) by exactly one source converter (8.12), particularly a PFC boost converter, wherein performing the load balancing routine comprises balancing an input power of the source converters (8.12).</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>Method according to claim 12, <b>characterized in that</b> balancing the input power of the source converters comprises balancing an input current (i<sub>sre</sub>_<sub>A</sub>, i<sub>src_B</sub>) of each source converter (8.12) by comparing the input current (i<sub>src_A</sub>, i<sub>src_B</sub>) to a common reference current (i<sub>ref</sub>) and matching the input currents (is<sub>src_A</sub>, i<sub>src_B</sub>) to the common reference current (i<sub>ref</sub>).</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>Method according to claim 13, <b>characterized in that</b> the reference current (i<sub>ref</sub>) is generated based on an output voltage of the source converters (8.12), particularly by performing a comparison of the output voltage of the at least one source converter and a reference voltage and generating the reference current based on a result of that comparison.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>Method according to any of claims 11 to 13, <b>characterized in that</b> the load balancing routine uses one variable per single LLC converter (L), preferably an output current of<!-- EPO <DP n="23"> --> the single LLC converter (L), as input variables and/or the load balancing routine supplies one output information per single LLC converter (L).</claim-text></claim><claim id="c-en-0016" num="0016"><claim-text>Method according to claim 15, <b>characterized in that</b> the load balancing routine determines a specific phase information for each pulse generator (2), preferably by comparing the output currents of the single LLC converters (L) to each other.</claim-text></claim><claim id="c-en-0017" num="0017"><claim-text>Method according to any of claims 15 to 16, <b>characterized in that</b> the load balancing routine balances a loading between the single LLC converters (L) by applying more phase-shift to a single LLC converter (L) that is more loaded than another single LLC converter (L) and/or applying less phase-shift to a single LLC converter (L) that is less loaded than another single LLC converter (L).</claim-text></claim><claim id="c-en-0018" num="0018"><claim-text>Method according to any of the claims 15 to 17, <b>characterized in that</b> the load balancing routine balances a loading between the single LLC converters (L) by determining a specific voltage information for each single LLC converter (L).</claim-text></claim><claim id="c-en-0019" num="0019"><claim-text>Method according to any of the claims 15 to 18, <b>characterized in that</b> an interleave phase-shift between the single LLC converters (L) is readjusted dynamically.</claim-text></claim><claim id="c-en-0020" num="0020"><claim-text>Method according to any of the claims 15 to 19, <b>characterized in that</b> the load balancing routine balances a loading between the single LLC converters (L) by determining a specific power information for each single LLC converter (L) and/or a specific power information for a voltage link of each single LLC converter (L).</claim-text></claim><claim id="c-en-0021" num="0021"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 5 to 10, <b>characterized in that</b> it comprises a multi-link input source (8.7, 8.8, 8.9, 8.11) comprising one DC voltage link per single LLC converter (L).</claim-text></claim><claim id="c-en-0022" num="0022"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to claim 21, <b>characterized in that</b> the multi-link input source (8.7, 8.8, 8.9, 8.11) comprises a Vienna-rectifier and/or multiple single PFC rectifiers and/or a three-phase Y-rectifier.</claim-text></claim><claim id="c-en-0023" num="0023"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 21 to 22, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured<!-- EPO <DP n="24"> --> to determine a specific voltage information for each DC voltage link of the multi-link input source (8.7, 8.8, 8.9, 8.11).</claim-text></claim><claim id="c-en-0024" num="0024"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 21 to 23, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured to balance a loading between the single LLC converters (L) by decreasing an input voltage of a single LLC converter (L) that is more loaded than another single LLC converter (L) and/or increasing an input voltage of a single LLC converter (L) that is less loaded than another single LLC converter (L).</claim-text></claim><claim id="c-en-0025" num="0025"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of the claims 21 to 24, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is integrated in the multi-link input source (8.7, 8.8, 8.9, 8.11).</claim-text></claim><claim id="c-en-0026" num="0026"><claim-text>Converter arrangement (C.5, C.7, C.8, C.9, C.11) according to any of claims 21 to 25, <b>characterized in that</b> the load balancing control (7.5, 7.7, 7.8, 7.9, 7.11) is configured to balance a loading between the single LLC converters (L) by balancing supply powers to the several voltage links of the multi-link input source (8.7, 8.8, 8.9, 8.11).</claim-text></claim></claims><drawings mxw-id="PDW16670756" load-source="patent-office"><!-- EPO <DP n="25"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="157" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0002" num="2,3"><img id="if0002" file="imgf0002.tif" wi="165" he="222" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0003" num="4,5"><img id="if0003" file="imgf0003.tif" wi="165" he="227" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0004" num="6,7"><img id="if0004" file="imgf0004.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0005" num="8,9"><img id="if0005" file="imgf0005.tif" wi="165" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0006" num="10,11"><img id="if0006" file="imgf0006.tif" wi="165" he="223" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0007" num="12,13"><img id="if0007" file="imgf0007.tif" wi="165" he="180" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="162" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="163" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="160" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
