<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/ip/hpm_acmp_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2ip_2hpm__acmp__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_acmp_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2ip_2hpm__acmp__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_ACMP_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_ACMP_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structACMP__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a7599a70749a9216200b8db16d7b3e39c">   14</a></span>        __RW uint32_t <a class="code hl_variable" href="structACMP__Type.html#a7599a70749a9216200b8db16d7b3e39c">CFG</a>;                     <span class="comment">/* 0x0: Configure Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a429385471178e5501b8d172e7107b0d2">   15</a></span>        __RW uint32_t <a class="code hl_variable" href="structACMP__Type.html#a429385471178e5501b8d172e7107b0d2">DACCFG</a>;                  <span class="comment">/* 0x4: DAC configure register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a46bf947f0178cdac7e136914a422b33b">   16</a></span>        __R  uint8_t  <a class="code hl_variable" href="structACMP__Type.html#a46bf947f0178cdac7e136914a422b33b">RESERVED0</a>[8];            <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a655d0dc27b3d83d94ed56f3403c58b2d">   17</a></span>        __RW uint32_t <a class="code hl_variable" href="structACMP__Type.html#a655d0dc27b3d83d94ed56f3403c58b2d">SR</a>;                      <span class="comment">/* 0x10: Status register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a644714083fada11311138de3c10580b4">   18</a></span>        __RW uint32_t <a class="code hl_variable" href="structACMP__Type.html#a644714083fada11311138de3c10580b4">IRQEN</a>;                   <span class="comment">/* 0x14: Interrupt request enable register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a9eabe437f7fd6766cc50b7c8ddfcc031">   19</a></span>        __RW uint32_t <a class="code hl_variable" href="structACMP__Type.html#a9eabe437f7fd6766cc50b7c8ddfcc031">DMAEN</a>;                   <span class="comment">/* 0x18: DMA request enable register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a113460ac4ffcb91371b7663f96be1938">   20</a></span>        __R  uint8_t  <a class="code hl_variable" href="structACMP__Type.html#a113460ac4ffcb91371b7663f96be1938">RESERVED1</a>[4];            <span class="comment">/* 0x1C - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structACMP__Type.html#a08eddbac368fc2864dc3430db63400ec">   21</a></span>    } CHANNEL[2];</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>} <a class="code hl_struct" href="structACMP__Type.html">ACMP_Type</a>;</div>
</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CFG */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/*</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * HYST (RW)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> *</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * This bitfield configure the comparator hysteresis.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * 0: Hysteresis about 30mV</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * 1: Hysteresis about 20mV</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * 2: Hysteresis about 10mV</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * 3: Disable hysteresis</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a9b3a1e49c29dccd7ea49c79f2355d3f5">   35</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HYST_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a73d70c30a10b55b1a11994d8ab214aae">   36</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HYST_SHIFT (30U)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aefd1065bb193cf61b854a65767ec4b1f">   37</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HYST_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_HYST_SHIFT) &amp; ACMP_CHANNEL_CFG_HYST_MASK)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aa07c4f7deb730e7d54109689a3f8a490">   38</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HYST_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_HYST_MASK) &gt;&gt; ACMP_CHANNEL_CFG_HYST_SHIFT)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * DACEN (RW)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> *</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * This bit enable the comparator internal DAC</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * 0: DAC disabled</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * 1: DAC enabled</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a71e373500956f58a98b1af2e62586f8c">   47</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DACEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a22a0fa7e0c7fdd2ca26f7d63852bab52">   48</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DACEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a95642515cd14c52a1599519107c66b65">   49</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DACEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_DACEN_SHIFT) &amp; ACMP_CHANNEL_CFG_DACEN_MASK)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ad8c814c4f590ebb88364a4f52b40e95c">   50</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DACEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_DACEN_MASK) &gt;&gt; ACMP_CHANNEL_CFG_DACEN_SHIFT)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * HPMODE (RW)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> *</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * This bit enable the comparator high performance mode.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 0: HP mode disabled</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * 1: HP mode enabled</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a9bfdb310f30a8f4f452911a15df62679">   59</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HPMODE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a1b02a2c0860d4426925cdb8541b8ea6d">   60</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HPMODE_SHIFT (28U)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a7c094a8fc837588c2fdf1ec1598869bf">   61</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HPMODE_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_HPMODE_SHIFT) &amp; ACMP_CHANNEL_CFG_HPMODE_MASK)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a4e93c72b79a2dd517f54836812ef39fd">   62</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_HPMODE_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_HPMODE_MASK) &gt;&gt; ACMP_CHANNEL_CFG_HPMODE_SHIFT)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/*</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * CMPEN (RW)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * This bit enable the comparator.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 0: ACMP disabled</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 1: ACMP enabled</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a2bbf4b13c936bb4d4eb4ff7114f01432">   71</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPEN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#af9528c9d87213a04584f904b89798858">   72</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPEN_SHIFT (27U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a82d3ceadeda93cfd5f081214e59c5e83">   73</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_CMPEN_SHIFT) &amp; ACMP_CHANNEL_CFG_CMPEN_MASK)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aea0aef6682cfca71393af94e83eb5657">   74</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_CMPEN_MASK) &gt;&gt; ACMP_CHANNEL_CFG_CMPEN_SHIFT)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/*</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * MINSEL (RW)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> *</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * PIN select, from pad_ai_acmp[7:1] and dac_out</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a2a47284c290847693016249256daa8e5">   81</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_MINSEL_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ac61a84fc3bf0450817224825b6615e7e">   82</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_MINSEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a4761213b9da55f67852505fd9b42d8ad">   83</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_MINSEL_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_MINSEL_SHIFT) &amp; ACMP_CHANNEL_CFG_MINSEL_MASK)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a710d446545be73db656239b7aeb96853">   84</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_MINSEL_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_MINSEL_MASK) &gt;&gt; ACMP_CHANNEL_CFG_MINSEL_SHIFT)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/*</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * DAC_TRIG_EN (RW)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> *</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * if set, the dac value is from moto system when valid</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * if clr, use dac_cfg value</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a2156c95072323b7178cb17edc3f9b735">   92</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DAC_TRIG_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a46bceb4a899952db41a6f3f35949cbee">   93</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DAC_TRIG_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ad02d4606020905b1a88dbc7dfed1b70b">   94</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DAC_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_DAC_TRIG_EN_SHIFT) &amp; ACMP_CHANNEL_CFG_DAC_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a608e6f53962186395924556e4a690cca">   95</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_DAC_TRIG_EN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_DAC_TRIG_EN_MASK) &gt;&gt; ACMP_CHANNEL_CFG_DAC_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * PINSEL (RW)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * MIN select, from pad_ai_acmp[7:1] and dac_out</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#af84d72a90be67335a718e04e2b8e31e7">  102</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_PINSEL_MASK (0x700000UL)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a8ec3aa0b82bc25f70483db1b43b81484">  103</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_PINSEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a8031aa17792233e3c14de5463203af52">  104</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_PINSEL_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_PINSEL_SHIFT) &amp; ACMP_CHANNEL_CFG_PINSEL_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a5986b57d3ef131963125d3e8355bd5c0">  105</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_PINSEL_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_PINSEL_MASK) &gt;&gt; ACMP_CHANNEL_CFG_PINSEL_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * CMPOEN (RW)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> *</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * This bit enable the comparator output on pad.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0: ACMP output disabled</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 1: ACMP output enabled</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a582b8fe702ec4cafb4daf7cc29c4625e">  114</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPOEN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aadd96073db9e66f3eda24d490c7deb12">  115</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPOEN_SHIFT (19U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#abe59f2211fc5a92f96aaaee673ff82b8">  116</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPOEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_CMPOEN_SHIFT) &amp; ACMP_CHANNEL_CFG_CMPOEN_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#acf6b053f462fc0a948821f971e1951ab">  117</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_CMPOEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_CMPOEN_MASK) &gt;&gt; ACMP_CHANNEL_CFG_CMPOEN_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * FLTBYPS (RW)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * This bit bypass the comparator output digital filter.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 0: The ACMP output need pass digital filter</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 1: The ACMP output digital filter is bypassed.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a4be9f5a7b1c2d90202eb6904297a9ab2">  126</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTBYPS_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a405442bb0fa81a5c81f4fde0dd1b875d">  127</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTBYPS_SHIFT (18U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ab9a5009999bac697dbe39eb000f060e1">  128</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTBYPS_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_FLTBYPS_SHIFT) &amp; ACMP_CHANNEL_CFG_FLTBYPS_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#acd6ce6f7ab5391b25a68b4e0a0a963b5">  129</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTBYPS_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_FLTBYPS_MASK) &gt;&gt; ACMP_CHANNEL_CFG_FLTBYPS_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * WINEN (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * This bit enable the comparator window mode.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 0: Window mode is disabled</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 1: Window mode is enabled</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#abfbd33b5b91522da3af3b63fb3913326">  138</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_WINEN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a3b120c516679cd0dfc9e418d3ed254b3">  139</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_WINEN_SHIFT (17U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a68f67bdcc61999b4f22a6a33b8706629">  140</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_WINEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_WINEN_SHIFT) &amp; ACMP_CHANNEL_CFG_WINEN_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a9b1ae5a52db3bfe48d0bdf879051ef92">  141</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_WINEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_WINEN_MASK) &gt;&gt; ACMP_CHANNEL_CFG_WINEN_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * OPOL (RW)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * The output polarity control bit.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * 0: The ACMP output remain un-changed.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 1: The ACMP output is inverted.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a85f2f9f85b9d01396854455f81b3c945">  150</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_OPOL_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ac10f018a46d862eeec0ced680ee61c80">  151</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_OPOL_SHIFT (16U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aa8514222df8762878270bb93685d658e">  152</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_OPOL_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_OPOL_SHIFT) &amp; ACMP_CHANNEL_CFG_OPOL_MASK)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aae2e4996aaa5f5a1cca30476f42c0203">  153</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_OPOL_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_OPOL_MASK) &gt;&gt; ACMP_CHANNEL_CFG_OPOL_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * FLTMODE (RW)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> *</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * This bitfield define the ACMP output digital filter mode:</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * 000-bypass</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 100-change immediately;</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * 101-change after filter;</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * 110-stalbe low;</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * 111-stable high</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a55156d6aeb8b4d3176ac25c8cf02f378">  165</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTMODE_MASK (0xE000U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a1b56529bb68c42aab0b3572f44a676b4">  166</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTMODE_SHIFT (13U)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a56465d58ca1054dea9204d723981cafb">  167</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTMODE_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_FLTMODE_SHIFT) &amp; ACMP_CHANNEL_CFG_FLTMODE_MASK)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a0e2a37dd118f098d68e5eba7c3d2f393">  168</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTMODE_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_FLTMODE_MASK) &gt;&gt; ACMP_CHANNEL_CFG_FLTMODE_SHIFT)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/*</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * FLTLEN_SHIFT (RW)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> *</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * this field is to extend filter length.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * 0: filter length = fltlen</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * 1: filter length = fltlen * 2</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 2: filter length = fltlen * 4</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * 7: filter length = fltlen * 128</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * When the clock frequency is 200MHz, the maximum filter length is about 300uS.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aea78132cc42d8e9df0529a5d9914ea4a">  180</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_SHIFT_MASK (0xE00U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ad8ca5e31cd550e3773e250a972c78bda">  181</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_SHIFT_SHIFT (9U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a29b924219c951e0c2eccb628b403a5a8">  182</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_FLTLEN_SHIFT_SHIFT) &amp; ACMP_CHANNEL_CFG_FLTLEN_SHIFT_MASK)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aa969a21f92c575d209b869bed6f3a1df">  183</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_SHIFT_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_FLTLEN_SHIFT_MASK) &gt;&gt; ACMP_CHANNEL_CFG_FLTLEN_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/*</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * FLTLEN (RW)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> *</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * This bitfield define the ACMP output digital filter length. The unit is ACMP clock cycle.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#acd30c91ad2880fdb2de8d09f3b120abb">  190</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a85c51d13e3e030d8e2f3e03cec6e6d6a">  191</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a3ed4e40de190de317d1ea0ac4b062bce">  192</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_CFG_FLTLEN_SHIFT) &amp; ACMP_CHANNEL_CFG_FLTLEN_MASK)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a245fb033fa7f0c8f516e8518c9da591b">  193</a></span><span class="preprocessor">#define ACMP_CHANNEL_CFG_FLTLEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_CFG_FLTLEN_MASK) &gt;&gt; ACMP_CHANNEL_CFG_FLTLEN_SHIFT)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: DACCFG */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * DACCFG (RW)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * 8bit DAC digital value</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ae7b38dd8e5d814b8d4d9472a7e487071">  201</a></span><span class="preprocessor">#define ACMP_CHANNEL_DACCFG_DACCFG_MASK (0xFFU)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a04319388fa52cf146d90fca926b07726">  202</a></span><span class="preprocessor">#define ACMP_CHANNEL_DACCFG_DACCFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a6c1528fe709d7213e353f0ecc94b961f">  203</a></span><span class="preprocessor">#define ACMP_CHANNEL_DACCFG_DACCFG_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_DACCFG_DACCFG_SHIFT) &amp; ACMP_CHANNEL_DACCFG_DACCFG_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a441873b5a55ae1609a0720cf67f4b57e">  204</a></span><span class="preprocessor">#define ACMP_CHANNEL_DACCFG_DACCFG_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_DACCFG_DACCFG_MASK) &gt;&gt; ACMP_CHANNEL_DACCFG_DACCFG_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: SR */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * FEDGF (RW)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * Output falling edge flag. Write 1 to clear this flag.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a1a35f33b009d6b5951746f1b91f75cc6">  212</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_FEDGF_MASK (0x2U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aeec58e551ef0facdcbf60eccd237f5a0">  213</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_FEDGF_SHIFT (1U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a30f2397e2ba216144f62b449c9e95374">  214</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_FEDGF_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_SR_FEDGF_SHIFT) &amp; ACMP_CHANNEL_SR_FEDGF_MASK)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a3dedbd3a86886d1e5277904c6a80d5eb">  215</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_FEDGF_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_SR_FEDGF_MASK) &gt;&gt; ACMP_CHANNEL_SR_FEDGF_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * REDGF (RW)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * Output rising edge flag. Write 1 to clear this flag.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a5792ad5ef11a56ff8b81145e3b1c3c64">  222</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_REDGF_MASK (0x1U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a84cfd51db3dd88af84aa308204bb895f">  223</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_REDGF_SHIFT (0U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a704a6d7e8d2414bf44717121dd1f0c0c">  224</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_REDGF_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_SR_REDGF_SHIFT) &amp; ACMP_CHANNEL_SR_REDGF_MASK)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ac0bfed963709b2824b1cf7eb1425dc1d">  225</a></span><span class="preprocessor">#define ACMP_CHANNEL_SR_REDGF_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_SR_REDGF_MASK) &gt;&gt; ACMP_CHANNEL_SR_REDGF_SHIFT)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: IRQEN */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/*</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * FEDGEN (RW)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * Output falling edge flag interrupt enable bit.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a5fa7152803710ee52e67ae4286b5535c">  233</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_FEDGEN_MASK (0x2U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ab9951242aaa7c9c1c3aff4e90b6761a2">  234</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_FEDGEN_SHIFT (1U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a858f0fc5de661b5abfe10a817a2c9a40">  235</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_FEDGEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_IRQEN_FEDGEN_SHIFT) &amp; ACMP_CHANNEL_IRQEN_FEDGEN_MASK)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a5a3470e13825c08751c8fa4384ff41fe">  236</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_FEDGEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_IRQEN_FEDGEN_MASK) &gt;&gt; ACMP_CHANNEL_IRQEN_FEDGEN_SHIFT)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * REDGEN (RW)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * Output rising edge flag interrupt enable bit.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a6fd6bbd97e9d9559979f1120f824cf76">  243</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_REDGEN_MASK (0x1U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a3a1a840f939802f6ed6fef50519c0ab8">  244</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_REDGEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a79224717c8d4098d94eaf00b45a5197b">  245</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_REDGEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_IRQEN_REDGEN_SHIFT) &amp; ACMP_CHANNEL_IRQEN_REDGEN_MASK)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a5b5e9ebbd6bb61dc55dc6969e0e26a21">  246</a></span><span class="preprocessor">#define ACMP_CHANNEL_IRQEN_REDGEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_IRQEN_REDGEN_MASK) &gt;&gt; ACMP_CHANNEL_IRQEN_REDGEN_SHIFT)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: DMAEN */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/*</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * FEDGEN (RW)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * Output falling edge flag DMA request enable bit.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#acddd4668b58f5edbb2a6118173a04939">  254</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_FEDGEN_MASK (0x2U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a269c81ad44bef8ed3271cc69c58358fe">  255</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_FEDGEN_SHIFT (1U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#ad5681918d39e6f15d05c1e1139810b7f">  256</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_FEDGEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_DMAEN_FEDGEN_SHIFT) &amp; ACMP_CHANNEL_DMAEN_FEDGEN_MASK)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a256482b8536a6d09cfd4e021c9ca6950">  257</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_FEDGEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_DMAEN_FEDGEN_MASK) &gt;&gt; ACMP_CHANNEL_DMAEN_FEDGEN_SHIFT)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/*</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * REDGEN (RW)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> *</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * Output rising edge flag DMA request enable bit.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a5deb84c7ad8169a722984049dc5f9cfb">  264</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_REDGEN_MASK (0x1U)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#aafaf119890c8b73296ecd4a5c2a7117c">  265</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_REDGEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#afe512ad16685388ff272896e74c46b9d">  266</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_REDGEN_SET(x) (((uint32_t)(x) &lt;&lt; ACMP_CHANNEL_DMAEN_REDGEN_SHIFT) &amp; ACMP_CHANNEL_DMAEN_REDGEN_MASK)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a7597d4b5907bd7b63a3e3303e45b21cf">  267</a></span><span class="preprocessor">#define ACMP_CHANNEL_DMAEN_REDGEN_GET(x) (((uint32_t)(x) &amp; ACMP_CHANNEL_DMAEN_REDGEN_MASK) &gt;&gt; ACMP_CHANNEL_DMAEN_REDGEN_SHIFT)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">/* CHANNEL register group index macro definition */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#acec27ba6649d043c5972b3666345c19a">  272</a></span><span class="preprocessor">#define ACMP_CHANNEL_CHN0 (0UL)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__acmp__regs_8h.html#a180c6dd6c6ba5f1dfc26a87097086c6d">  273</a></span><span class="preprocessor">#define ACMP_CHANNEL_CHN1 (1UL)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_ACMP_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructACMP__Type_html"><div class="ttname"><a href="structACMP__Type.html">ACMP_Type</a></div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:12</div></div>
<div class="ttc" id="astructACMP__Type_html_a113460ac4ffcb91371b7663f96be1938"><div class="ttname"><a href="structACMP__Type.html#a113460ac4ffcb91371b7663f96be1938">ACMP_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[4]</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:20</div></div>
<div class="ttc" id="astructACMP__Type_html_a429385471178e5501b8d172e7107b0d2"><div class="ttname"><a href="structACMP__Type.html#a429385471178e5501b8d172e7107b0d2">ACMP_Type::DACCFG</a></div><div class="ttdeci">__RW uint32_t DACCFG</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:15</div></div>
<div class="ttc" id="astructACMP__Type_html_a46bf947f0178cdac7e136914a422b33b"><div class="ttname"><a href="structACMP__Type.html#a46bf947f0178cdac7e136914a422b33b">ACMP_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[8]</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:16</div></div>
<div class="ttc" id="astructACMP__Type_html_a644714083fada11311138de3c10580b4"><div class="ttname"><a href="structACMP__Type.html#a644714083fada11311138de3c10580b4">ACMP_Type::IRQEN</a></div><div class="ttdeci">__RW uint32_t IRQEN</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:18</div></div>
<div class="ttc" id="astructACMP__Type_html_a655d0dc27b3d83d94ed56f3403c58b2d"><div class="ttname"><a href="structACMP__Type.html#a655d0dc27b3d83d94ed56f3403c58b2d">ACMP_Type::SR</a></div><div class="ttdeci">__RW uint32_t SR</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:17</div></div>
<div class="ttc" id="astructACMP__Type_html_a7599a70749a9216200b8db16d7b3e39c"><div class="ttname"><a href="structACMP__Type.html#a7599a70749a9216200b8db16d7b3e39c">ACMP_Type::CFG</a></div><div class="ttdeci">__RW uint32_t CFG</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:14</div></div>
<div class="ttc" id="astructACMP__Type_html_a9eabe437f7fd6766cc50b7c8ddfcc031"><div class="ttname"><a href="structACMP__Type.html#a9eabe437f7fd6766cc50b7c8ddfcc031">ACMP_Type::DMAEN</a></div><div class="ttdeci">__RW uint32_t DMAEN</div><div class="ttdef"><b>Definition</b> hpm_acmp_regs.h:19</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_bb92b17e51de1ea98cc7c8b7b4d06033.html">ip</a></li><li class="navelem"><a class="el" href="HPM5300_2ip_2hpm__acmp__regs_8h.html">hpm_acmp_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
