# Reading C:/Xilinx/modelsim/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.6f Sep  8 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {correlator_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_3bit_pair
# 
# Top level modules:
# 	sum_of_3bit_pair
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module six_three_comp
# 
# Top level modules:
# 	six_three_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module twelve_four_comp
# 
# Top level modules:
# 	twelve_four_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module ternary_add
# 
# Top level modules:
# 	ternary_add
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_64
# 
# Top level modules:
# 	sum_of_64
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bitsum_comp
# 
# Top level modules:
# 	bitsum_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_xor
# 
# Top level modules:
# 	correlator_xor
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_tb
# 
# Top level modules:
# 	correlator_tb
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -t 1ps correlator_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# ** Error: correlator_tb.v(64): Module 'bram' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./correlator_tb.fdo PAUSED at line 14
do {correlator_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_3bit_pair
# 
# Top level modules:
# 	sum_of_3bit_pair
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module six_three_comp
# 
# Top level modules:
# 	six_three_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module twelve_four_comp
# 
# Top level modules:
# 	twelve_four_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module ternary_add
# 
# Top level modules:
# 	ternary_add
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_64
# 
# Top level modules:
# 	sum_of_64
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bitsum_comp
# 
# Top level modules:
# 	bitsum_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_xor
# 
# Top level modules:
# 	correlator_xor
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_tb
# 
# Top level modules:
# 	correlator_tb
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -t 1ps correlator_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# ** Note: (vopt-143) Recognized 1 FSM in module "correlator_xor".
# Loading C:\Xilinx\10.1\ISE\smartmodel\nt\installed_nt/lib/pcnt.lib/swiftpli_mti.dll
# Loading work.correlator_tb(fast)
# Loading work.correlator_xor(fast)
# Loading work.bitsum_comp(fast)
# Loading work.sum_of_64(fast)
# Loading work.twelve_four_comp(fast)
# Loading work.six_three_comp(fast)
# Loading work.sum_of_3bit_pair(fast)
# Loading work.ternary_add(fast)
# Loading work.bram(fast)
# Loading xilinxcorelib_ver.BLKMEMDP_V6_3(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) correlator_xor.v(69): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'sum'. The port definition is at: bitsum_comp.v(7).
#         Region: /correlator_tb/uut/bitsum
# ** Error: (vsim-3053) correlator_tb.v(64): Illegal output or inout port connection for "port 'doutb'".
#         Region: /correlator_tb/bram1
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./correlator_tb.fdo PAUSED at line 15
do {correlator_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_3bit_pair
# 
# Top level modules:
# 	sum_of_3bit_pair
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module six_three_comp
# 
# Top level modules:
# 	six_three_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module twelve_four_comp
# 
# Top level modules:
# 	twelve_four_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module ternary_add
# 
# Top level modules:
# 	ternary_add
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_64
# 
# Top level modules:
# 	sum_of_64
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bitsum_comp
# 
# Top level modules:
# 	bitsum_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_xor
# 
# Top level modules:
# 	correlator_xor
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_tb
# 
# Top level modules:
# 	correlator_tb
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -t 1ps correlator_tb glbl 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# ** Note: (vopt-143) Recognized 1 FSM in module "correlator_xor".
# Loading C:\Xilinx\10.1\ISE\smartmodel\nt\installed_nt/lib/pcnt.lib/swiftpli_mti.dll
# Loading work.correlator_tb(fast)
# Loading work.correlator_xor(fast)
# Loading work.bitsum_comp(fast)
# Loading work.sum_of_64(fast)
# Loading work.twelve_four_comp(fast)
# Loading work.six_three_comp(fast)
# Loading work.sum_of_3bit_pair(fast)
# Loading work.ternary_add(fast)
# Loading work.bram(fast)
# Loading xilinxcorelib_ver.BLKMEMDP_V6_3(fast)
# Loading work.glbl(fast)
# ** Error: (vsim-3053) correlator_tb.v(64): Illegal output or inout port connection for "port 'doutb'".
#         Region: /correlator_tb/bram1
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./correlator_tb.fdo PAUSED at line 15
do {correlator_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_3bit_pair
# 
# Top level modules:
# 	sum_of_3bit_pair
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module six_three_comp
# 
# Top level modules:
# 	six_three_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module twelve_four_comp
# 
# Top level modules:
# 	twelve_four_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module ternary_add
# 
# Top level modules:
# 	ternary_add
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_64
# 
# Top level modules:
# 	sum_of_64
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bitsum_comp
# 
# Top level modules:
# 	bitsum_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_xor
# 
# Top level modules:
# 	correlator_xor
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_tb
# ** Error: correlator_tb.v(72): (vlog-2110) Illegal reference to net "bram_data".
# ** Error: C:/Xilinx/modelsim/win32/vlog failed.
# Error in macro ./correlator_tb.fdo line 12
# C:/Xilinx/modelsim/win32/vlog failed.
#     while executing
# "vlog +acc  "correlator_tb.v""
do {correlator_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_3bit_pair
# 
# Top level modules:
# 	sum_of_3bit_pair
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module six_three_comp
# 
# Top level modules:
# 	six_three_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module twelve_four_comp
# 
# Top level modules:
# 	twelve_four_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module ternary_add
# 
# Top level modules:
# 	ternary_add
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module sum_of_64
# 
# Top level modules:
# 	sum_of_64
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bitsum_comp
# 
# Top level modules:
# 	bitsum_comp
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_xor
# 
# Top level modules:
# 	correlator_xor
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module correlator_tb
# 
# Top level modules:
# 	correlator_tb
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE vlog 6.6f Compiler 2011.09 Sep  8 2011
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -t 1ps correlator_tb glbl 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# Loading C:\Xilinx\10.1\ISE\smartmodel\nt\installed_nt/lib/pcnt.lib/swiftpli_mti.dll
# Loading work.correlator_tb(fast)
# Loading work.correlator_xor(fast)
# Loading work.bitsum_comp(fast)
# Loading work.sum_of_64(fast)
# Loading work.twelve_four_comp(fast)
# Loading work.six_three_comp(fast)
# Loading work.sum_of_3bit_pair(fast)
# Loading work.ternary_add(fast)
# Loading work.bram(fast)
# Loading xilinxcorelib_ver.BLKMEMDP_V6_3(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
