<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae73c7aab1ffc3d06ac678e2d07d4a7a4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a181747564196ef871c8c9ef9555d8102"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adbceb8bdfbb7da94a20b3015390940c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:adbceb8bdfbb7da94a20b3015390940c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181747564196ef871c8c9ef9555d8102"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a181747564196ef871c8c9ef9555d8102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e569f6e50738efd4c0784239ad770c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a19e569f6e50738efd4c0784239ad770c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73c7aab1ffc3d06ac678e2d07d4a7a4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae73c7aab1ffc3d06ac678e2d07d4a7a4">EAX</a></td></tr>
<tr class="separator:ae73c7aab1ffc3d06ac678e2d07d4a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6b66ef7de74d64e341104f27d67bfd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96c5101333d22a8c61ac47f402e1e849"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a97fe385ff08ae73017e521400958ee39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a97fe385ff08ae73017e521400958ee39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a97fe385ff08ae73017e521400958ee39">More...</a><br /></td></tr>
<tr class="separator:a97fe385ff08ae73017e521400958ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d67a4d07c18d23307c8c350fa099b81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a7d67a4d07c18d23307c8c350fa099b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a7d67a4d07c18d23307c8c350fa099b81">More...</a><br /></td></tr>
<tr class="separator:a7d67a4d07c18d23307c8c350fa099b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4114af150ad9a6ecf571e8e438e24bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:ab4114af150ad9a6ecf571e8e438e24bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#ab4114af150ad9a6ecf571e8e438e24bc">More...</a><br /></td></tr>
<tr class="separator:ab4114af150ad9a6ecf571e8e438e24bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235c1ec2898409d08425c6442b67fca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a235c1ec2898409d08425c6442b67fca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a235c1ec2898409d08425c6442b67fca4">More...</a><br /></td></tr>
<tr class="separator:a235c1ec2898409d08425c6442b67fca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2619928e1186fa1f2977e91baa7a00c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a2619928e1186fa1f2977e91baa7a00c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a2619928e1186fa1f2977e91baa7a00c6">More...</a><br /></td></tr>
<tr class="separator:a2619928e1186fa1f2977e91baa7a00c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9608e5123dafcdd4c4b5bc3ef9fe48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a3e9608e5123dafcdd4c4b5bc3ef9fe48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a3e9608e5123dafcdd4c4b5bc3ef9fe48">More...</a><br /></td></tr>
<tr class="separator:a3e9608e5123dafcdd4c4b5bc3ef9fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084e8518acafefac392f6bfe5d3e1962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a084e8518acafefac392f6bfe5d3e1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a084e8518acafefac392f6bfe5d3e1962">More...</a><br /></td></tr>
<tr class="separator:a084e8518acafefac392f6bfe5d3e1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6d3e9c78f0c81d2e24d8c0f7810623"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a9f6d3e9c78f0c81d2e24d8c0f7810623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a9f6d3e9c78f0c81d2e24d8c0f7810623">More...</a><br /></td></tr>
<tr class="separator:a9f6d3e9c78f0c81d2e24d8c0f7810623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab971571fa1e16387461cb34c9cf13b2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ab971571fa1e16387461cb34c9cf13b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#ab971571fa1e16387461cb34c9cf13b2e">More...</a><br /></td></tr>
<tr class="separator:ab971571fa1e16387461cb34c9cf13b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeac7701aaa25a6f7228662abdb657c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:aaaeac7701aaa25a6f7228662abdb657c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#aaaeac7701aaa25a6f7228662abdb657c">More...</a><br /></td></tr>
<tr class="separator:aaaeac7701aaa25a6f7228662abdb657c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ace9ae2f9db830502536fc7a7fc3d0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a0ace9ae2f9db830502536fc7a7fc3d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a0ace9ae2f9db830502536fc7a7fc3d0b">More...</a><br /></td></tr>
<tr class="separator:a0ace9ae2f9db830502536fc7a7fc3d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685e66159e86e762d21884747e35797c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a685e66159e86e762d21884747e35797c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a685e66159e86e762d21884747e35797c">More...</a><br /></td></tr>
<tr class="separator:a685e66159e86e762d21884747e35797c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb99f44b598309d9f2d07d78d2d8b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:aebb99f44b598309d9f2d07d78d2d8b87"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#aebb99f44b598309d9f2d07d78d2d8b87">More...</a><br /></td></tr>
<tr class="separator:aebb99f44b598309d9f2d07d78d2d8b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f165c62070397ed1e1cdf8425ceac21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a3f165c62070397ed1e1cdf8425ceac21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a3f165c62070397ed1e1cdf8425ceac21">More...</a><br /></td></tr>
<tr class="separator:a3f165c62070397ed1e1cdf8425ceac21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da25e91441be1ecf176cc81f475546b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a3da25e91441be1ecf176cc81f475546b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a3da25e91441be1ecf176cc81f475546b">More...</a><br /></td></tr>
<tr class="separator:a3da25e91441be1ecf176cc81f475546b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19faab560f2154280a0cfd4405fa6d6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a19faab560f2154280a0cfd4405fa6d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a19faab560f2154280a0cfd4405fa6d6f">More...</a><br /></td></tr>
<tr class="separator:a19faab560f2154280a0cfd4405fa6d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98000ae37e16e6ef1d775a3fb7df5f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a98000ae37e16e6ef1d775a3fb7df5f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a98000ae37e16e6ef1d775a3fb7df5f18">More...</a><br /></td></tr>
<tr class="separator:a98000ae37e16e6ef1d775a3fb7df5f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c9178e4f798250fa87706c19fd968c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:aa7c9178e4f798250fa87706c19fd968c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#aa7c9178e4f798250fa87706c19fd968c">More...</a><br /></td></tr>
<tr class="separator:aa7c9178e4f798250fa87706c19fd968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ddbc0146710ff90a510a34b9575c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:aa9ddbc0146710ff90a510a34b9575c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#aa9ddbc0146710ff90a510a34b9575c62">More...</a><br /></td></tr>
<tr class="separator:aa9ddbc0146710ff90a510a34b9575c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca2da6821d69d651a376e1232721275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a5ca2da6821d69d651a376e1232721275"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a5ca2da6821d69d651a376e1232721275">More...</a><br /></td></tr>
<tr class="separator:a5ca2da6821d69d651a376e1232721275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f2769def548dc48a6365dd8d9031ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a08f2769def548dc48a6365dd8d9031ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a08f2769def548dc48a6365dd8d9031ec">More...</a><br /></td></tr>
<tr class="separator:a08f2769def548dc48a6365dd8d9031ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8369242295c10fe582ac869e366c1b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a8369242295c10fe582ac869e366c1b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a8369242295c10fe582ac869e366c1b06">More...</a><br /></td></tr>
<tr class="separator:a8369242295c10fe582ac869e366c1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade4aa425a362b0be1abf18eac985f17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:aade4aa425a362b0be1abf18eac985f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#aade4aa425a362b0be1abf18eac985f17">More...</a><br /></td></tr>
<tr class="separator:aade4aa425a362b0be1abf18eac985f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62da5a3782747b716968fe32b85bc88d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a62da5a3782747b716968fe32b85bc88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a62da5a3782747b716968fe32b85bc88d">More...</a><br /></td></tr>
<tr class="separator:a62da5a3782747b716968fe32b85bc88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af488d54620151391ae8496eafb6d0c89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:af488d54620151391ae8496eafb6d0c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#af488d54620151391ae8496eafb6d0c89">More...</a><br /></td></tr>
<tr class="separator:af488d54620151391ae8496eafb6d0c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6568ee535803ed75f5c9b6613209ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a8e6568ee535803ed75f5c9b6613209ef"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a8e6568ee535803ed75f5c9b6613209ef">More...</a><br /></td></tr>
<tr class="separator:a8e6568ee535803ed75f5c9b6613209ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39338fbc5e635ad327d9bea7fed088fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a39338fbc5e635ad327d9bea7fed088fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a39338fbc5e635ad327d9bea7fed088fc">More...</a><br /></td></tr>
<tr class="separator:a39338fbc5e635ad327d9bea7fed088fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee495786c8f79158e0c9ba7d4486854a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:aee495786c8f79158e0c9ba7d4486854a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#aee495786c8f79158e0c9ba7d4486854a">More...</a><br /></td></tr>
<tr class="separator:aee495786c8f79158e0c9ba7d4486854a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82989b5ba220cce927c815823b793b4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a82989b5ba220cce927c815823b793b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a82989b5ba220cce927c815823b793b4b">More...</a><br /></td></tr>
<tr class="separator:a82989b5ba220cce927c815823b793b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa07caeeedbda1a528814b5676707dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a1fa07caeeedbda1a528814b5676707dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a1fa07caeeedbda1a528814b5676707dd">More...</a><br /></td></tr>
<tr class="separator:a1fa07caeeedbda1a528814b5676707dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79742effb0e4d5e6aed2eaf0f71b7143"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a79742effb0e4d5e6aed2eaf0f71b7143"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#a79742effb0e4d5e6aed2eaf0f71b7143">More...</a><br /></td></tr>
<tr class="separator:a79742effb0e4d5e6aed2eaf0f71b7143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf51eb7eb20e47f2e1def38925d88929"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:adf51eb7eb20e47f2e1def38925d88929"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d4/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d365_1_1_0d384.html#adf51eb7eb20e47f2e1def38925d88929">More...</a><br /></td></tr>
<tr class="separator:adf51eb7eb20e47f2e1def38925d88929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c5101333d22a8c61ac47f402e1e849"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a96c5101333d22a8c61ac47f402e1e849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1b82e8d14333e43adfc1f58b43187d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b1b82e8d14333e43adfc1f58b43187d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6b66ef7de74d64e341104f27d67bfd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1e6b66ef7de74d64e341104f27d67bfd">EBX</a></td></tr>
<tr class="separator:a1e6b66ef7de74d64e341104f27d67bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33e5cd3ad6a2c0bd96069981a235523"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a01707bc4a2c34a94c84249d8f4fb9c66"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a05f12cb3f2049dbb039b41ed267af8b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a05f12cb3f2049dbb039b41ed267af8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a05f12cb3f2049dbb039b41ed267af8b4">More...</a><br /></td></tr>
<tr class="separator:a05f12cb3f2049dbb039b41ed267af8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5898d167731641b458a279d565f06f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a1c5898d167731641b458a279d565f06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a1c5898d167731641b458a279d565f06f">More...</a><br /></td></tr>
<tr class="separator:a1c5898d167731641b458a279d565f06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc0cd146c110bc8449e6fbbcbdc0c2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:aebc0cd146c110bc8449e6fbbcbdc0c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#aebc0cd146c110bc8449e6fbbcbdc0c2c">More...</a><br /></td></tr>
<tr class="separator:aebc0cd146c110bc8449e6fbbcbdc0c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae4570c47843b63b509ff7ed97eeceb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a6ae4570c47843b63b509ff7ed97eeceb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a6ae4570c47843b63b509ff7ed97eeceb">More...</a><br /></td></tr>
<tr class="separator:a6ae4570c47843b63b509ff7ed97eeceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77d35fe8c2070e900e96e9af8855ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:af77d35fe8c2070e900e96e9af8855ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#af77d35fe8c2070e900e96e9af8855ea0">More...</a><br /></td></tr>
<tr class="separator:af77d35fe8c2070e900e96e9af8855ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2236ef2155ed64d072789a26d25d595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:aa2236ef2155ed64d072789a26d25d595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#aa2236ef2155ed64d072789a26d25d595">More...</a><br /></td></tr>
<tr class="separator:aa2236ef2155ed64d072789a26d25d595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cc92d1ae46b1bd20e769ab9a606f6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ab3cc92d1ae46b1bd20e769ab9a606f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#ab3cc92d1ae46b1bd20e769ab9a606f6e">More...</a><br /></td></tr>
<tr class="separator:ab3cc92d1ae46b1bd20e769ab9a606f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826499202bea32986a35312ca7caede8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a826499202bea32986a35312ca7caede8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a826499202bea32986a35312ca7caede8">More...</a><br /></td></tr>
<tr class="separator:a826499202bea32986a35312ca7caede8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77fd56ef7c2f0682bcc7d379f1ab760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:af77fd56ef7c2f0682bcc7d379f1ab760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#af77fd56ef7c2f0682bcc7d379f1ab760">More...</a><br /></td></tr>
<tr class="separator:af77fd56ef7c2f0682bcc7d379f1ab760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac850229907adffed2e5b6250a96bd22c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:ac850229907adffed2e5b6250a96bd22c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#ac850229907adffed2e5b6250a96bd22c">More...</a><br /></td></tr>
<tr class="separator:ac850229907adffed2e5b6250a96bd22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e68fbd82f12ddd30d7918b79b05b2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a61e68fbd82f12ddd30d7918b79b05b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a61e68fbd82f12ddd30d7918b79b05b2c">More...</a><br /></td></tr>
<tr class="separator:a61e68fbd82f12ddd30d7918b79b05b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a813b7a3f18f9cfd7b24e8b947f971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ac5a813b7a3f18f9cfd7b24e8b947f971"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#ac5a813b7a3f18f9cfd7b24e8b947f971">More...</a><br /></td></tr>
<tr class="separator:ac5a813b7a3f18f9cfd7b24e8b947f971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cc0872ad98318302b8bf050322747f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a2cc0872ad98318302b8bf050322747f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a2cc0872ad98318302b8bf050322747f2">More...</a><br /></td></tr>
<tr class="separator:a2cc0872ad98318302b8bf050322747f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dfc9637def3fb86fab99ad408aaad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ae4dfc9637def3fb86fab99ad408aaad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#ae4dfc9637def3fb86fab99ad408aaad9">More...</a><br /></td></tr>
<tr class="separator:ae4dfc9637def3fb86fab99ad408aaad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f283d53d047d15a1691ef9f4a60e1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a35f283d53d047d15a1691ef9f4a60e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a35f283d53d047d15a1691ef9f4a60e1d">More...</a><br /></td></tr>
<tr class="separator:a35f283d53d047d15a1691ef9f4a60e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f631583086b387de84b4fad8190f8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ae6f631583086b387de84b4fad8190f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#ae6f631583086b387de84b4fad8190f8a">More...</a><br /></td></tr>
<tr class="separator:ae6f631583086b387de84b4fad8190f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f544cf423b3c942d6439d734d7d031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a79f544cf423b3c942d6439d734d7d031"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a79f544cf423b3c942d6439d734d7d031">More...</a><br /></td></tr>
<tr class="separator:a79f544cf423b3c942d6439d734d7d031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af498e8966043269e1fadb5b5134da420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:af498e8966043269e1fadb5b5134da420"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#af498e8966043269e1fadb5b5134da420">More...</a><br /></td></tr>
<tr class="separator:af498e8966043269e1fadb5b5134da420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b9d7298f2390fc618b004c17a415dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a04b9d7298f2390fc618b004c17a415dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a04b9d7298f2390fc618b004c17a415dc">More...</a><br /></td></tr>
<tr class="separator:a04b9d7298f2390fc618b004c17a415dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf53aa15da3ba4adcde0bf3ab1414aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:acf53aa15da3ba4adcde0bf3ab1414aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#acf53aa15da3ba4adcde0bf3ab1414aa0">More...</a><br /></td></tr>
<tr class="separator:acf53aa15da3ba4adcde0bf3ab1414aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d02080b2a1df2d874056fdeeb17001c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a3d02080b2a1df2d874056fdeeb17001c"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a3d02080b2a1df2d874056fdeeb17001c">More...</a><br /></td></tr>
<tr class="separator:a3d02080b2a1df2d874056fdeeb17001c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9905a7a9cde1c06df64e846fdc187827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a9905a7a9cde1c06df64e846fdc187827"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a9905a7a9cde1c06df64e846fdc187827">More...</a><br /></td></tr>
<tr class="separator:a9905a7a9cde1c06df64e846fdc187827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf282bb64032886ff25acb82dffca149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:acf282bb64032886ff25acb82dffca149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#acf282bb64032886ff25acb82dffca149">More...</a><br /></td></tr>
<tr class="separator:acf282bb64032886ff25acb82dffca149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833d3339b95b488afb8f52c0004999c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a833d3339b95b488afb8f52c0004999c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a833d3339b95b488afb8f52c0004999c1">More...</a><br /></td></tr>
<tr class="separator:a833d3339b95b488afb8f52c0004999c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda6fd418b90dc0ef35460d281457fe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:adda6fd418b90dc0ef35460d281457fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#adda6fd418b90dc0ef35460d281457fe2">More...</a><br /></td></tr>
<tr class="separator:adda6fd418b90dc0ef35460d281457fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3d84e15945ad90fd2448136b4cb565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a5f3d84e15945ad90fd2448136b4cb565"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a5f3d84e15945ad90fd2448136b4cb565">More...</a><br /></td></tr>
<tr class="separator:a5f3d84e15945ad90fd2448136b4cb565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bcf06c87110c673da31779c9c3eabe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a66bcf06c87110c673da31779c9c3eabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d6/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d372_1_1_0d420.html#a66bcf06c87110c673da31779c9c3eabe">More...</a><br /></td></tr>
<tr class="separator:a66bcf06c87110c673da31779c9c3eabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01707bc4a2c34a94c84249d8f4fb9c66"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a01707bc4a2c34a94c84249d8f4fb9c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b8147a4c25fca75fa3d0ab6b6719f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a79b8147a4c25fca75fa3d0ab6b6719f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33e5cd3ad6a2c0bd96069981a235523"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad33e5cd3ad6a2c0bd96069981a235523">ECX</a></td></tr>
<tr class="separator:ad33e5cd3ad6a2c0bd96069981a235523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada283a8b1a7bdd9e6015d8bc5ce28350"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaaa1a772ca0923b2c41fe2c9f147900b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2e8f3c8ae79175eef26f7f9869b91dc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a2e8f3c8ae79175eef26f7f9869b91dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a2e8f3c8ae79175eef26f7f9869b91dc8">More...</a><br /></td></tr>
<tr class="separator:a2e8f3c8ae79175eef26f7f9869b91dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48509c0fc2da77c747b4a7b9e6f80dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a48509c0fc2da77c747b4a7b9e6f80dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a48509c0fc2da77c747b4a7b9e6f80dd5">More...</a><br /></td></tr>
<tr class="separator:a48509c0fc2da77c747b4a7b9e6f80dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b7eda8e940ebc490844cc67dcd3f72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ac6b7eda8e940ebc490844cc67dcd3f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#ac6b7eda8e940ebc490844cc67dcd3f72">More...</a><br /></td></tr>
<tr class="separator:ac6b7eda8e940ebc490844cc67dcd3f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d5e363ae60cf1704ce7626b5f19b27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a80d5e363ae60cf1704ce7626b5f19b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a80d5e363ae60cf1704ce7626b5f19b27">More...</a><br /></td></tr>
<tr class="separator:a80d5e363ae60cf1704ce7626b5f19b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ab8b4454fcd18dda22bc762f22711c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a37ab8b4454fcd18dda22bc762f22711c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a37ab8b4454fcd18dda22bc762f22711c">More...</a><br /></td></tr>
<tr class="separator:a37ab8b4454fcd18dda22bc762f22711c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0d871685d73ce205f8aff2f568ad7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:afe0d871685d73ce205f8aff2f568ad7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#afe0d871685d73ce205f8aff2f568ad7c">More...</a><br /></td></tr>
<tr class="separator:afe0d871685d73ce205f8aff2f568ad7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdd74877c1637f9ffecc112f2678f12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a7bdd74877c1637f9ffecc112f2678f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a7bdd74877c1637f9ffecc112f2678f12">More...</a><br /></td></tr>
<tr class="separator:a7bdd74877c1637f9ffecc112f2678f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4e191390237e7bf45bbef7f0ae6706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a2f4e191390237e7bf45bbef7f0ae6706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a2f4e191390237e7bf45bbef7f0ae6706">More...</a><br /></td></tr>
<tr class="separator:a2f4e191390237e7bf45bbef7f0ae6706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d7c9a18e1c64e4f8650de9fba1bd79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a19d7c9a18e1c64e4f8650de9fba1bd79"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a19d7c9a18e1c64e4f8650de9fba1bd79">More...</a><br /></td></tr>
<tr class="separator:a19d7c9a18e1c64e4f8650de9fba1bd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74100a84747aa3ff69368de391b593d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a74100a84747aa3ff69368de391b593d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a74100a84747aa3ff69368de391b593d9">More...</a><br /></td></tr>
<tr class="separator:a74100a84747aa3ff69368de391b593d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8c24e3d0f8fe36caabdcc955dd8eeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:aea8c24e3d0f8fe36caabdcc955dd8eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#aea8c24e3d0f8fe36caabdcc955dd8eeb">More...</a><br /></td></tr>
<tr class="separator:aea8c24e3d0f8fe36caabdcc955dd8eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a72ca32ee1ea3c25d236bed020d3b9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a6a72ca32ee1ea3c25d236bed020d3b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a6a72ca32ee1ea3c25d236bed020d3b9a">More...</a><br /></td></tr>
<tr class="separator:a6a72ca32ee1ea3c25d236bed020d3b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64c65ba7ffc33e3fde00c7815ee6253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:ae64c65ba7ffc33e3fde00c7815ee6253"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#ae64c65ba7ffc33e3fde00c7815ee6253">More...</a><br /></td></tr>
<tr class="separator:ae64c65ba7ffc33e3fde00c7815ee6253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383c10f6447edd38cb0ded93d96a5f91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a383c10f6447edd38cb0ded93d96a5f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a383c10f6447edd38cb0ded93d96a5f91">More...</a><br /></td></tr>
<tr class="separator:a383c10f6447edd38cb0ded93d96a5f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a520bd28d8d0081b331eda25a9e6251"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a7a520bd28d8d0081b331eda25a9e6251"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a7a520bd28d8d0081b331eda25a9e6251">More...</a><br /></td></tr>
<tr class="separator:a7a520bd28d8d0081b331eda25a9e6251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396c1944a14182deae56aece8fe1b8f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a396c1944a14182deae56aece8fe1b8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a396c1944a14182deae56aece8fe1b8f1">More...</a><br /></td></tr>
<tr class="separator:a396c1944a14182deae56aece8fe1b8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2eb6787a5200362cd7743f45d772efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ab2eb6787a5200362cd7743f45d772efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#ab2eb6787a5200362cd7743f45d772efe">More...</a><br /></td></tr>
<tr class="separator:ab2eb6787a5200362cd7743f45d772efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530fa56797702551f5c4bd8e04c5c28e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a530fa56797702551f5c4bd8e04c5c28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a530fa56797702551f5c4bd8e04c5c28e">More...</a><br /></td></tr>
<tr class="separator:a530fa56797702551f5c4bd8e04c5c28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a76b1dc20625bae27829aba120f0eed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a3a76b1dc20625bae27829aba120f0eed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a3a76b1dc20625bae27829aba120f0eed">More...</a><br /></td></tr>
<tr class="separator:a3a76b1dc20625bae27829aba120f0eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebf683d5ab60b1a79de993e25f57b2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a5ebf683d5ab60b1a79de993e25f57b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a5ebf683d5ab60b1a79de993e25f57b2f">More...</a><br /></td></tr>
<tr class="separator:a5ebf683d5ab60b1a79de993e25f57b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4b8fed085b02aaa4c236c9c05fc9d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a0e4b8fed085b02aaa4c236c9c05fc9d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a0e4b8fed085b02aaa4c236c9c05fc9d9">More...</a><br /></td></tr>
<tr class="separator:a0e4b8fed085b02aaa4c236c9c05fc9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a9e03ad539d131283b2ab7d0c39c9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a13a9e03ad539d131283b2ab7d0c39c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a13a9e03ad539d131283b2ab7d0c39c9d">More...</a><br /></td></tr>
<tr class="separator:a13a9e03ad539d131283b2ab7d0c39c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736d3861fcbdf31de9908aced1917e0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a736d3861fcbdf31de9908aced1917e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a736d3861fcbdf31de9908aced1917e0f">More...</a><br /></td></tr>
<tr class="separator:a736d3861fcbdf31de9908aced1917e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084e8b38ac887fc4600eb4c2a264e1d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a084e8b38ac887fc4600eb4c2a264e1d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a084e8b38ac887fc4600eb4c2a264e1d7">More...</a><br /></td></tr>
<tr class="separator:a084e8b38ac887fc4600eb4c2a264e1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac264bfbfbe69bfdb4add99516ce4b53c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:ac264bfbfbe69bfdb4add99516ce4b53c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#ac264bfbfbe69bfdb4add99516ce4b53c">More...</a><br /></td></tr>
<tr class="separator:ac264bfbfbe69bfdb4add99516ce4b53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d2a728e52dd3ba229c67ee918874b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a55d2a728e52dd3ba229c67ee918874b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a55d2a728e52dd3ba229c67ee918874b2">More...</a><br /></td></tr>
<tr class="separator:a55d2a728e52dd3ba229c67ee918874b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa0cde8da6a8425aef42526908a60e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a4fa0cde8da6a8425aef42526908a60e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a4fa0cde8da6a8425aef42526908a60e0">More...</a><br /></td></tr>
<tr class="separator:a4fa0cde8da6a8425aef42526908a60e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01fe4d1562c0031b0e63e2afcee852b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a01fe4d1562c0031b0e63e2afcee852b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a01fe4d1562c0031b0e63e2afcee852b7">More...</a><br /></td></tr>
<tr class="separator:a01fe4d1562c0031b0e63e2afcee852b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d2ac976ec652428c4c9fdcac6bd026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a34d2ac976ec652428c4c9fdcac6bd026"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#a34d2ac976ec652428c4c9fdcac6bd026">More...</a><br /></td></tr>
<tr class="separator:a34d2ac976ec652428c4c9fdcac6bd026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d7bf59717ee0ea606fdc7c7b4d4d03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:aa7d7bf59717ee0ea606fdc7c7b4d4d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d9/dd3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d376_1_1_0d452.html#aa7d7bf59717ee0ea606fdc7c7b4d4d03">More...</a><br /></td></tr>
<tr class="separator:aa7d7bf59717ee0ea606fdc7c7b4d4d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa1a772ca0923b2c41fe2c9f147900b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaaa1a772ca0923b2c41fe2c9f147900b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4f5ec87e4ebb0cfaf1b4a8f08dbb00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7a4f5ec87e4ebb0cfaf1b4a8f08dbb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada283a8b1a7bdd9e6015d8bc5ce28350"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ada283a8b1a7bdd9e6015d8bc5ce28350">EDX</a></td></tr>
<tr class="separator:ada283a8b1a7bdd9e6015d8bc5ce28350"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae73c7aab1ffc3d06ac678e2d07d4a7a4">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1e6b66ef7de74d64e341104f27d67bfd">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad33e5cd3ad6a2c0bd96069981a235523">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ada283a8b1a7bdd9e6015d8bc5ce28350">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a1e6b66ef7de74d64e341104f27d67bfd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1e6b66ef7de74d64e341104f27d67bfd">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@365 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ad33e5cd3ad6a2c0bd96069981a235523"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad33e5cd3ad6a2c0bd96069981a235523">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@372 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ada283a8b1a7bdd9e6015d8bc5ce28350"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ada283a8b1a7bdd9e6015d8bc5ce28350">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@376 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ae73c7aab1ffc3d06ac678e2d07d4a7a4"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae73c7aab1ffc3d06ac678e2d07d4a7a4">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@364 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae73c7aab1ffc3d06ac678e2d07d4a7a4">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1e6b66ef7de74d64e341104f27d67bfd">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad33e5cd3ad6a2c0bd96069981a235523">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ada283a8b1a7bdd9e6015d8bc5ce28350">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ae73c7aab1ffc3d06ac678e2d07d4a7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73c7aab1ffc3d06ac678e2d07d4a7a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a1e6b66ef7de74d64e341104f27d67bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6b66ef7de74d64e341104f27d67bfd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ad33e5cd3ad6a2c0bd96069981a235523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33e5cd3ad6a2c0bd96069981a235523">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ada283a8b1a7bdd9e6015d8bc5ce28350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada283a8b1a7bdd9e6015d8bc5ce28350">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
