Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../source/coregen/char_rom"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <rtl> of entity <vga_sync>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\coregen\dcm75MHz.vhd" into library work
Parsing entity <dcm75MHz>.
Parsing architecture <xilinx> of entity <dcm75mhz>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\coregen\dcm50MHz.vhd" into library work
Parsing entity <dcm50MHz>.
Parsing architecture <xilinx> of entity <dcm50mhz>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\coregen\dcm25MHz.vhd" into library work
Parsing entity <dcm25MHz>.
Parsing architecture <xilinx> of entity <dcm25mhz>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\coregen\dcm108MHz.vhd" into library work
Parsing entity <dcm108MHz>.
Parsing architecture <xilinx> of entity <dcm108mhz>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\coregen\char_rom\char_rom_def.vhd" into library work
Parsing entity <char_rom_def>.
Parsing architecture <char_rom_def_a> of entity <char_rom_def>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga.vhd" into library work
Parsing entity <vga>.
Parsing architecture <rtl> of entity <vga>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\text_mem.vhd" into library work
Parsing entity <text_mem>.
Parsing architecture <arc_text_mem> of entity <text_mem>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\graphics_mem.vhd" into library work
Parsing entity <graphics_mem>.
Parsing architecture <arc_graphics_mem> of entity <graphics_mem>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\char_rom.vhd" into library work
Parsing entity <char_rom>.
Parsing architecture <Behavioral> of entity <char_rom>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga_top.vhd" into library work
Parsing entity <vga_top>.
Parsing architecture <rtl> of entity <vga_top>.
Parsing VHDL file "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd" Line 171: Assignment to message_lenght ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd" Line 176: Assignment to graphics_lenght ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd" Line 108: <oddr2> remains a black-box since it has no binding entity.

Elaborating entity <vga_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <vga> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga.vhd" Line 123: <srl16> remains a black-box since it has no binding entity.

Elaborating entity <vga_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <dcm25MHz> (architecture <xilinx>) from library <work>.

Elaborating entity <char_rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <char_rom_def> (architecture <char_rom_def_a>) from library <work>.
INFO:HDLCompiler:679 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\char_rom.vhd" Line 77. Case statement is complete. others clause is never selected

Elaborating entity <text_mem> (architecture <arc_text_mem>) with generics from library <work>.

Elaborating entity <graphics_mem> (architecture <arc_graphics_mem>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga_top.vhd" Line 301: Assignment to grid_size ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd".
        RES_TYPE = 1
        TEXT_MEM_DATA_WIDTH = 6
        GRAPH_MEM_DATA_WIDTH = 32
INFO:Xst:3210 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd" line 208: Output port <dir_pixel_row_o> of the instance <vga_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\top.vhd" line 208: Output port <vga_rst_n_o> of the instance <vga_top_i> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <brojac_mali>.
    Found 11-bit register for signal <brojac>.
    Found 20-bit register for signal <pixel_column>.
    Found 20-bit register for signal <pixel_row>.
    Found 14-bit register for signal <char_address>.
    Found 20-bit adder for signal <pixel_address> created at line 307.
    Found 14-bit adder for signal <char_address[13]_GND_6_o_add_55_OUT> created at line 318.
    Found 32-bit adder for signal <brojac_mali[31]_GND_6_o_add_58_OUT> created at line 322.
    Found 11-bit adder for signal <brojac[10]_GND_6_o_add_59_OUT> created at line 325.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_65_OUT> created at line 330.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_67_OUT> created at line 331.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_69_OUT> created at line 332.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_71_OUT> created at line 333.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_73_OUT> created at line 334.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_75_OUT> created at line 335.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_77_OUT> created at line 336.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_79_OUT> created at line 337.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_81_OUT> created at line 338.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_83_OUT> created at line 339.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_85_OUT> created at line 340.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_87_OUT> created at line 341.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_89_OUT> created at line 342.
    Found 20-bit adder for signal <pixel_row[19]_GND_6_o_add_105_OUT> created at line 354.
    Found 20-bit adder for signal <pixel_column[19]_GND_6_o_add_107_OUT> created at line 359.
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_13_o> created at line 274
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_14_o> created at line 275
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_15_o> created at line 276
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_16_o> created at line 277
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_17_o> created at line 278
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_18_o> created at line 279
    Found 11-bit comparator greater for signal <dir_pixel_column[10]_GND_6_o_LessThan_19_o> created at line 280
    Found 32-bit comparator greater for signal <brojac_mali[31]_GND_6_o_LessThan_58_o> created at line 321
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_67_o> created at line 330
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_69_o> created at line 331
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_71_o> created at line 332
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_73_o> created at line 333
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_75_o> created at line 334
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_77_o> created at line 335
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_79_o> created at line 336
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_81_o> created at line 337
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_83_o> created at line 338
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_85_o> created at line 339
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_87_o> created at line 340
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_89_o> created at line 341
    Found 14-bit comparator equal for signal <char_address[13]_GND_6_o_equal_91_o> created at line 342
    Found 20-bit comparator greater for signal <GND_6_o_pixel_column[19]_LessThan_115_o> created at line 365
    Found 20-bit comparator greater for signal <pixel_row[19]_GND_6_o_LessThan_116_o> created at line 365
    Found 20-bit comparator greater for signal <GND_6_o_pixel_row[19]_LessThan_117_o> created at line 365
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <vga_top>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga_top.vhd".
        H_RES = 640
        V_RES = 480
        MEM_ADDR_WIDTH = 14
        GRAPH_MEM_ADDR_WIDTH = 20
        TEXT_MEM_DATA_WIDTH = 6
        GRAPH_MEM_DATA_WIDTH = 32
        RES_TYPE = 1
        MEM_SIZE = 4800
    Found 22-bit adder for signal <graph_pixel_addr_c> created at line 267.
    Found 22-bit adder for signal <txt_rom_addr_c> created at line 271.
    Found 11x11-bit multiplier for signal <n0100> created at line 267.
    Found 11x11-bit multiplier for signal <n0103> created at line 271.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
Unit <vga_top> synthesized.

Synthesizing Unit <vga>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga.vhd".
        RESOLUTION_TYPE = 1
        H_RES = 640
        V_RES = 480
    Found 1-bit register for signal <locked_del_reg_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <vga> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\vga_sync.vhd".
        HORIZONTAL_RES = 640
        VERTICAL_RES = 480
        FRAME_SIZE = 4
    Found 1-bit register for signal <horiz_sync_r>.
    Found 11-bit register for signal <v_count_r>.
    Found 1-bit register for signal <vert_sync_r>.
    Found 1-bit register for signal <horiz_sync_out_r>.
    Found 1-bit register for signal <vert_sync_out_r>.
    Found 1-bit register for signal <psave_r>.
    Found 1-bit register for signal <blank_r>.
    Found 1-bit register for signal <sync_r>.
    Found 1-bit register for signal <horiz_sync_out_d_r>.
    Found 1-bit register for signal <vert_sync_out_d_r>.
    Found 1-bit register for signal <psave_d_r>.
    Found 1-bit register for signal <blank_d_r>.
    Found 1-bit register for signal <sync_d_r>.
    Found 8-bit register for signal <red_r>.
    Found 8-bit register for signal <green_r>.
    Found 8-bit register for signal <blue_r>.
    Found 11-bit register for signal <h_count_r>.
    Found 11-bit adder for signal <h_count_r[10]_GND_12_o_add_12_OUT> created at line 212.
    Found 11-bit adder for signal <v_count_r[10]_GND_12_o_add_28_OUT> created at line 247.
    Found 12-bit comparator greater for signal <BUS_0002_GND_12_o_LessThan_12_o> created at line 212
    Found 12-bit comparator lessequal for signal <n0017> created at line 229
    Found 12-bit comparator greater for signal <BUS_0006_GND_12_o_LessThan_21_o> created at line 229
    Found 12-bit comparator lessequal for signal <BUS_0011_GND_12_o_LessThan_28_o> created at line 247
    Found 12-bit comparator lessequal for signal <n0038> created at line 266
    Found 12-bit comparator greater for signal <BUS_0017_GND_12_o_LessThan_41_o> created at line 266
    Found 11-bit comparator lessequal for signal <n0047> created at line 279
    Found 11-bit comparator lessequal for signal <n0049> created at line 279
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <dcm25MHz>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\coregen\dcm25MHz.vhd".
    Summary:
	no macro.
Unit <dcm25MHz> synthesized.

Synthesizing Unit <char_rom>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\char_rom.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <rom_mux_output_o> created at line 67.
    Summary:
	inferred   1 Multiplexer(s).
Unit <char_rom> synthesized.

Synthesizing Unit <text_mem>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\text_mem.vhd".
        MEM_ADDR_WIDTH = 14
        MEM_DATA_WIDTH = 6
        MEM_SIZE = 4800
WARNING:Xst:647 - Input <wr_addr_i<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <text_mem>, simulation mismatch.
    Found 4800x6-bit dual-port RAM <Mram_text_mem> for signal <text_mem>.
    Found 6-bit register for signal <rd_data_o>.
    Found 31-bit comparator greater for signal <index_t[30]_GND_22_o_LessThan_5_o> created at line 60
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_mem> synthesized.

Synthesizing Unit <graphics_mem>.
    Related source file is "D:\New folder (2)\RA117-205\lab2\source\rtl\vhdl\graphics_mem.vhd".
        MEM_ADDR_WIDTH = 20
        MEM_DATA_WIDTH = 32
        MEM_SIZE = 307200
WARNING:Xst:647 - Input <reset_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <graphics_mem>, simulation mismatch.
    Found 9600x32-bit dual-port RAM <Mram_graphics_mem> for signal <graphics_mem>.
    Found 32-bit register for signal <rd_value>.
    Found 1-bit 32-to-1 multiplexer for signal <rd_data_o> created at line 81.
    Found 31-bit comparator greater for signal <index_0_t[30]_GND_40_o_LessThan_8_o> created at line 84
    Found 31-bit comparator greater for signal <index_1_t[30]_GND_40_o_LessThan_11_o> created at line 87
    Found 31-bit comparator greater for signal <index_2_t[30]_GND_40_o_LessThan_14_o> created at line 90
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <graphics_mem> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4800x6-bit dual-port RAM                              : 1
 9600x32-bit dual-port RAM                             : 1
# Multipliers                                          : 2
 11x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 23
 11-bit adder                                          : 3
 12-bit adder                                          : 13
 14-bit adder                                          : 1
 20-bit adder                                          : 3
 22-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 25
 1-bit register                                        : 13
 11-bit register                                       : 3
 14-bit register                                       : 1
 20-bit register                                       : 2
 32-bit register                                       : 2
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 36
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 13
 20-bit comparator greater                             : 3
 31-bit comparator greater                             : 4
 32-bit comparator greater                             : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 3
 31-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 20
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../source/coregen/char_rom/char_rom_def.ngc>.
Loading core <char_rom_def> for timing and area information for instance <BRAM_MEM_I>.
INFO:Xst:1901 - Instance B6 in unit char_rom_def of type RAMB16_S9 has been replaced by RAMB16BWER

Synthesizing (advanced) Unit <graphics_mem>.
INFO:Xst:3226 - The RAM <Mram_graphics_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_value>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9600-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <index_2>       |          |
    |     diA            | connected to signal <wr_data_i>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9600-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <index_0>       |          |
    |     doB            | connected to signal <rd_value>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <graphics_mem> synthesized (advanced).

Synthesizing (advanced) Unit <text_mem>.
INFO:Xst:3226 - The RAM <Mram_text_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_data_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 6-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_addr_i>     |          |
    |     diA            | connected to signal <wr_data_i>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 6-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     addrB          | connected to signal <index>         |          |
    |     doB            | connected to signal <rd_data_o>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <text_mem> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <brojac_mali>: 1 register on signal <brojac_mali>.
The following registers are absorbed into counter <char_address>: 1 register on signal <char_address>.
The following registers are absorbed into counter <brojac>: 1 register on signal <brojac>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <h_count_r>: 1 register on signal <h_count_r>.
The following registers are absorbed into counter <v_count_r>: 1 register on signal <v_count_r>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <vga_top>.
	Multiplier <Mmult_n0100> in block <vga_top> and adder/subtractor <Madd_graph_pixel_addr_c_Madd> in block <vga_top> are combined into a MAC<Maddsub_n0100>.
	Multiplier <Mmult_n0103> in block <vga_top> and adder/subtractor <Madd_txt_rom_addr_c_Madd> in block <vga_top> are combined into a MAC<Maddsub_n0103>.
Unit <vga_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4800x6-bit dual-port block RAM                        : 1
 9600x32-bit dual-port block RAM                       : 1
# MACs                                                 : 2
 11x11-to-20-bit MAC                                   : 1
 8x7-to-14-bit MAC                                     : 1
# Adders/Subtractors                                   : 16
 12-bit adder                                          : 13
 20-bit adder                                          : 3
# Counters                                             : 5
 11-bit up counter                                     : 3
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 77
 Flip-Flops                                            : 77
# Comparators                                          : 36
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 3
 14-bit comparator equal                               : 13
 20-bit comparator greater                             : 3
 31-bit comparator greater                             : 4
 32-bit comparator greater                             : 1
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 32-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 3
 31-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 20
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pixel_row_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_row_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <graphics_mem> ...
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem31> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem29> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem30> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem24> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem25> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem21> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem18> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem20> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem8> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem9> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem5> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem4> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem2> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem32>, <vga_top_i/graphics_mem_i/Mram_graphics_mem1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem15>, <vga_top_i/graphics_mem_i/Mram_graphics_mem11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem15>, <vga_top_i/graphics_mem_i/Mram_graphics_mem7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <vga_top_i/graphics_mem_i/Mram_graphics_mem15>, <vga_top_i/graphics_mem_i/Mram_graphics_mem3> are equivalent, second RAM is removed
WARNING:Xst:1710 - FF/Latch <vga_top_i/vga_i/vga_sync_i/v_count_r_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_top_i/vga_i/vga_sync_i/h_count_r_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <brojac_mali_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_address_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_column_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vga_top_i/vga_i/vga_sync_i/blue_r_7> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <vga_top_i/vga_i/vga_sync_i/blue_r_6> <vga_top_i/vga_i/vga_sync_i/blue_r_5> <vga_top_i/vga_i/vga_sync_i/blue_r_4> <vga_top_i/vga_i/vga_sync_i/blue_r_3> <vga_top_i/vga_i/vga_sync_i/blue_r_2> <vga_top_i/vga_i/vga_sync_i/blue_r_1> <vga_top_i/vga_i/vga_sync_i/blue_r_0> 
INFO:Xst:2261 - The FF/Latch <vga_top_i/vga_i/vga_sync_i/red_r_7> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <vga_top_i/vga_i/vga_sync_i/red_r_6> <vga_top_i/vga_i/vga_sync_i/red_r_5> <vga_top_i/vga_i/vga_sync_i/red_r_4> <vga_top_i/vga_i/vga_sync_i/red_r_3> <vga_top_i/vga_i/vga_sync_i/red_r_2> <vga_top_i/vga_i/vga_sync_i/red_r_1> <vga_top_i/vga_i/vga_sync_i/red_r_0> 
INFO:Xst:2261 - The FF/Latch <vga_top_i/vga_i/vga_sync_i/green_r_7> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <vga_top_i/vga_i/vga_sync_i/green_r_6> <vga_top_i/vga_i/vga_sync_i/green_r_5> <vga_top_i/vga_i/vga_sync_i/green_r_4> <vga_top_i/vga_i/vga_sync_i/green_r_3> <vga_top_i/vga_i/vga_sync_i/green_r_2> <vga_top_i/vga_i/vga_sync_i/green_r_1> <vga_top_i/vga_i/vga_sync_i/green_r_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
FlipFlop brojac_0 has been replicated 1 time(s)
FlipFlop brojac_1 has been replicated 1 time(s)
FlipFlop brojac_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 686
#      GND                         : 2
#      INV                         : 24
#      LUT1                        : 77
#      LUT2                        : 31
#      LUT3                        : 49
#      LUT4                        : 31
#      LUT5                        : 30
#      LUT6                        : 152
#      MUXCY                       : 175
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 112
# FlipFlops/Latches                : 112
#      FD                          : 1
#      FDC                         : 43
#      FDCE                        : 32
#      FDR                         : 20
#      FDRE                        : 13
#      FDS                         : 1
#      FDSE                        : 1
#      ODDR2                       : 1
# RAMS                             : 6
#      RAMB16BWER                  : 6
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 33
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 30
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             112  out of  54576     0%  
 Number of Slice LUTs:                  395  out of  27288     1%  
    Number used as Logic:               394  out of  27288     1%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    432
   Number with an unused Flip Flop:     320  out of    432    74%  
   Number with an unused LUT:            37  out of    432     8%  
   Number of fully used LUT-FF pairs:    75  out of    432    17%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    358     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of    116     5%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     58     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | DCM_SP:CLKFX           | 122   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.455ns (Maximum Frequency: 105.768MHz)
   Minimum input arrival time before clock: 4.745ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 9.455ns (frequency: 105.768MHz)
  Total number of paths / destination ports: 30202 / 358
-------------------------------------------------------------------------
Delay:               10.211ns (Levels of Logic = 3)
  Source:            vga_top_i/vga_i/vga_sync_i/v_count_r_9 (FF)
  Destination:       vga_top_i/text_mem_i/Mram_text_mem1 (RAM)
  Source Clock:      clk_i rising 0.9X
  Destination Clock: clk_i rising 0.9X

  Data Path: vga_top_i/vga_i/vga_sync_i/v_count_r_9 to vga_top_i/text_mem_i/Mram_text_mem1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.525   0.875  vga_top_i/vga_i/vga_sync_i/v_count_r_9 (vga_top_i/vga_i/vga_sync_i/v_count_r_9)
     DSP48A1:B5->P11       5   5.145   0.949  vga_top_i/Maddsub_n0103 (vga_top_i/txt_rom_addr_c<11>)
     LUT2:I0->O            8   0.250   1.052  vga_top_i/text_mem_i/index_t[30]_GND_22_o_LessThan_5_o1_SW2 (N40)
     LUT6:I4->O            3   0.250   0.765  vga_top_i/text_mem_i/Mmux_index111 (vga_top_i/text_mem_i/index<7>)
     RAMB16BWER:ADDRB8         0.400          vga_top_i/text_mem_i/Mram_text_mem1
    ----------------------------------------
    Total                     10.211ns (6.570ns logic, 3.641ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 82 / 79
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 2)
  Source:            reset_n_i (PAD)
  Destination:       pixel_row_2 (FF)
  Destination Clock: clk_i rising 0.9X

  Data Path: reset_n_i to pixel_row_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_n_i_IBUF (reset_n_i_IBUF)
     INV:I->O             76   0.255   2.022  reset_n_i_inv1_INV_0 (reset_n_i_inv)
     FDCE:CLR                  0.459          pixel_row_2
    ----------------------------------------
    Total                      4.745ns (2.042ns logic, 2.703ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.380ns (Levels of Logic = 1)
  Source:            vga_top_i/vga_i/vga_sync_i/red_r_7 (FF)
  Destination:       red_o<7> (PAD)
  Source Clock:      clk_i rising 0.9X

  Data Path: vga_top_i/vga_i/vga_sync_i/red_r_7 to red_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   0.943  vga_top_i/vga_i/vga_sync_i/red_r_7 (vga_top_i/vga_i/vga_sync_i/red_r_7)
     OBUF:I->O                 2.912          red_o_7_OBUF (red_o<7>)
    ----------------------------------------
    Total                      4.380ns (3.437ns logic, 0.943ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   10.211|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.44 secs
 
--> 

Total memory usage is 282576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   38 (   0 filtered)

