// Seed: 3743010597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1'd0;
  wire id_9;
  wire id_10;
  assign id_2 = (1);
  id_11(
      .id_0(id_3),
      .id_1(1'b0),
      .id_2(1'b0 == id_1),
      .id_3(id_5 == 1),
      .id_4(""),
      .id_5((1) - id_2),
      .id_6(id_8[1'b0 : 1])
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  generate
    wire id_16;
  endgenerate
  id_17(
      .id_0(1), .id_1((1)), .id_2(1'b0)
  );
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_2,
      id_18,
      id_2,
      id_2,
      id_13,
      id_4,
      id_14
  );
  id_19(
      .id_0(id_8 !=? id_5),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_11),
      .id_5(~1),
      .id_6(1 - id_14[1]),
      .id_7(1),
      .id_8(id_17),
      .id_9(1)
  );
endmodule
