// Seed: 613148927
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  initial begin
    id_4 <= id_2;
    id_4 <= id_1;
  end
endmodule
