_svd: ../svd/stm32f413.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C2
  SPI1: SPI5
  USART1: USART3

_modify:
  FMPI2C:
    # Rename FMPI2C to FMPI2C1
    name: FMPI2C1

  FSMC:
     # ST got the base address of the FSMC peripheral wrong
     baseAddress: "0xA0000000"

"SPI*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0430
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0430
  CR:
    _modify:
      CR:
        name: RESET

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

# Add missing RCC reset/enable bits
RCC:
  APB2RSTR:
    _add:
      UART9RST:
        description: UART9 reset
        bitOffset: 6
        bitWidth: 1
      UART10RST:
        description: UART10 reset
        bitOffset: 7
        bitWidth: 1
  APB1ENR:
    _modify:
      RTCAPB:
        name: RTCAPBEN
  APB2ENR:
    _add:
      UART9EN:
        description: UART9 clock enable
        bitOffset: 6
        bitWidth: 1
      UART10EN:
        description: UART10 clock enable
        bitOffset: 7
        bitWidth: 1
  APB1LPENR:
    _modify:
      RTCAPBEN:
        name: RTCAPBLPEN
  APB2LPENR:
    _modify:
      EXTITEN:
        name: EXTITLPEN
    _add:
      UART9LPEN:
        description: UART9 clock enable during Sleep mode
        bitOffset: 6
        bitWidth: 1
      UART10LPEN:
        description: UART10 clock enable during Sleep mode
        bitOffset: 7
        bitWidth: 1
  DCKCFGR:
    _delete:
      - LPTIMER1SEL
    _add:
      PLLI2SDIVR:
        description: PLLI2S division factor for SAI1 A/B clock
        bitOffset: 0
        bitWidth: 5
      PLLDIVR:
        description: PLL division factor for SAI1 A/B clock
        bitOffset: 8
        bitWidth: 5
      CKDFSDM2ASEL:
        description: DFSDM2 audio clock selection
        bitOffset: 14
        bitWidth: 1
      SAI1ASRC:
        description: SAI1-A clock source selection
        bitOffset: 20
        bitWidth: 2
      SAI1BSRC:
        description: SAI1-B clock source selection
        bitOffset: 22
        bitWidth: 2
      CKDFSDM1SEL:
        description: DFSDM1 Kernel clock selection
        bitOffset: 31
        bitWidth: 1
  DCKCFGR2:
    _add:
      LPTIM1SEL:
        description: LPTIM1 kernel clock source selection
        bitOffset: 30
        bitWidth: 2
    _modify:
      I2CFMP1SEL:
        name: FMPI2C1SEL
        bitWidth: 2
      CKSDIOSEL:
        name: SDIOSEL

# Fix invalid formatting on this alternateRegister field
OTG_FS_GLOBAL:
  _modify:
    FS_GNPTXFSIZ_Host:
      alternateRegister: GNPTXFSIZ_Device
  _add:
    _interrupts:
      OTG_FS:
        description: USB OTG FS Interrupt
        value: 67

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/merge_I2C_OAR1_ADDx_fields.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - ../peripherals/can/can.yaml
 - common_patches/sai/sai_v1.yaml
 - common_patches/dfsdm/dfsdm_v1.yaml
 - common_patches/tim/tim_o24ce.yaml
 - common_patches/f4_rcc_fmpi2c.yaml
 - common_patches/f4_fmpi2c.yaml
 - common_patches/f4_adc_single_csr.yaml
 - common_patches/f4_adc_single_ccr.yaml
 - common_patches/fsmc/fsmc_sram.yaml
 - ../peripherals/fsmc/fsmc_sram.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_common_2ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_pllcfgr_pllr.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pll.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllsrc.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllq.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllm.yaml
 - ../peripherals/rcc/rcc_v2_bdcr_lsemod.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_timpre.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s_sai_f4.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s12src.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_dfsdm_f4.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_48m_sd.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_lptimsel.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_i2csel.yaml
 - ../peripherals/rcc/rcc_v2_ckgatenr.yaml
 - ../peripherals/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - ../peripherals/adc/adc_v2_smpr.yaml
 - ../peripherals/adc/adc_v2_single.yaml
 - common_patches/dma/dma_v21.yaml
 - ../peripherals/dma/dma_v21.yaml
 - ../peripherals/spi/spi_v1.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_sample.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/i2c/i2c_v2_fmp.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - ../peripherals/iwdg/iwdg.yaml
 - ../peripherals/exti/exti.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/usb_otg/otg_fs_remove_prefix.yaml
 - common_patches/tim/tim_ccr.yaml
 - common_patches/dbgmcu.yaml
 - common_patches/fpu_interrupt.yaml
 - ../peripherals/tim/tim_ccm_v1.yaml
 - ../peripherals/sai/sai.yaml
 - common_patches/rtc/rtc_cr.yaml
 - ../peripherals/rtc/rtc_common.yaml
 - ../peripherals/sdio/sdio_f4.yaml
 - ../peripherals/i2c/i2c_v1_fltr.yaml
