// Seed: 3216273491
module module_0 (
    input tri id_0
);
  always #1 begin
    id_2 <= 'h0 - id_0;
  end
  supply1 id_3 = id_3;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
  wire id_6;
  wor  id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input wire id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    output wand id_13,
    input supply0 id_14,
    input wand id_15,
    output wor id_16,
    output wire id_17,
    input wor id_18,
    input wor id_19,
    input uwire id_20,
    input uwire id_21,
    output tri id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25,
    output supply0 id_26,
    output supply1 id_27,
    input wand id_28
);
  assign id_16 = id_28;
  module_0(
      id_8
  );
endmodule
