Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<840fd9a4> and feature <CONPRO2>...
Opening tool <xilinx6>...
  Parsing tool file <xilinx6.tool>...
Parsing file <r.cp>...
Compiling module <r>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Random>...
      Parsing module file <random.mod>...
      EMI <Random.random.root>: Initializing module ...
      EMI <Random.random.root>: found #parameter section...
        [$datawidth=8,$seed=0xffff]
      EMI <Random.random.root>: creating rules for module...
      Added module <Random>.
        EMI <Random>: adding object type <random>...
    Added module <System>.
    EMI <Random.random.root>: creating object <rnd1>...
    EMI <Random.random.rnd1>#set_env: setting environment parameter <$datawidth> to new value <10>.
    EMI <Random.random.rnd1>: compiling #methods section [$datawidth=10,$seed=0xffff]...
      EMI <Random.random.rnd1>: added method <init>.
      EMI <Random.random.rnd1>: added method <read>.
      EMI <Random.random.rnd1>: added method <seed>.
    EMI <Random.random.rnd1>: compiling #access.init section [$datawidth=10,$seed=0xffff]...
    EMI <Random.random.rnd1>: compiling #access.read section [$datawidth=10,$seed=0xffff]...
    EMI <Random.random.rnd1>: compiling #access.seed section [$datawidth=10,$seed=0xffff]...
    EMI <Random.random.rnd1>: creating rules for module...
  Analyzing function blocks...
  Analyzing processes...
    System sys.sim_cycles: setting simulation cycles to 1000.
      Analyzing process <p1>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <R>...
    in process <p1>...
      Resolving object dependencies for process <p1>...
    in process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_R>...
  Found 16 primary toplevel symbols.
  Found 2 processes.
  Found 0 shared function blocks.
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
Synthesizing main module <R>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <R.p1>
        Removed 0 instructions(s).
      in process <R.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      Removing Register <R.c> with 0 reader(s) and 0 writer(s).
      Removed 1 object(s).
    Optimizer: folding constants in expressions...
      in process <R.p1>
        Removed 0 operand(s).
      in process <R.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 1.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <R.p1>
        Removed 0 instructions(s).
      in process <R.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <R.p1>
        Removed 0 operand(s).
      in process <R.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
  Synthesizing process instructions...
    in process <R.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Post type alignment of expressions for process <p1>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1>...
        13 states created.
      Calculating block frame time estimations for process <p1>...
    in process <R.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Post type alignment of expressions for process <main>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        4 states created.
      Calculating block frame time estimations for process <main>...
  EMI <Random.random.rnd1>: compiling #interface section [$datawidth=10,$seed=0xffff]...
  EMI <Random.random.rnd1>: compiling #mapping section [$datawidth=10,$seed=0xffff]...
  EMI <Random.random.rnd1>: compiling #signals section [$datawidth=10,$seed=0xffff]...
    EMI <Random.random.rnd1>: compiling #signals section [$datawidth=10,$seed=0xffff]...
    Creating entity <r_p1>...
      Emitting state list for process <p1>...
      Emitting state machine for process <p1>...
      Port width: 99 bits
    Creating entity <r_main>...
      Emitting state list for process <main>...
      Emitting state machine for process <main>...
      Port width: 7 bits
    Creating entity <r>...
      Creating global register <d> [DT_int 10, scheduler=PRIOstat #rd=1 #wr=1]...
      Creating global register <e> [DT_logic 12, scheduler=PRIOstat #rd=1 #wr=1]...
      Creating global register <f> [DT_int 4, scheduler=PRIOstat #rd=1 #wr=1]...
      Creating global register <g> [DT_logic 4, scheduler=PRIOstat #rd=1 #wr=1]...
      EMI <Random.random.rnd1>: compiling #process.RANDOM_rnd1_SCHED section [$datawidth=10,$seed=0xffff]...
      EMI <Random.random.rnd1>: compiling #process.RANDOM_rnd1 section [$datawidth=10,$seed=0xffff]...
      EMI <Random.random.rnd1>: compiling #top section [$datawidth=10,$seed=0xffff]...
    Emitting MicroCode for module R...
    Emitting object file for module R...
    Emitting MicroCode for process p1...
    Emitting MicroCode for process main...
    UCI <ucode.uci_out.p1>: emitting MicroCode for process <p1>.
    UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  Info : Emitting block frame informations in file <r.ft>...
  TDI <tool.xilinx6.root>: creating object <r>...
  TDI <tool.xilinx6.r>: Initializing tool ...
  TDI <tool.xilinx6.r>: compiling #parameter section...
  TDI <tool.xilinx6.r>: compiling #parameter section...
  TDI <tool.xilinx6.r>: compiling #parameter section...
  TDI <tool.xilinx6.r>: compiling #fun section <check>...
  TDI <tool.xilinx6.r>: compiling #fun section <init>...
  TDI <tool.xilinx6.r>: compiling #fun section <make_xst_runscript>...
  TDI <tool.xilinx6.r>: compiling #fun section <make_proj>...
  TDI <tool.xilinx6.r>: compiling #fun section <do_synth>...
  TDI <tool.xilinx6.r>: compiling #fun section <do_finish>...
  TDI <tool.xilinx6.r>: compiling #fun section <do_scram>...
  TDI <tool.xilinx6.r>: compiling #fun section <do_trans>...
  TDI <tool.xilinx6.r>: compiling #fun section <do_map>...
  TDI <tool.xilinx6.r>: compiling #fun section <do_place>...
  TDI <tool.xilinx6.r>: compiling #target section <init>...
  TDI <tool.xilinx6.r>: compiling #target section <vhdl>...
  TDI <tool.xilinx6.r>: compiling #target section <synth>...
  Creating build script <tool.xilinx6.r.r.sh>...
  TDI <tool.xilinx6.r>: Compiling tool ...
