(pcb "C:\Users\Myron\Desktop\Melody Circuit\Melody Circuit.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  110000 -150000  70000 -150000  70000 -90000  110000 -90000
            110000 -150000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D9.0mm_W5.0mm_P10.00mm
      (place C1 92835 -142725 front 90 (PN 1n))
    )
    (component Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P10.00mm
      (place C2 99385 -142725 front 90 (PN 0.1u))
    )
    (component Capacitor_THT:CP_Axial_L10.0mm_D4.5mm_P15.00mm_Horizontal
      (place C3 80010 -142725 front 90 (PN 100u25V))
    )
    (component Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P10.00mm::1
      (place C4 79775 -118525 front 90 (PN 0.01u))
    )
    (component Capacitor_THT:CP_Axial_L10.0mm_D4.5mm_P15.00mm_Horizontal::1
      (place C5 86540 -142725 front 90 (PN 100u25V))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place IC1 97275 -116015 front 90 (PN NE555))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place IC2 87355 -97455 front 90 (PN UM66))
    )
    (component Connector_PinHeader_1.00mm:PinHeader_2x01_P1.00mm_Vertical
      (place LS1 105000 -147000 front 180 (PN 8,0.5W))
    )
    (component Crystal:Crystal_AT310_D3.0mm_L10.0mm_Horizontal
      (place PZ1 77825 -124425 front 90 (PN Crystal))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 102775 -129375 front 90 (PN 2.2M))
      (place R2 93175 -116065 front 90 (PN 270K))
      (place R5 78525 -105175 front 90 (PN 10K))
      (place R7 85075 -118725 front 90 (PN 1K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R3 98725 -129375 front 90 (PN 3.3K))
      (place R4 89125 -118725 front 90 (PN 10K))
      (place R6 104685 -142925 front 90 (PN 470))
      (place R8 94675 -129375 front 90 (PN 10))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place T1 93905 -102345 front 90 (PN BC549))
      (place T2 99695 -104805 front 90 (PN BC547))
    )
    (component Connector_PinHeader_1.00mm:PinHeader_2x01_P1.00mm_Vertical::1
      (place VCC1 73000 -93000 front 180 (PN 12V))
    )
    (component Potentiometer_SMD:Potentiometer_Vishay_TS53YJ_Vertical
      (place VR1 103000 -96000 front 90 (PN 100K))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place ZD1 82325 -105175 front 90 (PN 3.1V))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D9.0mm_W5.0mm_P10.00mm
      (outline (path signal 50  11250 2750  -1250 2750))
      (outline (path signal 50  11250 -2750  11250 2750))
      (outline (path signal 50  -1250 -2750  11250 -2750))
      (outline (path signal 50  -1250 2750  -1250 -2750))
      (outline (path signal 120  9620 -1256  9620 -2620))
      (outline (path signal 120  9620 2620  9620 1256))
      (outline (path signal 120  380 -1256  380 -2620))
      (outline (path signal 120  380 2620  380 1256))
      (outline (path signal 120  380 -2620  9620 -2620))
      (outline (path signal 120  380 2620  9620 2620))
      (outline (path signal 100  9500 2500  500 2500))
      (outline (path signal 100  9500 -2500  9500 2500))
      (outline (path signal 100  500 -2500  9500 -2500))
      (outline (path signal 100  500 2500  500 -2500))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 10000 0)
    )
    (image Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P10.00mm
      (outline (path signal 50  11250 2750  -1250 2750))
      (outline (path signal 50  11250 -2750  11250 2750))
      (outline (path signal 50  -1250 -2750  11250 -2750))
      (outline (path signal 50  -1250 2750  -1250 -2750))
      (outline (path signal 120  8870 -636  8870 -2620))
      (outline (path signal 120  8870 2620  8870 636))
      (outline (path signal 120  1130 -636  1130 -2620))
      (outline (path signal 120  1130 2620  1130 636))
      (outline (path signal 120  1130 -2620  8870 -2620))
      (outline (path signal 120  1130 2620  8870 2620))
      (outline (path signal 100  8750 2500  1250 2500))
      (outline (path signal 100  8750 -2500  8750 2500))
      (outline (path signal 100  1250 -2500  8750 -2500))
      (outline (path signal 100  1250 2500  1250 -2500))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 10000 0)
    )
    (image Capacitor_THT:CP_Axial_L10.0mm_D4.5mm_P15.00mm_Horizontal
      (outline (path signal 100  2500 2250  2500 -2250))
      (outline (path signal 100  12500 2250  12500 -2250))
      (outline (path signal 100  2500 2250  3880 2250))
      (outline (path signal 100  3880 2250  4630 1500))
      (outline (path signal 100  4630 1500  5380 2250))
      (outline (path signal 100  5380 2250  12500 2250))
      (outline (path signal 100  2500 -2250  3880 -2250))
      (outline (path signal 100  3880 -2250  4630 -1500))
      (outline (path signal 100  4630 -1500  5380 -2250))
      (outline (path signal 100  5380 -2250  12500 -2250))
      (outline (path signal 100  0 0  2500 0))
      (outline (path signal 100  15000 0  12500 0))
      (outline (path signal 100  3900 0  5400 0))
      (outline (path signal 100  4650 750  4650 -750))
      (outline (path signal 120  630 2200  2130 2200))
      (outline (path signal 120  1380 2950  1380 1450))
      (outline (path signal 120  2380 2370  2380 -2370))
      (outline (path signal 120  12620 2370  12620 -2370))
      (outline (path signal 120  2380 2370  3880 2370))
      (outline (path signal 120  3880 2370  4630 1620))
      (outline (path signal 120  4630 1620  5380 2370))
      (outline (path signal 120  5380 2370  12620 2370))
      (outline (path signal 120  2380 -2370  3880 -2370))
      (outline (path signal 120  3880 -2370  4630 -1620))
      (outline (path signal 120  4630 -1620  5380 -2370))
      (outline (path signal 120  5380 -2370  12620 -2370))
      (outline (path signal 120  1240 0  2380 0))
      (outline (path signal 120  13760 0  12620 0))
      (outline (path signal 50  -1250 2500  -1250 -2500))
      (outline (path signal 50  -1250 -2500  16250 -2500))
      (outline (path signal 50  16250 -2500  16250 2500))
      (outline (path signal 50  16250 2500  -1250 2500))
      (pin Oval[A]Pad_2000x2000_um 2 15000 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P10.00mm::1
      (outline (path signal 100  1250 2500  1250 -2500))
      (outline (path signal 100  1250 -2500  8750 -2500))
      (outline (path signal 100  8750 -2500  8750 2500))
      (outline (path signal 100  8750 2500  1250 2500))
      (outline (path signal 120  1130 2620  8870 2620))
      (outline (path signal 120  1130 -2620  8870 -2620))
      (outline (path signal 120  1130 2620  1130 636))
      (outline (path signal 120  1130 -636  1130 -2620))
      (outline (path signal 120  8870 2620  8870 636))
      (outline (path signal 120  8870 -636  8870 -2620))
      (outline (path signal 50  -1250 2750  -1250 -2750))
      (outline (path signal 50  -1250 -2750  11250 -2750))
      (outline (path signal 50  11250 -2750  11250 2750))
      (outline (path signal 50  11250 2750  -1250 2750))
      (pin Round[A]Pad_2000_um 2 10000 0)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image Capacitor_THT:CP_Axial_L10.0mm_D4.5mm_P15.00mm_Horizontal::1
      (outline (path signal 50  16250 2500  -1250 2500))
      (outline (path signal 50  16250 -2500  16250 2500))
      (outline (path signal 50  -1250 -2500  16250 -2500))
      (outline (path signal 50  -1250 2500  -1250 -2500))
      (outline (path signal 120  13760 0  12620 0))
      (outline (path signal 120  1240 0  2380 0))
      (outline (path signal 120  5380 -2370  12620 -2370))
      (outline (path signal 120  4630 -1620  5380 -2370))
      (outline (path signal 120  3880 -2370  4630 -1620))
      (outline (path signal 120  2380 -2370  3880 -2370))
      (outline (path signal 120  5380 2370  12620 2370))
      (outline (path signal 120  4630 1620  5380 2370))
      (outline (path signal 120  3880 2370  4630 1620))
      (outline (path signal 120  2380 2370  3880 2370))
      (outline (path signal 120  12620 2370  12620 -2370))
      (outline (path signal 120  2380 2370  2380 -2370))
      (outline (path signal 120  1380 2950  1380 1450))
      (outline (path signal 120  630 2200  2130 2200))
      (outline (path signal 100  4650 750  4650 -750))
      (outline (path signal 100  3900 0  5400 0))
      (outline (path signal 100  15000 0  12500 0))
      (outline (path signal 100  0 0  2500 0))
      (outline (path signal 100  5380 -2250  12500 -2250))
      (outline (path signal 100  4630 -1500  5380 -2250))
      (outline (path signal 100  3880 -2250  4630 -1500))
      (outline (path signal 100  2500 -2250  3880 -2250))
      (outline (path signal 100  5380 2250  12500 2250))
      (outline (path signal 100  4630 1500  5380 2250))
      (outline (path signal 100  3880 2250  4630 1500))
      (outline (path signal 100  2500 2250  3880 2250))
      (outline (path signal 100  12500 2250  12500 -2250))
      (outline (path signal 100  2500 2250  2500 -2250))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 15000 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image Connector_PinHeader_1.00mm:PinHeader_2x01_P1.00mm_Vertical
      (outline (path signal 50  2150 1000  -1150 1000))
      (outline (path signal 50  2150 -1000  2150 1000))
      (outline (path signal 50  -1150 -1000  2150 -1000))
      (outline (path signal 50  -1150 1000  -1150 -1000))
      (outline (path signal 120  -710 685  0 685))
      (outline (path signal 120  -710 0  -710 685))
      (outline (path signal 120  1394.49 560  1710 560))
      (outline (path signal 120  -710 -685  -608.276 -685))
      (outline (path signal 120  1710 560  1710 -560))
      (outline (path signal 120  -710 -685  -710 -560))
      (outline (path signal 120  -710 -685  1710 -685))
      (outline (path signal 100  -650 -75  -75 500))
      (outline (path signal 100  -650 -500  -650 -75))
      (outline (path signal 100  1650 -500  -650 -500))
      (outline (path signal 100  1650 500  1650 -500))
      (outline (path signal 100  -75 500  1650 500))
      (pin Rect[A]Pad_850x850_um 1 0 0)
      (pin Oval[A]Pad_850x850_um 2 1000 0)
    )
    (image Crystal:Crystal_AT310_D3.0mm_L10.0mm_Horizontal
      (outline (path signal 50  3600 800  -1000 800))
      (outline (path signal 50  3600 -14300  3600 800))
      (outline (path signal 50  -1000 -14300  3600 -14300))
      (outline (path signal 50  -1000 800  -1000 -14300))
      (outline (path signal 120  2540 -1400  2540 -700))
      (outline (path signal 120  1870 -2800  2540 -1400))
      (outline (path signal 120  0 -1400  0 -700))
      (outline (path signal 120  670 -2800  0 -1400))
      (outline (path signal 120  2970 -2800  -430 -2800))
      (outline (path signal 120  2970 -13700  2970 -2800))
      (outline (path signal 120  -430 -13700  2970 -13700))
      (outline (path signal 120  -430 -2800  -430 -13700))
      (outline (path signal 100  2540 -1500  2540 0))
      (outline (path signal 100  1870 -3000  2540 -1500))
      (outline (path signal 100  0 -1500  0 0))
      (outline (path signal 100  670 -3000  0 -1500))
      (outline (path signal 100  2770 -3000  -230 -3000))
      (outline (path signal 100  2770 -13500  2770 -3000))
      (outline (path signal 100  -230 -13500  2770 -13500))
      (outline (path signal 100  -230 -3000  -230 -13500))
      (pin Round[A]Pad_1000_um 1 0 0)
      (pin Round[A]Pad_1000_um 2 2540 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image Connector_PinHeader_1.00mm:PinHeader_2x01_P1.00mm_Vertical::1
      (outline (path signal 100  -75 500  1650 500))
      (outline (path signal 100  1650 500  1650 -500))
      (outline (path signal 100  1650 -500  -650 -500))
      (outline (path signal 100  -650 -500  -650 -75))
      (outline (path signal 100  -650 -75  -75 500))
      (outline (path signal 120  -710 -685  1710 -685))
      (outline (path signal 120  -710 -685  -710 -560))
      (outline (path signal 120  1710 560  1710 -560))
      (outline (path signal 120  -710 -685  -608.276 -685))
      (outline (path signal 120  1394.49 560  1710 560))
      (outline (path signal 120  -710 0  -710 685))
      (outline (path signal 120  -710 685  0 685))
      (outline (path signal 50  -1150 1000  -1150 -1000))
      (outline (path signal 50  -1150 -1000  2150 -1000))
      (outline (path signal 50  2150 -1000  2150 1000))
      (outline (path signal 50  2150 1000  -1150 1000))
      (pin Oval[A]Pad_850x850_um 2 1000 0)
      (pin Rect[A]Pad_850x850_um 1 0 0)
    )
    (image Potentiometer_SMD:Potentiometer_Vishay_TS53YJ_Vertical
      (outline (path signal 50  3250 2750  -3250 2750))
      (outline (path signal 50  3250 -2750  3250 2750))
      (outline (path signal 50  -3250 -2750  3250 -2750))
      (outline (path signal 50  -3250 2750  -3250 -2750))
      (outline (path signal 120  2620 -2040  2620 -2620))
      (outline (path signal 120  2620 260  2620 -260))
      (outline (path signal 120  2620 2620  2620 2039))
      (outline (path signal 120  -2620 -1240  -2620 -2620))
      (outline (path signal 120  -2620 2620  -2620 1240))
      (outline (path signal 120  -2620 -2620  2620 -2620))
      (outline (path signal 120  -2620 2620  2620 2620))
      (outline (path signal 100  -920 -58  -920 58))
      (outline (path signal 100  -58 -58  -920 -58))
      (outline (path signal 100  -58 -920  -58 -58))
      (outline (path signal 100  58 -920  -58 -920))
      (outline (path signal 100  58 -58  58 -920))
      (outline (path signal 100  920 -58  58 -58))
      (outline (path signal 100  920 58  920 -58))
      (outline (path signal 100  58 58  920 58))
      (outline (path signal 100  58 920  58 58))
      (outline (path signal 100  -58 920  58 920))
      (outline (path signal 100  -58 58  -58 920))
      (outline (path signal 100  -920 58  -58 58))
      (outline (path signal 100  2500 2500  -2500 2500))
      (outline (path signal 100  2500 -2500  2500 2500))
      (outline (path signal 100  -2500 -2500  2500 -2500))
      (outline (path signal 100  -2500 2500  -2500 -2500))
      (outline (path signal 100  1150 0  1072.34 -415.428  849.86 -774.75  512.599 -1029.44
            106.109 -1145.09  -314.712 -1106.1  -693.03 -917.72  -977.75 -605.397
            -1130.42 -211.312  -1130.42 211.312  -977.75 605.397  -693.03 917.72
            -314.712 1106.1  106.109 1145.09  512.599 1029.44  849.86 774.75
            1072.34 415.428  1150 0))
      (pin Rect[T]Pad_2000x1300_um 1 2000 1150)
      (pin Rect[T]Pad_2000x2000_um 2 -2000 0)
      (pin Rect[T]Pad_2000x1300_um 3 2000 -1150)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (padstack Round[A]Pad_1000_um
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_850x850_um
      (shape (path F.Cu 850  0 0  0 0))
      (shape (path B.Cu 850  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1300_um
      (shape (rect F.Cu -1000 -650 1000 650))
      (attach off)
    )
    (padstack Rect[A]Pad_850x850_um
      (shape (rect F.Cu -425 -425 425 425))
      (shape (rect B.Cu -425 -425 425 425))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 PZ1-1 R1-2 R2-1 T1-2)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 R3-2 T1-1)
    )
    (net disthr
      (pins C2-1 IC1-2 R4-2 R5-1 VR1-1)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 IC1-6 IC1-7 R5-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 IC1-5)
    )
    (net vcc
      (pins C5-1 IC1-4 IC1-8 R1-1 R3-1 R4-1 R8-1 VCC1-2 VR1-2 VR1-3)
    )
    (net "Net-(IC1-Pad3)"
      (pins IC1-3 R6-1)
    )
    (net "Net-(IC2-Pad3)"
      (pins IC2-3 R6-2 ZD1-1)
    )
    (net "Net-(IC2-Pad1)"
      (pins IC2-1 R7-2)
    )
    (net "Net-(LS1-Pad1)"
      (pins LS1-1 R8-2)
    )
    (net "Net-(LS1-Pad2)"
      (pins LS1-2 T2-1)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 T2-2)
    )
    (net ground
      (pins C1-2 C3-2 C4-2 C5-2 IC1-1 IC2-2 PZ1-2 R2-2 T1-3 T2-3 VCC1-1 ZD1-2)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)"
      "Net-(C4-Pad1)" "Net-(IC1-Pad3)" "Net-(IC2-Pad1)" "Net-(IC2-Pad3)" "Net-(LS1-Pad1)"
      "Net-(LS1-Pad2)" "Net-(R7-Pad1)" disthr ground vcc
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
