[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS82085SILR production of TEXAS INSTRUMENTS from the text:Load (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD002VIN = 3.0 V\nVIN = 3.5 V\nVIN = 4.0 V\nVIN = 5.0 V\nTPS82085\n2.5V to 6V\nR1\n200k\nR2\n160kVIN\nPOWER GOODVOUT\nFBVIN\nGNDEN\nPGC2\n22µFR3\n499kVOUT\n1.8V/3AC1\n10µF\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nTPS82084 (2-A)/TPS82085 (3-A)HighEfficiency Step-Down Converter MicroSiP ™\nModules withIntegrated Inductor\n11Features\n1•Low Profile MicroSiP ™Power Module\n•DCS-control topology\n•Upto95% efficiency\n•17-µAoperating quiescent current\n•-40°Cto125°Coperating temperature range\n•Hiccup short circuit protection\n•2.5-V to6-Vinput voltage range\n•0.8-V toVINadjustable output voltage\n•Power save mode forlight load efficiency\n•100% duty cycle forlowest dropout\n•Output discharge function\n•Power good output\n•Integrated softstartup, andsupport pre-biased\nstartup\n•Over temperature protection\n•CISPR11 class Bcompliant\n•2.8-mm x3.0-mm x1.3-mm 8-Pin µSiLpackage\n2Applications\n•Optical module\n•Single board computer\n•Solid state drive\n•Metro data center\n•Audio/video control system\n•Radar\n(1) Forallavailable packages, seetheorderable addendum at\ntheendofthedatasheet.3Description\nThe TPS82084/5 are 2-A/3-A step-down converter\nMicroSiP ™modules optimized forsmall solution size\nand high efficiency. The power module integrates a\nsynchronous step-down converter and aninductor to\nsimplify design, reduce external components and\nsave PCB area. The lowprofile andcompact solution\nissuitable forautomated assembly bystandard\nsurface mount equipment.\nTomaximize efficiency, the converter operates in\nPWM mode with anominal switching frequency of\n2.4MHz and automatically enters Power Save Mode\noperation atlight load currents. InPower Save Mode,\nthedevice operates with typically 17-µAquiescent\ncurrent. Using theDCS-Control topology, thedevice\nachieves excellent load transient performance and\naccurate output voltage regulation. The ENand PG\npins, which support sequencing configurations, bring\naflexible system design. Anintegrated soft startup\nreduces theinrush current required from theinput\nsupply. Over temperature protection andHiccup short\ncircuit protection deliver arobust andreliable solution.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS82085 µSiL(8) 2.8mmx3.0mm\nTPS82084 µSiL(8) 2.8mmx3.0mm\nDevice Comparison\nPART NUMBER OUTPUT CURRENT\nTPS82084 2A\nTPS82085 3A\nspace\n1.8VOutput Application\n1.8VOutput Efficiency\n2TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings .............................................................. 3\n6.3 Recommend Operating Conditions ........................... 3\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics .......................................... 4\n6.6 Typical Characteristics .............................................. 6\n7Detailed Description .............................................. 7\n7.1 Overview ................................................................... 7\n7.2 Functional Block Diagram ......................................... 7\n7.3 Feature Description ................................................... 7\n7.4 Device Functional Modes .......................................... 98Application andImplementation ........................ 10\n8.1 Application Information ............................................ 10\n8.2 Typical Applications ................................................ 10\n9Power Supply Recommendations ...................... 16\n10Layout ................................................................... 16\n10.1 Layout Guidelines ................................................. 16\n10.2 Layout Example .................................................... 16\n10.3 Thermal Consideration .......................................... 16\n11Device andDocumentation Support ................. 17\n11.1 Device Support ...................................................... 17\n11.2 Related Links ........................................................ 17\n11.3 Community Resources .......................................... 17\n11.4 Trademarks ........................................................... 17\n11.5 Electrostatic Discharge Caution ............................ 17\n11.6 Glossary ................................................................ 17\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 17\n12.1 Tape andReel Information ................................... 18\n4Revision History\nChanges from Revision C(September 2018) toRevision D Page\n•Correct thepartnumber inthetitle........................................................................................................................................ 1\n•Add theinput voltage range fortheoutput voltage discharge feature inEnable andDisable .............................................. 9\nChanges from Revision B(April 2015) toRevision C Page\n•Added TPS82084 device intothisdata sheet ....................................................................................................................... 1\n•Changed from –40ºCto–55ºCforstorage temperature range ........................................................................................... 3\n•Added thermal information forTPS82085EVM-672. Updated thermal metric value. ............................................................ 4\n•Added power save mode waveform diagram toPower Save Mode (PSM) .......................................................................... 8\n•Added typical value oftheENpinhigh/low level input voltage inEnable andDisable .......................................................... 9\n•Added pgpinlogic table inPower Good Output ................................................................................................................... 9\n•Added integrated inductor information inApplication Information ....................................................................................... 10\n•Added additional efficiency curves andareference hyperlink totheBOM, Table 3........................................................... 12\n•Added radiated emission performance graph ..................................................................................................................... 14\nChanges from Revision A(April 2015) toRevision B Page\n•Changed theESD Ratings Charged device model (CDM) From: ±500VTo:±1000 V......................................................... 3\nChanges from Original (October 2014) toRevision A Page\n•Changed thedata sheet From: 3-page Product Preview To:Production data ..................................................................... 1\n1\n2\n3\n48\n7\n6\n5EXPOSED\nTHERMAL PADEN\nPG\nVIN\nVINVOUT\nGNDFB\nGND\n3TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nµSiLPackage\n(Top View)\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nEN 1 IEnable pin.PullHigh toenable thedevice. PullLow todisable thedevice. This pinhasan\ninternal pull-down resistor oftypically 400kΩwhen thedevice isdisabled.\nPG 2 OPower good open drain output pin.Apull-up resistor canbeconnected toanyvoltage less\nthan 6V.Leave itopen ifitisnotused.\nVIN 3,4 PWR Input voltage pin.\nGND 5,6 Ground pin.\nFB 7 IFeedback reference pin.Anexternal resistor divider connected tothispinprograms the\noutput voltage.\nVOUT 8 PWR Output voltage pin.\nExposed\nThermal PadTheexposed thermal padmust beconnected totheGND pin.Must besoldered toachieve\nappropriate power dissipation andmechanical reliability.\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground pin.6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVoltage atpins(2)EN,PG,VIN, FB,VOUT -0.3 7 V\nSink current PG 1.0 mA\nModule operating temperature range -40 125 °C\nStorage temperature range –55 125 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1000\n6.3 Recommend Operating Conditions\nOver operating free-air temperature range, unless otherwise noted.\nMIN MAX UNIT\nVIN Input voltage range 2.5 6 V\nVPG Power good pull-up resistor voltage 6 V\n4TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedRecommend Operating Conditions (continued)\nOver operating free-air temperature range, unless otherwise noted.\nMIN MAX UNIT\n(1) Themodule operating temperature range includes module selftemperature riseandICjunction temperature rise. Inapplications where\nhigh power dissipation ispresent, themaximum operating temperature ormaximum output current must bederated.VOUT Output voltage range 0.8 VIN V\nIOUTOutput current range, TPS82084(1)0 2 A\nOutput current range, TPS82085(1)0 3 A\nTJ Module operating temperature range(1)-40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953\n(2) Notapplicable toanEVM6.4 Thermal Information\nTHERMAL METRIC(1) TPS82084/5SIL\n(JEDEC 51-5)TPS82085EVM-672 UNIT\nRθJA Junction-to-ambient thermal resistance 64.6 46.6\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 30.1 n/a(2)\nRθJB Junction-to-board thermal resistance 23.5 n/a(2)\nψJT Junction-to-top characterization parameter 0.1 0.1\nψJB Junction-to-board characterization parameter 23.3 24.6\nRθJC(bot) Junction-to-case (bottom) thermal resistance 17.2 15.4\n6.5 Electrical Characteristics\nTJ=-40°Cto125°CandVIN=2.5V to6V.Typical values areatTJ=25°CandVIN=3.6V, unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY\nVIN Input voltage range 2.5 6 V\nIQ Quiescent current intoVINNoload, device notswitching\nTJ=-40°Cto85°C,VIN=2.5Vto5.5V17 25 µA\nISD Shutdown current intoVINEN=Low,\nTJ=-40°Cto85°C,VIN=2.5Vto5.5V0.7 5 µA\nVUVLO Under voltage lock outthresholdVINfalling 2.1 2.2 2.3 V\nVINrising 2.3 2.4 2.5 V\nTJSDThermal shutdown threshold TJrising 150 °C\nThermal shutdown hysteresis TJfalling 20 °C\nLOGIC INTERFACE EN\nVIH High-level input voltage 1.0 V\nVIL Low-level input voltage 0.4 V\nIlkg(EN) Input leakage current intoENpin EN=High 0.01 0.16 µA\nRPD Pull-down resistance atENpin EN=Low 400 kΩ\nSOFT START, POWER GOOD\ntSS Soft start time Time from ENhigh to95% ofVOUTnominal 0.8 ms\nVPG Power good thresholdVOUTrising, referenced toVOUTnominal 93% 95% 98%\nVOUTfalling, referenced toVOUTnominal 88% 90% 93%\nVPG,OL Low-level output voltage Isink=1mA 0.4 V\nIlkg(PG) Input leakage current intoPGpin VPG=5V 0.01 0.16 µA\n5TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=-40°Cto125°CandVIN=2.5V to6V.Typical values areatTJ=25°CandVIN=3.6V, unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOUTPUT\nVOUT Output voltage range 0.8 VIN V\nVFB Feedback regulation voltagePWM mode 792 800 808\nmV\nPSM mode, COUT=22µF 792 800 817\nIlkg(FB) Feedback input leakage current VFB=0.8V 0.01 0.1 µA\nRDIS Output discharge resistor EN=Low, VOUT=1.8V 260 Ω\nLine regulation IOUT=1A,VIN=2.5Vto6V 0.02 %/V\nLoad regulation IOUT=0.5Ato3A 0.16 %/A\nPOWER SWITCH\nRDS(on)High-side FET on-resistance ISW=500mA 31 56 mΩ\nLow-side FET on-resistance ISW=500mA 23 45 mΩ\nRDP Dropout resistance 100% mode 69 mΩ\nILIMF High-side FET switch current limitTPS82085 3.7 4.6 5.5\nA\nTPS82084 3.6\nfSW PWM switching frequency IOUT=1A 2.4 MHz\nInput Voltage (V)6KXWGRZQ\x03&XUUHQW\x03\x0b \x1d$\x0c\n2.53.03.54.04.55.05.5 6.00.00.51.01.52.02.5\nD021TJ = -40°C\nTJ =  25°C\nTJ =  85°C\nInput Voltage (V)4XLHVFHQW\x03&XUUHQW\x03\x0b \x1d$\x0c\n2.53.03.54.04.55.05.5 6.00510152025\nD020TJ = -40°C\nTJ =  25°C\nTJ =  85°C\nInput Voltage (V)Dropout Resistance ( :)\n2.53.03.54.04.55.05.5 6.00.000.020.040.060.080.10\nD017TJ = -40°C\nTJ =  25°C\nTJ =  85°C\n6TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.Dropout Resistance Figure 2.Quiescent Current\nFigure 3.Shutdown Current\n/c61 /c180\n/c180\n/c61/c45\n/c180 /c180OUT\nON\nIN\nOUT\nPSM\nIN IN OUT 2\nON\nOUTV\nt 420 nsV\n2 I\nfV V V\ntV L\nVOUT\nFB\nGNDOutput Discharge\nLogic260ΩDirect Control\nand\nCompensation\nTimer\ntonComparatorRamp\nError Amplifier\nDCS - ControlTMMOSFET Driver\nControl LogicHigh Side\nCurrent SenseHiccup\nCounterVIN\nENBandgap\nUndervoltage Lockout\nThermal ShutdownENPG\nVFB\nVREF\nVREF400k Ω(1)\nNote:\n(1) When the device is enabled, the 400 k resistor is disconnected.\n(2) The integrated inductor in the module, L = 0.47µH.ΩL(2)\n7TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS82084/5 synchronous step-down converter power modules arebased onDCS-Control ™(Direct Control\nwith Seamless transition into Power Save Mode). This isanadvanced regulation topology that combines the\nadvantages ofhysteretic, voltage andcurrent mode control.\nThe DCS-Control ™topology operates inPWM (Pulse Width Modulation) mode formedium toheavy load\nconditions and inPSM (Power Save Mode) atlight load currents. InPWM, theconverter operates with its\nnominal switching frequency of2.4MHz having acontrolled frequency variation over theinput voltage range. As\ntheload current decreases, theconverter enters Power Save Mode, reducing theswitching frequency and\nminimizing theIC\'squiescent current toachieve high efficiency over theentire load current range. DCS-Control ™\nsupports both operation modes using asingle building block andtherefore hasaseamless transition from PWM\ntoPSM without effects ontheoutput voltage. The device offers excellent DCvoltage regulation and load\ntransient regulation, combined with lowoutput voltage ripple, minimizing interference with RFcircuits.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Power Save Mode (PSM)\nThedevice includes afixed on-time (tON)circuitry. This tON,insteady-state operation inPWM andPSM modes, is\nestimated as:\n(1)\nTomaintain high efficiency atlight loads, thedevice enters Power Save Mode seamlessly when theload current\ndecreases. This happens when theload current becomes smaller than halftheinductor\'s ripple current. InPSM,\ntheconverter operates with areduced switching frequency and with aminimum quiescent current tomaintain\nhigh efficiency. The ontime inPSM isalso based onthesame tONcircuitry. The switching frequency inPSM is\nshown inEquation 1.\ntONIINDUCTORVOUT\ntPAUSE\n8TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedFeature Description (continued)\nInPSM, theoutput voltage rises slightly above thenominal output voltage inPWM mode. This effect isreduced\nbyincreasing theoutput capacitance. The output voltage accuracy inPSM operation isreflected intheelectrical\nspecification table andgiven fora22-µFoutput capacitor.\nDuring PAUSE period inPSM (shown inFigure 4),thedevice does notchange thePGpinstate nordoes it\ndetect anUVLO event, inorder toachieve aminimum quiescent current and maintain high efficiency atlight\nloads.\nFigure 4.Power Save Mode Waveform Diagram\n7.3.2 Low Dropout Operation (100% Duty Cycle)\nThe device offers alowinput tooutput voltage differential byentering 100% duty cycle mode. Inthismode, the\nhigh-side MOSFET switch isconstantly turned on.This isparticularly useful inbattery powered applications to\nachieve longest operation time bytaking fulladvantage ofthewhole battery voltage range. The minimum input\nvoltage tomaintain aminimum output voltage isgiven by:\nVIN(min) =VOUT(min) +IOUTxRDP (2)\nWhere\nRDP=Resistance from VINtoVOUT,including high-side FET on-resistance andDCresistance oftheinductor.\nVOUT(min) =Minimum output voltage theload canaccept.\n7.3.3 Soft Startup\nThe device hasaninternal softstart circuit which ramps uptheoutput voltage tothenominal voltage during a\nsoftstart time oftypically 0.8ms. This avoids excessive inrush current andcreates asmooth output voltage slope.\nItalso prevents excessive voltage drops ofprimary cells and rechargeable batteries with high internal\nimpedance. The device isable tomonotonically start intoapre-biased output capacitor. The device starts with\ntheapplied bias voltage andramps theoutput voltage toitsnominal value.\n7.3.4 Switch Current Limit andShort Circuit Protection (Hiccup-Mode)\nThe switch current limit prevents thedevice from high inductor current andfrom drawing excessive current from\nthebattery orinput voltage rail.Excessive current might occur with aheavy load/shorted output circuit condition.\nIftheinductor peak current reaches theswitch current limit, thehigh-side FET isturned offandthelow-side FET\nisturned ontoramp down theinductor current. Once thisswitch current limits istriggered 32times, thedevices\nstop switching and enables theoutput discharge. The devices then automatically start anew startup after a\ntypical delay time of66μshaspassed. This isnamed HICCUP short circuit protection. The devices repeat this\nmode until thehigh load condition disappears.\n7.3.5 Undervoltage Lockout\nToavoid mis-operation ofthedevice atlowinput voltages, anunder voltage lockout isimplemented, which shuts\ndown thedevices atvoltages lower than VUVLO with ahysteresis of200mV.\n7.3.6 Thermal Shutdown\nThe device goes intothermal shutdown andstops switching once thejunction temperature exceeds TJSD.Once\nthedevice temperature falls below thethreshold by20°C,thedevice returns tonormal operation automatically.\n9TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Enable andDisable\nThedevice isenabled bysetting theENpintoalogic High (typical 0.8V).Accordingly, shutdown mode isforced\niftheENpinispulled Low (typical 0.7V)with ashutdown current oftypically 0.7μA.Aninternal resistor of260Ω\ndischarges theoutput viatheVOUT pinsmoothly when thedevice isdisabled. The output discharge function\nalso works when thermal shutdown, undervoltage lockout orshort circuit protection aretriggered. The output\ndischarge function stops working when theinput voltage hasdecreased toaround 0.5V.\nAninternal pull-down resistor of400 kΩisconnected totheENpinwhen theENpinisLow. The pull-down\nresistor isdisconnected when theENpinisHigh.\n7.4.2 Power Good Output\nThe device hasapower good (PG) output. The PGpingoes high impedance once theoutput isabove 95% of\nthenominal voltage, andisdriven lowonce theoutput voltage falls below typically 90% ofthenominal voltage.\nThePGpinisanopen drain output andisspecified tosink upto1mA. Thepower good output requires apull-up\nresistor connecting toanyvoltage railless than 6V.\nThe PGsignal canbeused forsequencing ofmultiple rails byconnecting ittotheENpinofother converters.\nLeave thePGpinfloating when itisnotused. Table 1shows thePGpinlogic.\nTable 1.PGPinLogic\nDEVICE CONDITIONSLOGIC STATUS\nHIGH Z LOW\nEnableEN=High, VFB≥VPG √\nEN=High, VFB<VPG √\nShutdown EN=Low √\nThermal Shutdown TJ>TJSD √\nUVLO 0.5V<VIN<VUVLO √\nPower Supply Removal VIN≤0.5V √\nTPS82085\n2.5V to 6V\nR1\n80.6k\nR2\n162kVIN\nPOWER GOODVOUT\nFBVIN\nGNDEN\nPGC2\n22µFR3\n499kVOUT\n1.2V/3AC1\n10µF\n10TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS82084/5 aresynchronous step-down converter power modules whose output voltage isadjusted by\ncomponent selection. The following section discusses thedesign oftheexternal components tocomplete the\npower supply design forseveral input andoutput voltage options byusing typical applications asareference.\nThe required power inductor isintegrated inside theTPS82084/5. The inductor isshielded and has an\ninductance of0.47 µHwith approximately a+/-20% tolerance. The TPS82084 andTPS82085 arepin-to-pin and\nBOM-to-BOM compatible, differing only intheir rated output current.\n8.2 Typical Applications\n8.2.1 1.2-V Output Application\nFigure 5.1.2-V Output Application\n8.2.1.1 Design Requirements\nForthisdesign example, usetheinput parameters shown inTable 2.\nTable 2.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 2.5Vto6V\nOutput voltage 1.2V\nOutput ripple voltage <20mV\nOutput current rating 3A\nTable 3liststhecomponents used fortheexample.\nTable 3.ListofComponents\nREFERENCE DESCRIPTION MANUFACTURER\nC1 10µF,Ceramic Capacitor, 10V, X7R, size 0805, GRM21BR71A106KE51 Murata\nC222µF,Ceramic Capacitor, 6.3V, X7R, size 0805, CL21B226MQQNNNE\nor\n22µF,Ceramic Capacitor, 6.3V, X7S, size 0805, C2012X7S1A226M125ACSamsung\nor\nTDK\nR1 Depending ontheoutput voltage, 1%accuracy Std\nR2 162kΩ,1%accuracy Std\nR3 499kΩ,1%accuracy Std\nOUT FBR1 R1V = V 1 + = 0.8 V 1 +R2 R2/c230 /c246 /c230 /c246/c180 /c180/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\n11TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Setting theOutput Voltage\nTheoutput voltage issetbyanexternal resistor divider according tothefollowing equations:\n(3)\nR2should notbehigher than 180 kΩtoachieve high efficiency atlight load while providing acceptable noise\nsensitivity. Larger currents through R2improve noise sensitivity andoutput voltage accuracy. Figure 5shows a\nrecommended external resistor divider value fora1.2-V output. Choose appropriate resistor values forother\noutput voltages.\n8.2.1.2.2 Input andOutput Capacitor Selection\nForbest output andinput voltage filtering, ceramic capacitors arerequired. The input capacitor minimizes input\nvoltage ripple, suppresses input voltage spikes andprovides astable system railforthedevice. A10-µForlarger\ninput capacitor isrequired. The output capacitor value can range from 22µFuptomore than 150 µF.The\nrecommended typical output capacitor value is22µF.Values over 150 µFmay bepossible with areduced load\nduring startup inorder toavoid triggering theHiccup short circuit protection. Afeed forward capacitor isnot\nrequired forproper operation.\nCeramic capacitor hasaDC-Bias effect, which hasastrong influence onthefinal effective capacitance. Choose\ntheright capacitor carefully incombination with considering itspackage size andvoltage rating. Ensure thatthe\ninput effective capacitance isatleast 5µFandtheoutput effective capacitance isatleast 8µF.\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD003VIN = 3.0 V\nVIN = 3.5 V\nVIN = 4.0 V\nVIN = 5.0 V\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD024VIN = 3.0 V, T A = 25 °C\nVIN = 3.0 V, T A = 85 °C\nVIN = 5.0 V, T A = 25 °C\nVIN = 5.0 V, T A = 85 °C\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD002VIN = 3.0 V\nVIN = 3.5 V\nVIN = 4.0 V\nVIN = 5.0 V\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD023VIN = 3.0 V, T A = 25 °C\nVIN = 3.0 V, T A = 85 °C\nVIN = 5.0 V, T A = 25 °C\nVIN = 5.0 V, T A = 85 °C\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD001VIN = 3.0 V\nVIN = 3.5 V\nVIN = 4.0 V\nVIN = 5.0 V\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD022VIN = 3.0 V, T A = 25 °C\nVIN = 3.0 V, T A = 85 °C\nVIN = 5.0 V, T A = 25 °C\nVIN = 5.0 V, T A = 85 °C\n12TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated8.2.1.3 Application Performance Curves\nTA=25°C,VIN=5V,VOUT=1.2V,BOM =Table 3unless otherwise noted.\nVOUT=1.2V\nFigure 6.EfficiencyVOUT=1.2V\nFigure 7.Efficiency\nVOUT=1.8V\nFigure 8.EfficiencyVOUT=1.8V\nFigure 9.Efficiency\nVOUT=2.6V\nFigure 10.EfficiencyVOUT=2.6V\nFigure 11.Efficiency\nLoad (A)Output Voltage Accuracy (%)\n-1.0-0.50.00.51.0\n1m 10m 100m 1 5\nD005TA = -40°C\nTA =  25°C\nTA =  85°C\nInput Voltage (V)Output Voltage Accuracy (%)\n2.53.03.54.04.55.05.5 6.0-1.0-0.50.00.51.0\nD006TA = -40°C\nTA =  25°C\nTA =  85°C\nAmbient Temperature (°C)Output Current (A)\n65 75 85 95 105 115 12501234\nD018VIN = 3.0 V\nVIN = 3.5 V\nVIN = 5.0 V\nAmbient Temperature (°C)Output Current (A)\n65 75 85 95 105 115 12501234\nD019VIN = 3.0 V\nVIN = 3.5 V\nVIN = 5.0 V\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD004VIN = 3.5 V\nVIN = 4.0 V\nVIN = 5.0 V\nLoad (A)Efficiency (%)\n60708090100\n1m 10m 100m 1 5\nD025VIN = 5.0 V, T A = 25 °C\nVIN = 5.0 V, T A = 85 °C\n13TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTA=25°C,VIN=5V,VOUT=1.2V,BOM =Table 3unless otherwise noted.\nVOUT=3.3V\nFigure 12.EfficiencyVOUT=3.3V\nFigure 13.Efficiency\nVOUT=1.2V θJA=46.6°C/W\nFigure 14.Thermal DeratingVOUT=2.6V θJA=46.6°C/W\nFigure 15.Thermal Derating\nFigure 16.Load RegulationIOUT=1A\nFigure 17.Line Regulation\n7LPH\x03\x10\x03\x15\x13\x1dV\x12\',9\nD011IOUT\n2A/DIV\nVOUT\n20mV/DIV\nAC\nTime - 2ms/DIV\nD012IOUT\n2A/DIVVOUT\n500mV/DIVEN\n2V/DIV\nTime - 10ms/DIV\nD009IOUT\n1A/DIV\nVOUT\n10mV/DIV\nAC\n7LPH\x03\x10\x03\x18\x13\x1dV\x12\',9\nD010IOUT\n2A/DIV\nVOUT\n50mV/DIV\nAC\nTime - 250ns/DIV\nD007VIN\n50mV/DIV\nAC\nVOUT\n10mV/DIV\nAC\n7LPH\x03\x10\x03\x18\x1dV\x12\',9\nD008VIN\n20mV/DIV\nAC\nVOUT\n10mV/DIV\nAC\n14TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTA=25°C,VIN=5V,VOUT=1.2V,BOM =Table 3unless otherwise noted.\nIOUT=2A\nFigure 18.Input andOutput Ripple inPWM ModeIOUT=25mA\nFigure 19.Input andOutput Ripple inPSM Mode\nIOUT=25mAto3A\nFigure 20.Load SweepIOUT=25mAto3A\nFigure 21.Load Transient\nIOUT=0.5Ato2.5A\nFigure 22.Load TransientIOUT=noload\nFigure 23.Startup /Shutdown without Load\nFrequency (MHz)/HYHO\x03\x0bG%\x1d9\x12P\x0c\n3040506070100 2003004005007001000010203040506070\nD026Horizontal - QPK\nVertical - QPK\nCISPR11 Group 1 Class B 3m QP\nFrequency (MHz)/HYHO\x03\x0bG%\x1d9\x12P\x0c\n3040506070100 2003004005007001000010203040506070\nD027Horizontal - QPK\nVertical - QPK\nCISPR11 Group 1 Class B 3m QP\nFrequency (Hz)Power Supply Rejection Ratio (dB)\n020406080100\n100 1k 10k 100k 1M\nD015IOUT = 100 mA\nIOUT = 2.5 A\nFrequency (Hz)Spurious Output Noise (V)\n00.0010.0020.0030.004\n2M 4M 6M 8M 10M\nD016IOUT = 100 mA\nIOUT = 2.5 A\n7LPH\x03\x10\x03\x15\x13\x13\x1dV\x12\',9\nD013IOUT\n2A/DIVVOUT\n500mV/DIVEN\n2V/DIV\n7LPH\x03\x10\x03\x18\x13\x13\x1dV\x12\',9\nD014IOUT\n2.5A/DIVVOUT\n600mV/DIV\n15TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedTA=25°C,VIN=5V,VOUT=1.2V,BOM =Table 3unless otherwise noted.\nLoad =0.4Ω\nFigure 24.Startup /Shutdown with Resistive LoadIOUT=3A\nFigure 25.Short Circuit, HICCUP Protection Entry /Exit\nFigure 26.Power Supply Rejection Ratio (PSRR) Figure 27.Spurious Output Noise\nRLOAD =0.47Ω,VIN=5V(battery supply), VOUT=1.2V,EMI\ntestboard without filters\nFigure 28.TPS82085 Radiated EmissionRLOAD =0.68Ω,VIN=5V(battery supply), VOUT=1.2V,EMI\ntestboard without filters\nFigure 29.TPS82084 Radiated Emission\nVIN\nGNDVOUT\nVOUT\nFB\nGND\nGNDEN\nPG\nVIN\nVIN\nTotal Solution Size\n35 mm2R1\nC2R2\nC1\nINOUT OUT\nINVI V1I/c180/c180/c104/c61\n16TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nThedevices aredesigned tooperate from aninput supply voltage range between 2.5Vand6V.Theaverage\ninput current oftheTPS82084/5 iscalculated as:\n(4)\nEnsure thatthepower supply hasasufficient current rating fortheapplication.\n10Layout\n10.1 Layout Guidelines\n•Itisrecommended toplace allcomponents asclose aspossible totheIC.Specially, theinput capacitor\nplacement must beclosest totheVINandGND pins ofthedevice.\n•Use wide andshort traces forthemain current paths toreduce theparasitic inductance andresistance.\n•Toenhance heat dissipation ofthedevice, theexposed thermal pad should beconnected tobottom or\ninternal layer ground planes using vias.\n•Refer toFigure 30foranexample ofcomponent placement, routing andthermal design.\n•The recommended land pattern fortheTPS82084/5 isshown attheend ofthis data sheet. For best\nmanufacturing results, itisimportant tocreate thepads assolder mask defined (SMD). This keeps each pad\nthesame size andavoids solder pulling thedevice during reflow.\n10.2 Layout Example\nFigure 30.TPS82084/5 PCB Layout\n10.3 Thermal Consideration\nThe TPS82084/5\'s output current needs tobederated when thedevice operates inahigh ambient temperature\nordeliver high output power. The amount ofcurrent derated isdependent upon theinput voltage, output power,\nPCB layout design andenvironmental thermal condition.\nThe TPS82084/5 module temperature must bekept less than themaximum rating of125°C.Three basic\napproaches forenhancing thermal performance arelisted below:\n•Improve thepower dissipation capability ofthePCB design.\n•Improve thethermal coupling ofthecomponent tothePCB.\n•Introduce airflow intothesystem.\nToestimate approximate module temperature ofTPS82084/5, apply thetypical efficiency stated inthisdatasheet\ntothedesired application condition forthemodule power dissipation, then calculate themodule temperature rise\nbymultiplying thepower dissipation byitsthermal resistance. Formore details onhow touse thethermal\nparameters inrealapplications, seetheapplication notes: SZZA017 andSPRA953 .\n17TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 4.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS82085 Click here Click here Click here Click here Click here\nTPS82084 Click here Click here Click here Click here Click here\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nMicroSiP, DCS-Control, E2E aretrademarks ofTexas Instruments.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4Reel\nDiameter\nUser Direction of FeedP1\nTPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\n18\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated12.1 Tape andReel Information\nDevicePackage\nTypePackage\nDrawingPins SPQReel\nDiameter (mm)Reel\nWidth W1(mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS82084SILR uSiP SIL 8 3000 330.0 12.4 3.0 3.2 1.45 4.0 12.0 Q1\nTPS82084SILT uSiP SIL 8 250 178.0 13.2 3.0 3.2 1.45 4.0 12.0 Q1\nTPS82085SILR uSiP SIL 8 3000 330.0 12.4 3.0 3.2 1.45 4.0 12.0 Q1\nTPS82085SILT uSiP SIL 8 250 178.0 13.2 3.0 3.2 1.45 4.0 12.0 Q1\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n19TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments IncorporatedDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS82084SILR uSiP SIL 8 3000 383 353 58\nTPS82084SILT uSiP SIL 8 250 223 194 35\nTPS82085SILR uSiP SIL 8 3000 383 353 58\nTPS82085SILT uSiP SIL 8 250 223 194 35\nwww.ti.comPACKAGE OUTLINE\nC\n(45X0.25)\nPIN 1 ID2X\n1.95\n6X 0.65(0.05)\nTYP\n8X0.42\n0.38\n8X0.52\n0.481.33 MAX\n1.9±0.11.1±0.1B2.9\n2.7A\n3.1\n2.9(2.5)\n(2)MicroSiP - 1.33 mm max height SIL0008C\nMICRO SYSTEM IN PACKAGE\n4221448/D   04/2015PIN 1 INDEX\nAREA\nPICK AREA\nNOTE 3\n0.08 C\n0.1 C A B\n0.05 C145\n8SYMM\nSYMMTHERMAL PADEXPOSED\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. Pick and place nozzle 1.3  mm or smaller recommended.\n4. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.MicroSiP is a trademark of Texas InstrumentsTM\n0.08 CSCALE  4.000\n20TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n(1.1)\n8X (0.5)\n0.05 MIN\nALL SIDES8X (0.4)\n(2.2)6X (0.65)(0.75)\n( ) VIA\nTYP0.2(1.9)\n(R ) TYP0.05MicroSiP - 1.33 mm max height SIL0008C\nMICRO SYSTEM IN PACKAGE\n4221448/D   04/2015SYMMSYMM1\n4 58\nSOLDER MASK DEFINEDLAND  PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued)\n5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271).TM\nMETAL UNDER\nSOLDER MASKSOLDER MASK\nOPENING\nNOT TO SCALEDETAIL\n21TPS82085 ,TPS82084\nwww.ti.com SLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R ) TYP0.05\n8X (0.4)(1.04)\n8X (0.5)\n6X (0.65)\n(2.2)(0.85)\n(1.05)MicroSiP - 1.33 mm max height SIL0008C\nMICRO SYSTEM IN PACKAGE\n4221448/D   04/2015\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.TM\nSYMM\nSYMMMETAL\nTYP\nBASED ON 0.125 mm THICK STENCILSOLDER PASTE EXAMPLE\nEXPOSED PAD\n85% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSOLDER MASK EDGE\n22TPS82085 ,TPS82084\nSLVSCN4D –OCTOBER 2014 –REVISED JUNE 2019 www.ti.com\nProduct Folder Links: TPS82085 TPS82084Submit Documentation Feedback Copyright ©2014 –2019, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Feb-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS82084SILR ACTIVE uSiP SIL 83000RoHS & Green NIAU Level-2-260C-1 YEAR -40 to 125 1D\nTPS82084SILT ACTIVE uSiP SIL 8250RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 1D\nTPS82085SILR ACTIVE uSiP SIL 83000RoHS & Green NIAU Level-2-260C-1 YEAR -40 to 125 GE\nTPS82085SILT ACTIVE uSiP SIL 8250RoHS & Green NIAU Level-2-260C-1 YEAR -40 to 125 GE\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Feb-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS82085SILR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.5 V to 6 V
  - Output Voltage Range: 0.8 V to VIN

- **Current Ratings:**
  - Output Current: 3 A

- **Power Consumption:**
  - Quiescent Current: 17 µA (typical)
  - Shutdown Current: 0.7 µA (max)

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - MicroSiP™ (8-Pin µSiL package, dimensions: 2.8 mm x 3.0 mm x 1.3 mm)

- **Special Features:**
  - High Efficiency: Up to 95%
  - Hiccup short circuit protection
  - Integrated soft startup
  - Power good output
  - Over temperature protection
  - Power save mode for light load efficiency
  - 100% duty cycle for lowest dropout
  - Integrated inductor

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS82085** is a high-efficiency synchronous step-down converter power module designed by Texas Instruments. It integrates a synchronous step-down converter and an inductor into a compact MicroSiP™ package, which simplifies design and reduces the number of external components required. The device is optimized for small solution size and high efficiency, making it suitable for various applications.

#### Typical Applications:
- **Optical Modules:** Used in devices requiring stable power supply for optical components.
- **Single Board Computers:** Provides efficient power management for embedded systems.
- **Solid State Drives (SSDs):** Supplies power to storage devices with high efficiency.
- **Metro Data Centers:** Supports power distribution in data centers with high reliability.
- **Audio/Video Control Systems:** Ensures stable power for audio and video processing equipment.
- **Radar Systems:** Powers radar components requiring precise voltage regulation.

The TPS82085 is particularly useful in battery-powered applications due to its low quiescent current and ability to operate efficiently across a wide range of load conditions. Its features such as power good output and soft startup make it versatile for various electronic designs.