timestamp=1476812049082

[~A]
LastVerilogToplevel=adder
ModifyID=1
Version=74
c:/Users/Sir/Documents/design4/design4/src/adder.v=0*344*754

[$root]
A/$root=22|||1*0
BinI32/$root=3*0
SLP=3*104
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92160799d10a38e3fb7d8f847965b8a4fa23

[adder]
A/adder=22|./../src/adder.v|1|1*374
BinI32/adder=3*172
R=./../src/adder.v|1
SLP=3*557
Version=10.3.3559.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|aa2639a8a5a70ec6691b492f142f0ca29a17f01a89ceb79e6126a174260bb39a

[~MFT]
0=4|0design4.mgf|754|0
1=2|1design4.mgf|374|0
3=4|3design4.mgf|557|0

[~U]
$root=12|0*0|
adder=12|0*150||0x10
