{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620916118517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620916118530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 15:28:38 2021 " "Processing started: Thu May 13 15:28:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620916118530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916118530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916118531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620916119297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620916119297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_3_rom " "Found entity 1: bg_3_rom" {  } { { "sprites/background/bg_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_2_rom " "Found entity 1: bg_2_rom" {  } { { "sprites/background/bg_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_1_rom " "Found entity 1: bg_1_rom" {  } { { "sprites/background/bg_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_stop_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_stop_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_stop_rom " "Found entity 1: sonic_stop_rom" {  } { { "sprites/sonic_sprite/sonic_stop_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_stop_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_stand_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_stand_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_stand_rom " "Found entity 1: sonic_stand_rom" {  } { { "sprites/sonic_sprite/sonic_stand_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_stand_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_6_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_6_rom " "Found entity 1: sonic_run_6_rom" {  } { { "sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_5_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_5_rom " "Found entity 1: sonic_run_5_rom" {  } { { "sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_4_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_4_rom " "Found entity 1: sonic_run_4_rom" {  } { { "sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_3_rom " "Found entity 1: sonic_run_3_rom" {  } { { "sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916128990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916128990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_2_rom " "Found entity 1: sonic_run_2_rom" {  } { { "sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_1_rom " "Found entity 1: sonic_run_1_rom" {  } { { "sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_3_rom " "Found entity 1: sonic_jump_3_rom" {  } { { "sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_2_rom " "Found entity 1: sonic_jump_2_rom" {  } { { "sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_1_rom " "Found entity 1: sonic_jump_1_rom" {  } { { "sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_fall_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_fall_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_fall_rom " "Found entity 1: sonic_fall_rom" {  } { { "sprites/sonic_sprite/sonic_fall_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_fall_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga main.v(50) " "Verilog HDL Declaration information at main.v(50): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620916129056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620916129068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620916129082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129082 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endmodule\" keyboard_input.v(44) " "Verilog HDL syntax error at keyboard_input.v(44) near text: \"else\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1620916129086 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  keyboard_input.v(46) " "Verilog HDL syntax error at keyboard_input.v(46) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1620916129087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  keyboard_input.v(47) " "Verilog HDL syntax error at keyboard_input.v(47) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1620916129087 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "keyboard_input keyboard_input.v(1) " "Ignored design unit \"keyboard_input\" at keyboard_input.v(1) due to previous errors" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1620916129087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 0 0 " "Found 0 design units, including 0 entities, in source file keyboard_input.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129141 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620916129188 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 13 15:28:49 2021 " "Processing ended: Thu May 13 15:28:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620916129188 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620916129188 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620916129188 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129188 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 6 s 1  " "Quartus Prime Flow was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620916129784 ""}
