INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/VHDL_Class/Lab4/Clock_divider_lab4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
