{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:26:40 2019 " "Info: Processing started: Fri May 17 18:26:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sllv_2870 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sllv_2870\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srav_2663 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srav_2663\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravOp_2632 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravOp_2632\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravWriteReg_2603 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravWriteReg_2603\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraOp_2779 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraOp_2779\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraWriteReg_2750 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraWriteReg_2750\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllWriteReg_2899 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2899\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2514 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2514\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllOp_2692 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllOp_2692\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvOp_2721 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvOp_2721\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2839 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2839\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlOp_2543 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlOp_2543\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sra_2810 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sra_2810\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srl_2574 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srl_2574\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sll_2930 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sll_2930\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead2_3143 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead2_3143\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Jr_2961 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Jr_2961\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lw_2164 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lw_2164\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Decode_3319 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Decode_3319\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LGet_2135 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LGet_2135\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.OverflowExc_2454 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.OverflowExc_2454\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead_3348 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead_3348\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Mult_1955 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Mult_1955\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Slt_2485 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Slt_2485\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BneCompare_2309 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BneCompare_2309\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BleCompare_2193 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BleCompare_2193\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BgtCompare_2251 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BgtCompare_2251\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BeqCompare_2367 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BeqCompare_2367\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[1\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[1\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Rte_2992 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Rte_2992\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Add_3290 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Add_3290\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Start_3377 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Start_3377\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[3\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[3\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[2\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[2\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[4\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[4\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[5\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[5\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bne_2338 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bne_2338\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Ble_2222 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Ble_2222\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bgt_2280 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bgt_2280\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Beq_2396 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Beq_2396\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addi_3201 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addi_3201\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInPC_3021 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInPC_3021\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui_2013 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui_2013\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sub_3083 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sub_3083\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.And_3114 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.And_3114\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Break_3052 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Break_3052\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveb_2044 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveb_2044\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSave_2106 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSave_2106\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveh_2075 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveh_2075\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInReg_3259 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInReg_3259\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addiu_2425 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addiu_2425\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_3172 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_3172\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui2_1984 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui2_1984\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Wait_3230 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Wait_3230\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|MultControl " "Warning: Node \"ControlUnit:ControlUnit\|MultControl\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ControlUnit:ControlUnit\|contador\[0\]~0 " "Warning: Node \"ControlUnit:ControlUnit\|contador\[0\]~0\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ControlUnit:ControlUnit\|Selector124~0 " "Warning: Node \"ControlUnit:ControlUnit\|Selector124~0\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[5\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[5\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[4\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[4\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[2\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[2\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[3\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[3\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[1\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[1\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr72 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr72\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector8~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector8~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector8~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector8~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Reset " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Reset\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Addiu~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Addiu~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Addiu~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Addiu~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Addiu~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Addiu~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector122~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector122~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|contador\[0\]~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|contador\[0\]~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Start " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Start\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Decoder2~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Decoder2~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Decoder2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector122~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector122~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector122~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Addiu~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Addiu~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Addiu~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Addiu~3 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Addiu~3\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Addiu~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector124~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector124~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector122~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector122~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector122~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Mult " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Mult\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Mult" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector122~3 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector122~3\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector122~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector124~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector124~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector124~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.WaitMemRead " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.WaitMemRead\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.WaitMemRead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.LGet " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.LGet\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.LGet" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Decode " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Decode\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector122~4 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector122~4\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector122~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.WaitMemRead2 " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.WaitMemRead2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.WaitMemRead2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ControlUnit:ControlUnit\|nextstate.Decode_3319 register ControlUnit:ControlUnit\|state.Decode 55.37 MHz 18.06 ns Internal " "Info: Clock \"clock\" has Internal fmax of 55.37 MHz between source register \"ControlUnit:ControlUnit\|nextstate.Decode_3319\" and destination register \"ControlUnit:ControlUnit\|state.Decode\" (period= 18.06 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.818 ns + Longest register register " "Info: + Longest register to register delay is 0.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|nextstate.Decode_3319 1 REG LCCOMB_X5_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y10_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.Decode_3319'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|nextstate.Decode_3319 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.309 ns) 0.818 ns ControlUnit:ControlUnit\|state.Decode 2 REG LCFF_X5_Y10_N31 16 " "Info: 2: + IC(0.509 ns) + CELL(0.309 ns) = 0.818 ns; Loc. = LCFF_X5_Y10_N31; Fanout = 16; REG Node = 'ControlUnit:ControlUnit\|state.Decode'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ControlUnit:ControlUnit|nextstate.Decode_3319 ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.78 % ) " "Info: Total cell delay = 0.309 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.509 ns ( 62.22 % ) " "Info: Total interconnect delay = 0.509 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ControlUnit:ControlUnit|nextstate.Decode_3319 ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.818 ns" { ControlUnit:ControlUnit|nextstate.Decode_3319 {} ControlUnit:ControlUnit|state.Decode {} } { 0.000ns 0.509ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.122 ns - Smallest " "Info: - Smallest clock skew is -8.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.282 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.618 ns) 2.282 ns ControlUnit:ControlUnit\|state.Decode 2 REG LCFF_X5_Y10_N31 16 " "Info: 2: + IC(0.810 ns) + CELL(0.618 ns) = 2.282 ns; Loc. = LCFF_X5_Y10_N31; Fanout = 16; REG Node = 'ControlUnit:ControlUnit\|state.Decode'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { clock ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 64.50 % ) " "Info: Total cell delay = 1.472 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.810 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.810 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clock ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Decode {} } { 0.000ns 0.000ns 0.810ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.404 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 10.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.712 ns) 2.666 ns Instr_Reg:InstructionRegister\|Instr15_0\[4\] 2 REG LCFF_X7_Y13_N13 12 " "Info: 2: + IC(1.100 ns) + CELL(0.712 ns) = 2.666 ns; Loc. = LCFF_X7_Y13_N13; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.366 ns) 4.582 ns ControlUnit:ControlUnit\|nextstate.Addiu~0 3 COMB LCCOMB_X6_Y13_N30 1 " "Info: 3: + IC(1.550 ns) + CELL(0.366 ns) = 4.582 ns; Loc. = LCCOMB_X6_Y13_N30; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.053 ns) 5.213 ns ControlUnit:ControlUnit\|nextstate.Addiu~1 4 COMB LCCOMB_X5_Y10_N22 1 " "Info: 4: + IC(0.578 ns) + CELL(0.053 ns) = 5.213 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 5.566 ns ControlUnit:ControlUnit\|nextstate.Addiu~3 5 COMB LCCOMB_X5_Y10_N8 2 " "Info: 5: + IC(0.300 ns) + CELL(0.053 ns) = 5.566 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.053 ns) 6.920 ns ControlUnit:ControlUnit\|Selector124~1 6 COMB LCCOMB_X5_Y10_N4 1 " "Info: 6: + IC(1.301 ns) + CELL(0.053 ns) = 6.920 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector124~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.000 ns) 9.446 ns ControlUnit:ControlUnit\|Selector124~1clkctrl 7 COMB CLKCTRL_G0 25 " "Info: 7: + IC(2.526 ns) + CELL(0.000 ns) = 9.446 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit\|Selector124~1clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.053 ns) 10.404 ns ControlUnit:ControlUnit\|nextstate.Decode_3319 8 REG LCCOMB_X5_Y10_N0 1 " "Info: 8: + IC(0.905 ns) + CELL(0.053 ns) = 10.404 ns; Loc. = LCCOMB_X5_Y10_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.Decode_3319'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.Decode_3319 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 20.61 % ) " "Info: Total cell delay = 2.144 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.260 ns ( 79.39 % ) " "Info: Total interconnect delay = 8.260 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.Decode_3319 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[4] {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|nextstate.Addiu~3 {} ControlUnit:ControlUnit|Selector124~1 {} ControlUnit:ControlUnit|Selector124~1clkctrl {} ControlUnit:ControlUnit|nextstate.Decode_3319 {} } { 0.000ns 0.000ns 1.100ns 1.550ns 0.578ns 0.300ns 1.301ns 2.526ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clock ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Decode {} } { 0.000ns 0.000ns 0.810ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.Decode_3319 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[4] {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|nextstate.Addiu~3 {} ControlUnit:ControlUnit|Selector124~1 {} ControlUnit:ControlUnit|Selector124~1clkctrl {} ControlUnit:ControlUnit|nextstate.Decode_3319 {} } { 0.000ns 0.000ns 1.100ns 1.550ns 0.578ns 0.300ns 1.301ns 2.526ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ControlUnit:ControlUnit|nextstate.Decode_3319 ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.818 ns" { ControlUnit:ControlUnit|nextstate.Decode_3319 {} ControlUnit:ControlUnit|state.Decode {} } { 0.000ns 0.509ns } { 0.000ns 0.309ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clock ControlUnit:ControlUnit|state.Decode } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Decode {} } { 0.000ns 0.000ns 0.810ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.Decode_3319 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[4] {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|nextstate.Addiu~3 {} ControlUnit:ControlUnit|Selector124~1 {} ControlUnit:ControlUnit|Selector124~1clkctrl {} ControlUnit:ControlUnit|nextstate.Decode_3319 {} } { 0.000ns 0.000ns 1.100ns 1.550ns 0.578ns 0.300ns 1.301ns 2.526ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ControlUnit:ControlUnit\|state.Srav ControlUnit:ControlUnit\|nextstate.SravOp_2632 clock 7.313 ns " "Info: Found hold time violation between source  pin or register \"ControlUnit:ControlUnit\|state.Srav\" and destination pin or register \"ControlUnit:ControlUnit\|nextstate.SravOp_2632\" for clock \"clock\" (Hold time is 7.313 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.934 ns + Largest " "Info: + Largest clock skew is 7.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.418 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.712 ns) 2.666 ns Instr_Reg:InstructionRegister\|Instr15_0\[4\] 2 REG LCFF_X7_Y13_N13 12 " "Info: 2: + IC(1.100 ns) + CELL(0.712 ns) = 2.666 ns; Loc. = LCFF_X7_Y13_N13; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.366 ns) 4.582 ns ControlUnit:ControlUnit\|nextstate.Addiu~0 3 COMB LCCOMB_X6_Y13_N30 1 " "Info: 3: + IC(1.550 ns) + CELL(0.366 ns) = 4.582 ns; Loc. = LCCOMB_X6_Y13_N30; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.053 ns) 5.213 ns ControlUnit:ControlUnit\|nextstate.Addiu~1 4 COMB LCCOMB_X5_Y10_N22 1 " "Info: 4: + IC(0.578 ns) + CELL(0.053 ns) = 5.213 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 5.566 ns ControlUnit:ControlUnit\|nextstate.Addiu~3 5 COMB LCCOMB_X5_Y10_N8 2 " "Info: 5: + IC(0.300 ns) + CELL(0.053 ns) = 5.566 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Addiu~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.053 ns) 6.920 ns ControlUnit:ControlUnit\|Selector124~1 6 COMB LCCOMB_X5_Y10_N4 1 " "Info: 6: + IC(1.301 ns) + CELL(0.053 ns) = 6.920 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector124~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(0.000 ns) 9.446 ns ControlUnit:ControlUnit\|Selector124~1clkctrl 7 COMB CLKCTRL_G0 25 " "Info: 7: + IC(2.526 ns) + CELL(0.000 ns) = 9.446 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'ControlUnit:ControlUnit\|Selector124~1clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.053 ns) 10.418 ns ControlUnit:ControlUnit\|nextstate.SravOp_2632 8 REG LCCOMB_X6_Y14_N16 1 " "Info: 8: + IC(0.919 ns) + CELL(0.053 ns) = 10.418 ns; Loc. = LCCOMB_X6_Y14_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SravOp_2632'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 20.58 % ) " "Info: Total cell delay = 2.144 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.274 ns ( 79.42 % ) " "Info: Total interconnect delay = 8.274 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[4] {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|nextstate.Addiu~3 {} ControlUnit:ControlUnit|Selector124~1 {} ControlUnit:ControlUnit|Selector124~1clkctrl {} ControlUnit:ControlUnit|nextstate.SravOp_2632 {} } { 0.000ns 0.000ns 1.100ns 1.550ns 0.578ns 0.300ns 1.301ns 2.526ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns ControlUnit:ControlUnit\|state.Srav 3 REG LCFF_X6_Y14_N21 5 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y14_N21; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.Srav'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl ControlUnit:ControlUnit|state.Srav } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Srav } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Srav {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[4] {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|nextstate.Addiu~3 {} ControlUnit:ControlUnit|Selector124~1 {} ControlUnit:ControlUnit|Selector124~1clkctrl {} ControlUnit:ControlUnit|nextstate.SravOp_2632 {} } { 0.000ns 0.000ns 1.100ns 1.550ns 0.578ns 0.300ns 1.301ns 2.526ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Srav } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Srav {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns - Shortest register register " "Info: - Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Srav 1 REG LCFF_X6_Y14_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y14_N21; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.Srav'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Srav } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.225 ns) 0.527 ns ControlUnit:ControlUnit\|nextstate.SravOp_2632 2 REG LCCOMB_X6_Y14_N16 1 " "Info: 2: + IC(0.302 ns) + CELL(0.225 ns) = 0.527 ns; Loc. = LCCOMB_X6_Y14_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SravOp_2632'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { ControlUnit:ControlUnit|state.Srav ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 42.69 % ) " "Info: Total cell delay = 0.225 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 57.31 % ) " "Info: Total interconnect delay = 0.302 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { ControlUnit:ControlUnit|state.Srav ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { ControlUnit:ControlUnit|state.Srav {} ControlUnit:ControlUnit|nextstate.SravOp_2632 {} } { 0.000ns 0.302ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[4] ControlUnit:ControlUnit|nextstate.Addiu~0 ControlUnit:ControlUnit|nextstate.Addiu~1 ControlUnit:ControlUnit|nextstate.Addiu~3 ControlUnit:ControlUnit|Selector124~1 ControlUnit:ControlUnit|Selector124~1clkctrl ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[4] {} ControlUnit:ControlUnit|nextstate.Addiu~0 {} ControlUnit:ControlUnit|nextstate.Addiu~1 {} ControlUnit:ControlUnit|nextstate.Addiu~3 {} ControlUnit:ControlUnit|Selector124~1 {} ControlUnit:ControlUnit|Selector124~1clkctrl {} ControlUnit:ControlUnit|nextstate.SravOp_2632 {} } { 0.000ns 0.000ns 1.100ns 1.550ns 0.578ns 0.300ns 1.301ns 2.526ns 0.919ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Srav } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Srav {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { ControlUnit:ControlUnit|state.Srav ControlUnit:ControlUnit|nextstate.SravOp_2632 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { ControlUnit:ControlUnit|state.Srav {} ControlUnit:ControlUnit|nextstate.SravOp_2632 {} } { 0.000ns 0.302ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Multi:Multi\|result\[40\] reset clock 5.045 ns register " "Info: tsu for register \"Multi:Multi\|result\[40\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.045 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.431 ns + Longest pin register " "Info: + Longest pin to register delay is 7.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.359 ns) + CELL(0.228 ns) 5.451 ns Multi:Multi\|result\[56\]~0 2 COMB LCCOMB_X10_Y9_N24 63 " "Info: 2: + IC(4.359 ns) + CELL(0.228 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y9_N24; Fanout = 63; COMB Node = 'Multi:Multi\|result\[56\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { reset Multi:Multi|result[56]~0 } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.746 ns) 7.431 ns Multi:Multi\|result\[40\] 3 REG LCFF_X9_Y7_N7 1 " "Info: 3: + IC(1.234 ns) + CELL(0.746 ns) = 7.431 ns; Loc. = LCFF_X9_Y7_N7; Fanout = 1; REG Node = 'Multi:Multi\|result\[40\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { Multi:Multi|result[56]~0 Multi:Multi|result[40] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 24.73 % ) " "Info: Total cell delay = 1.838 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.593 ns ( 75.27 % ) " "Info: Total interconnect delay = 5.593 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[40] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[40] {} } { 0.000ns 0.000ns 4.359ns 1.234ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns Multi:Multi\|result\[40\] 3 REG LCFF_X9_Y7_N7 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X9_Y7_N7; Fanout = 1; REG Node = 'Multi:Multi\|result\[40\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl Multi:Multi|result[40] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Multi:Multi|result[40] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[40] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[40] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[40] {} } { 0.000ns 0.000ns 4.359ns 1.234ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl Multi:Multi|result[40] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[40] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemToRegOut\[0\] ControlUnit:ControlUnit\|state.Addiu 16.379 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemToRegOut\[0\]\" through register \"ControlUnit:ControlUnit\|state.Addiu\" is 16.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.494 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns ControlUnit:ControlUnit\|state.Addiu 3 REG LCFF_X11_Y13_N7 5 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X11_Y13_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.Addiu'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clock~clkctrl ControlUnit:ControlUnit|state.Addiu } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Addiu } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Addiu {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.791 ns + Longest register pin " "Info: + Longest register to pin delay is 13.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Addiu 1 REG LCFF_X11_Y13_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y13_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.Addiu'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Addiu } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.366 ns) 0.753 ns ControlUnit:ControlUnit\|WideOr23~0 2 COMB LCCOMB_X10_Y13_N20 14 " "Info: 2: + IC(0.387 ns) + CELL(0.366 ns) = 0.753 ns; Loc. = LCCOMB_X10_Y13_N20; Fanout = 14; COMB Node = 'ControlUnit:ControlUnit\|WideOr23~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ControlUnit:ControlUnit|state.Addiu ControlUnit:ControlUnit|WideOr23~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.272 ns) 1.533 ns MuxALUSrcA:MuxALUSrcA\|Mux31~0 3 COMB LCCOMB_X10_Y13_N30 4 " "Info: 3: + IC(0.508 ns) + CELL(0.272 ns) = 1.533 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 4; COMB Node = 'MuxALUSrcA:MuxALUSrcA\|Mux31~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { ControlUnit:ControlUnit|WideOr23~0 MuxALUSrcA:MuxALUSrcA|Mux31~0 } "NODE_NAME" } } { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.228 ns) 2.496 ns Ula32:ULA\|carry_temp\[0\]~0 4 COMB LCCOMB_X9_Y13_N22 2 " "Info: 4: + IC(0.735 ns) + CELL(0.228 ns) = 2.496 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { MuxALUSrcA:MuxALUSrcA|Mux31~0 Ula32:ULA|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 2.973 ns Ula32:ULA\|carry_temp\[1\]~2 5 COMB LCCOMB_X9_Y13_N26 4 " "Info: 5: + IC(0.249 ns) + CELL(0.228 ns) = 2.973 ns; Loc. = LCCOMB_X9_Y13_N26; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:ULA|carry_temp[0]~0 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.378 ns) 3.629 ns Ula32:ULA\|carry_temp\[3\]~3 6 COMB LCCOMB_X9_Y13_N4 5 " "Info: 6: + IC(0.278 ns) + CELL(0.378 ns) = 3.629 ns; Loc. = LCCOMB_X9_Y13_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.901 ns Ula32:ULA\|carry_temp\[5\]~4 7 COMB LCCOMB_X9_Y13_N0 5 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 3.901 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 4.185 ns Ula32:ULA\|carry_temp\[7\]~5 8 COMB LCCOMB_X9_Y13_N8 5 " "Info: 8: + IC(0.231 ns) + CELL(0.053 ns) = 4.185 ns; Loc. = LCCOMB_X9_Y13_N8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.053 ns) 4.891 ns Ula32:ULA\|carry_temp\[9\]~6 9 COMB LCCOMB_X10_Y16_N0 5 " "Info: 9: + IC(0.653 ns) + CELL(0.053 ns) = 4.891 ns; Loc. = LCCOMB_X10_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 5.161 ns Ula32:ULA\|carry_temp\[11\]~7 10 COMB LCCOMB_X10_Y16_N20 5 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 5.161 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.422 ns Ula32:ULA\|carry_temp\[13\]~8 11 COMB LCCOMB_X10_Y16_N26 5 " "Info: 11: + IC(0.208 ns) + CELL(0.053 ns) = 5.422 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 5.685 ns Ula32:ULA\|carry_temp\[15\]~9 12 COMB LCCOMB_X10_Y16_N14 5 " "Info: 12: + IC(0.210 ns) + CELL(0.053 ns) = 5.685 ns; Loc. = LCCOMB_X10_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 5.950 ns Ula32:ULA\|carry_temp\[17\]~10 13 COMB LCCOMB_X10_Y16_N16 5 " "Info: 13: + IC(0.212 ns) + CELL(0.053 ns) = 5.950 ns; Loc. = LCCOMB_X10_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 6.236 ns Ula32:ULA\|carry_temp\[19\]~11 14 COMB LCCOMB_X10_Y16_N4 5 " "Info: 14: + IC(0.233 ns) + CELL(0.053 ns) = 6.236 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 6.499 ns Ula32:ULA\|carry_temp\[21\]~12 15 COMB LCCOMB_X10_Y16_N8 6 " "Info: 15: + IC(0.210 ns) + CELL(0.053 ns) = 6.499 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 6.858 ns Ula32:ULA\|carry_temp\[23\]~13 16 COMB LCCOMB_X10_Y16_N28 5 " "Info: 16: + IC(0.306 ns) + CELL(0.053 ns) = 6.858 ns; Loc. = LCCOMB_X10_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.053 ns) 7.484 ns Ula32:ULA\|carry_temp\[25\]~14 17 COMB LCCOMB_X11_Y14_N8 5 " "Info: 17: + IC(0.573 ns) + CELL(0.053 ns) = 7.484 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 7.850 ns Ula32:ULA\|carry_temp\[27\]~15 18 COMB LCCOMB_X11_Y14_N20 7 " "Info: 18: + IC(0.313 ns) + CELL(0.053 ns) = 7.850 ns; Loc. = LCCOMB_X11_Y14_N20; Fanout = 7; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 8.132 ns Ula32:ULA\|carry_temp\[29\]~16 19 COMB LCCOMB_X11_Y14_N16 9 " "Info: 19: + IC(0.229 ns) + CELL(0.053 ns) = 8.132 ns; Loc. = LCCOMB_X11_Y14_N16; Fanout = 9; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 8.428 ns Ula32:ULA\|carry_temp\[31\]~17 20 COMB LCCOMB_X11_Y14_N12 2 " "Info: 20: + IC(0.243 ns) + CELL(0.053 ns) = 8.428 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[31\]~17'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.272 ns) 9.621 ns MuxMemToReg:MuxMemToReg\|Mux0~4 21 COMB LCCOMB_X15_Y17_N12 33 " "Info: 21: + IC(0.921 ns) + CELL(0.272 ns) = 9.621 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~4 } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(2.104 ns) 13.791 ns MuxMemToRegOut\[0\] 22 PIN PIN_K8 0 " "Info: 22: + IC(2.066 ns) + CELL(2.104 ns) = 13.791 ns; Loc. = PIN_K8; Fanout = 0; PIN Node = 'MuxMemToRegOut\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.170 ns" { MuxMemToReg:MuxMemToReg|Mux0~4 MuxMemToRegOut[0] } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.590 ns ( 33.28 % ) " "Info: Total cell delay = 4.590 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.201 ns ( 66.72 % ) " "Info: Total interconnect delay = 9.201 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.791 ns" { ControlUnit:ControlUnit|state.Addiu ControlUnit:ControlUnit|WideOr23~0 MuxALUSrcA:MuxALUSrcA|Mux31~0 Ula32:ULA|carry_temp[0]~0 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~4 MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "13.791 ns" { ControlUnit:ControlUnit|state.Addiu {} ControlUnit:ControlUnit|WideOr23~0 {} MuxALUSrcA:MuxALUSrcA|Mux31~0 {} Ula32:ULA|carry_temp[0]~0 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} Ula32:ULA|carry_temp[31]~17 {} MuxMemToReg:MuxMemToReg|Mux0~4 {} MuxMemToRegOut[0] {} } { 0.000ns 0.387ns 0.508ns 0.735ns 0.249ns 0.278ns 0.219ns 0.231ns 0.653ns 0.217ns 0.208ns 0.210ns 0.212ns 0.233ns 0.210ns 0.306ns 0.573ns 0.313ns 0.229ns 0.243ns 0.921ns 2.066ns } { 0.000ns 0.366ns 0.272ns 0.228ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Addiu } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Addiu {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.791 ns" { ControlUnit:ControlUnit|state.Addiu ControlUnit:ControlUnit|WideOr23~0 MuxALUSrcA:MuxALUSrcA|Mux31~0 Ula32:ULA|carry_temp[0]~0 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 Ula32:ULA|carry_temp[31]~17 MuxMemToReg:MuxMemToReg|Mux0~4 MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "13.791 ns" { ControlUnit:ControlUnit|state.Addiu {} ControlUnit:ControlUnit|WideOr23~0 {} MuxALUSrcA:MuxALUSrcA|Mux31~0 {} Ula32:ULA|carry_temp[0]~0 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} Ula32:ULA|carry_temp[31]~17 {} MuxMemToReg:MuxMemToReg|Mux0~4 {} MuxMemToRegOut[0] {} } { 0.000ns 0.387ns 0.508ns 0.735ns 0.249ns 0.278ns 0.219ns 0.231ns 0.653ns 0.217ns 0.208ns 0.210ns 0.212ns 0.233ns 0.210ns 0.306ns 0.573ns 0.313ns 0.229ns 0.243ns 0.921ns 2.066ns } { 0.000ns 0.366ns 0.272ns 0.228ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Multi:Multi\|result\[33\] reset clock -3.799 ns register " "Info: th for register \"Multi:Multi\|result\[33\]\" (data pin = \"reset\", clock pin = \"clock\") is -3.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns Multi:Multi\|result\[33\] 3 REG LCFF_X10_Y9_N17 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X10_Y9_N17; Fanout = 1; REG Node = 'Multi:Multi\|result\[33\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl Multi:Multi|result[33] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl Multi:Multi|result[33] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[33] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.433 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.359 ns) + CELL(0.228 ns) 5.451 ns Multi:Multi\|result\[56\]~0 2 COMB LCCOMB_X10_Y9_N24 63 " "Info: 2: + IC(4.359 ns) + CELL(0.228 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y9_N24; Fanout = 63; COMB Node = 'Multi:Multi\|result\[56\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { reset Multi:Multi|result[56]~0 } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.746 ns) 6.433 ns Multi:Multi\|result\[33\] 3 REG LCFF_X10_Y9_N17 1 " "Info: 3: + IC(0.236 ns) + CELL(0.746 ns) = 6.433 ns; Loc. = LCFF_X10_Y9_N17; Fanout = 1; REG Node = 'Multi:Multi\|result\[33\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Multi:Multi|result[56]~0 Multi:Multi|result[33] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 28.57 % ) " "Info: Total cell delay = 1.838 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.595 ns ( 71.43 % ) " "Info: Total interconnect delay = 4.595 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[33] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[33] {} } { 0.000ns 0.000ns 4.359ns 0.236ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl Multi:Multi|result[33] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[33] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.433 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[33] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.433 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[33] {} } { 0.000ns 0.000ns 4.359ns 0.236ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 62 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:26:42 2019 " "Info: Processing ended: Fri May 17 18:26:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
