v 20110619 2
C 33000 35300 0 0 0 title-bordered-A1.sym
C 36050 48550 1 0 0 ET1200_QFN48.sym
{
T 40750 58150 5 10 0 0 0 0 1
footprint=QFN48_7_EP.fp
T 40750 58550 5 10 0 0 0 0 1
device=Beckhoff ET1200 ASIC
T 38550 58150 5 10 1 1 0 3 1
refdes=U4
}
N 36050 51050 35750 51050 4
{
T 34600 50950 5 10 1 1 0 0 1
netname=OSC_OUT-0
}
N 36050 50650 35750 50650 4
{
T 34950 50600 5 10 1 1 0 0 1
netname=Reset-0
}
N 36050 50250 35750 50250 4
N 36050 51450 35750 51450 4
{
T 34800 51350 5 10 1 1 0 0 1
netname=OSC_IN-0
}
N 36050 51850 35750 51850 4
{
T 35250 51750 5 10 1 1 0 0 1
netname=GND
}
N 36050 52650 35750 52650 4
{
T 34150 52550 5 10 1 1 0 0 1
netname=EEPROM_DATA-0
}
N 36050 54050 35750 54050 4
{
T 34650 53950 5 10 1 1 0 0 1
netname=LATCH[0]-0
}
N 36050 56250 35750 56250 4
{
T 35200 56150 5 10 1 1 0 0 1
netname=GND
}
N 36050 56450 35750 56450 4
{
T 33800 56350 5 10 1 1 0 0 1
netname=VCC CorePLL-0 (2.5V)
}
N 36050 56650 35750 56650 4
{
T 35200 56550 5 10 1 1 0 0 1
netname=GND
}
N 36050 56850 35750 56850 4
{
T 33800 56750 5 10 1 1 0 0 1
netname=VCC CorePLL-0 (2.5V)
}
N 36050 57050 35750 57050 4
{
T 35200 56950 5 10 1 1 0 0 1
netname=GND
}
N 36050 57250 35750 57250 4
{
T 34700 57150 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 36050 57450 35750 57450 4
{
T 35200 57350 5 10 1 1 0 0 1
netname=GND
}
N 36050 57650 35750 57650 4
{
T 34700 57550 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 41350 57650 41050 57650 4
{
T 41450 57550 5 10 1 1 0 0 1
netname=RUN/EEPROM_SIZE-0
}
N 41350 57450 41050 57450 4
{
T 41450 57350 5 10 1 1 0 0 1
netname=LinkAct(0)/MODE[0]-0
}
N 41350 57250 41050 57250 4
{
T 41450 57150 5 10 1 1 0 0 1
netname=PERR(0)/CLK_MODE[0]-0
}
N 41350 57050 41050 57050 4
{
T 41450 56950 5 10 1 1 0 0 1
netname=LinkAct(1)/MODE[1]-0
}
N 41350 56850 41050 56850 4
{
T 41450 56750 5 10 1 1 0 0 1
netname=PERR(1)/CLK_MODE[1]-0
}
N 41350 56050 41050 56050 4
{
T 41450 55950 5 10 1 1 0 0 1
netname=LINK_MII(0)-0
}
N 41350 55850 41050 55850 4
{
T 41450 55750 5 10 1 1 0 0 1
netname=RX_ERR(0)-0
}
N 41350 55650 41050 55650 4
{
T 41450 55550 5 10 1 1 0 0 1
netname=MI_CLK-0
}
N 41350 55450 41050 55450 4
{
T 41450 55350 5 10 1 1 0 0 1
netname=TX_ENA(0)-0
}
N 41350 54650 41050 54650 4
{
T 41450 54550 5 10 1 1 0 0 1
netname=SPI_CLK-0
}
N 41350 54450 41050 54450 4
{
T 41450 54350 5 10 1 1 0 0 1
netname=SPI_SEL-0
}
N 41350 54250 41050 54250 4
{
T 41450 54150 5 10 1 1 0 0 1
netname=SPI_DI-0
}
N 41350 54050 41050 54050 4
{
T 41450 53950 5 10 1 1 0 0 1
netname=SPI_DO-0
}
N 41350 53850 41050 53850 4
{
T 41450 53750 5 10 1 1 0 0 1
netname=SPI_IRQ-0
}
N 41350 53650 41050 53650 4
{
T 41450 53550 5 10 1 1 0 0 1
netname=EEPROM_Loaded-0
}
N 41350 53450 41050 53450 4
{
T 41450 53350 5 10 1 1 0 0 1
netname=CLKOUT25-0
}
N 41350 53250 41050 53250 4
{
T 41450 53150 5 10 1 1 0 0 1
netname=CPU_CLK-0
}
N 41350 52050 41050 52050 4
{
T 41450 51950 5 10 1 1 0 0 1
netname=EBUS(1)-RX-
}
N 41350 51850 41050 51850 4
{
T 41450 51750 5 10 1 1 0 0 1
netname=EBUS(1)-RX+
}
N 41350 51050 41050 51050 4
{
T 41450 50950 5 10 1 1 0 0 1
netname=RX_D(0)[3]-0
}
N 41350 50850 41050 50850 4
{
T 41450 50750 5 10 1 1 0 0 1
netname=RX_D(0)[2]-0
}
N 41350 50650 41050 50650 4
{
T 41450 50550 5 10 1 1 0 0 1
netname=RX_D(0)[1]-0
}
N 41350 50450 41050 50450 4
{
T 41450 50350 5 10 1 1 0 0 1
netname=RX_D(0)[0]-0
}
N 41350 50250 41050 50250 4
{
T 41450 50150 5 10 1 1 0 0 1
netname=RX_DV(0)-0
}
N 41350 50050 41050 50050 4
{
T 41450 49950 5 10 1 1 0 0 1
netname=RX_CLK(0)-0
}
N 41350 49850 41050 49850 4
{
T 41450 49750 5 10 1 1 0 0 1
netname=TX_D(0)[3]/C25_SHI[1]-0
}
N 41350 49650 41050 49650 4
{
T 41450 49550 5 10 1 1 0 0 1
netname=TX_D(0)[2]/C25_SHI[0]-0
}
N 41350 49250 41050 49250 4
{
T 41450 49150 5 10 1 1 0 0 1
netname=TX_D(0)[0]/PHYAD_OFF-0
}
N 36050 52850 35750 52850 4
{
T 34250 52750 5 10 1 1 0 0 1
netname=EEPROM_CLK-0
}
C 35850 49150 1 90 0 resistor-1.sym
{
T 35450 49450 5 10 0 0 90 0 1
device=RESISTOR
T 35550 49850 5 10 1 1 180 0 1
refdes=R55
T 35250 49450 5 10 1 1 0 0 1
value=11k
T 35850 49150 5 10 0 1 0 0 1
footprint=0603.fp
}
N 35750 50250 35750 50050 4
{
T 35750 50250 5 10 0 0 0 0 1
netname=RBIAS_0
}
C 35650 48650 1 0 0 gnd-1.sym
{
T 35650 48650 5 10 0 0 0 0 1
netname=GND
}
N 35750 49150 35750 48950 4
{
T 35750 49150 5 10 0 0 0 0 1
netname=GND
}
N 41350 49450 41050 49450 4
{
T 41450 49350 5 10 1 1 0 0 1
netname=TX_D(0)[1]/C25_ENA-0
}
N 41350 52250 41050 52250 4
{
T 41450 52150 5 10 1 1 0 0 1
netname=EBUS(1)-TX+
}
N 41350 52450 41050 52450 4
{
T 41450 52350 5 10 1 1 0 0 1
netname=EBUS(1)-TX-
}
N 36050 53650 35750 53650 4
{
T 34700 53550 5 10 1 1 0 0 1
netname=MI_DATA-0
}
C 36050 38250 1 0 0 ET1200_QFN48.sym
{
T 40750 47850 5 10 0 0 0 0 1
footprint=QFN48_7_EP.fp
T 40750 48250 5 10 0 0 0 0 1
device=Beckhoff ET1200 ASIC
T 38550 47850 5 10 1 1 0 3 1
refdes=U5
}
N 36050 40750 35750 40750 4
{
T 34600 40650 5 10 1 1 0 0 1
netname=OSC_OUT-1
}
N 36050 40350 35750 40350 4
{
T 34950 40300 5 10 1 1 0 0 1
netname=Reset-1
}
N 36050 39950 35750 39950 4
{
T 36050 39950 5 10 0 0 0 0 1
netname=RBIAS_1
}
N 36050 41150 35750 41150 4
{
T 34800 41050 5 10 1 1 0 0 1
netname=OSC_IN-1
}
N 36050 41550 35750 41550 4
{
T 35250 41450 5 10 1 1 0 0 1
netname=GND
}
N 36050 42350 35750 42350 4
{
T 34150 42250 5 10 1 1 0 0 1
netname=EEPROM_DATA-1
}
N 36050 43750 35750 43750 4
{
T 34650 43650 5 10 1 1 0 0 1
netname=LATCH[0]-1
}
N 36050 45950 35750 45950 4
{
T 35200 45850 5 10 1 1 0 0 1
netname=GND
}
N 36050 46150 35750 46150 4
{
T 33800 46050 5 10 1 1 0 0 1
netname=VCC CorePLL-1 (2.5V)
}
N 36050 46350 35750 46350 4
{
T 35200 46250 5 10 1 1 0 0 1
netname=GND
}
N 36050 46550 35750 46550 4
{
T 33800 46450 5 10 1 1 0 0 1
netname=VCC CorePLL-1 (2.5V)
}
N 36050 46750 35750 46750 4
{
T 35200 46650 5 10 1 1 0 0 1
netname=GND
}
N 36050 46950 35750 46950 4
{
T 34700 46850 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 36050 47150 35750 47150 4
{
T 35200 47050 5 10 1 1 0 0 1
netname=GND
}
N 36050 47350 35750 47350 4
{
T 34700 47250 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 41350 47350 41050 47350 4
{
T 41450 47250 5 10 1 1 0 0 1
netname=RUN/EEPROM_SIZE-1
}
N 41350 47150 41050 47150 4
{
T 41450 47050 5 10 1 1 0 0 1
netname=LinkAct(0)/MODE[0]-1
}
N 41350 46950 41050 46950 4
{
T 41450 46850 5 10 1 1 0 0 1
netname=PERR(0)/CLK_MODE[0]-1
}
N 41350 46750 41050 46750 4
{
T 41450 46650 5 10 1 1 0 0 1
netname=LinkAct(1)/MODE[1]-1
}
N 41350 46550 41050 46550 4
{
T 41450 46450 5 10 1 1 0 0 1
netname=PERR(1)/CLK_MODE[1]-1
}
N 41350 45750 41050 45750 4
{
T 41450 45650 5 10 1 1 0 0 1
netname=LINK_MII(0)-1
}
N 41350 45550 41050 45550 4
{
T 41450 45450 5 10 1 1 0 0 1
netname=RX_ERR(0)-1
}
N 41350 45350 41050 45350 4
{
T 41450 45250 5 10 1 1 0 0 1
netname=MI_CLK1
}
N 41350 45150 41050 45150 4
{
T 41450 45050 5 10 1 1 0 0 1
netname=TX_ENA(0)-1
}
N 41350 44350 41050 44350 4
{
T 41450 44250 5 10 1 1 0 0 1
netname=SPI_CLK1
}
N 41350 44150 41050 44150 4
{
T 41450 44050 5 10 1 1 0 0 1
netname=SPI_SEL-1
}
N 41350 43950 41050 43950 4
{
T 41450 43850 5 10 1 1 0 0 1
netname=SPI_DI-1
}
N 41350 43750 41050 43750 4
{
T 41450 43650 5 10 1 1 0 0 1
netname=SPI_DO-1
}
N 41350 43550 41050 43550 4
{
T 41450 43450 5 10 1 1 0 0 1
netname=SPI_IRQ-1
}
N 41350 43350 41050 43350 4
{
T 41450 43250 5 10 1 1 0 0 1
netname=EEPROM_Loaded-1
}
N 41350 43150 41050 43150 4
{
T 41450 43050 5 10 1 1 0 0 1
netname=CLKOUT25-1
}
N 41350 42950 41050 42950 4
{
T 41450 42850 5 10 1 1 0 0 1
netname=CPU_CLK-1
}
N 41350 41750 41050 41750 4
{
T 41450 41650 5 10 1 1 0 0 1
netname=EBUS(1)-TX-
}
N 41350 41550 41050 41550 4
{
T 41450 41450 5 10 1 1 0 0 1
netname=EBUS(1)-TX+
}
N 41350 40750 41050 40750 4
{
T 41450 40650 5 10 1 1 0 0 1
netname=RX_D(0)[3]-1
}
N 41350 40550 41050 40550 4
{
T 41450 40450 5 10 1 1 0 0 1
netname=RX_D(0)[2]-1
}
N 41350 40350 41050 40350 4
{
T 41450 40250 5 10 1 1 0 0 1
netname=RX_D(0)[1]-1
}
N 41350 40150 41050 40150 4
{
T 41450 40050 5 10 1 1 0 0 1
netname=RX_D(0)[0]-1
}
N 41350 39950 41050 39950 4
{
T 41450 39850 5 10 1 1 0 0 1
netname=RX_DV(0)-1
}
N 41350 39750 41050 39750 4
{
T 41450 39650 5 10 1 1 0 0 1
netname=RX_CLK(0)-1
}
N 41350 39550 41050 39550 4
{
T 41450 39450 5 10 1 1 0 0 1
netname=TX_D(0)[3]/C25_SHI[1]-1
}
N 41350 39350 41050 39350 4
{
T 41450 39250 5 10 1 1 0 0 1
netname=TX_D(0)[2]/C25_SHI[0]-1
}
N 41350 38950 41050 38950 4
{
T 41450 38850 5 10 1 1 0 0 1
netname=TX_D(0)[0]/PHYAD_OFF-1
}
N 36050 42550 35750 42550 4
{
T 34250 42450 5 10 1 1 0 0 1
netname=EEPROM_CLK-1
}
C 35850 38850 1 90 0 resistor-1.sym
{
T 35450 39150 5 10 0 0 90 0 1
device=RESISTOR
T 35550 39550 5 10 1 1 180 0 1
refdes=R80
T 35250 39150 5 10 1 1 0 0 1
value=11k
T 35850 38850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 35750 39950 35750 39750 4
C 35650 38350 1 0 0 gnd-1.sym
{
T 35650 38350 5 10 0 0 0 0 1
netname=GND
}
N 35750 38850 35750 38650 4
{
T 35750 38850 5 10 0 0 0 0 1
netname=GND
}
N 41350 39150 41050 39150 4
{
T 41450 39050 5 10 1 1 0 0 1
netname=TX_D(0)[1]/C25_ENA-1
}
N 41350 41950 41050 41950 4
{
T 41450 41850 5 10 1 1 0 0 1
netname=EBUS(1)-RX+
}
N 41350 42150 41050 42150 4
{
T 41450 42050 5 10 1 1 0 0 1
netname=EBUS(1)-RX-
}
N 36050 43350 35750 43350 4
{
T 34800 43250 5 10 1 1 0 0 1
netname=MI_DATA-1
}
C 46900 56600 1 0 0 resistor-1.sym
{
T 47200 57000 5 10 0 0 0 0 1
device=RESISTOR
T 47200 56900 5 10 1 1 0 0 1
refdes=R56
T 47150 56400 5 10 1 1 0 0 1
value=4.7k
T 46900 56600 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 56700 48000 56700 4
{
T 49050 56600 5 10 1 1 0 6 1
netname=MI_DATA-0
}
N 46700 56700 46900 56700 4
{
T 45650 56650 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
C 46900 55800 1 0 0 resistor-1.sym
{
T 47200 56200 5 10 0 0 0 0 1
device=RESISTOR
T 47200 56100 5 10 1 1 0 0 1
refdes=R57
T 47150 55600 5 10 1 1 0 0 1
value=4.7k
T 46900 55800 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 55900 48000 55900 4
{
T 49750 55800 5 10 1 1 0 6 1
netname=EEPROM_Loaded-0
}
N 46700 55900 46900 55900 4
{
T 46200 55850 5 10 1 1 0 0 1
netname=GND
}
N 57750 57850 57400 57850 4
{
T 57850 57750 5 10 1 1 0 0 1
netname=RUN/EEPROM_SIZE-0
}
C 57400 57950 1 180 0 led-2.sym
{
T 56700 57750 5 10 1 1 180 0 1
refdes=D2
T 57300 57350 5 10 0 0 180 0 1
device=LED
T 57400 57950 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 57750 1 0 0 resistor-1.sym
{
T 55600 58150 5 10 0 0 0 0 1
device=RESISTOR
T 55600 58050 5 10 1 1 0 0 1
refdes=R64
T 55550 57550 5 10 1 1 0 0 1
value=1.2k
T 55300 57750 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 57050 1 0 0 resistor-1.sym
{
T 56800 57450 5 10 0 0 0 0 1
device=RESISTOR
T 56800 57350 5 10 1 1 0 0 1
refdes=R65
T 56750 56850 5 10 1 1 0 0 1
value=4.7k
T 56500 57050 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 57150 57400 57850 4
N 56500 57850 56200 57850 4
N 56500 57150 55300 57150 4
N 55300 57150 55300 57850 4
C 55200 56850 1 0 0 gnd-1.sym
{
T 55200 56850 5 10 0 0 0 0 1
netname=GND
}
N 48000 54300 47800 54300 4
{
T 48150 54200 5 10 1 1 0 0 1
netname=TX0_D(0)[1]/C25_ENA-0
}
C 46900 54200 1 0 0 resistor-1.sym
{
T 47200 54600 5 10 0 0 0 0 1
device=RESISTOR
T 47200 54500 5 10 1 1 0 0 1
refdes=R59
T 47150 54000 5 10 1 1 0 0 1
value=4.7k
T 46900 54200 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46700 54300 46900 54300 4
{
T 45650 54250 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
C 46900 55000 1 0 0 resistor-1.sym
{
T 47200 55400 5 10 0 0 0 0 1
device=RESISTOR
T 47200 55300 5 10 1 1 0 0 1
refdes=R58
T 47150 54800 5 10 1 1 0 0 1
value=4.7k
T 46900 55000 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 55100 48000 55100 4
{
T 50350 55000 5 10 1 1 0 6 1
netname=TX0_D(0)[0]/PHYAD_OFF-0
}
N 46700 55100 46900 55100 4
{
T 46200 55050 5 10 1 1 0 0 1
netname=GND
}
C 46900 53400 1 0 0 resistor-1.sym
{
T 47200 53800 5 10 0 0 0 0 1
device=RESISTOR
T 47200 53700 5 10 1 1 0 0 1
refdes=R60
T 47150 53200 5 10 1 1 0 0 1
value=4.7k
T 46900 53400 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 53500 48000 53500 4
{
T 50150 53400 5 10 1 1 0 6 1
netname=TX_D(0)[2]/C25_SHI[0]-0
}
N 46700 53500 46900 53500 4
{
T 46200 53450 5 10 1 1 0 0 1
netname=GND
}
C 46900 51900 1 0 0 resistor-1.sym
{
T 47200 52300 5 10 0 0 0 0 1
device=RESISTOR
T 47200 52200 5 10 1 1 0 0 1
refdes=R62
T 47150 51700 5 10 1 1 0 0 1
value=4.7k
T 46900 51900 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 52000 48000 52000 4
{
T 50150 51900 5 10 1 1 0 6 1
netname=TX_D(0)[3]/C25_SHI[1]-0
}
N 46700 52000 46900 52000 4
{
T 46200 51950 5 10 1 1 0 0 1
netname=GND
}
N 57750 56450 57400 56450 4
{
T 57850 56350 5 10 1 1 0 0 1
netname=LinkAct(0)/MODE[0]-0
}
C 57400 56550 1 180 0 led-2.sym
{
T 56700 56350 5 10 1 1 180 0 1
refdes=D3
T 57300 55950 5 10 0 0 180 0 1
device=LED
T 57400 56550 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 56350 1 0 0 resistor-1.sym
{
T 55600 56750 5 10 0 0 0 0 1
device=RESISTOR
T 55600 56650 5 10 1 1 0 0 1
refdes=R66
T 55550 56150 5 10 1 1 0 0 1
value=1.2k
T 55300 56350 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 55650 1 0 0 resistor-1.sym
{
T 56800 56050 5 10 0 0 0 0 1
device=RESISTOR
T 56800 55950 5 10 1 1 0 0 1
refdes=R67
T 56750 55450 5 10 1 1 0 0 1
value=4.7k
T 56500 55650 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 55750 57400 56450 4
N 56500 56450 56200 56450 4
N 56500 55750 55300 55750 4
N 55300 55750 55300 56450 4
C 55200 55450 1 0 0 gnd-1.sym
{
T 55200 55450 5 10 0 0 0 0 1
netname=GND
}
N 57750 55050 57400 55050 4
{
T 57850 54950 5 10 1 1 0 0 1
netname=LinkAct(1)/MODE[1]-0
}
C 56500 54950 1 0 0 led-2.sym
{
T 57200 55150 5 10 1 1 0 0 1
refdes=D4
T 56600 55550 5 10 0 0 0 0 1
device=LED
T 56500 54950 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 54950 1 0 0 resistor-1.sym
{
T 55600 55350 5 10 0 0 0 0 1
device=RESISTOR
T 55600 55250 5 10 1 1 0 0 1
refdes=R68
T 55550 54750 5 10 1 1 0 0 1
value=1.2k
T 55300 54950 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 54250 1 0 0 resistor-1.sym
{
T 56800 54650 5 10 0 0 0 0 1
device=RESISTOR
T 56800 54550 5 10 1 1 0 0 1
refdes=R69
T 56750 54050 5 10 1 1 0 0 1
value=4.7k
T 56500 54250 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 54350 57400 55050 4
N 56500 55050 56200 55050 4
N 56500 54350 55300 54350 4
N 55300 54350 55300 55050 4
N 55000 55050 55300 55050 4
{
T 54000 54950 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
T 60000 55700 9 10 1 0 0 0 1
Chip Mode -
T 60000 54800 9 10 1 0 0 0 4
Chip mode configures the type of the two permanent ports 0 and 1.
The Chip mode affects the number of available PDI signals. 
We are using chip mode 10 for Port 0.

T 50800 53450 9 10 1 0 0 0 1
TX Shift -
T 50800 52300 9 10 1 0 0 0 5
00 = MII TX signals not delayed
01 = MII TX signals delayed by 10 ns
10 = MII TX signals delayed by 20 ns
11 = MII TX signals delayed by 30 ns

T 51850 57600 9 10 1 0 0 0 1
ASIC0 STRAPPING/LEDS
T 60000 57400 9 10 1 0 0 0 1
0 = 16kbit
C 46900 46400 1 0 0 resistor-1.sym
{
T 47200 46800 5 10 0 0 0 0 1
device=RESISTOR
T 47200 46700 5 10 1 1 0 0 1
refdes=R81
T 47150 46200 5 10 1 1 0 0 1
value=4.7k
T 46900 46400 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 46500 48000 46500 4
{
T 49050 46400 5 10 1 1 0 6 1
netname=MI_DATA-1
}
N 46700 46500 46900 46500 4
{
T 45650 46450 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
C 46900 45600 1 0 0 resistor-1.sym
{
T 47200 46000 5 10 0 0 0 0 1
device=RESISTOR
T 47200 45900 5 10 1 1 0 0 1
refdes=R82
T 47150 45400 5 10 1 1 0 0 1
value=4.7k
T 46900 45600 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 45700 48000 45700 4
{
T 49750 45600 5 10 1 1 0 6 1
netname=EEPROM_Loaded-1
}
N 46700 45700 46900 45700 4
{
T 46200 45650 5 10 1 1 0 0 1
netname=GND
}
N 57750 47300 57400 47300 4
{
T 57850 47200 5 10 1 1 0 0 1
netname=RUN/EEPROM_SIZE-1
}
C 57400 47400 1 180 0 led-2.sym
{
T 56700 47200 5 10 1 1 180 0 1
refdes=D9
T 57300 46800 5 10 0 0 180 0 1
device=LED
T 57400 47400 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 47200 1 0 0 resistor-1.sym
{
T 55600 47600 5 10 0 0 0 0 1
device=RESISTOR
T 55600 47500 5 10 1 1 0 0 1
refdes=R89
T 55550 47000 5 10 1 1 0 0 1
value=1.2k
T 55300 47200 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 46500 1 0 0 resistor-1.sym
{
T 56800 46900 5 10 0 0 0 0 1
device=RESISTOR
T 56800 46800 5 10 1 1 0 0 1
refdes=R90
T 56750 46300 5 10 1 1 0 0 1
value=4.7k
T 56500 46500 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 46600 57400 47300 4
N 56500 47300 56200 47300 4
N 56500 46600 55300 46600 4
N 55300 46600 55300 47300 4
C 55200 46300 1 0 0 gnd-1.sym
{
T 55200 46300 5 10 0 0 0 0 1
netname=GND
}
N 48000 44100 47800 44100 4
{
T 48150 44000 5 10 1 1 0 0 1
netname=TX_D(0)[1]/C25_ENA-1
}
C 46900 44000 1 0 0 resistor-1.sym
{
T 47200 44400 5 10 0 0 0 0 1
device=RESISTOR
T 47200 44300 5 10 1 1 0 0 1
refdes=R84
T 47150 43800 5 10 1 1 0 0 1
value=4.7k
T 46900 44000 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46700 44100 46900 44100 4
{
T 45650 44050 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
C 46900 44800 1 0 0 resistor-1.sym
{
T 47200 45200 5 10 0 0 0 0 1
device=RESISTOR
T 47200 45100 5 10 1 1 0 0 1
refdes=R83
T 47150 44600 5 10 1 1 0 0 1
value=4.7k
T 46900 44800 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 44900 48000 44900 4
{
T 50250 44800 5 10 1 1 0 6 1
netname=TX_D(0)[0]/PHYAD_OFF-1
}
N 46700 44900 46900 44900 4
{
T 46200 44850 5 10 1 1 0 0 1
netname=GND
}
N 57750 45900 57400 45900 4
{
T 57850 45800 5 10 1 1 0 0 1
netname=LinkAct(0)/MODE[0]-1
}
C 56500 45800 1 0 0 led-2.sym
{
T 56500 45700 5 10 1 1 0 0 1
refdes=D10
T 56600 46400 5 10 0 0 0 0 1
device=LED
T 56500 45800 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 45800 1 0 0 resistor-1.sym
{
T 55600 46200 5 10 0 0 0 0 1
device=RESISTOR
T 55600 46100 5 10 1 1 0 0 1
refdes=R91
T 55550 45600 5 10 1 1 0 0 1
value=1.2k
T 55300 45800 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 45100 1 0 0 resistor-1.sym
{
T 56800 45500 5 10 0 0 0 0 1
device=RESISTOR
T 56800 45400 5 10 1 1 0 0 1
refdes=R92
T 56750 44900 5 10 1 1 0 0 1
value=4.7k
T 56500 45100 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 45200 57400 45900 4
N 56500 45900 56200 45900 4
N 56500 45200 55300 45200 4
N 57750 44500 57400 44500 4
{
T 57850 44400 5 10 1 1 0 0 1
netname=LinkAct(1)/MODE[1]-1
}
C 56500 44400 1 0 0 led-2.sym
{
T 57200 44600 5 10 1 1 0 0 1
refdes=D11
T 56600 45000 5 10 0 0 0 0 1
device=LED
T 56500 44400 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 44400 1 0 0 resistor-1.sym
{
T 55600 44800 5 10 0 0 0 0 1
device=RESISTOR
T 55600 44700 5 10 1 1 0 0 1
refdes=R93
T 55550 44200 5 10 1 1 0 0 1
value=1.2k
T 55300 44400 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 43700 1 0 0 resistor-1.sym
{
T 56800 44100 5 10 0 0 0 0 1
device=RESISTOR
T 56800 44000 5 10 1 1 0 0 1
refdes=R94
T 56750 43500 5 10 1 1 0 0 1
value=4.7k
T 56500 43700 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 43800 57400 44500 4
N 56500 44500 56200 44500 4
N 56500 43800 55300 43800 4
N 55300 43800 55300 44500 4
N 55000 44500 55300 44500 4
{
T 54000 44400 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
T 60000 45500 9 10 1 0 0 0 1
Chip Mode -
T 60000 44500 9 10 1 0 0 0 4
Chip mode configures the type of the two permanent ports 0 and 1.
The Chip mode affects the number of available PDI signals. 
We are using chip mode 11 for Port 1.

T 50800 43250 9 10 1 0 0 0 1
TX Shift -
T 50800 42100 9 10 1 0 0 0 5
00 = MII TX signals not delayed
01 = MII TX signals delayed by 10 ns
10 = MII TX signals delayed by 20 ns
11 = MII TX signals delayed by 30 ns

T 51850 47000 9 10 1 0 0 0 1
ASIC1 STRAPPING/LEDS
T 60000 47200 9 10 1 0 0 0 1
0 = 16kbit
T 58900 36200 9 10 1 0 0 0 1
EtherCAT_ET1200_ASIC
T 58900 35900 9 10 1 0 0 0 1
EtherCAT_ET1200_ASICs.sch
T 59400 35600 9 10 1 0 0 0 1
1
T 60900 35600 9 10 1 0 0 0 1
4
T 62900 35600 9 10 1 0 0 0 1
Newell Jensen
T 62900 35900 9 10 1 0 0 0 1
1
C 42900 35500 1 0 0 24LC16B_TSSOP8.sym
{
T 45100 37900 5 10 0 0 0 0 1
footprint=TSSOP8W.fp
T 45100 38300 5 10 0 0 0 0 1
device=24LC16B
T 44200 37900 5 10 1 1 0 3 1
refdes=U6
}
N 42900 37400 42100 37400 4
{
T 41050 37350 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 42900 37000 42100 37000 4
{
T 41500 36950 5 10 1 1 0 0 1
netname=GND
}
N 42900 36600 42100 36600 4
{
T 40550 36550 5 10 1 1 0 0 1
netname=EEPROM_CLK-0
}
N 42900 36200 42100 36200 4
{
T 40450 36150 5 10 1 1 0 0 1
netname=EEPROM_DATA-0
}
N 46200 36200 45400 36200 4
{
T 46350 36150 5 10 1 1 0 0 1
netname=GND
}
N 46200 36600 45400 36600 4
{
T 46350 36550 5 10 1 1 0 0 1
netname=GND
}
N 46200 37000 45400 37000 4
{
T 46350 36950 5 10 1 1 0 0 1
netname=GND
}
N 46200 37400 45400 37400 4
{
T 46350 37350 5 10 1 1 0 0 1
netname=GND
}
C 49950 35500 1 0 0 24LC16B_TSSOP8.sym
{
T 52150 37900 5 10 0 0 0 0 1
footprint=TSSOP8W.fp
T 52150 38300 5 10 0 0 0 0 1
device=24LC16B
T 51250 37900 5 10 1 1 0 3 1
refdes=U7
}
N 49950 37400 49150 37400 4
{
T 48100 37350 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 49950 37000 49150 37000 4
{
T 48550 36950 5 10 1 1 0 0 1
netname=GND
}
N 49950 36200 49150 36200 4
{
T 47500 36150 5 10 1 1 0 0 1
netname=EEPROM_DATA-1
}
N 49950 36600 49150 36600 4
{
T 47600 36550 5 10 1 1 0 0 1
netname=EEPROM_CLK-1
}
N 53250 36200 52450 36200 4
{
T 53400 36150 5 10 1 1 0 0 1
netname=GND
}
N 53250 36600 52450 36600 4
{
T 53400 36550 5 10 1 1 0 0 1
netname=GND
}
N 53250 37000 52450 37000 4
{
T 53400 36950 5 10 1 1 0 0 1
netname=GND
}
N 53250 37400 52450 37400 4
{
T 53400 37350 5 10 1 1 0 0 1
netname=GND
}
T 46650 38300 9 10 1 0 0 0 1
EEPROM CONNECTION
C 35100 36900 1 0 0 crystal-4.sym
{
T 35300 37400 5 10 0 0 0 0 1
device=CRYSTAL
T 35200 37500 5 10 1 1 0 0 1
refdes=X1
T 35300 37600 5 10 0 0 0 0 1
symversion=0.1
T 35050 37700 5 10 1 1 0 0 1
value=25 MHz
T 35100 36900 5 10 0 1 0 0 1
footprint=25MXTAL.fp
}
N 35500 36800 35500 36650 4
{
T 35400 36400 5 10 1 1 0 0 1
netname=GND
}
N 35000 37300 34400 37300 4
{
T 34100 37450 5 10 1 1 0 0 1
netname=OSC_IN-0
}
N 35700 37300 36350 37300 4
{
T 35800 37450 5 10 1 1 0 0 1
netname=OSC_OUT-0
}
C 34200 37000 1 270 0 capacitor-1.sym
{
T 34900 36800 5 10 0 0 270 0 1
device=CAPACITOR
T 34550 36700 5 10 1 1 0 0 1
refdes=C50
T 35100 36800 5 10 0 0 270 0 1
symversion=0.1
T 33900 36700 5 10 1 1 0 0 1
value=30pF
T 34200 37000 5 10 0 1 0 0 1
footprint=0603.fp
}
C 36150 37050 1 270 0 capacitor-1.sym
{
T 36850 36850 5 10 0 0 270 0 1
device=CAPACITOR
T 36450 36750 5 10 1 1 0 0 1
refdes=C51
T 37050 36850 5 10 0 0 270 0 1
symversion=0.1
T 35850 36750 5 10 1 1 0 0 1
value=30pF
T 36150 37050 5 10 0 1 0 0 1
footprint=0603.fp
}
N 34400 37300 34400 37000 4
N 36350 37300 36350 37050 4
C 34300 35650 1 0 0 gnd-1.sym
{
T 34300 35650 5 10 0 0 0 0 1
netname=GND
}
C 36250 35650 1 0 0 gnd-1.sym
{
T 36250 35650 5 10 0 0 0 0 1
netname=GND
}
N 34400 35950 34400 36100 4
{
T 34500 35950 5 10 0 0 0 0 1
netname=GND
}
N 36350 35950 36350 36150 4
{
T 36350 35950 5 10 0 0 0 0 1
netname=GND
}
T 36200 38000 9 10 1 0 0 0 1
CLOCK DISTRIBUTION
C 45300 49850 1 270 0 resistor-1.sym
{
T 45700 49550 5 10 0 0 270 0 1
device=RESISTOR
T 45600 49450 5 10 1 1 0 0 1
refdes=R78
T 45550 49200 5 10 1 1 0 0 1
value=49.9
T 45300 49850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46250 47950 44600 47950 4
{
T 46350 47850 5 10 1 1 0 0 1
netname=EBUS(1)-RX-
}
N 46250 49850 44600 49850 4
{
T 46350 49750 5 10 1 1 0 0 1
netname=EBUS(1)-RX+
}
C 48600 49850 1 270 0 resistor-1.sym
{
T 49000 49550 5 10 0 0 270 0 1
device=RESISTOR
T 48900 49450 5 10 1 1 0 0 1
refdes=R119
T 48850 49200 5 10 1 1 0 0 1
value=49.9
T 48600 49850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 49550 47950 47900 47950 4
{
T 49650 47850 5 10 1 1 0 0 1
netname=EBUS(1)-TX-
}
N 49550 49850 47900 49850 4
{
T 49650 49750 5 10 1 1 0 0 1
netname=EBUS(1)-TX+
}
T 46900 50200 9 10 1 0 0 0 1
LVDS CONNECTION
C 46900 51200 1 0 0 resistor-1.sym
{
T 47200 51600 5 10 0 0 0 0 1
device=RESISTOR
T 47200 51500 5 10 1 1 0 0 1
refdes=R63
T 47250 51000 5 10 1 1 0 0 1
value=4.7k (optional)
T 46900 51200 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46700 51300 46900 51300 4
{
T 45650 51250 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 47800 51300 47900 51300 4
N 47900 51300 47900 52000 4
C 46900 52700 1 0 0 resistor-1.sym
{
T 47200 53100 5 10 0 0 0 0 1
device=RESISTOR
T 47200 53000 5 10 1 1 0 0 1
refdes=R61
T 47250 52500 5 10 1 1 0 0 1
value=4.7k (optional)
T 46900 52700 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46700 52800 46900 52800 4
{
T 45650 52750 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 47800 52800 47900 52800 4
N 47900 52800 47900 53500 4
T 50800 55000 9 10 1 0 0 0 1
PHY Address Offset is Zero
T 50800 54200 9 10 1 0 0 0 1
Enable 25 MHz Clock Output To PHY
T 50800 44800 9 10 1 0 0 0 1
PHY Address Offset is Zero
T 50800 44000 9 10 1 0 0 0 1
Enable 25 MHz Clock Output To PHY
N 57750 50600 57400 50600 4
{
T 57850 50500 5 10 1 1 0 0 1
netname=PERR(1)/CLK_MODE[1]-0
}
C 57400 50700 1 180 0 led-2.sym
{
T 56700 50500 5 10 1 1 180 0 1
refdes=D7
T 57300 50100 5 10 0 0 180 0 1
device=LED
T 57400 50700 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 50500 1 0 0 resistor-1.sym
{
T 55600 50900 5 10 0 0 0 0 1
device=RESISTOR
T 55600 50800 5 10 1 1 0 0 1
refdes=R74
T 55550 50300 5 10 1 1 0 0 1
value=1.2k
T 55300 50500 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 49850 1 0 0 resistor-1.sym
{
T 56800 50250 5 10 0 0 0 0 1
device=RESISTOR
T 56800 50150 5 10 1 1 0 0 1
refdes=R75
T 56750 49650 5 10 1 1 0 0 1
value=4.7k
T 56500 49850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 48400 57400 50600 4
N 56500 50600 56200 50600 4
N 56500 49950 55000 49950 4
{
T 54500 49850 5 10 1 1 0 0 1
netname=GND
}
N 57750 53650 57400 53650 4
{
T 57850 53550 5 10 1 1 0 0 1
netname=PERR(0)/CLK_MODE[0]-0
}
C 56500 53550 1 0 0 led-2.sym
{
T 57200 53750 5 10 1 1 0 0 1
refdes=D5
T 56600 54150 5 10 0 0 0 0 1
device=LED
T 56500 53550 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 53550 1 0 0 resistor-1.sym
{
T 55600 53950 5 10 0 0 0 0 1
device=RESISTOR
T 55600 53850 5 10 1 1 0 0 1
refdes=R70
T 55550 53350 5 10 1 1 0 0 1
value=1.2k
T 55300 53550 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 52900 1 0 0 resistor-1.sym
{
T 56800 53300 5 10 0 0 0 0 1
device=RESISTOR
T 56800 53200 5 10 1 1 0 0 1
refdes=R71
T 56750 52700 5 10 1 1 0 0 1
value=4.7k
T 56500 52900 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 51450 57400 53650 4
N 56500 53650 56200 53650 4
N 56500 53000 55000 53000 4
{
T 54000 52900 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
T 60500 51100 9 10 1 0 0 0 1
CPU_CLK Mode -
T 60500 50000 9 10 1 0 0 0 5
00 = off
01 = 25 MHz clock output at PDI[7]/CPU_CLK
10 = 20 MHz clock output at PDI[7]/CPU_CLK
11 = 10 MHz clock output at PDI[7]/CPU_CLK
We are using mode 01.
C 46900 43200 1 0 0 resistor-1.sym
{
T 47200 43600 5 10 0 0 0 0 1
device=RESISTOR
T 47200 43500 5 10 1 1 0 0 1
refdes=R85
T 47150 43000 5 10 1 1 0 0 1
value=4.7k
T 46900 43200 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 43300 48000 43300 4
{
T 50150 43200 5 10 1 1 0 6 1
netname=TX_D(0)[2]/C25_SHI[0]-1
}
N 46700 43300 46900 43300 4
{
T 46200 43250 5 10 1 1 0 0 1
netname=GND
}
C 46900 41700 1 0 0 resistor-1.sym
{
T 47200 42100 5 10 0 0 0 0 1
device=RESISTOR
T 47200 42000 5 10 1 1 0 0 1
refdes=R87
T 47150 41500 5 10 1 1 0 0 1
value=4.7k
T 46900 41700 5 10 0 1 0 0 1
footprint=0603.fp
}
N 47800 41800 48000 41800 4
{
T 50150 41700 5 10 1 1 0 6 1
netname=TX_D(0)[3]/C25_SHI[1]-1
}
N 46700 41800 46900 41800 4
{
T 46200 41750 5 10 1 1 0 0 1
netname=GND
}
C 46900 41000 1 0 0 resistor-1.sym
{
T 47200 41400 5 10 0 0 0 0 1
device=RESISTOR
T 47200 41300 5 10 1 1 0 0 1
refdes=R88
T 47250 40800 5 10 1 1 0 0 1
value=4.7k (optional)
T 46900 41000 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46700 41100 46900 41100 4
{
T 45650 41050 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 47800 41100 47900 41100 4
N 47900 41100 47900 41800 4
C 46900 42500 1 0 0 resistor-1.sym
{
T 47200 42900 5 10 0 0 0 0 1
device=RESISTOR
T 47200 42800 5 10 1 1 0 0 1
refdes=R86
T 47250 42300 5 10 1 1 0 0 1
value=4.7k (optional)
T 46900 42500 5 10 0 1 0 0 1
footprint=0603.fp
}
N 46700 42600 46900 42600 4
{
T 45650 42550 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 47800 42600 47900 42600 4
N 47900 42600 47900 43300 4
C 38250 36900 1 0 0 crystal-4.sym
{
T 38450 37400 5 10 0 0 0 0 1
device=CRYSTAL
T 38350 37500 5 10 1 1 0 0 1
refdes=X2
T 38450 37600 5 10 0 0 0 0 1
symversion=0.1
T 38200 37700 5 10 1 1 0 0 1
value=25 MHz
T 38250 36900 5 10 0 1 0 0 1
footprint=25MXTAL.fp
}
N 38350 36800 38350 36650 4
{
T 38000 36400 5 10 1 1 0 0 1
netname=GND
}
N 38650 36800 38650 36650 4
{
T 38550 36400 5 10 1 1 0 0 1
netname=GND
}
N 38150 37300 37550 37300 4
{
T 37250 37450 5 10 1 1 0 0 1
netname=OSC_IN-1
}
N 38850 37300 39500 37300 4
{
T 38950 37450 5 10 1 1 0 0 1
netname=OSC_OUT-1
}
C 37350 37000 1 270 0 capacitor-1.sym
{
T 38050 36800 5 10 0 0 270 0 1
device=CAPACITOR
T 37700 36700 5 10 1 1 0 0 1
refdes=C52
T 38250 36800 5 10 0 0 270 0 1
symversion=0.1
T 37050 36700 5 10 1 1 0 0 1
value=30pF
T 37350 37000 5 10 0 1 0 0 1
footprint=0603.fp
}
C 39300 37050 1 270 0 capacitor-1.sym
{
T 40000 36850 5 10 0 0 270 0 1
device=CAPACITOR
T 39600 36750 5 10 1 1 0 0 1
refdes=C53
T 40200 36850 5 10 0 0 270 0 1
symversion=0.1
T 39000 36750 5 10 1 1 0 0 1
value=30pF
T 39300 37050 5 10 0 1 0 0 1
footprint=0603.fp
}
N 37550 37300 37550 37000 4
N 39500 37300 39500 37050 4
C 37450 35650 1 0 0 gnd-1.sym
{
T 37450 35650 5 10 0 0 0 0 1
netname=GND
}
C 39400 35650 1 0 0 gnd-1.sym
{
T 39400 35650 5 10 0 0 0 0 1
netname=GND
}
N 37550 35950 37550 36100 4
{
T 37650 35950 5 10 0 0 0 0 1
netname=GND
}
N 39500 35950 39500 36150 4
{
T 39500 35950 5 10 0 0 0 0 1
netname=GND
}
N 55000 53650 55300 53650 4
{
T 54000 53550 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
T 58200 48450 9 10 1 0 0 0 1
NOTE: MAKE SURE RESISTORS ARE THE CORRECT TYPE FOR DIODES YOU BUY!!!
C 56500 51350 1 0 0 resistor-1.sym
{
T 56800 51750 5 10 0 0 0 0 1
device=RESISTOR
T 56800 51650 5 10 1 1 0 0 1
refdes=R73
T 56250 51150 5 10 1 1 0 0 1
value=4.7k (optional)
T 56500 51350 5 10 0 1 0 0 1
footprint=0603.fp
}
N 56500 51450 55000 51450 4
{
T 54450 51350 5 10 1 1 0 0 1
netname=GND
}
C 57400 52300 1 180 0 led-2.sym
{
T 56700 52100 5 10 1 1 180 0 1
refdes=D6
T 57300 51700 5 10 0 0 180 0 1
device=LED
T 56500 52350 5 10 1 1 0 0 1
value=(optional)
T 57400 52300 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 52100 1 0 0 resistor-1.sym
{
T 55600 52500 5 10 0 0 0 0 1
device=RESISTOR
T 55600 52400 5 10 1 1 0 0 1
refdes=R72
T 55200 51900 5 10 1 1 0 0 1
value=1.2k (optional)
T 55300 52100 5 10 0 1 0 0 1
footprint=0603.fp
}
N 56500 52200 56200 52200 4
N 55000 52200 55300 52200 4
{
T 54500 52100 5 10 1 1 0 0 1
netname=GND
}
N 55000 50600 55300 50600 4
{
T 54500 50500 5 10 1 1 0 0 1
netname=GND
}
C 56500 49050 1 0 0 led-2.sym
{
T 57200 49250 5 10 1 1 0 0 1
refdes=D8
T 56600 49650 5 10 0 0 0 0 1
device=LED
T 56550 48850 5 10 1 1 0 0 1
value=(optional)
T 56500 49050 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 49050 1 0 0 resistor-1.sym
{
T 55600 49450 5 10 0 0 0 0 1
device=RESISTOR
T 55600 49350 5 10 1 1 0 0 1
refdes=R76
T 55200 48850 5 10 1 1 0 0 1
value=1.2k (optional)
T 55300 49050 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 48300 1 0 0 resistor-1.sym
{
T 56800 48700 5 10 0 0 0 0 1
device=RESISTOR
T 56800 48600 5 10 1 1 0 0 1
refdes=R77
T 56250 48100 5 10 1 1 0 0 1
value=4.7k (optional)
T 56500 48300 5 10 0 1 0 0 1
footprint=0603.fp
}
N 56500 49150 56200 49150 4
N 56500 48400 55000 48400 4
{
T 54000 48300 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 55000 49150 55300 49150 4
{
T 54000 49050 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 55000 45900 55300 45900 4
{
T 54000 45800 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 55300 45200 55300 45900 4
N 57750 40150 57400 40150 4
{
T 57850 40050 5 10 1 1 0 0 1
netname=PERR(1)/CLK_MODE[1]-1
}
C 57400 40250 1 180 0 led-2.sym
{
T 56700 40050 5 10 1 1 180 0 1
refdes=D14
T 57300 39650 5 10 0 0 180 0 1
device=LED
T 57400 40250 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 40050 1 0 0 resistor-1.sym
{
T 55600 40450 5 10 0 0 0 0 1
device=RESISTOR
T 55600 40350 5 10 1 1 0 0 1
refdes=R99
T 55550 39850 5 10 1 1 0 0 1
value=1.2k
T 55300 40050 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 39400 1 0 0 resistor-1.sym
{
T 56800 39800 5 10 0 0 0 0 1
device=RESISTOR
T 56800 39700 5 10 1 1 0 0 1
refdes=R100
T 56750 39200 5 10 1 1 0 0 1
value=4.7k
T 56500 39400 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 37950 57400 40150 4
N 56500 40150 56200 40150 4
N 56500 39500 55000 39500 4
{
T 54500 39400 5 10 1 1 0 0 1
netname=GND
}
N 57750 43200 57400 43200 4
{
T 57850 43100 5 10 1 1 0 0 1
netname=PERR(0)/CLK_MODE[0]-1
}
C 56500 43100 1 0 0 led-2.sym
{
T 57200 43300 5 10 1 1 0 0 1
refdes=D12
T 56600 43700 5 10 0 0 0 0 1
device=LED
T 56500 43100 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 43100 1 0 0 resistor-1.sym
{
T 55600 43500 5 10 0 0 0 0 1
device=RESISTOR
T 55600 43400 5 10 1 1 0 0 1
refdes=R95
T 55550 42900 5 10 1 1 0 0 1
value=1.2k
T 55300 43100 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 42450 1 0 0 resistor-1.sym
{
T 56800 42850 5 10 0 0 0 0 1
device=RESISTOR
T 56800 42750 5 10 1 1 0 0 1
refdes=R96
T 56750 42250 5 10 1 1 0 0 1
value=4.7k
T 56500 42450 5 10 0 1 0 0 1
footprint=0603.fp
}
N 57400 41000 57400 43200 4
N 56500 43200 56200 43200 4
N 56500 42550 55000 42550 4
{
T 54000 42450 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 55000 43200 55300 43200 4
{
T 54000 43100 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
C 56500 40900 1 0 0 resistor-1.sym
{
T 56800 41300 5 10 0 0 0 0 1
device=RESISTOR
T 56800 41200 5 10 1 1 0 0 1
refdes=R98
T 56250 40700 5 10 1 1 0 0 1
value=4.7k (optional)
T 56500 40900 5 10 0 1 0 0 1
footprint=0603.fp
}
N 56500 41000 55000 41000 4
{
T 54450 40900 5 10 1 1 0 0 1
netname=GND
}
C 57400 41850 1 180 0 led-2.sym
{
T 56700 41650 5 10 1 1 180 0 1
refdes=D13
T 57300 41250 5 10 0 0 180 0 1
device=LED
T 56500 41900 5 10 1 1 0 0 1
value=(optional)
T 57400 41850 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 41650 1 0 0 resistor-1.sym
{
T 55600 42050 5 10 0 0 0 0 1
device=RESISTOR
T 55600 41950 5 10 1 1 0 0 1
refdes=R97
T 55200 41450 5 10 1 1 0 0 1
value=1.2k (optional)
T 55300 41650 5 10 0 1 0 0 1
footprint=0603.fp
}
N 56500 41750 56200 41750 4
N 55000 41750 55300 41750 4
{
T 54500 41650 5 10 1 1 0 0 1
netname=GND
}
N 55000 40150 55300 40150 4
{
T 54500 40050 5 10 1 1 0 0 1
netname=GND
}
C 56500 38600 1 0 0 led-2.sym
{
T 57200 38800 5 10 1 1 0 0 1
refdes=D15
T 56600 39200 5 10 0 0 0 0 1
device=LED
T 56550 38400 5 10 1 1 0 0 1
value=(optional)
T 56500 38600 5 10 0 1 0 0 1
footprint=0603LED.fp
}
C 55300 38600 1 0 0 resistor-1.sym
{
T 55600 39000 5 10 0 0 0 0 1
device=RESISTOR
T 55600 38900 5 10 1 1 0 0 1
refdes=R101
T 55200 38400 5 10 1 1 0 0 1
value=1.2k (optional)
T 55300 38600 5 10 0 1 0 0 1
footprint=0603.fp
}
C 56500 37850 1 0 0 resistor-1.sym
{
T 56800 38250 5 10 0 0 0 0 1
device=RESISTOR
T 56800 38150 5 10 1 1 0 0 1
refdes=R102
T 56250 37650 5 10 1 1 0 0 1
value=4.7k (optional)
T 56500 37850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 56500 38700 56200 38700 4
N 56500 37950 55000 37950 4
{
T 54000 37850 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
N 55000 38700 55300 38700 4
{
T 54000 38600 5 10 1 1 0 0 1
netname=VCC (3.3V)
}
T 60500 40650 9 10 1 0 0 0 1
CPU_CLK Mode -
T 60500 39550 9 10 1 0 0 0 5
00 = off
01 = 25 MHz clock output at PDI[7]/CPU_CLK
10 = 20 MHz clock output at PDI[7]/CPU_CLK
11 = 10 MHz clock output at PDI[7]/CPU_CLK
We are using mode 01.
N 35200 36800 35200 36650 4
{
T 34900 36400 5 10 1 1 0 0 1
netname=GND
}
C 45300 48850 1 270 0 resistor-1.sym
{
T 45700 48550 5 10 0 0 270 0 1
device=RESISTOR
T 45600 48450 5 10 1 1 0 0 1
refdes=R79
T 45550 48200 5 10 1 1 0 0 1
value=49.9
T 45300 48850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 45400 48950 45400 48850 4
C 48600 48850 1 270 0 resistor-1.sym
{
T 49000 48550 5 10 0 0 270 0 1
device=RESISTOR
T 48900 48450 5 10 1 1 0 0 1
refdes=R120
T 48850 48200 5 10 1 1 0 0 1
value=49.9
T 48600 48850 5 10 0 1 0 0 1
footprint=0603.fp
}
N 48700 48950 48700 48850 4
T 56300 58100 9 10 1 0 0 0 1
Using LED on RJ45 Conn0
T 56300 56600 9 10 1 0 0 0 1
Using LED on RJ45 Conn0
T 56300 47500 9 10 1 0 0 0 1
Using LED on RJ45 Conn1
T 56300 46100 9 10 1 0 0 0 1
Using LED on RJ45 Conn1
