
brake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d02c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800d0e8  0800d0e8  0001d0e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d76c  0800d76c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d76c  0800d76c  0001d76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d774  0800d774  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d774  0800d774  0001d774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d778  0800d778  0001d778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d77c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001e0  0800d95c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  0800d95c  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d8a9  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f46  00000000  00000000  0003dab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  000419f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014e0  00000000  00000000  000430a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bdb4  00000000  00000000  00044580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e940  00000000  00000000  00060334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3271  00000000  00000000  0007ec74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121ee5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066e8  00000000  00000000  00121f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001e0 	.word	0x200001e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d0d0 	.word	0x0800d0d0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e4 	.word	0x200001e4
 8000100:	0800d0d0 	.word	0x0800d0d0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fdb7 	bl	8001fac <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fd07 	bl	8001e5c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fda9 	bl	8001fac <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fd9f 	bl	8001fac <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fd2f 	bl	8001ee0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fd25 	bl	8001ee0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fcb1 	bl	8000e14 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fc3d 	bl	8000d3c <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fca3 	bl	8000e14 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fc99 	bl	8000e14 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fc49 	bl	8000d88 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fc3f 	bl	8000d88 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f876 	bl	8000638 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ff95 	bl	8000490 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f002 fb9d 	bl	8002cac <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f001 ffe6 	bl	800254c <__aeabi_dsub>
 8000580:	f002 fb94 	bl	8002cac <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff57 	bl	8000454 <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 fd4b 	bl	8002074 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f002 fbc8 	bl	8002d78 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 fd42 	bl	8002074 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f001 ffa8 	bl	800254c <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f002 fb81 	bl	8002d18 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 fd2b 	bl	8002074 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f002 fba8 	bl	8002d78 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 fde4 	bl	80011f8 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__udivmoddi4>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	4657      	mov	r7, sl
 800063c:	464e      	mov	r6, r9
 800063e:	4645      	mov	r5, r8
 8000640:	46de      	mov	lr, fp
 8000642:	b5e0      	push	{r5, r6, r7, lr}
 8000644:	0004      	movs	r4, r0
 8000646:	000d      	movs	r5, r1
 8000648:	4692      	mov	sl, r2
 800064a:	4699      	mov	r9, r3
 800064c:	b083      	sub	sp, #12
 800064e:	428b      	cmp	r3, r1
 8000650:	d830      	bhi.n	80006b4 <__udivmoddi4+0x7c>
 8000652:	d02d      	beq.n	80006b0 <__udivmoddi4+0x78>
 8000654:	4649      	mov	r1, r9
 8000656:	4650      	mov	r0, sl
 8000658:	f002 fc5a 	bl	8002f10 <__clzdi2>
 800065c:	0029      	movs	r1, r5
 800065e:	0006      	movs	r6, r0
 8000660:	0020      	movs	r0, r4
 8000662:	f002 fc55 	bl	8002f10 <__clzdi2>
 8000666:	1a33      	subs	r3, r6, r0
 8000668:	4698      	mov	r8, r3
 800066a:	3b20      	subs	r3, #32
 800066c:	469b      	mov	fp, r3
 800066e:	d433      	bmi.n	80006d8 <__udivmoddi4+0xa0>
 8000670:	465a      	mov	r2, fp
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	4642      	mov	r2, r8
 8000678:	001f      	movs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d83a      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000684:	42af      	cmp	r7, r5
 8000686:	d100      	bne.n	800068a <__udivmoddi4+0x52>
 8000688:	e078      	b.n	800077c <__udivmoddi4+0x144>
 800068a:	465b      	mov	r3, fp
 800068c:	1ba4      	subs	r4, r4, r6
 800068e:	41bd      	sbcs	r5, r7
 8000690:	2b00      	cmp	r3, #0
 8000692:	da00      	bge.n	8000696 <__udivmoddi4+0x5e>
 8000694:	e075      	b.n	8000782 <__udivmoddi4+0x14a>
 8000696:	2200      	movs	r2, #0
 8000698:	2300      	movs	r3, #0
 800069a:	9200      	str	r2, [sp, #0]
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2301      	movs	r3, #1
 80006a0:	465a      	mov	r2, fp
 80006a2:	4093      	lsls	r3, r2
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2301      	movs	r3, #1
 80006a8:	4642      	mov	r2, r8
 80006aa:	4093      	lsls	r3, r2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	e028      	b.n	8000702 <__udivmoddi4+0xca>
 80006b0:	4282      	cmp	r2, r0
 80006b2:	d9cf      	bls.n	8000654 <__udivmoddi4+0x1c>
 80006b4:	2200      	movs	r2, #0
 80006b6:	2300      	movs	r3, #0
 80006b8:	9200      	str	r2, [sp, #0]
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <__udivmoddi4+0x8e>
 80006c2:	601c      	str	r4, [r3, #0]
 80006c4:	605d      	str	r5, [r3, #4]
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	b003      	add	sp, #12
 80006cc:	bcf0      	pop	{r4, r5, r6, r7}
 80006ce:	46bb      	mov	fp, r7
 80006d0:	46b2      	mov	sl, r6
 80006d2:	46a9      	mov	r9, r5
 80006d4:	46a0      	mov	r8, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	1a9b      	subs	r3, r3, r2
 80006de:	4652      	mov	r2, sl
 80006e0:	40da      	lsrs	r2, r3
 80006e2:	4641      	mov	r1, r8
 80006e4:	0013      	movs	r3, r2
 80006e6:	464a      	mov	r2, r9
 80006e8:	408a      	lsls	r2, r1
 80006ea:	0017      	movs	r7, r2
 80006ec:	4642      	mov	r2, r8
 80006ee:	431f      	orrs	r7, r3
 80006f0:	4653      	mov	r3, sl
 80006f2:	4093      	lsls	r3, r2
 80006f4:	001e      	movs	r6, r3
 80006f6:	42af      	cmp	r7, r5
 80006f8:	d9c4      	bls.n	8000684 <__udivmoddi4+0x4c>
 80006fa:	2200      	movs	r2, #0
 80006fc:	2300      	movs	r3, #0
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d0d9      	beq.n	80006bc <__udivmoddi4+0x84>
 8000708:	07fb      	lsls	r3, r7, #31
 800070a:	0872      	lsrs	r2, r6, #1
 800070c:	431a      	orrs	r2, r3
 800070e:	4646      	mov	r6, r8
 8000710:	087b      	lsrs	r3, r7, #1
 8000712:	e00e      	b.n	8000732 <__udivmoddi4+0xfa>
 8000714:	42ab      	cmp	r3, r5
 8000716:	d101      	bne.n	800071c <__udivmoddi4+0xe4>
 8000718:	42a2      	cmp	r2, r4
 800071a:	d80c      	bhi.n	8000736 <__udivmoddi4+0xfe>
 800071c:	1aa4      	subs	r4, r4, r2
 800071e:	419d      	sbcs	r5, r3
 8000720:	2001      	movs	r0, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2100      	movs	r1, #0
 8000728:	3e01      	subs	r6, #1
 800072a:	1824      	adds	r4, r4, r0
 800072c:	414d      	adcs	r5, r1
 800072e:	2e00      	cmp	r6, #0
 8000730:	d006      	beq.n	8000740 <__udivmoddi4+0x108>
 8000732:	42ab      	cmp	r3, r5
 8000734:	d9ee      	bls.n	8000714 <__udivmoddi4+0xdc>
 8000736:	3e01      	subs	r6, #1
 8000738:	1924      	adds	r4, r4, r4
 800073a:	416d      	adcs	r5, r5
 800073c:	2e00      	cmp	r6, #0
 800073e:	d1f8      	bne.n	8000732 <__udivmoddi4+0xfa>
 8000740:	9800      	ldr	r0, [sp, #0]
 8000742:	9901      	ldr	r1, [sp, #4]
 8000744:	465b      	mov	r3, fp
 8000746:	1900      	adds	r0, r0, r4
 8000748:	4169      	adcs	r1, r5
 800074a:	2b00      	cmp	r3, #0
 800074c:	db24      	blt.n	8000798 <__udivmoddi4+0x160>
 800074e:	002b      	movs	r3, r5
 8000750:	465a      	mov	r2, fp
 8000752:	4644      	mov	r4, r8
 8000754:	40d3      	lsrs	r3, r2
 8000756:	002a      	movs	r2, r5
 8000758:	40e2      	lsrs	r2, r4
 800075a:	001c      	movs	r4, r3
 800075c:	465b      	mov	r3, fp
 800075e:	0015      	movs	r5, r2
 8000760:	2b00      	cmp	r3, #0
 8000762:	db2a      	blt.n	80007ba <__udivmoddi4+0x182>
 8000764:	0026      	movs	r6, r4
 8000766:	409e      	lsls	r6, r3
 8000768:	0033      	movs	r3, r6
 800076a:	0026      	movs	r6, r4
 800076c:	4647      	mov	r7, r8
 800076e:	40be      	lsls	r6, r7
 8000770:	0032      	movs	r2, r6
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	4199      	sbcs	r1, r3
 8000776:	9000      	str	r0, [sp, #0]
 8000778:	9101      	str	r1, [sp, #4]
 800077a:	e79f      	b.n	80006bc <__udivmoddi4+0x84>
 800077c:	42a3      	cmp	r3, r4
 800077e:	d8bc      	bhi.n	80006fa <__udivmoddi4+0xc2>
 8000780:	e783      	b.n	800068a <__udivmoddi4+0x52>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	2100      	movs	r1, #0
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	2200      	movs	r2, #0
 800078c:	9100      	str	r1, [sp, #0]
 800078e:	9201      	str	r2, [sp, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	40da      	lsrs	r2, r3
 8000794:	9201      	str	r2, [sp, #4]
 8000796:	e786      	b.n	80006a6 <__udivmoddi4+0x6e>
 8000798:	4642      	mov	r2, r8
 800079a:	2320      	movs	r3, #32
 800079c:	1a9b      	subs	r3, r3, r2
 800079e:	002a      	movs	r2, r5
 80007a0:	4646      	mov	r6, r8
 80007a2:	409a      	lsls	r2, r3
 80007a4:	0023      	movs	r3, r4
 80007a6:	40f3      	lsrs	r3, r6
 80007a8:	4644      	mov	r4, r8
 80007aa:	4313      	orrs	r3, r2
 80007ac:	002a      	movs	r2, r5
 80007ae:	40e2      	lsrs	r2, r4
 80007b0:	001c      	movs	r4, r3
 80007b2:	465b      	mov	r3, fp
 80007b4:	0015      	movs	r5, r2
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	dad4      	bge.n	8000764 <__udivmoddi4+0x12c>
 80007ba:	4642      	mov	r2, r8
 80007bc:	002f      	movs	r7, r5
 80007be:	2320      	movs	r3, #32
 80007c0:	0026      	movs	r6, r4
 80007c2:	4097      	lsls	r7, r2
 80007c4:	1a9b      	subs	r3, r3, r2
 80007c6:	40de      	lsrs	r6, r3
 80007c8:	003b      	movs	r3, r7
 80007ca:	4333      	orrs	r3, r6
 80007cc:	e7cd      	b.n	800076a <__udivmoddi4+0x132>
 80007ce:	46c0      	nop			; (mov r8, r8)

080007d0 <__aeabi_fadd>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	46c6      	mov	lr, r8
 80007d4:	0243      	lsls	r3, r0, #9
 80007d6:	0a5b      	lsrs	r3, r3, #9
 80007d8:	024e      	lsls	r6, r1, #9
 80007da:	0045      	lsls	r5, r0, #1
 80007dc:	004f      	lsls	r7, r1, #1
 80007de:	00da      	lsls	r2, r3, #3
 80007e0:	0fc4      	lsrs	r4, r0, #31
 80007e2:	469c      	mov	ip, r3
 80007e4:	0a70      	lsrs	r0, r6, #9
 80007e6:	4690      	mov	r8, r2
 80007e8:	b500      	push	{lr}
 80007ea:	0e2d      	lsrs	r5, r5, #24
 80007ec:	0e3f      	lsrs	r7, r7, #24
 80007ee:	0fc9      	lsrs	r1, r1, #31
 80007f0:	09b6      	lsrs	r6, r6, #6
 80007f2:	428c      	cmp	r4, r1
 80007f4:	d04b      	beq.n	800088e <__aeabi_fadd+0xbe>
 80007f6:	1bea      	subs	r2, r5, r7
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	dd36      	ble.n	800086a <__aeabi_fadd+0x9a>
 80007fc:	2f00      	cmp	r7, #0
 80007fe:	d061      	beq.n	80008c4 <__aeabi_fadd+0xf4>
 8000800:	2dff      	cmp	r5, #255	; 0xff
 8000802:	d100      	bne.n	8000806 <__aeabi_fadd+0x36>
 8000804:	e0ad      	b.n	8000962 <__aeabi_fadd+0x192>
 8000806:	2380      	movs	r3, #128	; 0x80
 8000808:	04db      	lsls	r3, r3, #19
 800080a:	431e      	orrs	r6, r3
 800080c:	2a1b      	cmp	r2, #27
 800080e:	dc00      	bgt.n	8000812 <__aeabi_fadd+0x42>
 8000810:	e0d3      	b.n	80009ba <__aeabi_fadd+0x1ea>
 8000812:	2001      	movs	r0, #1
 8000814:	4643      	mov	r3, r8
 8000816:	1a18      	subs	r0, r3, r0
 8000818:	0143      	lsls	r3, r0, #5
 800081a:	d400      	bmi.n	800081e <__aeabi_fadd+0x4e>
 800081c:	e08c      	b.n	8000938 <__aeabi_fadd+0x168>
 800081e:	0180      	lsls	r0, r0, #6
 8000820:	0987      	lsrs	r7, r0, #6
 8000822:	0038      	movs	r0, r7
 8000824:	f002 fb56 	bl	8002ed4 <__clzsi2>
 8000828:	3805      	subs	r0, #5
 800082a:	4087      	lsls	r7, r0
 800082c:	4285      	cmp	r5, r0
 800082e:	dc00      	bgt.n	8000832 <__aeabi_fadd+0x62>
 8000830:	e0b6      	b.n	80009a0 <__aeabi_fadd+0x1d0>
 8000832:	1a2d      	subs	r5, r5, r0
 8000834:	48b3      	ldr	r0, [pc, #716]	; (8000b04 <__aeabi_fadd+0x334>)
 8000836:	4038      	ands	r0, r7
 8000838:	0743      	lsls	r3, r0, #29
 800083a:	d004      	beq.n	8000846 <__aeabi_fadd+0x76>
 800083c:	230f      	movs	r3, #15
 800083e:	4003      	ands	r3, r0
 8000840:	2b04      	cmp	r3, #4
 8000842:	d000      	beq.n	8000846 <__aeabi_fadd+0x76>
 8000844:	3004      	adds	r0, #4
 8000846:	0143      	lsls	r3, r0, #5
 8000848:	d400      	bmi.n	800084c <__aeabi_fadd+0x7c>
 800084a:	e078      	b.n	800093e <__aeabi_fadd+0x16e>
 800084c:	1c6a      	adds	r2, r5, #1
 800084e:	2dfe      	cmp	r5, #254	; 0xfe
 8000850:	d065      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000852:	0180      	lsls	r0, r0, #6
 8000854:	0a43      	lsrs	r3, r0, #9
 8000856:	469c      	mov	ip, r3
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	4663      	mov	r3, ip
 800085c:	05d0      	lsls	r0, r2, #23
 800085e:	4318      	orrs	r0, r3
 8000860:	07e4      	lsls	r4, r4, #31
 8000862:	4320      	orrs	r0, r4
 8000864:	bc80      	pop	{r7}
 8000866:	46b8      	mov	r8, r7
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	2a00      	cmp	r2, #0
 800086c:	d035      	beq.n	80008da <__aeabi_fadd+0x10a>
 800086e:	1b7a      	subs	r2, r7, r5
 8000870:	2d00      	cmp	r5, #0
 8000872:	d000      	beq.n	8000876 <__aeabi_fadd+0xa6>
 8000874:	e0af      	b.n	80009d6 <__aeabi_fadd+0x206>
 8000876:	4643      	mov	r3, r8
 8000878:	2b00      	cmp	r3, #0
 800087a:	d100      	bne.n	800087e <__aeabi_fadd+0xae>
 800087c:	e0a7      	b.n	80009ce <__aeabi_fadd+0x1fe>
 800087e:	1e53      	subs	r3, r2, #1
 8000880:	2a01      	cmp	r2, #1
 8000882:	d100      	bne.n	8000886 <__aeabi_fadd+0xb6>
 8000884:	e12f      	b.n	8000ae6 <__aeabi_fadd+0x316>
 8000886:	2aff      	cmp	r2, #255	; 0xff
 8000888:	d069      	beq.n	800095e <__aeabi_fadd+0x18e>
 800088a:	001a      	movs	r2, r3
 800088c:	e0aa      	b.n	80009e4 <__aeabi_fadd+0x214>
 800088e:	1be9      	subs	r1, r5, r7
 8000890:	2900      	cmp	r1, #0
 8000892:	dd70      	ble.n	8000976 <__aeabi_fadd+0x1a6>
 8000894:	2f00      	cmp	r7, #0
 8000896:	d037      	beq.n	8000908 <__aeabi_fadd+0x138>
 8000898:	2dff      	cmp	r5, #255	; 0xff
 800089a:	d062      	beq.n	8000962 <__aeabi_fadd+0x192>
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	04db      	lsls	r3, r3, #19
 80008a0:	431e      	orrs	r6, r3
 80008a2:	291b      	cmp	r1, #27
 80008a4:	dc00      	bgt.n	80008a8 <__aeabi_fadd+0xd8>
 80008a6:	e0b0      	b.n	8000a0a <__aeabi_fadd+0x23a>
 80008a8:	2001      	movs	r0, #1
 80008aa:	4440      	add	r0, r8
 80008ac:	0143      	lsls	r3, r0, #5
 80008ae:	d543      	bpl.n	8000938 <__aeabi_fadd+0x168>
 80008b0:	3501      	adds	r5, #1
 80008b2:	2dff      	cmp	r5, #255	; 0xff
 80008b4:	d033      	beq.n	800091e <__aeabi_fadd+0x14e>
 80008b6:	2301      	movs	r3, #1
 80008b8:	4a93      	ldr	r2, [pc, #588]	; (8000b08 <__aeabi_fadd+0x338>)
 80008ba:	4003      	ands	r3, r0
 80008bc:	0840      	lsrs	r0, r0, #1
 80008be:	4010      	ands	r0, r2
 80008c0:	4318      	orrs	r0, r3
 80008c2:	e7b9      	b.n	8000838 <__aeabi_fadd+0x68>
 80008c4:	2e00      	cmp	r6, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fadd+0xfa>
 80008c8:	e083      	b.n	80009d2 <__aeabi_fadd+0x202>
 80008ca:	1e51      	subs	r1, r2, #1
 80008cc:	2a01      	cmp	r2, #1
 80008ce:	d100      	bne.n	80008d2 <__aeabi_fadd+0x102>
 80008d0:	e0d8      	b.n	8000a84 <__aeabi_fadd+0x2b4>
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d045      	beq.n	8000962 <__aeabi_fadd+0x192>
 80008d6:	000a      	movs	r2, r1
 80008d8:	e798      	b.n	800080c <__aeabi_fadd+0x3c>
 80008da:	27fe      	movs	r7, #254	; 0xfe
 80008dc:	1c6a      	adds	r2, r5, #1
 80008de:	4217      	tst	r7, r2
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fadd+0x114>
 80008e2:	e086      	b.n	80009f2 <__aeabi_fadd+0x222>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fadd+0x11a>
 80008e8:	e0b7      	b.n	8000a5a <__aeabi_fadd+0x28a>
 80008ea:	4643      	mov	r3, r8
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x122>
 80008f0:	e0f3      	b.n	8000ada <__aeabi_fadd+0x30a>
 80008f2:	2200      	movs	r2, #0
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d0b0      	beq.n	800085a <__aeabi_fadd+0x8a>
 80008f8:	1b98      	subs	r0, r3, r6
 80008fa:	0143      	lsls	r3, r0, #5
 80008fc:	d400      	bmi.n	8000900 <__aeabi_fadd+0x130>
 80008fe:	e0fa      	b.n	8000af6 <__aeabi_fadd+0x326>
 8000900:	4643      	mov	r3, r8
 8000902:	000c      	movs	r4, r1
 8000904:	1af0      	subs	r0, r6, r3
 8000906:	e797      	b.n	8000838 <__aeabi_fadd+0x68>
 8000908:	2e00      	cmp	r6, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0x13e>
 800090c:	e0c8      	b.n	8000aa0 <__aeabi_fadd+0x2d0>
 800090e:	1e4a      	subs	r2, r1, #1
 8000910:	2901      	cmp	r1, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fadd+0x146>
 8000914:	e0ae      	b.n	8000a74 <__aeabi_fadd+0x2a4>
 8000916:	29ff      	cmp	r1, #255	; 0xff
 8000918:	d023      	beq.n	8000962 <__aeabi_fadd+0x192>
 800091a:	0011      	movs	r1, r2
 800091c:	e7c1      	b.n	80008a2 <__aeabi_fadd+0xd2>
 800091e:	2300      	movs	r3, #0
 8000920:	22ff      	movs	r2, #255	; 0xff
 8000922:	469c      	mov	ip, r3
 8000924:	e799      	b.n	800085a <__aeabi_fadd+0x8a>
 8000926:	21fe      	movs	r1, #254	; 0xfe
 8000928:	1c6a      	adds	r2, r5, #1
 800092a:	4211      	tst	r1, r2
 800092c:	d077      	beq.n	8000a1e <__aeabi_fadd+0x24e>
 800092e:	2aff      	cmp	r2, #255	; 0xff
 8000930:	d0f5      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000932:	0015      	movs	r5, r2
 8000934:	4446      	add	r6, r8
 8000936:	0870      	lsrs	r0, r6, #1
 8000938:	0743      	lsls	r3, r0, #29
 800093a:	d000      	beq.n	800093e <__aeabi_fadd+0x16e>
 800093c:	e77e      	b.n	800083c <__aeabi_fadd+0x6c>
 800093e:	08c3      	lsrs	r3, r0, #3
 8000940:	2dff      	cmp	r5, #255	; 0xff
 8000942:	d00e      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000944:	025b      	lsls	r3, r3, #9
 8000946:	0a5b      	lsrs	r3, r3, #9
 8000948:	469c      	mov	ip, r3
 800094a:	b2ea      	uxtb	r2, r5
 800094c:	e785      	b.n	800085a <__aeabi_fadd+0x8a>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d007      	beq.n	8000962 <__aeabi_fadd+0x192>
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	03d2      	lsls	r2, r2, #15
 8000956:	4213      	tst	r3, r2
 8000958:	d003      	beq.n	8000962 <__aeabi_fadd+0x192>
 800095a:	4210      	tst	r0, r2
 800095c:	d101      	bne.n	8000962 <__aeabi_fadd+0x192>
 800095e:	000c      	movs	r4, r1
 8000960:	0003      	movs	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d0db      	beq.n	800091e <__aeabi_fadd+0x14e>
 8000966:	2080      	movs	r0, #128	; 0x80
 8000968:	03c0      	lsls	r0, r0, #15
 800096a:	4318      	orrs	r0, r3
 800096c:	0240      	lsls	r0, r0, #9
 800096e:	0a43      	lsrs	r3, r0, #9
 8000970:	469c      	mov	ip, r3
 8000972:	22ff      	movs	r2, #255	; 0xff
 8000974:	e771      	b.n	800085a <__aeabi_fadd+0x8a>
 8000976:	2900      	cmp	r1, #0
 8000978:	d0d5      	beq.n	8000926 <__aeabi_fadd+0x156>
 800097a:	1b7a      	subs	r2, r7, r5
 800097c:	2d00      	cmp	r5, #0
 800097e:	d160      	bne.n	8000a42 <__aeabi_fadd+0x272>
 8000980:	4643      	mov	r3, r8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d024      	beq.n	80009d0 <__aeabi_fadd+0x200>
 8000986:	1e53      	subs	r3, r2, #1
 8000988:	2a01      	cmp	r2, #1
 800098a:	d073      	beq.n	8000a74 <__aeabi_fadd+0x2a4>
 800098c:	2aff      	cmp	r2, #255	; 0xff
 800098e:	d0e7      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000990:	001a      	movs	r2, r3
 8000992:	2a1b      	cmp	r2, #27
 8000994:	dc00      	bgt.n	8000998 <__aeabi_fadd+0x1c8>
 8000996:	e085      	b.n	8000aa4 <__aeabi_fadd+0x2d4>
 8000998:	2001      	movs	r0, #1
 800099a:	003d      	movs	r5, r7
 800099c:	1980      	adds	r0, r0, r6
 800099e:	e785      	b.n	80008ac <__aeabi_fadd+0xdc>
 80009a0:	2320      	movs	r3, #32
 80009a2:	003a      	movs	r2, r7
 80009a4:	1b45      	subs	r5, r0, r5
 80009a6:	0038      	movs	r0, r7
 80009a8:	3501      	adds	r5, #1
 80009aa:	40ea      	lsrs	r2, r5
 80009ac:	1b5d      	subs	r5, r3, r5
 80009ae:	40a8      	lsls	r0, r5
 80009b0:	1e43      	subs	r3, r0, #1
 80009b2:	4198      	sbcs	r0, r3
 80009b4:	2500      	movs	r5, #0
 80009b6:	4310      	orrs	r0, r2
 80009b8:	e73e      	b.n	8000838 <__aeabi_fadd+0x68>
 80009ba:	2320      	movs	r3, #32
 80009bc:	0030      	movs	r0, r6
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	0031      	movs	r1, r6
 80009c2:	4098      	lsls	r0, r3
 80009c4:	40d1      	lsrs	r1, r2
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	4308      	orrs	r0, r1
 80009cc:	e722      	b.n	8000814 <__aeabi_fadd+0x44>
 80009ce:	000c      	movs	r4, r1
 80009d0:	0003      	movs	r3, r0
 80009d2:	0015      	movs	r5, r2
 80009d4:	e7b4      	b.n	8000940 <__aeabi_fadd+0x170>
 80009d6:	2fff      	cmp	r7, #255	; 0xff
 80009d8:	d0c1      	beq.n	800095e <__aeabi_fadd+0x18e>
 80009da:	2380      	movs	r3, #128	; 0x80
 80009dc:	4640      	mov	r0, r8
 80009de:	04db      	lsls	r3, r3, #19
 80009e0:	4318      	orrs	r0, r3
 80009e2:	4680      	mov	r8, r0
 80009e4:	2a1b      	cmp	r2, #27
 80009e6:	dd51      	ble.n	8000a8c <__aeabi_fadd+0x2bc>
 80009e8:	2001      	movs	r0, #1
 80009ea:	000c      	movs	r4, r1
 80009ec:	003d      	movs	r5, r7
 80009ee:	1a30      	subs	r0, r6, r0
 80009f0:	e712      	b.n	8000818 <__aeabi_fadd+0x48>
 80009f2:	4643      	mov	r3, r8
 80009f4:	1b9f      	subs	r7, r3, r6
 80009f6:	017b      	lsls	r3, r7, #5
 80009f8:	d42b      	bmi.n	8000a52 <__aeabi_fadd+0x282>
 80009fa:	2f00      	cmp	r7, #0
 80009fc:	d000      	beq.n	8000a00 <__aeabi_fadd+0x230>
 80009fe:	e710      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a00:	2300      	movs	r3, #0
 8000a02:	2400      	movs	r4, #0
 8000a04:	2200      	movs	r2, #0
 8000a06:	469c      	mov	ip, r3
 8000a08:	e727      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a0a:	2320      	movs	r3, #32
 8000a0c:	0032      	movs	r2, r6
 8000a0e:	0030      	movs	r0, r6
 8000a10:	40ca      	lsrs	r2, r1
 8000a12:	1a59      	subs	r1, r3, r1
 8000a14:	4088      	lsls	r0, r1
 8000a16:	1e43      	subs	r3, r0, #1
 8000a18:	4198      	sbcs	r0, r3
 8000a1a:	4310      	orrs	r0, r2
 8000a1c:	e745      	b.n	80008aa <__aeabi_fadd+0xda>
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d14a      	bne.n	8000ab8 <__aeabi_fadd+0x2e8>
 8000a22:	4643      	mov	r3, r8
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d063      	beq.n	8000af0 <__aeabi_fadd+0x320>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fadd+0x260>
 8000a2e:	e714      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a30:	0030      	movs	r0, r6
 8000a32:	4440      	add	r0, r8
 8000a34:	0143      	lsls	r3, r0, #5
 8000a36:	d400      	bmi.n	8000a3a <__aeabi_fadd+0x26a>
 8000a38:	e77e      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a3a:	4b32      	ldr	r3, [pc, #200]	; (8000b04 <__aeabi_fadd+0x334>)
 8000a3c:	3501      	adds	r5, #1
 8000a3e:	4018      	ands	r0, r3
 8000a40:	e77a      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a42:	2fff      	cmp	r7, #255	; 0xff
 8000a44:	d08c      	beq.n	8000960 <__aeabi_fadd+0x190>
 8000a46:	2380      	movs	r3, #128	; 0x80
 8000a48:	4641      	mov	r1, r8
 8000a4a:	04db      	lsls	r3, r3, #19
 8000a4c:	4319      	orrs	r1, r3
 8000a4e:	4688      	mov	r8, r1
 8000a50:	e79f      	b.n	8000992 <__aeabi_fadd+0x1c2>
 8000a52:	4643      	mov	r3, r8
 8000a54:	000c      	movs	r4, r1
 8000a56:	1af7      	subs	r7, r6, r3
 8000a58:	e6e3      	b.n	8000822 <__aeabi_fadd+0x52>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_fadd+0x292>
 8000a60:	e775      	b.n	800094e <__aeabi_fadd+0x17e>
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fadd+0x298>
 8000a66:	e77a      	b.n	800095e <__aeabi_fadd+0x18e>
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	03db      	lsls	r3, r3, #15
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	469c      	mov	ip, r3
 8000a70:	22ff      	movs	r2, #255	; 0xff
 8000a72:	e6f2      	b.n	800085a <__aeabi_fadd+0x8a>
 8000a74:	0030      	movs	r0, r6
 8000a76:	4440      	add	r0, r8
 8000a78:	2501      	movs	r5, #1
 8000a7a:	0143      	lsls	r3, r0, #5
 8000a7c:	d400      	bmi.n	8000a80 <__aeabi_fadd+0x2b0>
 8000a7e:	e75b      	b.n	8000938 <__aeabi_fadd+0x168>
 8000a80:	2502      	movs	r5, #2
 8000a82:	e718      	b.n	80008b6 <__aeabi_fadd+0xe6>
 8000a84:	4643      	mov	r3, r8
 8000a86:	2501      	movs	r5, #1
 8000a88:	1b98      	subs	r0, r3, r6
 8000a8a:	e6c5      	b.n	8000818 <__aeabi_fadd+0x48>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	4644      	mov	r4, r8
 8000a90:	4640      	mov	r0, r8
 8000a92:	40d4      	lsrs	r4, r2
 8000a94:	1a9a      	subs	r2, r3, r2
 8000a96:	4090      	lsls	r0, r2
 8000a98:	1e43      	subs	r3, r0, #1
 8000a9a:	4198      	sbcs	r0, r3
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	e7a4      	b.n	80009ea <__aeabi_fadd+0x21a>
 8000aa0:	000d      	movs	r5, r1
 8000aa2:	e74d      	b.n	8000940 <__aeabi_fadd+0x170>
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	4641      	mov	r1, r8
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	40d1      	lsrs	r1, r2
 8000aac:	1a9a      	subs	r2, r3, r2
 8000aae:	4090      	lsls	r0, r2
 8000ab0:	1e43      	subs	r3, r0, #1
 8000ab2:	4198      	sbcs	r0, r3
 8000ab4:	4308      	orrs	r0, r1
 8000ab6:	e770      	b.n	800099a <__aeabi_fadd+0x1ca>
 8000ab8:	4642      	mov	r2, r8
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x2f0>
 8000abe:	e74f      	b.n	8000960 <__aeabi_fadd+0x190>
 8000ac0:	2e00      	cmp	r6, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fadd+0x2f6>
 8000ac4:	e74d      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ac6:	2280      	movs	r2, #128	; 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4213      	tst	r3, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x300>
 8000ace:	e748      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_fadd+0x306>
 8000ad4:	e745      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ad6:	0003      	movs	r3, r0
 8000ad8:	e743      	b.n	8000962 <__aeabi_fadd+0x192>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d090      	beq.n	8000a00 <__aeabi_fadd+0x230>
 8000ade:	000c      	movs	r4, r1
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	e6b9      	b.n	800085a <__aeabi_fadd+0x8a>
 8000ae6:	4643      	mov	r3, r8
 8000ae8:	000c      	movs	r4, r1
 8000aea:	1af0      	subs	r0, r6, r3
 8000aec:	3501      	adds	r5, #1
 8000aee:	e693      	b.n	8000818 <__aeabi_fadd+0x48>
 8000af0:	4684      	mov	ip, r0
 8000af2:	2200      	movs	r2, #0
 8000af4:	e6b1      	b.n	800085a <__aeabi_fadd+0x8a>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d000      	beq.n	8000afc <__aeabi_fadd+0x32c>
 8000afa:	e71d      	b.n	8000938 <__aeabi_fadd+0x168>
 8000afc:	2300      	movs	r3, #0
 8000afe:	2400      	movs	r4, #0
 8000b00:	469c      	mov	ip, r3
 8000b02:	e6aa      	b.n	800085a <__aeabi_fadd+0x8a>
 8000b04:	fbffffff 	.word	0xfbffffff
 8000b08:	7dffffff 	.word	0x7dffffff

08000b0c <__aeabi_fdiv>:
 8000b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0e:	464f      	mov	r7, r9
 8000b10:	4646      	mov	r6, r8
 8000b12:	46d6      	mov	lr, sl
 8000b14:	0245      	lsls	r5, r0, #9
 8000b16:	b5c0      	push	{r6, r7, lr}
 8000b18:	0047      	lsls	r7, r0, #1
 8000b1a:	1c0c      	adds	r4, r1, #0
 8000b1c:	0a6d      	lsrs	r5, r5, #9
 8000b1e:	0e3f      	lsrs	r7, r7, #24
 8000b20:	0fc6      	lsrs	r6, r0, #31
 8000b22:	2f00      	cmp	r7, #0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_fdiv+0x1c>
 8000b26:	e070      	b.n	8000c0a <__aeabi_fdiv+0xfe>
 8000b28:	2fff      	cmp	r7, #255	; 0xff
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_fdiv+0x22>
 8000b2c:	e075      	b.n	8000c1a <__aeabi_fdiv+0x10e>
 8000b2e:	00eb      	lsls	r3, r5, #3
 8000b30:	2580      	movs	r5, #128	; 0x80
 8000b32:	04ed      	lsls	r5, r5, #19
 8000b34:	431d      	orrs	r5, r3
 8000b36:	2300      	movs	r3, #0
 8000b38:	4699      	mov	r9, r3
 8000b3a:	469a      	mov	sl, r3
 8000b3c:	3f7f      	subs	r7, #127	; 0x7f
 8000b3e:	0260      	lsls	r0, r4, #9
 8000b40:	0a43      	lsrs	r3, r0, #9
 8000b42:	4698      	mov	r8, r3
 8000b44:	0063      	lsls	r3, r4, #1
 8000b46:	0e1b      	lsrs	r3, r3, #24
 8000b48:	0fe4      	lsrs	r4, r4, #31
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d04e      	beq.n	8000bec <__aeabi_fdiv+0xe0>
 8000b4e:	2bff      	cmp	r3, #255	; 0xff
 8000b50:	d046      	beq.n	8000be0 <__aeabi_fdiv+0xd4>
 8000b52:	4642      	mov	r2, r8
 8000b54:	00d0      	lsls	r0, r2, #3
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	04d2      	lsls	r2, r2, #19
 8000b5a:	4302      	orrs	r2, r0
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2200      	movs	r2, #0
 8000b60:	3b7f      	subs	r3, #127	; 0x7f
 8000b62:	0031      	movs	r1, r6
 8000b64:	1aff      	subs	r7, r7, r3
 8000b66:	464b      	mov	r3, r9
 8000b68:	4061      	eors	r1, r4
 8000b6a:	b2c9      	uxtb	r1, r1
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	2b0f      	cmp	r3, #15
 8000b70:	d900      	bls.n	8000b74 <__aeabi_fdiv+0x68>
 8000b72:	e0b5      	b.n	8000ce0 <__aeabi_fdiv+0x1d4>
 8000b74:	486e      	ldr	r0, [pc, #440]	; (8000d30 <__aeabi_fdiv+0x224>)
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	58c3      	ldr	r3, [r0, r3]
 8000b7a:	469f      	mov	pc, r3
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	4698      	mov	r8, r3
 8000b80:	0026      	movs	r6, r4
 8000b82:	4645      	mov	r5, r8
 8000b84:	4692      	mov	sl, r2
 8000b86:	4653      	mov	r3, sl
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_fdiv+0x82>
 8000b8c:	e089      	b.n	8000ca2 <__aeabi_fdiv+0x196>
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d100      	bne.n	8000b94 <__aeabi_fdiv+0x88>
 8000b92:	e09e      	b.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d018      	beq.n	8000bca <__aeabi_fdiv+0xbe>
 8000b98:	003b      	movs	r3, r7
 8000b9a:	337f      	adds	r3, #127	; 0x7f
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	dd69      	ble.n	8000c74 <__aeabi_fdiv+0x168>
 8000ba0:	076a      	lsls	r2, r5, #29
 8000ba2:	d004      	beq.n	8000bae <__aeabi_fdiv+0xa2>
 8000ba4:	220f      	movs	r2, #15
 8000ba6:	402a      	ands	r2, r5
 8000ba8:	2a04      	cmp	r2, #4
 8000baa:	d000      	beq.n	8000bae <__aeabi_fdiv+0xa2>
 8000bac:	3504      	adds	r5, #4
 8000bae:	012a      	lsls	r2, r5, #4
 8000bb0:	d503      	bpl.n	8000bba <__aeabi_fdiv+0xae>
 8000bb2:	4b60      	ldr	r3, [pc, #384]	; (8000d34 <__aeabi_fdiv+0x228>)
 8000bb4:	401d      	ands	r5, r3
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	3380      	adds	r3, #128	; 0x80
 8000bba:	2bfe      	cmp	r3, #254	; 0xfe
 8000bbc:	dd00      	ble.n	8000bc0 <__aeabi_fdiv+0xb4>
 8000bbe:	e070      	b.n	8000ca2 <__aeabi_fdiv+0x196>
 8000bc0:	01ad      	lsls	r5, r5, #6
 8000bc2:	0a6d      	lsrs	r5, r5, #9
 8000bc4:	b2d8      	uxtb	r0, r3
 8000bc6:	e002      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000bc8:	000e      	movs	r6, r1
 8000bca:	2000      	movs	r0, #0
 8000bcc:	2500      	movs	r5, #0
 8000bce:	05c0      	lsls	r0, r0, #23
 8000bd0:	4328      	orrs	r0, r5
 8000bd2:	07f6      	lsls	r6, r6, #31
 8000bd4:	4330      	orrs	r0, r6
 8000bd6:	bce0      	pop	{r5, r6, r7}
 8000bd8:	46ba      	mov	sl, r7
 8000bda:	46b1      	mov	r9, r6
 8000bdc:	46a8      	mov	r8, r5
 8000bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000be0:	4643      	mov	r3, r8
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d13f      	bne.n	8000c66 <__aeabi_fdiv+0x15a>
 8000be6:	2202      	movs	r2, #2
 8000be8:	3fff      	subs	r7, #255	; 0xff
 8000bea:	e003      	b.n	8000bf4 <__aeabi_fdiv+0xe8>
 8000bec:	4643      	mov	r3, r8
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d12d      	bne.n	8000c4e <__aeabi_fdiv+0x142>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	0031      	movs	r1, r6
 8000bf6:	464b      	mov	r3, r9
 8000bf8:	4061      	eors	r1, r4
 8000bfa:	b2c9      	uxtb	r1, r1
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	2b0f      	cmp	r3, #15
 8000c00:	d834      	bhi.n	8000c6c <__aeabi_fdiv+0x160>
 8000c02:	484d      	ldr	r0, [pc, #308]	; (8000d38 <__aeabi_fdiv+0x22c>)
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	58c3      	ldr	r3, [r0, r3]
 8000c08:	469f      	mov	pc, r3
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	d113      	bne.n	8000c36 <__aeabi_fdiv+0x12a>
 8000c0e:	2304      	movs	r3, #4
 8000c10:	4699      	mov	r9, r3
 8000c12:	3b03      	subs	r3, #3
 8000c14:	2700      	movs	r7, #0
 8000c16:	469a      	mov	sl, r3
 8000c18:	e791      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c1a:	2d00      	cmp	r5, #0
 8000c1c:	d105      	bne.n	8000c2a <__aeabi_fdiv+0x11e>
 8000c1e:	2308      	movs	r3, #8
 8000c20:	4699      	mov	r9, r3
 8000c22:	3b06      	subs	r3, #6
 8000c24:	27ff      	movs	r7, #255	; 0xff
 8000c26:	469a      	mov	sl, r3
 8000c28:	e789      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c2a:	230c      	movs	r3, #12
 8000c2c:	4699      	mov	r9, r3
 8000c2e:	3b09      	subs	r3, #9
 8000c30:	27ff      	movs	r7, #255	; 0xff
 8000c32:	469a      	mov	sl, r3
 8000c34:	e783      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c36:	0028      	movs	r0, r5
 8000c38:	f002 f94c 	bl	8002ed4 <__clzsi2>
 8000c3c:	2776      	movs	r7, #118	; 0x76
 8000c3e:	1f43      	subs	r3, r0, #5
 8000c40:	409d      	lsls	r5, r3
 8000c42:	2300      	movs	r3, #0
 8000c44:	427f      	negs	r7, r7
 8000c46:	4699      	mov	r9, r3
 8000c48:	469a      	mov	sl, r3
 8000c4a:	1a3f      	subs	r7, r7, r0
 8000c4c:	e777      	b.n	8000b3e <__aeabi_fdiv+0x32>
 8000c4e:	4640      	mov	r0, r8
 8000c50:	f002 f940 	bl	8002ed4 <__clzsi2>
 8000c54:	4642      	mov	r2, r8
 8000c56:	1f43      	subs	r3, r0, #5
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	2376      	movs	r3, #118	; 0x76
 8000c5c:	425b      	negs	r3, r3
 8000c5e:	4690      	mov	r8, r2
 8000c60:	1a1b      	subs	r3, r3, r0
 8000c62:	2200      	movs	r2, #0
 8000c64:	e77d      	b.n	8000b62 <__aeabi_fdiv+0x56>
 8000c66:	23ff      	movs	r3, #255	; 0xff
 8000c68:	2203      	movs	r2, #3
 8000c6a:	e77a      	b.n	8000b62 <__aeabi_fdiv+0x56>
 8000c6c:	000e      	movs	r6, r1
 8000c6e:	20ff      	movs	r0, #255	; 0xff
 8000c70:	2500      	movs	r5, #0
 8000c72:	e7ac      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000c74:	2001      	movs	r0, #1
 8000c76:	1ac0      	subs	r0, r0, r3
 8000c78:	281b      	cmp	r0, #27
 8000c7a:	dca6      	bgt.n	8000bca <__aeabi_fdiv+0xbe>
 8000c7c:	379e      	adds	r7, #158	; 0x9e
 8000c7e:	002a      	movs	r2, r5
 8000c80:	40bd      	lsls	r5, r7
 8000c82:	40c2      	lsrs	r2, r0
 8000c84:	1e6b      	subs	r3, r5, #1
 8000c86:	419d      	sbcs	r5, r3
 8000c88:	4315      	orrs	r5, r2
 8000c8a:	076b      	lsls	r3, r5, #29
 8000c8c:	d004      	beq.n	8000c98 <__aeabi_fdiv+0x18c>
 8000c8e:	230f      	movs	r3, #15
 8000c90:	402b      	ands	r3, r5
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	d000      	beq.n	8000c98 <__aeabi_fdiv+0x18c>
 8000c96:	3504      	adds	r5, #4
 8000c98:	016b      	lsls	r3, r5, #5
 8000c9a:	d544      	bpl.n	8000d26 <__aeabi_fdiv+0x21a>
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	2500      	movs	r5, #0
 8000ca0:	e795      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ca2:	20ff      	movs	r0, #255	; 0xff
 8000ca4:	2500      	movs	r5, #0
 8000ca6:	e792      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ca8:	2580      	movs	r5, #128	; 0x80
 8000caa:	2600      	movs	r6, #0
 8000cac:	20ff      	movs	r0, #255	; 0xff
 8000cae:	03ed      	lsls	r5, r5, #15
 8000cb0:	e78d      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	4698      	mov	r8, r3
 8000cb6:	2080      	movs	r0, #128	; 0x80
 8000cb8:	03c0      	lsls	r0, r0, #15
 8000cba:	4205      	tst	r5, r0
 8000cbc:	d009      	beq.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000cbe:	4643      	mov	r3, r8
 8000cc0:	4203      	tst	r3, r0
 8000cc2:	d106      	bne.n	8000cd2 <__aeabi_fdiv+0x1c6>
 8000cc4:	4645      	mov	r5, r8
 8000cc6:	4305      	orrs	r5, r0
 8000cc8:	026d      	lsls	r5, r5, #9
 8000cca:	0026      	movs	r6, r4
 8000ccc:	20ff      	movs	r0, #255	; 0xff
 8000cce:	0a6d      	lsrs	r5, r5, #9
 8000cd0:	e77d      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000cd2:	2080      	movs	r0, #128	; 0x80
 8000cd4:	03c0      	lsls	r0, r0, #15
 8000cd6:	4305      	orrs	r5, r0
 8000cd8:	026d      	lsls	r5, r5, #9
 8000cda:	20ff      	movs	r0, #255	; 0xff
 8000cdc:	0a6d      	lsrs	r5, r5, #9
 8000cde:	e776      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000ce0:	4642      	mov	r2, r8
 8000ce2:	016b      	lsls	r3, r5, #5
 8000ce4:	0150      	lsls	r0, r2, #5
 8000ce6:	4283      	cmp	r3, r0
 8000ce8:	d219      	bcs.n	8000d1e <__aeabi_fdiv+0x212>
 8000cea:	221b      	movs	r2, #27
 8000cec:	2500      	movs	r5, #0
 8000cee:	3f01      	subs	r7, #1
 8000cf0:	2601      	movs	r6, #1
 8000cf2:	001c      	movs	r4, r3
 8000cf4:	006d      	lsls	r5, r5, #1
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	2c00      	cmp	r4, #0
 8000cfa:	db01      	blt.n	8000d00 <__aeabi_fdiv+0x1f4>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	d801      	bhi.n	8000d04 <__aeabi_fdiv+0x1f8>
 8000d00:	1a1b      	subs	r3, r3, r0
 8000d02:	4335      	orrs	r5, r6
 8000d04:	3a01      	subs	r2, #1
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d1f3      	bne.n	8000cf2 <__aeabi_fdiv+0x1e6>
 8000d0a:	1e5a      	subs	r2, r3, #1
 8000d0c:	4193      	sbcs	r3, r2
 8000d0e:	431d      	orrs	r5, r3
 8000d10:	003b      	movs	r3, r7
 8000d12:	337f      	adds	r3, #127	; 0x7f
 8000d14:	000e      	movs	r6, r1
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	dd00      	ble.n	8000d1c <__aeabi_fdiv+0x210>
 8000d1a:	e741      	b.n	8000ba0 <__aeabi_fdiv+0x94>
 8000d1c:	e7aa      	b.n	8000c74 <__aeabi_fdiv+0x168>
 8000d1e:	221a      	movs	r2, #26
 8000d20:	2501      	movs	r5, #1
 8000d22:	1a1b      	subs	r3, r3, r0
 8000d24:	e7e4      	b.n	8000cf0 <__aeabi_fdiv+0x1e4>
 8000d26:	01ad      	lsls	r5, r5, #6
 8000d28:	2000      	movs	r0, #0
 8000d2a:	0a6d      	lsrs	r5, r5, #9
 8000d2c:	e74f      	b.n	8000bce <__aeabi_fdiv+0xc2>
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	0800d0e8 	.word	0x0800d0e8
 8000d34:	f7ffffff 	.word	0xf7ffffff
 8000d38:	0800d128 	.word	0x0800d128

08000d3c <__eqsf2>:
 8000d3c:	b570      	push	{r4, r5, r6, lr}
 8000d3e:	0042      	lsls	r2, r0, #1
 8000d40:	0245      	lsls	r5, r0, #9
 8000d42:	024e      	lsls	r6, r1, #9
 8000d44:	004c      	lsls	r4, r1, #1
 8000d46:	0fc3      	lsrs	r3, r0, #31
 8000d48:	0a6d      	lsrs	r5, r5, #9
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	0e12      	lsrs	r2, r2, #24
 8000d4e:	0a76      	lsrs	r6, r6, #9
 8000d50:	0e24      	lsrs	r4, r4, #24
 8000d52:	0fc9      	lsrs	r1, r1, #31
 8000d54:	2aff      	cmp	r2, #255	; 0xff
 8000d56:	d006      	beq.n	8000d66 <__eqsf2+0x2a>
 8000d58:	2cff      	cmp	r4, #255	; 0xff
 8000d5a:	d003      	beq.n	8000d64 <__eqsf2+0x28>
 8000d5c:	42a2      	cmp	r2, r4
 8000d5e:	d101      	bne.n	8000d64 <__eqsf2+0x28>
 8000d60:	42b5      	cmp	r5, r6
 8000d62:	d006      	beq.n	8000d72 <__eqsf2+0x36>
 8000d64:	bd70      	pop	{r4, r5, r6, pc}
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d1fc      	bne.n	8000d64 <__eqsf2+0x28>
 8000d6a:	2cff      	cmp	r4, #255	; 0xff
 8000d6c:	d1fa      	bne.n	8000d64 <__eqsf2+0x28>
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d1f8      	bne.n	8000d64 <__eqsf2+0x28>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d006      	beq.n	8000d84 <__eqsf2+0x48>
 8000d76:	2001      	movs	r0, #1
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d1f3      	bne.n	8000d64 <__eqsf2+0x28>
 8000d7c:	0028      	movs	r0, r5
 8000d7e:	1e43      	subs	r3, r0, #1
 8000d80:	4198      	sbcs	r0, r3
 8000d82:	e7ef      	b.n	8000d64 <__eqsf2+0x28>
 8000d84:	2000      	movs	r0, #0
 8000d86:	e7ed      	b.n	8000d64 <__eqsf2+0x28>

08000d88 <__gesf2>:
 8000d88:	b570      	push	{r4, r5, r6, lr}
 8000d8a:	0042      	lsls	r2, r0, #1
 8000d8c:	0245      	lsls	r5, r0, #9
 8000d8e:	024e      	lsls	r6, r1, #9
 8000d90:	004c      	lsls	r4, r1, #1
 8000d92:	0fc3      	lsrs	r3, r0, #31
 8000d94:	0a6d      	lsrs	r5, r5, #9
 8000d96:	0e12      	lsrs	r2, r2, #24
 8000d98:	0a76      	lsrs	r6, r6, #9
 8000d9a:	0e24      	lsrs	r4, r4, #24
 8000d9c:	0fc8      	lsrs	r0, r1, #31
 8000d9e:	2aff      	cmp	r2, #255	; 0xff
 8000da0:	d01b      	beq.n	8000dda <__gesf2+0x52>
 8000da2:	2cff      	cmp	r4, #255	; 0xff
 8000da4:	d00e      	beq.n	8000dc4 <__gesf2+0x3c>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d11b      	bne.n	8000de2 <__gesf2+0x5a>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d101      	bne.n	8000db2 <__gesf2+0x2a>
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d01c      	beq.n	8000dec <__gesf2+0x64>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d00c      	beq.n	8000dd0 <__gesf2+0x48>
 8000db6:	4283      	cmp	r3, r0
 8000db8:	d01c      	beq.n	8000df4 <__gesf2+0x6c>
 8000dba:	2102      	movs	r1, #2
 8000dbc:	1e58      	subs	r0, r3, #1
 8000dbe:	4008      	ands	r0, r1
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	bd70      	pop	{r4, r5, r6, pc}
 8000dc4:	2e00      	cmp	r6, #0
 8000dc6:	d122      	bne.n	8000e0e <__gesf2+0x86>
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	d1f4      	bne.n	8000db6 <__gesf2+0x2e>
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d1f2      	bne.n	8000db6 <__gesf2+0x2e>
 8000dd0:	2800      	cmp	r0, #0
 8000dd2:	d1f6      	bne.n	8000dc2 <__gesf2+0x3a>
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	4240      	negs	r0, r0
 8000dd8:	e7f3      	b.n	8000dc2 <__gesf2+0x3a>
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d117      	bne.n	8000e0e <__gesf2+0x86>
 8000dde:	2cff      	cmp	r4, #255	; 0xff
 8000de0:	d0f0      	beq.n	8000dc4 <__gesf2+0x3c>
 8000de2:	2c00      	cmp	r4, #0
 8000de4:	d1e7      	bne.n	8000db6 <__gesf2+0x2e>
 8000de6:	2e00      	cmp	r6, #0
 8000de8:	d1e5      	bne.n	8000db6 <__gesf2+0x2e>
 8000dea:	e7e6      	b.n	8000dba <__gesf2+0x32>
 8000dec:	2000      	movs	r0, #0
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	d0e7      	beq.n	8000dc2 <__gesf2+0x3a>
 8000df2:	e7e2      	b.n	8000dba <__gesf2+0x32>
 8000df4:	42a2      	cmp	r2, r4
 8000df6:	dc05      	bgt.n	8000e04 <__gesf2+0x7c>
 8000df8:	dbea      	blt.n	8000dd0 <__gesf2+0x48>
 8000dfa:	42b5      	cmp	r5, r6
 8000dfc:	d802      	bhi.n	8000e04 <__gesf2+0x7c>
 8000dfe:	d3e7      	bcc.n	8000dd0 <__gesf2+0x48>
 8000e00:	2000      	movs	r0, #0
 8000e02:	e7de      	b.n	8000dc2 <__gesf2+0x3a>
 8000e04:	4243      	negs	r3, r0
 8000e06:	4158      	adcs	r0, r3
 8000e08:	0040      	lsls	r0, r0, #1
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	e7d9      	b.n	8000dc2 <__gesf2+0x3a>
 8000e0e:	2002      	movs	r0, #2
 8000e10:	4240      	negs	r0, r0
 8000e12:	e7d6      	b.n	8000dc2 <__gesf2+0x3a>

08000e14 <__lesf2>:
 8000e14:	b570      	push	{r4, r5, r6, lr}
 8000e16:	0042      	lsls	r2, r0, #1
 8000e18:	0245      	lsls	r5, r0, #9
 8000e1a:	024e      	lsls	r6, r1, #9
 8000e1c:	004c      	lsls	r4, r1, #1
 8000e1e:	0fc3      	lsrs	r3, r0, #31
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e12      	lsrs	r2, r2, #24
 8000e24:	0a76      	lsrs	r6, r6, #9
 8000e26:	0e24      	lsrs	r4, r4, #24
 8000e28:	0fc8      	lsrs	r0, r1, #31
 8000e2a:	2aff      	cmp	r2, #255	; 0xff
 8000e2c:	d00b      	beq.n	8000e46 <__lesf2+0x32>
 8000e2e:	2cff      	cmp	r4, #255	; 0xff
 8000e30:	d00d      	beq.n	8000e4e <__lesf2+0x3a>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	d11f      	bne.n	8000e76 <__lesf2+0x62>
 8000e36:	2c00      	cmp	r4, #0
 8000e38:	d116      	bne.n	8000e68 <__lesf2+0x54>
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d114      	bne.n	8000e68 <__lesf2+0x54>
 8000e3e:	2000      	movs	r0, #0
 8000e40:	2d00      	cmp	r5, #0
 8000e42:	d010      	beq.n	8000e66 <__lesf2+0x52>
 8000e44:	e009      	b.n	8000e5a <__lesf2+0x46>
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d10c      	bne.n	8000e64 <__lesf2+0x50>
 8000e4a:	2cff      	cmp	r4, #255	; 0xff
 8000e4c:	d113      	bne.n	8000e76 <__lesf2+0x62>
 8000e4e:	2e00      	cmp	r6, #0
 8000e50:	d108      	bne.n	8000e64 <__lesf2+0x50>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	d008      	beq.n	8000e68 <__lesf2+0x54>
 8000e56:	4283      	cmp	r3, r0
 8000e58:	d012      	beq.n	8000e80 <__lesf2+0x6c>
 8000e5a:	2102      	movs	r1, #2
 8000e5c:	1e58      	subs	r0, r3, #1
 8000e5e:	4008      	ands	r0, r1
 8000e60:	3801      	subs	r0, #1
 8000e62:	e000      	b.n	8000e66 <__lesf2+0x52>
 8000e64:	2002      	movs	r0, #2
 8000e66:	bd70      	pop	{r4, r5, r6, pc}
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d1f4      	bne.n	8000e56 <__lesf2+0x42>
 8000e6c:	2800      	cmp	r0, #0
 8000e6e:	d1fa      	bne.n	8000e66 <__lesf2+0x52>
 8000e70:	2001      	movs	r0, #1
 8000e72:	4240      	negs	r0, r0
 8000e74:	e7f7      	b.n	8000e66 <__lesf2+0x52>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d1ed      	bne.n	8000e56 <__lesf2+0x42>
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	d1eb      	bne.n	8000e56 <__lesf2+0x42>
 8000e7e:	e7ec      	b.n	8000e5a <__lesf2+0x46>
 8000e80:	42a2      	cmp	r2, r4
 8000e82:	dc05      	bgt.n	8000e90 <__lesf2+0x7c>
 8000e84:	dbf2      	blt.n	8000e6c <__lesf2+0x58>
 8000e86:	42b5      	cmp	r5, r6
 8000e88:	d802      	bhi.n	8000e90 <__lesf2+0x7c>
 8000e8a:	d3ef      	bcc.n	8000e6c <__lesf2+0x58>
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	e7ea      	b.n	8000e66 <__lesf2+0x52>
 8000e90:	4243      	negs	r3, r0
 8000e92:	4158      	adcs	r0, r3
 8000e94:	0040      	lsls	r0, r0, #1
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7e5      	b.n	8000e66 <__lesf2+0x52>
 8000e9a:	46c0      	nop			; (mov r8, r8)

08000e9c <__aeabi_fsub>:
 8000e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e9e:	46ce      	mov	lr, r9
 8000ea0:	4647      	mov	r7, r8
 8000ea2:	0243      	lsls	r3, r0, #9
 8000ea4:	0a5b      	lsrs	r3, r3, #9
 8000ea6:	024e      	lsls	r6, r1, #9
 8000ea8:	00da      	lsls	r2, r3, #3
 8000eaa:	4694      	mov	ip, r2
 8000eac:	0a72      	lsrs	r2, r6, #9
 8000eae:	4691      	mov	r9, r2
 8000eb0:	0045      	lsls	r5, r0, #1
 8000eb2:	004a      	lsls	r2, r1, #1
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	0e2d      	lsrs	r5, r5, #24
 8000eb8:	001f      	movs	r7, r3
 8000eba:	0fc4      	lsrs	r4, r0, #31
 8000ebc:	0e12      	lsrs	r2, r2, #24
 8000ebe:	0fc9      	lsrs	r1, r1, #31
 8000ec0:	09b6      	lsrs	r6, r6, #6
 8000ec2:	2aff      	cmp	r2, #255	; 0xff
 8000ec4:	d05b      	beq.n	8000f7e <__aeabi_fsub+0xe2>
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	4041      	eors	r1, r0
 8000eca:	428c      	cmp	r4, r1
 8000ecc:	d039      	beq.n	8000f42 <__aeabi_fsub+0xa6>
 8000ece:	1aa8      	subs	r0, r5, r2
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	dd5a      	ble.n	8000f8a <__aeabi_fsub+0xee>
 8000ed4:	2a00      	cmp	r2, #0
 8000ed6:	d06a      	beq.n	8000fae <__aeabi_fsub+0x112>
 8000ed8:	2dff      	cmp	r5, #255	; 0xff
 8000eda:	d100      	bne.n	8000ede <__aeabi_fsub+0x42>
 8000edc:	e0d9      	b.n	8001092 <__aeabi_fsub+0x1f6>
 8000ede:	2280      	movs	r2, #128	; 0x80
 8000ee0:	04d2      	lsls	r2, r2, #19
 8000ee2:	4316      	orrs	r6, r2
 8000ee4:	281b      	cmp	r0, #27
 8000ee6:	dc00      	bgt.n	8000eea <__aeabi_fsub+0x4e>
 8000ee8:	e0e9      	b.n	80010be <__aeabi_fsub+0x222>
 8000eea:	2001      	movs	r0, #1
 8000eec:	4663      	mov	r3, ip
 8000eee:	1a18      	subs	r0, r3, r0
 8000ef0:	0143      	lsls	r3, r0, #5
 8000ef2:	d400      	bmi.n	8000ef6 <__aeabi_fsub+0x5a>
 8000ef4:	e0b4      	b.n	8001060 <__aeabi_fsub+0x1c4>
 8000ef6:	0180      	lsls	r0, r0, #6
 8000ef8:	0987      	lsrs	r7, r0, #6
 8000efa:	0038      	movs	r0, r7
 8000efc:	f001 ffea 	bl	8002ed4 <__clzsi2>
 8000f00:	3805      	subs	r0, #5
 8000f02:	4087      	lsls	r7, r0
 8000f04:	4285      	cmp	r5, r0
 8000f06:	dc00      	bgt.n	8000f0a <__aeabi_fsub+0x6e>
 8000f08:	e0cc      	b.n	80010a4 <__aeabi_fsub+0x208>
 8000f0a:	1a2d      	subs	r5, r5, r0
 8000f0c:	48b5      	ldr	r0, [pc, #724]	; (80011e4 <__aeabi_fsub+0x348>)
 8000f0e:	4038      	ands	r0, r7
 8000f10:	0743      	lsls	r3, r0, #29
 8000f12:	d004      	beq.n	8000f1e <__aeabi_fsub+0x82>
 8000f14:	230f      	movs	r3, #15
 8000f16:	4003      	ands	r3, r0
 8000f18:	2b04      	cmp	r3, #4
 8000f1a:	d000      	beq.n	8000f1e <__aeabi_fsub+0x82>
 8000f1c:	3004      	adds	r0, #4
 8000f1e:	0143      	lsls	r3, r0, #5
 8000f20:	d400      	bmi.n	8000f24 <__aeabi_fsub+0x88>
 8000f22:	e0a0      	b.n	8001066 <__aeabi_fsub+0x1ca>
 8000f24:	1c6a      	adds	r2, r5, #1
 8000f26:	2dfe      	cmp	r5, #254	; 0xfe
 8000f28:	d100      	bne.n	8000f2c <__aeabi_fsub+0x90>
 8000f2a:	e08d      	b.n	8001048 <__aeabi_fsub+0x1ac>
 8000f2c:	0180      	lsls	r0, r0, #6
 8000f2e:	0a47      	lsrs	r7, r0, #9
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	05d0      	lsls	r0, r2, #23
 8000f34:	4338      	orrs	r0, r7
 8000f36:	07e4      	lsls	r4, r4, #31
 8000f38:	4320      	orrs	r0, r4
 8000f3a:	bcc0      	pop	{r6, r7}
 8000f3c:	46b9      	mov	r9, r7
 8000f3e:	46b0      	mov	r8, r6
 8000f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f42:	1aa8      	subs	r0, r5, r2
 8000f44:	4680      	mov	r8, r0
 8000f46:	2800      	cmp	r0, #0
 8000f48:	dd45      	ble.n	8000fd6 <__aeabi_fsub+0x13a>
 8000f4a:	2a00      	cmp	r2, #0
 8000f4c:	d070      	beq.n	8001030 <__aeabi_fsub+0x194>
 8000f4e:	2dff      	cmp	r5, #255	; 0xff
 8000f50:	d100      	bne.n	8000f54 <__aeabi_fsub+0xb8>
 8000f52:	e09e      	b.n	8001092 <__aeabi_fsub+0x1f6>
 8000f54:	2380      	movs	r3, #128	; 0x80
 8000f56:	04db      	lsls	r3, r3, #19
 8000f58:	431e      	orrs	r6, r3
 8000f5a:	4643      	mov	r3, r8
 8000f5c:	2b1b      	cmp	r3, #27
 8000f5e:	dc00      	bgt.n	8000f62 <__aeabi_fsub+0xc6>
 8000f60:	e0d2      	b.n	8001108 <__aeabi_fsub+0x26c>
 8000f62:	2001      	movs	r0, #1
 8000f64:	4460      	add	r0, ip
 8000f66:	0143      	lsls	r3, r0, #5
 8000f68:	d57a      	bpl.n	8001060 <__aeabi_fsub+0x1c4>
 8000f6a:	3501      	adds	r5, #1
 8000f6c:	2dff      	cmp	r5, #255	; 0xff
 8000f6e:	d06b      	beq.n	8001048 <__aeabi_fsub+0x1ac>
 8000f70:	2301      	movs	r3, #1
 8000f72:	4a9d      	ldr	r2, [pc, #628]	; (80011e8 <__aeabi_fsub+0x34c>)
 8000f74:	4003      	ands	r3, r0
 8000f76:	0840      	lsrs	r0, r0, #1
 8000f78:	4010      	ands	r0, r2
 8000f7a:	4318      	orrs	r0, r3
 8000f7c:	e7c8      	b.n	8000f10 <__aeabi_fsub+0x74>
 8000f7e:	2e00      	cmp	r6, #0
 8000f80:	d020      	beq.n	8000fc4 <__aeabi_fsub+0x128>
 8000f82:	428c      	cmp	r4, r1
 8000f84:	d023      	beq.n	8000fce <__aeabi_fsub+0x132>
 8000f86:	0028      	movs	r0, r5
 8000f88:	38ff      	subs	r0, #255	; 0xff
 8000f8a:	2800      	cmp	r0, #0
 8000f8c:	d039      	beq.n	8001002 <__aeabi_fsub+0x166>
 8000f8e:	1b57      	subs	r7, r2, r5
 8000f90:	2d00      	cmp	r5, #0
 8000f92:	d000      	beq.n	8000f96 <__aeabi_fsub+0xfa>
 8000f94:	e09d      	b.n	80010d2 <__aeabi_fsub+0x236>
 8000f96:	4663      	mov	r3, ip
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d100      	bne.n	8000f9e <__aeabi_fsub+0x102>
 8000f9c:	e0db      	b.n	8001156 <__aeabi_fsub+0x2ba>
 8000f9e:	1e7b      	subs	r3, r7, #1
 8000fa0:	2f01      	cmp	r7, #1
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_fsub+0x10a>
 8000fa4:	e10d      	b.n	80011c2 <__aeabi_fsub+0x326>
 8000fa6:	2fff      	cmp	r7, #255	; 0xff
 8000fa8:	d071      	beq.n	800108e <__aeabi_fsub+0x1f2>
 8000faa:	001f      	movs	r7, r3
 8000fac:	e098      	b.n	80010e0 <__aeabi_fsub+0x244>
 8000fae:	2e00      	cmp	r6, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fsub+0x118>
 8000fb2:	e0a7      	b.n	8001104 <__aeabi_fsub+0x268>
 8000fb4:	1e42      	subs	r2, r0, #1
 8000fb6:	2801      	cmp	r0, #1
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_fsub+0x120>
 8000fba:	e0e6      	b.n	800118a <__aeabi_fsub+0x2ee>
 8000fbc:	28ff      	cmp	r0, #255	; 0xff
 8000fbe:	d068      	beq.n	8001092 <__aeabi_fsub+0x1f6>
 8000fc0:	0010      	movs	r0, r2
 8000fc2:	e78f      	b.n	8000ee4 <__aeabi_fsub+0x48>
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	4041      	eors	r1, r0
 8000fc8:	42a1      	cmp	r1, r4
 8000fca:	d000      	beq.n	8000fce <__aeabi_fsub+0x132>
 8000fcc:	e77f      	b.n	8000ece <__aeabi_fsub+0x32>
 8000fce:	20ff      	movs	r0, #255	; 0xff
 8000fd0:	4240      	negs	r0, r0
 8000fd2:	4680      	mov	r8, r0
 8000fd4:	44a8      	add	r8, r5
 8000fd6:	4640      	mov	r0, r8
 8000fd8:	2800      	cmp	r0, #0
 8000fda:	d038      	beq.n	800104e <__aeabi_fsub+0x1b2>
 8000fdc:	1b51      	subs	r1, r2, r5
 8000fde:	2d00      	cmp	r5, #0
 8000fe0:	d100      	bne.n	8000fe4 <__aeabi_fsub+0x148>
 8000fe2:	e0ae      	b.n	8001142 <__aeabi_fsub+0x2a6>
 8000fe4:	2aff      	cmp	r2, #255	; 0xff
 8000fe6:	d100      	bne.n	8000fea <__aeabi_fsub+0x14e>
 8000fe8:	e0df      	b.n	80011aa <__aeabi_fsub+0x30e>
 8000fea:	2380      	movs	r3, #128	; 0x80
 8000fec:	4660      	mov	r0, ip
 8000fee:	04db      	lsls	r3, r3, #19
 8000ff0:	4318      	orrs	r0, r3
 8000ff2:	4684      	mov	ip, r0
 8000ff4:	291b      	cmp	r1, #27
 8000ff6:	dc00      	bgt.n	8000ffa <__aeabi_fsub+0x15e>
 8000ff8:	e0d9      	b.n	80011ae <__aeabi_fsub+0x312>
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	0015      	movs	r5, r2
 8000ffe:	1980      	adds	r0, r0, r6
 8001000:	e7b1      	b.n	8000f66 <__aeabi_fsub+0xca>
 8001002:	20fe      	movs	r0, #254	; 0xfe
 8001004:	1c6a      	adds	r2, r5, #1
 8001006:	4210      	tst	r0, r2
 8001008:	d171      	bne.n	80010ee <__aeabi_fsub+0x252>
 800100a:	2d00      	cmp	r5, #0
 800100c:	d000      	beq.n	8001010 <__aeabi_fsub+0x174>
 800100e:	e0a6      	b.n	800115e <__aeabi_fsub+0x2c2>
 8001010:	4663      	mov	r3, ip
 8001012:	2b00      	cmp	r3, #0
 8001014:	d100      	bne.n	8001018 <__aeabi_fsub+0x17c>
 8001016:	e0d9      	b.n	80011cc <__aeabi_fsub+0x330>
 8001018:	2200      	movs	r2, #0
 800101a:	2e00      	cmp	r6, #0
 800101c:	d100      	bne.n	8001020 <__aeabi_fsub+0x184>
 800101e:	e788      	b.n	8000f32 <__aeabi_fsub+0x96>
 8001020:	1b98      	subs	r0, r3, r6
 8001022:	0143      	lsls	r3, r0, #5
 8001024:	d400      	bmi.n	8001028 <__aeabi_fsub+0x18c>
 8001026:	e0e1      	b.n	80011ec <__aeabi_fsub+0x350>
 8001028:	4663      	mov	r3, ip
 800102a:	000c      	movs	r4, r1
 800102c:	1af0      	subs	r0, r6, r3
 800102e:	e76f      	b.n	8000f10 <__aeabi_fsub+0x74>
 8001030:	2e00      	cmp	r6, #0
 8001032:	d100      	bne.n	8001036 <__aeabi_fsub+0x19a>
 8001034:	e0b7      	b.n	80011a6 <__aeabi_fsub+0x30a>
 8001036:	0002      	movs	r2, r0
 8001038:	3a01      	subs	r2, #1
 800103a:	2801      	cmp	r0, #1
 800103c:	d100      	bne.n	8001040 <__aeabi_fsub+0x1a4>
 800103e:	e09c      	b.n	800117a <__aeabi_fsub+0x2de>
 8001040:	28ff      	cmp	r0, #255	; 0xff
 8001042:	d026      	beq.n	8001092 <__aeabi_fsub+0x1f6>
 8001044:	4690      	mov	r8, r2
 8001046:	e788      	b.n	8000f5a <__aeabi_fsub+0xbe>
 8001048:	22ff      	movs	r2, #255	; 0xff
 800104a:	2700      	movs	r7, #0
 800104c:	e771      	b.n	8000f32 <__aeabi_fsub+0x96>
 800104e:	20fe      	movs	r0, #254	; 0xfe
 8001050:	1c6a      	adds	r2, r5, #1
 8001052:	4210      	tst	r0, r2
 8001054:	d064      	beq.n	8001120 <__aeabi_fsub+0x284>
 8001056:	2aff      	cmp	r2, #255	; 0xff
 8001058:	d0f6      	beq.n	8001048 <__aeabi_fsub+0x1ac>
 800105a:	0015      	movs	r5, r2
 800105c:	4466      	add	r6, ip
 800105e:	0870      	lsrs	r0, r6, #1
 8001060:	0743      	lsls	r3, r0, #29
 8001062:	d000      	beq.n	8001066 <__aeabi_fsub+0x1ca>
 8001064:	e756      	b.n	8000f14 <__aeabi_fsub+0x78>
 8001066:	08c3      	lsrs	r3, r0, #3
 8001068:	2dff      	cmp	r5, #255	; 0xff
 800106a:	d012      	beq.n	8001092 <__aeabi_fsub+0x1f6>
 800106c:	025b      	lsls	r3, r3, #9
 800106e:	0a5f      	lsrs	r7, r3, #9
 8001070:	b2ea      	uxtb	r2, r5
 8001072:	e75e      	b.n	8000f32 <__aeabi_fsub+0x96>
 8001074:	4662      	mov	r2, ip
 8001076:	2a00      	cmp	r2, #0
 8001078:	d100      	bne.n	800107c <__aeabi_fsub+0x1e0>
 800107a:	e096      	b.n	80011aa <__aeabi_fsub+0x30e>
 800107c:	2e00      	cmp	r6, #0
 800107e:	d008      	beq.n	8001092 <__aeabi_fsub+0x1f6>
 8001080:	2280      	movs	r2, #128	; 0x80
 8001082:	03d2      	lsls	r2, r2, #15
 8001084:	4213      	tst	r3, r2
 8001086:	d004      	beq.n	8001092 <__aeabi_fsub+0x1f6>
 8001088:	4648      	mov	r0, r9
 800108a:	4210      	tst	r0, r2
 800108c:	d101      	bne.n	8001092 <__aeabi_fsub+0x1f6>
 800108e:	000c      	movs	r4, r1
 8001090:	464b      	mov	r3, r9
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0d8      	beq.n	8001048 <__aeabi_fsub+0x1ac>
 8001096:	2780      	movs	r7, #128	; 0x80
 8001098:	03ff      	lsls	r7, r7, #15
 800109a:	431f      	orrs	r7, r3
 800109c:	027f      	lsls	r7, r7, #9
 800109e:	22ff      	movs	r2, #255	; 0xff
 80010a0:	0a7f      	lsrs	r7, r7, #9
 80010a2:	e746      	b.n	8000f32 <__aeabi_fsub+0x96>
 80010a4:	2320      	movs	r3, #32
 80010a6:	003a      	movs	r2, r7
 80010a8:	1b45      	subs	r5, r0, r5
 80010aa:	0038      	movs	r0, r7
 80010ac:	3501      	adds	r5, #1
 80010ae:	40ea      	lsrs	r2, r5
 80010b0:	1b5d      	subs	r5, r3, r5
 80010b2:	40a8      	lsls	r0, r5
 80010b4:	1e43      	subs	r3, r0, #1
 80010b6:	4198      	sbcs	r0, r3
 80010b8:	2500      	movs	r5, #0
 80010ba:	4310      	orrs	r0, r2
 80010bc:	e728      	b.n	8000f10 <__aeabi_fsub+0x74>
 80010be:	2320      	movs	r3, #32
 80010c0:	1a1b      	subs	r3, r3, r0
 80010c2:	0032      	movs	r2, r6
 80010c4:	409e      	lsls	r6, r3
 80010c6:	40c2      	lsrs	r2, r0
 80010c8:	0030      	movs	r0, r6
 80010ca:	1e43      	subs	r3, r0, #1
 80010cc:	4198      	sbcs	r0, r3
 80010ce:	4310      	orrs	r0, r2
 80010d0:	e70c      	b.n	8000eec <__aeabi_fsub+0x50>
 80010d2:	2aff      	cmp	r2, #255	; 0xff
 80010d4:	d0db      	beq.n	800108e <__aeabi_fsub+0x1f2>
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	4660      	mov	r0, ip
 80010da:	04db      	lsls	r3, r3, #19
 80010dc:	4318      	orrs	r0, r3
 80010de:	4684      	mov	ip, r0
 80010e0:	2f1b      	cmp	r7, #27
 80010e2:	dd56      	ble.n	8001192 <__aeabi_fsub+0x2f6>
 80010e4:	2001      	movs	r0, #1
 80010e6:	000c      	movs	r4, r1
 80010e8:	0015      	movs	r5, r2
 80010ea:	1a30      	subs	r0, r6, r0
 80010ec:	e700      	b.n	8000ef0 <__aeabi_fsub+0x54>
 80010ee:	4663      	mov	r3, ip
 80010f0:	1b9f      	subs	r7, r3, r6
 80010f2:	017b      	lsls	r3, r7, #5
 80010f4:	d43d      	bmi.n	8001172 <__aeabi_fsub+0x2d6>
 80010f6:	2f00      	cmp	r7, #0
 80010f8:	d000      	beq.n	80010fc <__aeabi_fsub+0x260>
 80010fa:	e6fe      	b.n	8000efa <__aeabi_fsub+0x5e>
 80010fc:	2400      	movs	r4, #0
 80010fe:	2200      	movs	r2, #0
 8001100:	2700      	movs	r7, #0
 8001102:	e716      	b.n	8000f32 <__aeabi_fsub+0x96>
 8001104:	0005      	movs	r5, r0
 8001106:	e7af      	b.n	8001068 <__aeabi_fsub+0x1cc>
 8001108:	0032      	movs	r2, r6
 800110a:	4643      	mov	r3, r8
 800110c:	4641      	mov	r1, r8
 800110e:	40da      	lsrs	r2, r3
 8001110:	2320      	movs	r3, #32
 8001112:	1a5b      	subs	r3, r3, r1
 8001114:	409e      	lsls	r6, r3
 8001116:	0030      	movs	r0, r6
 8001118:	1e43      	subs	r3, r0, #1
 800111a:	4198      	sbcs	r0, r3
 800111c:	4310      	orrs	r0, r2
 800111e:	e721      	b.n	8000f64 <__aeabi_fsub+0xc8>
 8001120:	2d00      	cmp	r5, #0
 8001122:	d1a7      	bne.n	8001074 <__aeabi_fsub+0x1d8>
 8001124:	4663      	mov	r3, ip
 8001126:	2b00      	cmp	r3, #0
 8001128:	d059      	beq.n	80011de <__aeabi_fsub+0x342>
 800112a:	2200      	movs	r2, #0
 800112c:	2e00      	cmp	r6, #0
 800112e:	d100      	bne.n	8001132 <__aeabi_fsub+0x296>
 8001130:	e6ff      	b.n	8000f32 <__aeabi_fsub+0x96>
 8001132:	0030      	movs	r0, r6
 8001134:	4460      	add	r0, ip
 8001136:	0143      	lsls	r3, r0, #5
 8001138:	d592      	bpl.n	8001060 <__aeabi_fsub+0x1c4>
 800113a:	4b2a      	ldr	r3, [pc, #168]	; (80011e4 <__aeabi_fsub+0x348>)
 800113c:	3501      	adds	r5, #1
 800113e:	4018      	ands	r0, r3
 8001140:	e78e      	b.n	8001060 <__aeabi_fsub+0x1c4>
 8001142:	4663      	mov	r3, ip
 8001144:	2b00      	cmp	r3, #0
 8001146:	d047      	beq.n	80011d8 <__aeabi_fsub+0x33c>
 8001148:	1e4b      	subs	r3, r1, #1
 800114a:	2901      	cmp	r1, #1
 800114c:	d015      	beq.n	800117a <__aeabi_fsub+0x2de>
 800114e:	29ff      	cmp	r1, #255	; 0xff
 8001150:	d02b      	beq.n	80011aa <__aeabi_fsub+0x30e>
 8001152:	0019      	movs	r1, r3
 8001154:	e74e      	b.n	8000ff4 <__aeabi_fsub+0x158>
 8001156:	000c      	movs	r4, r1
 8001158:	464b      	mov	r3, r9
 800115a:	003d      	movs	r5, r7
 800115c:	e784      	b.n	8001068 <__aeabi_fsub+0x1cc>
 800115e:	4662      	mov	r2, ip
 8001160:	2a00      	cmp	r2, #0
 8001162:	d18b      	bne.n	800107c <__aeabi_fsub+0x1e0>
 8001164:	2e00      	cmp	r6, #0
 8001166:	d192      	bne.n	800108e <__aeabi_fsub+0x1f2>
 8001168:	2780      	movs	r7, #128	; 0x80
 800116a:	2400      	movs	r4, #0
 800116c:	22ff      	movs	r2, #255	; 0xff
 800116e:	03ff      	lsls	r7, r7, #15
 8001170:	e6df      	b.n	8000f32 <__aeabi_fsub+0x96>
 8001172:	4663      	mov	r3, ip
 8001174:	000c      	movs	r4, r1
 8001176:	1af7      	subs	r7, r6, r3
 8001178:	e6bf      	b.n	8000efa <__aeabi_fsub+0x5e>
 800117a:	0030      	movs	r0, r6
 800117c:	4460      	add	r0, ip
 800117e:	2501      	movs	r5, #1
 8001180:	0143      	lsls	r3, r0, #5
 8001182:	d400      	bmi.n	8001186 <__aeabi_fsub+0x2ea>
 8001184:	e76c      	b.n	8001060 <__aeabi_fsub+0x1c4>
 8001186:	2502      	movs	r5, #2
 8001188:	e6f2      	b.n	8000f70 <__aeabi_fsub+0xd4>
 800118a:	4663      	mov	r3, ip
 800118c:	2501      	movs	r5, #1
 800118e:	1b98      	subs	r0, r3, r6
 8001190:	e6ae      	b.n	8000ef0 <__aeabi_fsub+0x54>
 8001192:	2320      	movs	r3, #32
 8001194:	4664      	mov	r4, ip
 8001196:	4660      	mov	r0, ip
 8001198:	40fc      	lsrs	r4, r7
 800119a:	1bdf      	subs	r7, r3, r7
 800119c:	40b8      	lsls	r0, r7
 800119e:	1e43      	subs	r3, r0, #1
 80011a0:	4198      	sbcs	r0, r3
 80011a2:	4320      	orrs	r0, r4
 80011a4:	e79f      	b.n	80010e6 <__aeabi_fsub+0x24a>
 80011a6:	0005      	movs	r5, r0
 80011a8:	e75e      	b.n	8001068 <__aeabi_fsub+0x1cc>
 80011aa:	464b      	mov	r3, r9
 80011ac:	e771      	b.n	8001092 <__aeabi_fsub+0x1f6>
 80011ae:	2320      	movs	r3, #32
 80011b0:	4665      	mov	r5, ip
 80011b2:	4660      	mov	r0, ip
 80011b4:	40cd      	lsrs	r5, r1
 80011b6:	1a59      	subs	r1, r3, r1
 80011b8:	4088      	lsls	r0, r1
 80011ba:	1e43      	subs	r3, r0, #1
 80011bc:	4198      	sbcs	r0, r3
 80011be:	4328      	orrs	r0, r5
 80011c0:	e71c      	b.n	8000ffc <__aeabi_fsub+0x160>
 80011c2:	4663      	mov	r3, ip
 80011c4:	000c      	movs	r4, r1
 80011c6:	2501      	movs	r5, #1
 80011c8:	1af0      	subs	r0, r6, r3
 80011ca:	e691      	b.n	8000ef0 <__aeabi_fsub+0x54>
 80011cc:	2e00      	cmp	r6, #0
 80011ce:	d095      	beq.n	80010fc <__aeabi_fsub+0x260>
 80011d0:	000c      	movs	r4, r1
 80011d2:	464f      	mov	r7, r9
 80011d4:	2200      	movs	r2, #0
 80011d6:	e6ac      	b.n	8000f32 <__aeabi_fsub+0x96>
 80011d8:	464b      	mov	r3, r9
 80011da:	000d      	movs	r5, r1
 80011dc:	e744      	b.n	8001068 <__aeabi_fsub+0x1cc>
 80011de:	464f      	mov	r7, r9
 80011e0:	2200      	movs	r2, #0
 80011e2:	e6a6      	b.n	8000f32 <__aeabi_fsub+0x96>
 80011e4:	fbffffff 	.word	0xfbffffff
 80011e8:	7dffffff 	.word	0x7dffffff
 80011ec:	2800      	cmp	r0, #0
 80011ee:	d000      	beq.n	80011f2 <__aeabi_fsub+0x356>
 80011f0:	e736      	b.n	8001060 <__aeabi_fsub+0x1c4>
 80011f2:	2400      	movs	r4, #0
 80011f4:	2700      	movs	r7, #0
 80011f6:	e69c      	b.n	8000f32 <__aeabi_fsub+0x96>

080011f8 <__aeabi_dadd>:
 80011f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011fa:	464f      	mov	r7, r9
 80011fc:	4646      	mov	r6, r8
 80011fe:	46d6      	mov	lr, sl
 8001200:	000d      	movs	r5, r1
 8001202:	0004      	movs	r4, r0
 8001204:	b5c0      	push	{r6, r7, lr}
 8001206:	001f      	movs	r7, r3
 8001208:	0011      	movs	r1, r2
 800120a:	0328      	lsls	r0, r5, #12
 800120c:	0f62      	lsrs	r2, r4, #29
 800120e:	0a40      	lsrs	r0, r0, #9
 8001210:	4310      	orrs	r0, r2
 8001212:	007a      	lsls	r2, r7, #1
 8001214:	0d52      	lsrs	r2, r2, #21
 8001216:	00e3      	lsls	r3, r4, #3
 8001218:	033c      	lsls	r4, r7, #12
 800121a:	4691      	mov	r9, r2
 800121c:	0a64      	lsrs	r4, r4, #9
 800121e:	0ffa      	lsrs	r2, r7, #31
 8001220:	0f4f      	lsrs	r7, r1, #29
 8001222:	006e      	lsls	r6, r5, #1
 8001224:	4327      	orrs	r7, r4
 8001226:	4692      	mov	sl, r2
 8001228:	46b8      	mov	r8, r7
 800122a:	0d76      	lsrs	r6, r6, #21
 800122c:	0fed      	lsrs	r5, r5, #31
 800122e:	00c9      	lsls	r1, r1, #3
 8001230:	4295      	cmp	r5, r2
 8001232:	d100      	bne.n	8001236 <__aeabi_dadd+0x3e>
 8001234:	e099      	b.n	800136a <__aeabi_dadd+0x172>
 8001236:	464c      	mov	r4, r9
 8001238:	1b34      	subs	r4, r6, r4
 800123a:	46a4      	mov	ip, r4
 800123c:	2c00      	cmp	r4, #0
 800123e:	dc00      	bgt.n	8001242 <__aeabi_dadd+0x4a>
 8001240:	e07c      	b.n	800133c <__aeabi_dadd+0x144>
 8001242:	464a      	mov	r2, r9
 8001244:	2a00      	cmp	r2, #0
 8001246:	d100      	bne.n	800124a <__aeabi_dadd+0x52>
 8001248:	e0b8      	b.n	80013bc <__aeabi_dadd+0x1c4>
 800124a:	4ac5      	ldr	r2, [pc, #788]	; (8001560 <__aeabi_dadd+0x368>)
 800124c:	4296      	cmp	r6, r2
 800124e:	d100      	bne.n	8001252 <__aeabi_dadd+0x5a>
 8001250:	e11c      	b.n	800148c <__aeabi_dadd+0x294>
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	003c      	movs	r4, r7
 8001256:	0412      	lsls	r2, r2, #16
 8001258:	4314      	orrs	r4, r2
 800125a:	46a0      	mov	r8, r4
 800125c:	4662      	mov	r2, ip
 800125e:	2a38      	cmp	r2, #56	; 0x38
 8001260:	dd00      	ble.n	8001264 <__aeabi_dadd+0x6c>
 8001262:	e161      	b.n	8001528 <__aeabi_dadd+0x330>
 8001264:	2a1f      	cmp	r2, #31
 8001266:	dd00      	ble.n	800126a <__aeabi_dadd+0x72>
 8001268:	e1cc      	b.n	8001604 <__aeabi_dadd+0x40c>
 800126a:	4664      	mov	r4, ip
 800126c:	2220      	movs	r2, #32
 800126e:	1b12      	subs	r2, r2, r4
 8001270:	4644      	mov	r4, r8
 8001272:	4094      	lsls	r4, r2
 8001274:	000f      	movs	r7, r1
 8001276:	46a1      	mov	r9, r4
 8001278:	4664      	mov	r4, ip
 800127a:	4091      	lsls	r1, r2
 800127c:	40e7      	lsrs	r7, r4
 800127e:	464c      	mov	r4, r9
 8001280:	1e4a      	subs	r2, r1, #1
 8001282:	4191      	sbcs	r1, r2
 8001284:	433c      	orrs	r4, r7
 8001286:	4642      	mov	r2, r8
 8001288:	4321      	orrs	r1, r4
 800128a:	4664      	mov	r4, ip
 800128c:	40e2      	lsrs	r2, r4
 800128e:	1a80      	subs	r0, r0, r2
 8001290:	1a5c      	subs	r4, r3, r1
 8001292:	42a3      	cmp	r3, r4
 8001294:	419b      	sbcs	r3, r3
 8001296:	425f      	negs	r7, r3
 8001298:	1bc7      	subs	r7, r0, r7
 800129a:	023b      	lsls	r3, r7, #8
 800129c:	d400      	bmi.n	80012a0 <__aeabi_dadd+0xa8>
 800129e:	e0d0      	b.n	8001442 <__aeabi_dadd+0x24a>
 80012a0:	027f      	lsls	r7, r7, #9
 80012a2:	0a7f      	lsrs	r7, r7, #9
 80012a4:	2f00      	cmp	r7, #0
 80012a6:	d100      	bne.n	80012aa <__aeabi_dadd+0xb2>
 80012a8:	e0ff      	b.n	80014aa <__aeabi_dadd+0x2b2>
 80012aa:	0038      	movs	r0, r7
 80012ac:	f001 fe12 	bl	8002ed4 <__clzsi2>
 80012b0:	0001      	movs	r1, r0
 80012b2:	3908      	subs	r1, #8
 80012b4:	2320      	movs	r3, #32
 80012b6:	0022      	movs	r2, r4
 80012b8:	1a5b      	subs	r3, r3, r1
 80012ba:	408f      	lsls	r7, r1
 80012bc:	40da      	lsrs	r2, r3
 80012be:	408c      	lsls	r4, r1
 80012c0:	4317      	orrs	r7, r2
 80012c2:	42b1      	cmp	r1, r6
 80012c4:	da00      	bge.n	80012c8 <__aeabi_dadd+0xd0>
 80012c6:	e0ff      	b.n	80014c8 <__aeabi_dadd+0x2d0>
 80012c8:	1b89      	subs	r1, r1, r6
 80012ca:	1c4b      	adds	r3, r1, #1
 80012cc:	2b1f      	cmp	r3, #31
 80012ce:	dd00      	ble.n	80012d2 <__aeabi_dadd+0xda>
 80012d0:	e0a8      	b.n	8001424 <__aeabi_dadd+0x22c>
 80012d2:	2220      	movs	r2, #32
 80012d4:	0039      	movs	r1, r7
 80012d6:	1ad2      	subs	r2, r2, r3
 80012d8:	0020      	movs	r0, r4
 80012da:	4094      	lsls	r4, r2
 80012dc:	4091      	lsls	r1, r2
 80012de:	40d8      	lsrs	r0, r3
 80012e0:	1e62      	subs	r2, r4, #1
 80012e2:	4194      	sbcs	r4, r2
 80012e4:	40df      	lsrs	r7, r3
 80012e6:	2600      	movs	r6, #0
 80012e8:	4301      	orrs	r1, r0
 80012ea:	430c      	orrs	r4, r1
 80012ec:	0763      	lsls	r3, r4, #29
 80012ee:	d009      	beq.n	8001304 <__aeabi_dadd+0x10c>
 80012f0:	230f      	movs	r3, #15
 80012f2:	4023      	ands	r3, r4
 80012f4:	2b04      	cmp	r3, #4
 80012f6:	d005      	beq.n	8001304 <__aeabi_dadd+0x10c>
 80012f8:	1d23      	adds	r3, r4, #4
 80012fa:	42a3      	cmp	r3, r4
 80012fc:	41a4      	sbcs	r4, r4
 80012fe:	4264      	negs	r4, r4
 8001300:	193f      	adds	r7, r7, r4
 8001302:	001c      	movs	r4, r3
 8001304:	023b      	lsls	r3, r7, #8
 8001306:	d400      	bmi.n	800130a <__aeabi_dadd+0x112>
 8001308:	e09e      	b.n	8001448 <__aeabi_dadd+0x250>
 800130a:	4b95      	ldr	r3, [pc, #596]	; (8001560 <__aeabi_dadd+0x368>)
 800130c:	3601      	adds	r6, #1
 800130e:	429e      	cmp	r6, r3
 8001310:	d100      	bne.n	8001314 <__aeabi_dadd+0x11c>
 8001312:	e0b7      	b.n	8001484 <__aeabi_dadd+0x28c>
 8001314:	4a93      	ldr	r2, [pc, #588]	; (8001564 <__aeabi_dadd+0x36c>)
 8001316:	08e4      	lsrs	r4, r4, #3
 8001318:	4017      	ands	r7, r2
 800131a:	077b      	lsls	r3, r7, #29
 800131c:	0571      	lsls	r1, r6, #21
 800131e:	027f      	lsls	r7, r7, #9
 8001320:	4323      	orrs	r3, r4
 8001322:	0b3f      	lsrs	r7, r7, #12
 8001324:	0d4a      	lsrs	r2, r1, #21
 8001326:	0512      	lsls	r2, r2, #20
 8001328:	433a      	orrs	r2, r7
 800132a:	07ed      	lsls	r5, r5, #31
 800132c:	432a      	orrs	r2, r5
 800132e:	0018      	movs	r0, r3
 8001330:	0011      	movs	r1, r2
 8001332:	bce0      	pop	{r5, r6, r7}
 8001334:	46ba      	mov	sl, r7
 8001336:	46b1      	mov	r9, r6
 8001338:	46a8      	mov	r8, r5
 800133a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800133c:	2c00      	cmp	r4, #0
 800133e:	d04b      	beq.n	80013d8 <__aeabi_dadd+0x1e0>
 8001340:	464c      	mov	r4, r9
 8001342:	1ba4      	subs	r4, r4, r6
 8001344:	46a4      	mov	ip, r4
 8001346:	2e00      	cmp	r6, #0
 8001348:	d000      	beq.n	800134c <__aeabi_dadd+0x154>
 800134a:	e123      	b.n	8001594 <__aeabi_dadd+0x39c>
 800134c:	0004      	movs	r4, r0
 800134e:	431c      	orrs	r4, r3
 8001350:	d100      	bne.n	8001354 <__aeabi_dadd+0x15c>
 8001352:	e1af      	b.n	80016b4 <__aeabi_dadd+0x4bc>
 8001354:	4662      	mov	r2, ip
 8001356:	1e54      	subs	r4, r2, #1
 8001358:	2a01      	cmp	r2, #1
 800135a:	d100      	bne.n	800135e <__aeabi_dadd+0x166>
 800135c:	e215      	b.n	800178a <__aeabi_dadd+0x592>
 800135e:	4d80      	ldr	r5, [pc, #512]	; (8001560 <__aeabi_dadd+0x368>)
 8001360:	45ac      	cmp	ip, r5
 8001362:	d100      	bne.n	8001366 <__aeabi_dadd+0x16e>
 8001364:	e1c8      	b.n	80016f8 <__aeabi_dadd+0x500>
 8001366:	46a4      	mov	ip, r4
 8001368:	e11b      	b.n	80015a2 <__aeabi_dadd+0x3aa>
 800136a:	464a      	mov	r2, r9
 800136c:	1ab2      	subs	r2, r6, r2
 800136e:	4694      	mov	ip, r2
 8001370:	2a00      	cmp	r2, #0
 8001372:	dc00      	bgt.n	8001376 <__aeabi_dadd+0x17e>
 8001374:	e0ac      	b.n	80014d0 <__aeabi_dadd+0x2d8>
 8001376:	464a      	mov	r2, r9
 8001378:	2a00      	cmp	r2, #0
 800137a:	d043      	beq.n	8001404 <__aeabi_dadd+0x20c>
 800137c:	4a78      	ldr	r2, [pc, #480]	; (8001560 <__aeabi_dadd+0x368>)
 800137e:	4296      	cmp	r6, r2
 8001380:	d100      	bne.n	8001384 <__aeabi_dadd+0x18c>
 8001382:	e1af      	b.n	80016e4 <__aeabi_dadd+0x4ec>
 8001384:	2280      	movs	r2, #128	; 0x80
 8001386:	003c      	movs	r4, r7
 8001388:	0412      	lsls	r2, r2, #16
 800138a:	4314      	orrs	r4, r2
 800138c:	46a0      	mov	r8, r4
 800138e:	4662      	mov	r2, ip
 8001390:	2a38      	cmp	r2, #56	; 0x38
 8001392:	dc67      	bgt.n	8001464 <__aeabi_dadd+0x26c>
 8001394:	2a1f      	cmp	r2, #31
 8001396:	dc00      	bgt.n	800139a <__aeabi_dadd+0x1a2>
 8001398:	e15f      	b.n	800165a <__aeabi_dadd+0x462>
 800139a:	4647      	mov	r7, r8
 800139c:	3a20      	subs	r2, #32
 800139e:	40d7      	lsrs	r7, r2
 80013a0:	4662      	mov	r2, ip
 80013a2:	2a20      	cmp	r2, #32
 80013a4:	d005      	beq.n	80013b2 <__aeabi_dadd+0x1ba>
 80013a6:	4664      	mov	r4, ip
 80013a8:	2240      	movs	r2, #64	; 0x40
 80013aa:	1b12      	subs	r2, r2, r4
 80013ac:	4644      	mov	r4, r8
 80013ae:	4094      	lsls	r4, r2
 80013b0:	4321      	orrs	r1, r4
 80013b2:	1e4a      	subs	r2, r1, #1
 80013b4:	4191      	sbcs	r1, r2
 80013b6:	000c      	movs	r4, r1
 80013b8:	433c      	orrs	r4, r7
 80013ba:	e057      	b.n	800146c <__aeabi_dadd+0x274>
 80013bc:	003a      	movs	r2, r7
 80013be:	430a      	orrs	r2, r1
 80013c0:	d100      	bne.n	80013c4 <__aeabi_dadd+0x1cc>
 80013c2:	e105      	b.n	80015d0 <__aeabi_dadd+0x3d8>
 80013c4:	0022      	movs	r2, r4
 80013c6:	3a01      	subs	r2, #1
 80013c8:	2c01      	cmp	r4, #1
 80013ca:	d100      	bne.n	80013ce <__aeabi_dadd+0x1d6>
 80013cc:	e182      	b.n	80016d4 <__aeabi_dadd+0x4dc>
 80013ce:	4c64      	ldr	r4, [pc, #400]	; (8001560 <__aeabi_dadd+0x368>)
 80013d0:	45a4      	cmp	ip, r4
 80013d2:	d05b      	beq.n	800148c <__aeabi_dadd+0x294>
 80013d4:	4694      	mov	ip, r2
 80013d6:	e741      	b.n	800125c <__aeabi_dadd+0x64>
 80013d8:	4c63      	ldr	r4, [pc, #396]	; (8001568 <__aeabi_dadd+0x370>)
 80013da:	1c77      	adds	r7, r6, #1
 80013dc:	4227      	tst	r7, r4
 80013de:	d000      	beq.n	80013e2 <__aeabi_dadd+0x1ea>
 80013e0:	e0c4      	b.n	800156c <__aeabi_dadd+0x374>
 80013e2:	0004      	movs	r4, r0
 80013e4:	431c      	orrs	r4, r3
 80013e6:	2e00      	cmp	r6, #0
 80013e8:	d000      	beq.n	80013ec <__aeabi_dadd+0x1f4>
 80013ea:	e169      	b.n	80016c0 <__aeabi_dadd+0x4c8>
 80013ec:	2c00      	cmp	r4, #0
 80013ee:	d100      	bne.n	80013f2 <__aeabi_dadd+0x1fa>
 80013f0:	e1bf      	b.n	8001772 <__aeabi_dadd+0x57a>
 80013f2:	4644      	mov	r4, r8
 80013f4:	430c      	orrs	r4, r1
 80013f6:	d000      	beq.n	80013fa <__aeabi_dadd+0x202>
 80013f8:	e1d0      	b.n	800179c <__aeabi_dadd+0x5a4>
 80013fa:	0742      	lsls	r2, r0, #29
 80013fc:	08db      	lsrs	r3, r3, #3
 80013fe:	4313      	orrs	r3, r2
 8001400:	08c0      	lsrs	r0, r0, #3
 8001402:	e029      	b.n	8001458 <__aeabi_dadd+0x260>
 8001404:	003a      	movs	r2, r7
 8001406:	430a      	orrs	r2, r1
 8001408:	d100      	bne.n	800140c <__aeabi_dadd+0x214>
 800140a:	e170      	b.n	80016ee <__aeabi_dadd+0x4f6>
 800140c:	4662      	mov	r2, ip
 800140e:	4664      	mov	r4, ip
 8001410:	3a01      	subs	r2, #1
 8001412:	2c01      	cmp	r4, #1
 8001414:	d100      	bne.n	8001418 <__aeabi_dadd+0x220>
 8001416:	e0e0      	b.n	80015da <__aeabi_dadd+0x3e2>
 8001418:	4c51      	ldr	r4, [pc, #324]	; (8001560 <__aeabi_dadd+0x368>)
 800141a:	45a4      	cmp	ip, r4
 800141c:	d100      	bne.n	8001420 <__aeabi_dadd+0x228>
 800141e:	e161      	b.n	80016e4 <__aeabi_dadd+0x4ec>
 8001420:	4694      	mov	ip, r2
 8001422:	e7b4      	b.n	800138e <__aeabi_dadd+0x196>
 8001424:	003a      	movs	r2, r7
 8001426:	391f      	subs	r1, #31
 8001428:	40ca      	lsrs	r2, r1
 800142a:	0011      	movs	r1, r2
 800142c:	2b20      	cmp	r3, #32
 800142e:	d003      	beq.n	8001438 <__aeabi_dadd+0x240>
 8001430:	2240      	movs	r2, #64	; 0x40
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	409f      	lsls	r7, r3
 8001436:	433c      	orrs	r4, r7
 8001438:	1e63      	subs	r3, r4, #1
 800143a:	419c      	sbcs	r4, r3
 800143c:	2700      	movs	r7, #0
 800143e:	2600      	movs	r6, #0
 8001440:	430c      	orrs	r4, r1
 8001442:	0763      	lsls	r3, r4, #29
 8001444:	d000      	beq.n	8001448 <__aeabi_dadd+0x250>
 8001446:	e753      	b.n	80012f0 <__aeabi_dadd+0xf8>
 8001448:	46b4      	mov	ip, r6
 800144a:	08e4      	lsrs	r4, r4, #3
 800144c:	077b      	lsls	r3, r7, #29
 800144e:	4323      	orrs	r3, r4
 8001450:	08f8      	lsrs	r0, r7, #3
 8001452:	4a43      	ldr	r2, [pc, #268]	; (8001560 <__aeabi_dadd+0x368>)
 8001454:	4594      	cmp	ip, r2
 8001456:	d01d      	beq.n	8001494 <__aeabi_dadd+0x29c>
 8001458:	4662      	mov	r2, ip
 800145a:	0307      	lsls	r7, r0, #12
 800145c:	0552      	lsls	r2, r2, #21
 800145e:	0b3f      	lsrs	r7, r7, #12
 8001460:	0d52      	lsrs	r2, r2, #21
 8001462:	e760      	b.n	8001326 <__aeabi_dadd+0x12e>
 8001464:	4644      	mov	r4, r8
 8001466:	430c      	orrs	r4, r1
 8001468:	1e62      	subs	r2, r4, #1
 800146a:	4194      	sbcs	r4, r2
 800146c:	18e4      	adds	r4, r4, r3
 800146e:	429c      	cmp	r4, r3
 8001470:	419b      	sbcs	r3, r3
 8001472:	425f      	negs	r7, r3
 8001474:	183f      	adds	r7, r7, r0
 8001476:	023b      	lsls	r3, r7, #8
 8001478:	d5e3      	bpl.n	8001442 <__aeabi_dadd+0x24a>
 800147a:	4b39      	ldr	r3, [pc, #228]	; (8001560 <__aeabi_dadd+0x368>)
 800147c:	3601      	adds	r6, #1
 800147e:	429e      	cmp	r6, r3
 8001480:	d000      	beq.n	8001484 <__aeabi_dadd+0x28c>
 8001482:	e0b5      	b.n	80015f0 <__aeabi_dadd+0x3f8>
 8001484:	0032      	movs	r2, r6
 8001486:	2700      	movs	r7, #0
 8001488:	2300      	movs	r3, #0
 800148a:	e74c      	b.n	8001326 <__aeabi_dadd+0x12e>
 800148c:	0742      	lsls	r2, r0, #29
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	4313      	orrs	r3, r2
 8001492:	08c0      	lsrs	r0, r0, #3
 8001494:	001a      	movs	r2, r3
 8001496:	4302      	orrs	r2, r0
 8001498:	d100      	bne.n	800149c <__aeabi_dadd+0x2a4>
 800149a:	e1e1      	b.n	8001860 <__aeabi_dadd+0x668>
 800149c:	2780      	movs	r7, #128	; 0x80
 800149e:	033f      	lsls	r7, r7, #12
 80014a0:	4307      	orrs	r7, r0
 80014a2:	033f      	lsls	r7, r7, #12
 80014a4:	4a2e      	ldr	r2, [pc, #184]	; (8001560 <__aeabi_dadd+0x368>)
 80014a6:	0b3f      	lsrs	r7, r7, #12
 80014a8:	e73d      	b.n	8001326 <__aeabi_dadd+0x12e>
 80014aa:	0020      	movs	r0, r4
 80014ac:	f001 fd12 	bl	8002ed4 <__clzsi2>
 80014b0:	0001      	movs	r1, r0
 80014b2:	3118      	adds	r1, #24
 80014b4:	291f      	cmp	r1, #31
 80014b6:	dc00      	bgt.n	80014ba <__aeabi_dadd+0x2c2>
 80014b8:	e6fc      	b.n	80012b4 <__aeabi_dadd+0xbc>
 80014ba:	3808      	subs	r0, #8
 80014bc:	4084      	lsls	r4, r0
 80014be:	0027      	movs	r7, r4
 80014c0:	2400      	movs	r4, #0
 80014c2:	42b1      	cmp	r1, r6
 80014c4:	db00      	blt.n	80014c8 <__aeabi_dadd+0x2d0>
 80014c6:	e6ff      	b.n	80012c8 <__aeabi_dadd+0xd0>
 80014c8:	4a26      	ldr	r2, [pc, #152]	; (8001564 <__aeabi_dadd+0x36c>)
 80014ca:	1a76      	subs	r6, r6, r1
 80014cc:	4017      	ands	r7, r2
 80014ce:	e70d      	b.n	80012ec <__aeabi_dadd+0xf4>
 80014d0:	2a00      	cmp	r2, #0
 80014d2:	d02f      	beq.n	8001534 <__aeabi_dadd+0x33c>
 80014d4:	464a      	mov	r2, r9
 80014d6:	1b92      	subs	r2, r2, r6
 80014d8:	4694      	mov	ip, r2
 80014da:	2e00      	cmp	r6, #0
 80014dc:	d100      	bne.n	80014e0 <__aeabi_dadd+0x2e8>
 80014de:	e0ad      	b.n	800163c <__aeabi_dadd+0x444>
 80014e0:	4a1f      	ldr	r2, [pc, #124]	; (8001560 <__aeabi_dadd+0x368>)
 80014e2:	4591      	cmp	r9, r2
 80014e4:	d100      	bne.n	80014e8 <__aeabi_dadd+0x2f0>
 80014e6:	e10f      	b.n	8001708 <__aeabi_dadd+0x510>
 80014e8:	2280      	movs	r2, #128	; 0x80
 80014ea:	0412      	lsls	r2, r2, #16
 80014ec:	4310      	orrs	r0, r2
 80014ee:	4662      	mov	r2, ip
 80014f0:	2a38      	cmp	r2, #56	; 0x38
 80014f2:	dd00      	ble.n	80014f6 <__aeabi_dadd+0x2fe>
 80014f4:	e10f      	b.n	8001716 <__aeabi_dadd+0x51e>
 80014f6:	2a1f      	cmp	r2, #31
 80014f8:	dd00      	ble.n	80014fc <__aeabi_dadd+0x304>
 80014fa:	e180      	b.n	80017fe <__aeabi_dadd+0x606>
 80014fc:	4664      	mov	r4, ip
 80014fe:	2220      	movs	r2, #32
 8001500:	001e      	movs	r6, r3
 8001502:	1b12      	subs	r2, r2, r4
 8001504:	4667      	mov	r7, ip
 8001506:	0004      	movs	r4, r0
 8001508:	4093      	lsls	r3, r2
 800150a:	4094      	lsls	r4, r2
 800150c:	40fe      	lsrs	r6, r7
 800150e:	1e5a      	subs	r2, r3, #1
 8001510:	4193      	sbcs	r3, r2
 8001512:	40f8      	lsrs	r0, r7
 8001514:	4334      	orrs	r4, r6
 8001516:	431c      	orrs	r4, r3
 8001518:	4480      	add	r8, r0
 800151a:	1864      	adds	r4, r4, r1
 800151c:	428c      	cmp	r4, r1
 800151e:	41bf      	sbcs	r7, r7
 8001520:	427f      	negs	r7, r7
 8001522:	464e      	mov	r6, r9
 8001524:	4447      	add	r7, r8
 8001526:	e7a6      	b.n	8001476 <__aeabi_dadd+0x27e>
 8001528:	4642      	mov	r2, r8
 800152a:	430a      	orrs	r2, r1
 800152c:	0011      	movs	r1, r2
 800152e:	1e4a      	subs	r2, r1, #1
 8001530:	4191      	sbcs	r1, r2
 8001532:	e6ad      	b.n	8001290 <__aeabi_dadd+0x98>
 8001534:	4c0c      	ldr	r4, [pc, #48]	; (8001568 <__aeabi_dadd+0x370>)
 8001536:	1c72      	adds	r2, r6, #1
 8001538:	4222      	tst	r2, r4
 800153a:	d000      	beq.n	800153e <__aeabi_dadd+0x346>
 800153c:	e0a1      	b.n	8001682 <__aeabi_dadd+0x48a>
 800153e:	0002      	movs	r2, r0
 8001540:	431a      	orrs	r2, r3
 8001542:	2e00      	cmp	r6, #0
 8001544:	d000      	beq.n	8001548 <__aeabi_dadd+0x350>
 8001546:	e0fa      	b.n	800173e <__aeabi_dadd+0x546>
 8001548:	2a00      	cmp	r2, #0
 800154a:	d100      	bne.n	800154e <__aeabi_dadd+0x356>
 800154c:	e145      	b.n	80017da <__aeabi_dadd+0x5e2>
 800154e:	003a      	movs	r2, r7
 8001550:	430a      	orrs	r2, r1
 8001552:	d000      	beq.n	8001556 <__aeabi_dadd+0x35e>
 8001554:	e146      	b.n	80017e4 <__aeabi_dadd+0x5ec>
 8001556:	0742      	lsls	r2, r0, #29
 8001558:	08db      	lsrs	r3, r3, #3
 800155a:	4313      	orrs	r3, r2
 800155c:	08c0      	lsrs	r0, r0, #3
 800155e:	e77b      	b.n	8001458 <__aeabi_dadd+0x260>
 8001560:	000007ff 	.word	0x000007ff
 8001564:	ff7fffff 	.word	0xff7fffff
 8001568:	000007fe 	.word	0x000007fe
 800156c:	4647      	mov	r7, r8
 800156e:	1a5c      	subs	r4, r3, r1
 8001570:	1bc2      	subs	r2, r0, r7
 8001572:	42a3      	cmp	r3, r4
 8001574:	41bf      	sbcs	r7, r7
 8001576:	427f      	negs	r7, r7
 8001578:	46b9      	mov	r9, r7
 800157a:	0017      	movs	r7, r2
 800157c:	464a      	mov	r2, r9
 800157e:	1abf      	subs	r7, r7, r2
 8001580:	023a      	lsls	r2, r7, #8
 8001582:	d500      	bpl.n	8001586 <__aeabi_dadd+0x38e>
 8001584:	e08d      	b.n	80016a2 <__aeabi_dadd+0x4aa>
 8001586:	0023      	movs	r3, r4
 8001588:	433b      	orrs	r3, r7
 800158a:	d000      	beq.n	800158e <__aeabi_dadd+0x396>
 800158c:	e68a      	b.n	80012a4 <__aeabi_dadd+0xac>
 800158e:	2000      	movs	r0, #0
 8001590:	2500      	movs	r5, #0
 8001592:	e761      	b.n	8001458 <__aeabi_dadd+0x260>
 8001594:	4cb4      	ldr	r4, [pc, #720]	; (8001868 <__aeabi_dadd+0x670>)
 8001596:	45a1      	cmp	r9, r4
 8001598:	d100      	bne.n	800159c <__aeabi_dadd+0x3a4>
 800159a:	e0ad      	b.n	80016f8 <__aeabi_dadd+0x500>
 800159c:	2480      	movs	r4, #128	; 0x80
 800159e:	0424      	lsls	r4, r4, #16
 80015a0:	4320      	orrs	r0, r4
 80015a2:	4664      	mov	r4, ip
 80015a4:	2c38      	cmp	r4, #56	; 0x38
 80015a6:	dc3d      	bgt.n	8001624 <__aeabi_dadd+0x42c>
 80015a8:	4662      	mov	r2, ip
 80015aa:	2c1f      	cmp	r4, #31
 80015ac:	dd00      	ble.n	80015b0 <__aeabi_dadd+0x3b8>
 80015ae:	e0b7      	b.n	8001720 <__aeabi_dadd+0x528>
 80015b0:	2520      	movs	r5, #32
 80015b2:	001e      	movs	r6, r3
 80015b4:	1b2d      	subs	r5, r5, r4
 80015b6:	0004      	movs	r4, r0
 80015b8:	40ab      	lsls	r3, r5
 80015ba:	40ac      	lsls	r4, r5
 80015bc:	40d6      	lsrs	r6, r2
 80015be:	40d0      	lsrs	r0, r2
 80015c0:	4642      	mov	r2, r8
 80015c2:	1e5d      	subs	r5, r3, #1
 80015c4:	41ab      	sbcs	r3, r5
 80015c6:	4334      	orrs	r4, r6
 80015c8:	1a12      	subs	r2, r2, r0
 80015ca:	4690      	mov	r8, r2
 80015cc:	4323      	orrs	r3, r4
 80015ce:	e02c      	b.n	800162a <__aeabi_dadd+0x432>
 80015d0:	0742      	lsls	r2, r0, #29
 80015d2:	08db      	lsrs	r3, r3, #3
 80015d4:	4313      	orrs	r3, r2
 80015d6:	08c0      	lsrs	r0, r0, #3
 80015d8:	e73b      	b.n	8001452 <__aeabi_dadd+0x25a>
 80015da:	185c      	adds	r4, r3, r1
 80015dc:	429c      	cmp	r4, r3
 80015de:	419b      	sbcs	r3, r3
 80015e0:	4440      	add	r0, r8
 80015e2:	425b      	negs	r3, r3
 80015e4:	18c7      	adds	r7, r0, r3
 80015e6:	2601      	movs	r6, #1
 80015e8:	023b      	lsls	r3, r7, #8
 80015ea:	d400      	bmi.n	80015ee <__aeabi_dadd+0x3f6>
 80015ec:	e729      	b.n	8001442 <__aeabi_dadd+0x24a>
 80015ee:	2602      	movs	r6, #2
 80015f0:	4a9e      	ldr	r2, [pc, #632]	; (800186c <__aeabi_dadd+0x674>)
 80015f2:	0863      	lsrs	r3, r4, #1
 80015f4:	4017      	ands	r7, r2
 80015f6:	2201      	movs	r2, #1
 80015f8:	4014      	ands	r4, r2
 80015fa:	431c      	orrs	r4, r3
 80015fc:	07fb      	lsls	r3, r7, #31
 80015fe:	431c      	orrs	r4, r3
 8001600:	087f      	lsrs	r7, r7, #1
 8001602:	e673      	b.n	80012ec <__aeabi_dadd+0xf4>
 8001604:	4644      	mov	r4, r8
 8001606:	3a20      	subs	r2, #32
 8001608:	40d4      	lsrs	r4, r2
 800160a:	4662      	mov	r2, ip
 800160c:	2a20      	cmp	r2, #32
 800160e:	d005      	beq.n	800161c <__aeabi_dadd+0x424>
 8001610:	4667      	mov	r7, ip
 8001612:	2240      	movs	r2, #64	; 0x40
 8001614:	1bd2      	subs	r2, r2, r7
 8001616:	4647      	mov	r7, r8
 8001618:	4097      	lsls	r7, r2
 800161a:	4339      	orrs	r1, r7
 800161c:	1e4a      	subs	r2, r1, #1
 800161e:	4191      	sbcs	r1, r2
 8001620:	4321      	orrs	r1, r4
 8001622:	e635      	b.n	8001290 <__aeabi_dadd+0x98>
 8001624:	4303      	orrs	r3, r0
 8001626:	1e58      	subs	r0, r3, #1
 8001628:	4183      	sbcs	r3, r0
 800162a:	1acc      	subs	r4, r1, r3
 800162c:	42a1      	cmp	r1, r4
 800162e:	41bf      	sbcs	r7, r7
 8001630:	4643      	mov	r3, r8
 8001632:	427f      	negs	r7, r7
 8001634:	4655      	mov	r5, sl
 8001636:	464e      	mov	r6, r9
 8001638:	1bdf      	subs	r7, r3, r7
 800163a:	e62e      	b.n	800129a <__aeabi_dadd+0xa2>
 800163c:	0002      	movs	r2, r0
 800163e:	431a      	orrs	r2, r3
 8001640:	d100      	bne.n	8001644 <__aeabi_dadd+0x44c>
 8001642:	e0bd      	b.n	80017c0 <__aeabi_dadd+0x5c8>
 8001644:	4662      	mov	r2, ip
 8001646:	4664      	mov	r4, ip
 8001648:	3a01      	subs	r2, #1
 800164a:	2c01      	cmp	r4, #1
 800164c:	d100      	bne.n	8001650 <__aeabi_dadd+0x458>
 800164e:	e0e5      	b.n	800181c <__aeabi_dadd+0x624>
 8001650:	4c85      	ldr	r4, [pc, #532]	; (8001868 <__aeabi_dadd+0x670>)
 8001652:	45a4      	cmp	ip, r4
 8001654:	d058      	beq.n	8001708 <__aeabi_dadd+0x510>
 8001656:	4694      	mov	ip, r2
 8001658:	e749      	b.n	80014ee <__aeabi_dadd+0x2f6>
 800165a:	4664      	mov	r4, ip
 800165c:	2220      	movs	r2, #32
 800165e:	1b12      	subs	r2, r2, r4
 8001660:	4644      	mov	r4, r8
 8001662:	4094      	lsls	r4, r2
 8001664:	000f      	movs	r7, r1
 8001666:	46a1      	mov	r9, r4
 8001668:	4664      	mov	r4, ip
 800166a:	4091      	lsls	r1, r2
 800166c:	40e7      	lsrs	r7, r4
 800166e:	464c      	mov	r4, r9
 8001670:	1e4a      	subs	r2, r1, #1
 8001672:	4191      	sbcs	r1, r2
 8001674:	433c      	orrs	r4, r7
 8001676:	4642      	mov	r2, r8
 8001678:	430c      	orrs	r4, r1
 800167a:	4661      	mov	r1, ip
 800167c:	40ca      	lsrs	r2, r1
 800167e:	1880      	adds	r0, r0, r2
 8001680:	e6f4      	b.n	800146c <__aeabi_dadd+0x274>
 8001682:	4c79      	ldr	r4, [pc, #484]	; (8001868 <__aeabi_dadd+0x670>)
 8001684:	42a2      	cmp	r2, r4
 8001686:	d100      	bne.n	800168a <__aeabi_dadd+0x492>
 8001688:	e6fd      	b.n	8001486 <__aeabi_dadd+0x28e>
 800168a:	1859      	adds	r1, r3, r1
 800168c:	4299      	cmp	r1, r3
 800168e:	419b      	sbcs	r3, r3
 8001690:	4440      	add	r0, r8
 8001692:	425f      	negs	r7, r3
 8001694:	19c7      	adds	r7, r0, r7
 8001696:	07fc      	lsls	r4, r7, #31
 8001698:	0849      	lsrs	r1, r1, #1
 800169a:	0016      	movs	r6, r2
 800169c:	430c      	orrs	r4, r1
 800169e:	087f      	lsrs	r7, r7, #1
 80016a0:	e6cf      	b.n	8001442 <__aeabi_dadd+0x24a>
 80016a2:	1acc      	subs	r4, r1, r3
 80016a4:	42a1      	cmp	r1, r4
 80016a6:	41bf      	sbcs	r7, r7
 80016a8:	4643      	mov	r3, r8
 80016aa:	427f      	negs	r7, r7
 80016ac:	1a18      	subs	r0, r3, r0
 80016ae:	4655      	mov	r5, sl
 80016b0:	1bc7      	subs	r7, r0, r7
 80016b2:	e5f7      	b.n	80012a4 <__aeabi_dadd+0xac>
 80016b4:	08c9      	lsrs	r1, r1, #3
 80016b6:	077b      	lsls	r3, r7, #29
 80016b8:	4655      	mov	r5, sl
 80016ba:	430b      	orrs	r3, r1
 80016bc:	08f8      	lsrs	r0, r7, #3
 80016be:	e6c8      	b.n	8001452 <__aeabi_dadd+0x25a>
 80016c0:	2c00      	cmp	r4, #0
 80016c2:	d000      	beq.n	80016c6 <__aeabi_dadd+0x4ce>
 80016c4:	e081      	b.n	80017ca <__aeabi_dadd+0x5d2>
 80016c6:	4643      	mov	r3, r8
 80016c8:	430b      	orrs	r3, r1
 80016ca:	d115      	bne.n	80016f8 <__aeabi_dadd+0x500>
 80016cc:	2080      	movs	r0, #128	; 0x80
 80016ce:	2500      	movs	r5, #0
 80016d0:	0300      	lsls	r0, r0, #12
 80016d2:	e6e3      	b.n	800149c <__aeabi_dadd+0x2a4>
 80016d4:	1a5c      	subs	r4, r3, r1
 80016d6:	42a3      	cmp	r3, r4
 80016d8:	419b      	sbcs	r3, r3
 80016da:	1bc7      	subs	r7, r0, r7
 80016dc:	425b      	negs	r3, r3
 80016de:	2601      	movs	r6, #1
 80016e0:	1aff      	subs	r7, r7, r3
 80016e2:	e5da      	b.n	800129a <__aeabi_dadd+0xa2>
 80016e4:	0742      	lsls	r2, r0, #29
 80016e6:	08db      	lsrs	r3, r3, #3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	08c0      	lsrs	r0, r0, #3
 80016ec:	e6d2      	b.n	8001494 <__aeabi_dadd+0x29c>
 80016ee:	0742      	lsls	r2, r0, #29
 80016f0:	08db      	lsrs	r3, r3, #3
 80016f2:	4313      	orrs	r3, r2
 80016f4:	08c0      	lsrs	r0, r0, #3
 80016f6:	e6ac      	b.n	8001452 <__aeabi_dadd+0x25a>
 80016f8:	4643      	mov	r3, r8
 80016fa:	4642      	mov	r2, r8
 80016fc:	08c9      	lsrs	r1, r1, #3
 80016fe:	075b      	lsls	r3, r3, #29
 8001700:	4655      	mov	r5, sl
 8001702:	430b      	orrs	r3, r1
 8001704:	08d0      	lsrs	r0, r2, #3
 8001706:	e6c5      	b.n	8001494 <__aeabi_dadd+0x29c>
 8001708:	4643      	mov	r3, r8
 800170a:	4642      	mov	r2, r8
 800170c:	075b      	lsls	r3, r3, #29
 800170e:	08c9      	lsrs	r1, r1, #3
 8001710:	430b      	orrs	r3, r1
 8001712:	08d0      	lsrs	r0, r2, #3
 8001714:	e6be      	b.n	8001494 <__aeabi_dadd+0x29c>
 8001716:	4303      	orrs	r3, r0
 8001718:	001c      	movs	r4, r3
 800171a:	1e63      	subs	r3, r4, #1
 800171c:	419c      	sbcs	r4, r3
 800171e:	e6fc      	b.n	800151a <__aeabi_dadd+0x322>
 8001720:	0002      	movs	r2, r0
 8001722:	3c20      	subs	r4, #32
 8001724:	40e2      	lsrs	r2, r4
 8001726:	0014      	movs	r4, r2
 8001728:	4662      	mov	r2, ip
 800172a:	2a20      	cmp	r2, #32
 800172c:	d003      	beq.n	8001736 <__aeabi_dadd+0x53e>
 800172e:	2540      	movs	r5, #64	; 0x40
 8001730:	1aad      	subs	r5, r5, r2
 8001732:	40a8      	lsls	r0, r5
 8001734:	4303      	orrs	r3, r0
 8001736:	1e58      	subs	r0, r3, #1
 8001738:	4183      	sbcs	r3, r0
 800173a:	4323      	orrs	r3, r4
 800173c:	e775      	b.n	800162a <__aeabi_dadd+0x432>
 800173e:	2a00      	cmp	r2, #0
 8001740:	d0e2      	beq.n	8001708 <__aeabi_dadd+0x510>
 8001742:	003a      	movs	r2, r7
 8001744:	430a      	orrs	r2, r1
 8001746:	d0cd      	beq.n	80016e4 <__aeabi_dadd+0x4ec>
 8001748:	0742      	lsls	r2, r0, #29
 800174a:	08db      	lsrs	r3, r3, #3
 800174c:	4313      	orrs	r3, r2
 800174e:	2280      	movs	r2, #128	; 0x80
 8001750:	08c0      	lsrs	r0, r0, #3
 8001752:	0312      	lsls	r2, r2, #12
 8001754:	4210      	tst	r0, r2
 8001756:	d006      	beq.n	8001766 <__aeabi_dadd+0x56e>
 8001758:	08fc      	lsrs	r4, r7, #3
 800175a:	4214      	tst	r4, r2
 800175c:	d103      	bne.n	8001766 <__aeabi_dadd+0x56e>
 800175e:	0020      	movs	r0, r4
 8001760:	08cb      	lsrs	r3, r1, #3
 8001762:	077a      	lsls	r2, r7, #29
 8001764:	4313      	orrs	r3, r2
 8001766:	0f5a      	lsrs	r2, r3, #29
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	0752      	lsls	r2, r2, #29
 800176c:	08db      	lsrs	r3, r3, #3
 800176e:	4313      	orrs	r3, r2
 8001770:	e690      	b.n	8001494 <__aeabi_dadd+0x29c>
 8001772:	4643      	mov	r3, r8
 8001774:	430b      	orrs	r3, r1
 8001776:	d100      	bne.n	800177a <__aeabi_dadd+0x582>
 8001778:	e709      	b.n	800158e <__aeabi_dadd+0x396>
 800177a:	4643      	mov	r3, r8
 800177c:	4642      	mov	r2, r8
 800177e:	08c9      	lsrs	r1, r1, #3
 8001780:	075b      	lsls	r3, r3, #29
 8001782:	4655      	mov	r5, sl
 8001784:	430b      	orrs	r3, r1
 8001786:	08d0      	lsrs	r0, r2, #3
 8001788:	e666      	b.n	8001458 <__aeabi_dadd+0x260>
 800178a:	1acc      	subs	r4, r1, r3
 800178c:	42a1      	cmp	r1, r4
 800178e:	4189      	sbcs	r1, r1
 8001790:	1a3f      	subs	r7, r7, r0
 8001792:	4249      	negs	r1, r1
 8001794:	4655      	mov	r5, sl
 8001796:	2601      	movs	r6, #1
 8001798:	1a7f      	subs	r7, r7, r1
 800179a:	e57e      	b.n	800129a <__aeabi_dadd+0xa2>
 800179c:	4642      	mov	r2, r8
 800179e:	1a5c      	subs	r4, r3, r1
 80017a0:	1a87      	subs	r7, r0, r2
 80017a2:	42a3      	cmp	r3, r4
 80017a4:	4192      	sbcs	r2, r2
 80017a6:	4252      	negs	r2, r2
 80017a8:	1abf      	subs	r7, r7, r2
 80017aa:	023a      	lsls	r2, r7, #8
 80017ac:	d53d      	bpl.n	800182a <__aeabi_dadd+0x632>
 80017ae:	1acc      	subs	r4, r1, r3
 80017b0:	42a1      	cmp	r1, r4
 80017b2:	4189      	sbcs	r1, r1
 80017b4:	4643      	mov	r3, r8
 80017b6:	4249      	negs	r1, r1
 80017b8:	1a1f      	subs	r7, r3, r0
 80017ba:	4655      	mov	r5, sl
 80017bc:	1a7f      	subs	r7, r7, r1
 80017be:	e595      	b.n	80012ec <__aeabi_dadd+0xf4>
 80017c0:	077b      	lsls	r3, r7, #29
 80017c2:	08c9      	lsrs	r1, r1, #3
 80017c4:	430b      	orrs	r3, r1
 80017c6:	08f8      	lsrs	r0, r7, #3
 80017c8:	e643      	b.n	8001452 <__aeabi_dadd+0x25a>
 80017ca:	4644      	mov	r4, r8
 80017cc:	08db      	lsrs	r3, r3, #3
 80017ce:	430c      	orrs	r4, r1
 80017d0:	d130      	bne.n	8001834 <__aeabi_dadd+0x63c>
 80017d2:	0742      	lsls	r2, r0, #29
 80017d4:	4313      	orrs	r3, r2
 80017d6:	08c0      	lsrs	r0, r0, #3
 80017d8:	e65c      	b.n	8001494 <__aeabi_dadd+0x29c>
 80017da:	077b      	lsls	r3, r7, #29
 80017dc:	08c9      	lsrs	r1, r1, #3
 80017de:	430b      	orrs	r3, r1
 80017e0:	08f8      	lsrs	r0, r7, #3
 80017e2:	e639      	b.n	8001458 <__aeabi_dadd+0x260>
 80017e4:	185c      	adds	r4, r3, r1
 80017e6:	429c      	cmp	r4, r3
 80017e8:	419b      	sbcs	r3, r3
 80017ea:	4440      	add	r0, r8
 80017ec:	425b      	negs	r3, r3
 80017ee:	18c7      	adds	r7, r0, r3
 80017f0:	023b      	lsls	r3, r7, #8
 80017f2:	d400      	bmi.n	80017f6 <__aeabi_dadd+0x5fe>
 80017f4:	e625      	b.n	8001442 <__aeabi_dadd+0x24a>
 80017f6:	4b1d      	ldr	r3, [pc, #116]	; (800186c <__aeabi_dadd+0x674>)
 80017f8:	2601      	movs	r6, #1
 80017fa:	401f      	ands	r7, r3
 80017fc:	e621      	b.n	8001442 <__aeabi_dadd+0x24a>
 80017fe:	0004      	movs	r4, r0
 8001800:	3a20      	subs	r2, #32
 8001802:	40d4      	lsrs	r4, r2
 8001804:	4662      	mov	r2, ip
 8001806:	2a20      	cmp	r2, #32
 8001808:	d004      	beq.n	8001814 <__aeabi_dadd+0x61c>
 800180a:	2240      	movs	r2, #64	; 0x40
 800180c:	4666      	mov	r6, ip
 800180e:	1b92      	subs	r2, r2, r6
 8001810:	4090      	lsls	r0, r2
 8001812:	4303      	orrs	r3, r0
 8001814:	1e5a      	subs	r2, r3, #1
 8001816:	4193      	sbcs	r3, r2
 8001818:	431c      	orrs	r4, r3
 800181a:	e67e      	b.n	800151a <__aeabi_dadd+0x322>
 800181c:	185c      	adds	r4, r3, r1
 800181e:	428c      	cmp	r4, r1
 8001820:	4189      	sbcs	r1, r1
 8001822:	4440      	add	r0, r8
 8001824:	4249      	negs	r1, r1
 8001826:	1847      	adds	r7, r0, r1
 8001828:	e6dd      	b.n	80015e6 <__aeabi_dadd+0x3ee>
 800182a:	0023      	movs	r3, r4
 800182c:	433b      	orrs	r3, r7
 800182e:	d100      	bne.n	8001832 <__aeabi_dadd+0x63a>
 8001830:	e6ad      	b.n	800158e <__aeabi_dadd+0x396>
 8001832:	e606      	b.n	8001442 <__aeabi_dadd+0x24a>
 8001834:	0744      	lsls	r4, r0, #29
 8001836:	4323      	orrs	r3, r4
 8001838:	2480      	movs	r4, #128	; 0x80
 800183a:	08c0      	lsrs	r0, r0, #3
 800183c:	0324      	lsls	r4, r4, #12
 800183e:	4220      	tst	r0, r4
 8001840:	d008      	beq.n	8001854 <__aeabi_dadd+0x65c>
 8001842:	4642      	mov	r2, r8
 8001844:	08d6      	lsrs	r6, r2, #3
 8001846:	4226      	tst	r6, r4
 8001848:	d104      	bne.n	8001854 <__aeabi_dadd+0x65c>
 800184a:	4655      	mov	r5, sl
 800184c:	0030      	movs	r0, r6
 800184e:	08cb      	lsrs	r3, r1, #3
 8001850:	0751      	lsls	r1, r2, #29
 8001852:	430b      	orrs	r3, r1
 8001854:	0f5a      	lsrs	r2, r3, #29
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	08db      	lsrs	r3, r3, #3
 800185a:	0752      	lsls	r2, r2, #29
 800185c:	4313      	orrs	r3, r2
 800185e:	e619      	b.n	8001494 <__aeabi_dadd+0x29c>
 8001860:	2300      	movs	r3, #0
 8001862:	4a01      	ldr	r2, [pc, #4]	; (8001868 <__aeabi_dadd+0x670>)
 8001864:	001f      	movs	r7, r3
 8001866:	e55e      	b.n	8001326 <__aeabi_dadd+0x12e>
 8001868:	000007ff 	.word	0x000007ff
 800186c:	ff7fffff 	.word	0xff7fffff

08001870 <__aeabi_ddiv>:
 8001870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001872:	4657      	mov	r7, sl
 8001874:	464e      	mov	r6, r9
 8001876:	4645      	mov	r5, r8
 8001878:	46de      	mov	lr, fp
 800187a:	b5e0      	push	{r5, r6, r7, lr}
 800187c:	4681      	mov	r9, r0
 800187e:	0005      	movs	r5, r0
 8001880:	030c      	lsls	r4, r1, #12
 8001882:	0048      	lsls	r0, r1, #1
 8001884:	4692      	mov	sl, r2
 8001886:	001f      	movs	r7, r3
 8001888:	b085      	sub	sp, #20
 800188a:	0b24      	lsrs	r4, r4, #12
 800188c:	0d40      	lsrs	r0, r0, #21
 800188e:	0fce      	lsrs	r6, r1, #31
 8001890:	2800      	cmp	r0, #0
 8001892:	d100      	bne.n	8001896 <__aeabi_ddiv+0x26>
 8001894:	e156      	b.n	8001b44 <__aeabi_ddiv+0x2d4>
 8001896:	4bd4      	ldr	r3, [pc, #848]	; (8001be8 <__aeabi_ddiv+0x378>)
 8001898:	4298      	cmp	r0, r3
 800189a:	d100      	bne.n	800189e <__aeabi_ddiv+0x2e>
 800189c:	e172      	b.n	8001b84 <__aeabi_ddiv+0x314>
 800189e:	0f6b      	lsrs	r3, r5, #29
 80018a0:	00e4      	lsls	r4, r4, #3
 80018a2:	431c      	orrs	r4, r3
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	041b      	lsls	r3, r3, #16
 80018a8:	4323      	orrs	r3, r4
 80018aa:	4698      	mov	r8, r3
 80018ac:	4bcf      	ldr	r3, [pc, #828]	; (8001bec <__aeabi_ddiv+0x37c>)
 80018ae:	00ed      	lsls	r5, r5, #3
 80018b0:	469b      	mov	fp, r3
 80018b2:	2300      	movs	r3, #0
 80018b4:	4699      	mov	r9, r3
 80018b6:	4483      	add	fp, r0
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	033c      	lsls	r4, r7, #12
 80018bc:	007b      	lsls	r3, r7, #1
 80018be:	4650      	mov	r0, sl
 80018c0:	0b24      	lsrs	r4, r4, #12
 80018c2:	0d5b      	lsrs	r3, r3, #21
 80018c4:	0fff      	lsrs	r7, r7, #31
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d100      	bne.n	80018cc <__aeabi_ddiv+0x5c>
 80018ca:	e11f      	b.n	8001b0c <__aeabi_ddiv+0x29c>
 80018cc:	4ac6      	ldr	r2, [pc, #792]	; (8001be8 <__aeabi_ddiv+0x378>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d100      	bne.n	80018d4 <__aeabi_ddiv+0x64>
 80018d2:	e162      	b.n	8001b9a <__aeabi_ddiv+0x32a>
 80018d4:	49c5      	ldr	r1, [pc, #788]	; (8001bec <__aeabi_ddiv+0x37c>)
 80018d6:	0f42      	lsrs	r2, r0, #29
 80018d8:	468c      	mov	ip, r1
 80018da:	00e4      	lsls	r4, r4, #3
 80018dc:	4659      	mov	r1, fp
 80018de:	4314      	orrs	r4, r2
 80018e0:	2280      	movs	r2, #128	; 0x80
 80018e2:	4463      	add	r3, ip
 80018e4:	0412      	lsls	r2, r2, #16
 80018e6:	1acb      	subs	r3, r1, r3
 80018e8:	4314      	orrs	r4, r2
 80018ea:	469b      	mov	fp, r3
 80018ec:	00c2      	lsls	r2, r0, #3
 80018ee:	2000      	movs	r0, #0
 80018f0:	0033      	movs	r3, r6
 80018f2:	407b      	eors	r3, r7
 80018f4:	469a      	mov	sl, r3
 80018f6:	464b      	mov	r3, r9
 80018f8:	2b0f      	cmp	r3, #15
 80018fa:	d827      	bhi.n	800194c <__aeabi_ddiv+0xdc>
 80018fc:	49bc      	ldr	r1, [pc, #752]	; (8001bf0 <__aeabi_ddiv+0x380>)
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	58cb      	ldr	r3, [r1, r3]
 8001902:	469f      	mov	pc, r3
 8001904:	46b2      	mov	sl, r6
 8001906:	9b00      	ldr	r3, [sp, #0]
 8001908:	2b02      	cmp	r3, #2
 800190a:	d016      	beq.n	800193a <__aeabi_ddiv+0xca>
 800190c:	2b03      	cmp	r3, #3
 800190e:	d100      	bne.n	8001912 <__aeabi_ddiv+0xa2>
 8001910:	e28e      	b.n	8001e30 <__aeabi_ddiv+0x5c0>
 8001912:	2b01      	cmp	r3, #1
 8001914:	d000      	beq.n	8001918 <__aeabi_ddiv+0xa8>
 8001916:	e0d9      	b.n	8001acc <__aeabi_ddiv+0x25c>
 8001918:	2300      	movs	r3, #0
 800191a:	2400      	movs	r4, #0
 800191c:	2500      	movs	r5, #0
 800191e:	4652      	mov	r2, sl
 8001920:	051b      	lsls	r3, r3, #20
 8001922:	4323      	orrs	r3, r4
 8001924:	07d2      	lsls	r2, r2, #31
 8001926:	4313      	orrs	r3, r2
 8001928:	0028      	movs	r0, r5
 800192a:	0019      	movs	r1, r3
 800192c:	b005      	add	sp, #20
 800192e:	bcf0      	pop	{r4, r5, r6, r7}
 8001930:	46bb      	mov	fp, r7
 8001932:	46b2      	mov	sl, r6
 8001934:	46a9      	mov	r9, r5
 8001936:	46a0      	mov	r8, r4
 8001938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800193a:	2400      	movs	r4, #0
 800193c:	2500      	movs	r5, #0
 800193e:	4baa      	ldr	r3, [pc, #680]	; (8001be8 <__aeabi_ddiv+0x378>)
 8001940:	e7ed      	b.n	800191e <__aeabi_ddiv+0xae>
 8001942:	46ba      	mov	sl, r7
 8001944:	46a0      	mov	r8, r4
 8001946:	0015      	movs	r5, r2
 8001948:	9000      	str	r0, [sp, #0]
 800194a:	e7dc      	b.n	8001906 <__aeabi_ddiv+0x96>
 800194c:	4544      	cmp	r4, r8
 800194e:	d200      	bcs.n	8001952 <__aeabi_ddiv+0xe2>
 8001950:	e1c7      	b.n	8001ce2 <__aeabi_ddiv+0x472>
 8001952:	d100      	bne.n	8001956 <__aeabi_ddiv+0xe6>
 8001954:	e1c2      	b.n	8001cdc <__aeabi_ddiv+0x46c>
 8001956:	2301      	movs	r3, #1
 8001958:	425b      	negs	r3, r3
 800195a:	469c      	mov	ip, r3
 800195c:	002e      	movs	r6, r5
 800195e:	4640      	mov	r0, r8
 8001960:	2500      	movs	r5, #0
 8001962:	44e3      	add	fp, ip
 8001964:	0223      	lsls	r3, r4, #8
 8001966:	0e14      	lsrs	r4, r2, #24
 8001968:	431c      	orrs	r4, r3
 800196a:	0c1b      	lsrs	r3, r3, #16
 800196c:	4699      	mov	r9, r3
 800196e:	0423      	lsls	r3, r4, #16
 8001970:	0c1f      	lsrs	r7, r3, #16
 8001972:	0212      	lsls	r2, r2, #8
 8001974:	4649      	mov	r1, r9
 8001976:	9200      	str	r2, [sp, #0]
 8001978:	9701      	str	r7, [sp, #4]
 800197a:	f7fe fc65 	bl	8000248 <__aeabi_uidivmod>
 800197e:	0002      	movs	r2, r0
 8001980:	437a      	muls	r2, r7
 8001982:	040b      	lsls	r3, r1, #16
 8001984:	0c31      	lsrs	r1, r6, #16
 8001986:	4680      	mov	r8, r0
 8001988:	4319      	orrs	r1, r3
 800198a:	428a      	cmp	r2, r1
 800198c:	d907      	bls.n	800199e <__aeabi_ddiv+0x12e>
 800198e:	2301      	movs	r3, #1
 8001990:	425b      	negs	r3, r3
 8001992:	469c      	mov	ip, r3
 8001994:	1909      	adds	r1, r1, r4
 8001996:	44e0      	add	r8, ip
 8001998:	428c      	cmp	r4, r1
 800199a:	d800      	bhi.n	800199e <__aeabi_ddiv+0x12e>
 800199c:	e207      	b.n	8001dae <__aeabi_ddiv+0x53e>
 800199e:	1a88      	subs	r0, r1, r2
 80019a0:	4649      	mov	r1, r9
 80019a2:	f7fe fc51 	bl	8000248 <__aeabi_uidivmod>
 80019a6:	0409      	lsls	r1, r1, #16
 80019a8:	468c      	mov	ip, r1
 80019aa:	0431      	lsls	r1, r6, #16
 80019ac:	4666      	mov	r6, ip
 80019ae:	9a01      	ldr	r2, [sp, #4]
 80019b0:	0c09      	lsrs	r1, r1, #16
 80019b2:	4342      	muls	r2, r0
 80019b4:	0003      	movs	r3, r0
 80019b6:	4331      	orrs	r1, r6
 80019b8:	428a      	cmp	r2, r1
 80019ba:	d904      	bls.n	80019c6 <__aeabi_ddiv+0x156>
 80019bc:	1909      	adds	r1, r1, r4
 80019be:	3b01      	subs	r3, #1
 80019c0:	428c      	cmp	r4, r1
 80019c2:	d800      	bhi.n	80019c6 <__aeabi_ddiv+0x156>
 80019c4:	e1ed      	b.n	8001da2 <__aeabi_ddiv+0x532>
 80019c6:	1a88      	subs	r0, r1, r2
 80019c8:	4642      	mov	r2, r8
 80019ca:	0412      	lsls	r2, r2, #16
 80019cc:	431a      	orrs	r2, r3
 80019ce:	4690      	mov	r8, r2
 80019d0:	4641      	mov	r1, r8
 80019d2:	9b00      	ldr	r3, [sp, #0]
 80019d4:	040e      	lsls	r6, r1, #16
 80019d6:	0c1b      	lsrs	r3, r3, #16
 80019d8:	001f      	movs	r7, r3
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	9b00      	ldr	r3, [sp, #0]
 80019de:	0c36      	lsrs	r6, r6, #16
 80019e0:	041b      	lsls	r3, r3, #16
 80019e2:	0c19      	lsrs	r1, r3, #16
 80019e4:	000b      	movs	r3, r1
 80019e6:	4373      	muls	r3, r6
 80019e8:	0c12      	lsrs	r2, r2, #16
 80019ea:	437e      	muls	r6, r7
 80019ec:	9103      	str	r1, [sp, #12]
 80019ee:	4351      	muls	r1, r2
 80019f0:	437a      	muls	r2, r7
 80019f2:	0c1f      	lsrs	r7, r3, #16
 80019f4:	46bc      	mov	ip, r7
 80019f6:	1876      	adds	r6, r6, r1
 80019f8:	4466      	add	r6, ip
 80019fa:	42b1      	cmp	r1, r6
 80019fc:	d903      	bls.n	8001a06 <__aeabi_ddiv+0x196>
 80019fe:	2180      	movs	r1, #128	; 0x80
 8001a00:	0249      	lsls	r1, r1, #9
 8001a02:	468c      	mov	ip, r1
 8001a04:	4462      	add	r2, ip
 8001a06:	0c31      	lsrs	r1, r6, #16
 8001a08:	188a      	adds	r2, r1, r2
 8001a0a:	0431      	lsls	r1, r6, #16
 8001a0c:	041e      	lsls	r6, r3, #16
 8001a0e:	0c36      	lsrs	r6, r6, #16
 8001a10:	198e      	adds	r6, r1, r6
 8001a12:	4290      	cmp	r0, r2
 8001a14:	d302      	bcc.n	8001a1c <__aeabi_ddiv+0x1ac>
 8001a16:	d112      	bne.n	8001a3e <__aeabi_ddiv+0x1ce>
 8001a18:	42b5      	cmp	r5, r6
 8001a1a:	d210      	bcs.n	8001a3e <__aeabi_ddiv+0x1ce>
 8001a1c:	4643      	mov	r3, r8
 8001a1e:	1e59      	subs	r1, r3, #1
 8001a20:	9b00      	ldr	r3, [sp, #0]
 8001a22:	469c      	mov	ip, r3
 8001a24:	4465      	add	r5, ip
 8001a26:	001f      	movs	r7, r3
 8001a28:	429d      	cmp	r5, r3
 8001a2a:	419b      	sbcs	r3, r3
 8001a2c:	425b      	negs	r3, r3
 8001a2e:	191b      	adds	r3, r3, r4
 8001a30:	18c0      	adds	r0, r0, r3
 8001a32:	4284      	cmp	r4, r0
 8001a34:	d200      	bcs.n	8001a38 <__aeabi_ddiv+0x1c8>
 8001a36:	e1a0      	b.n	8001d7a <__aeabi_ddiv+0x50a>
 8001a38:	d100      	bne.n	8001a3c <__aeabi_ddiv+0x1cc>
 8001a3a:	e19b      	b.n	8001d74 <__aeabi_ddiv+0x504>
 8001a3c:	4688      	mov	r8, r1
 8001a3e:	1bae      	subs	r6, r5, r6
 8001a40:	42b5      	cmp	r5, r6
 8001a42:	41ad      	sbcs	r5, r5
 8001a44:	1a80      	subs	r0, r0, r2
 8001a46:	426d      	negs	r5, r5
 8001a48:	1b40      	subs	r0, r0, r5
 8001a4a:	4284      	cmp	r4, r0
 8001a4c:	d100      	bne.n	8001a50 <__aeabi_ddiv+0x1e0>
 8001a4e:	e1d5      	b.n	8001dfc <__aeabi_ddiv+0x58c>
 8001a50:	4649      	mov	r1, r9
 8001a52:	f7fe fbf9 	bl	8000248 <__aeabi_uidivmod>
 8001a56:	9a01      	ldr	r2, [sp, #4]
 8001a58:	040b      	lsls	r3, r1, #16
 8001a5a:	4342      	muls	r2, r0
 8001a5c:	0c31      	lsrs	r1, r6, #16
 8001a5e:	0005      	movs	r5, r0
 8001a60:	4319      	orrs	r1, r3
 8001a62:	428a      	cmp	r2, r1
 8001a64:	d900      	bls.n	8001a68 <__aeabi_ddiv+0x1f8>
 8001a66:	e16c      	b.n	8001d42 <__aeabi_ddiv+0x4d2>
 8001a68:	1a88      	subs	r0, r1, r2
 8001a6a:	4649      	mov	r1, r9
 8001a6c:	f7fe fbec 	bl	8000248 <__aeabi_uidivmod>
 8001a70:	9a01      	ldr	r2, [sp, #4]
 8001a72:	0436      	lsls	r6, r6, #16
 8001a74:	4342      	muls	r2, r0
 8001a76:	0409      	lsls	r1, r1, #16
 8001a78:	0c36      	lsrs	r6, r6, #16
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	430e      	orrs	r6, r1
 8001a7e:	42b2      	cmp	r2, r6
 8001a80:	d900      	bls.n	8001a84 <__aeabi_ddiv+0x214>
 8001a82:	e153      	b.n	8001d2c <__aeabi_ddiv+0x4bc>
 8001a84:	9803      	ldr	r0, [sp, #12]
 8001a86:	1ab6      	subs	r6, r6, r2
 8001a88:	0002      	movs	r2, r0
 8001a8a:	042d      	lsls	r5, r5, #16
 8001a8c:	431d      	orrs	r5, r3
 8001a8e:	9f02      	ldr	r7, [sp, #8]
 8001a90:	042b      	lsls	r3, r5, #16
 8001a92:	0c1b      	lsrs	r3, r3, #16
 8001a94:	435a      	muls	r2, r3
 8001a96:	437b      	muls	r3, r7
 8001a98:	469c      	mov	ip, r3
 8001a9a:	0c29      	lsrs	r1, r5, #16
 8001a9c:	4348      	muls	r0, r1
 8001a9e:	0c13      	lsrs	r3, r2, #16
 8001aa0:	4484      	add	ip, r0
 8001aa2:	4463      	add	r3, ip
 8001aa4:	4379      	muls	r1, r7
 8001aa6:	4298      	cmp	r0, r3
 8001aa8:	d903      	bls.n	8001ab2 <__aeabi_ddiv+0x242>
 8001aaa:	2080      	movs	r0, #128	; 0x80
 8001aac:	0240      	lsls	r0, r0, #9
 8001aae:	4684      	mov	ip, r0
 8001ab0:	4461      	add	r1, ip
 8001ab2:	0c18      	lsrs	r0, r3, #16
 8001ab4:	0412      	lsls	r2, r2, #16
 8001ab6:	041b      	lsls	r3, r3, #16
 8001ab8:	0c12      	lsrs	r2, r2, #16
 8001aba:	1841      	adds	r1, r0, r1
 8001abc:	189b      	adds	r3, r3, r2
 8001abe:	428e      	cmp	r6, r1
 8001ac0:	d200      	bcs.n	8001ac4 <__aeabi_ddiv+0x254>
 8001ac2:	e0ff      	b.n	8001cc4 <__aeabi_ddiv+0x454>
 8001ac4:	d100      	bne.n	8001ac8 <__aeabi_ddiv+0x258>
 8001ac6:	e0fa      	b.n	8001cbe <__aeabi_ddiv+0x44e>
 8001ac8:	2301      	movs	r3, #1
 8001aca:	431d      	orrs	r5, r3
 8001acc:	4a49      	ldr	r2, [pc, #292]	; (8001bf4 <__aeabi_ddiv+0x384>)
 8001ace:	445a      	add	r2, fp
 8001ad0:	2a00      	cmp	r2, #0
 8001ad2:	dc00      	bgt.n	8001ad6 <__aeabi_ddiv+0x266>
 8001ad4:	e0aa      	b.n	8001c2c <__aeabi_ddiv+0x3bc>
 8001ad6:	076b      	lsls	r3, r5, #29
 8001ad8:	d000      	beq.n	8001adc <__aeabi_ddiv+0x26c>
 8001ada:	e13d      	b.n	8001d58 <__aeabi_ddiv+0x4e8>
 8001adc:	08ed      	lsrs	r5, r5, #3
 8001ade:	4643      	mov	r3, r8
 8001ae0:	01db      	lsls	r3, r3, #7
 8001ae2:	d506      	bpl.n	8001af2 <__aeabi_ddiv+0x282>
 8001ae4:	4642      	mov	r2, r8
 8001ae6:	4b44      	ldr	r3, [pc, #272]	; (8001bf8 <__aeabi_ddiv+0x388>)
 8001ae8:	401a      	ands	r2, r3
 8001aea:	4690      	mov	r8, r2
 8001aec:	2280      	movs	r2, #128	; 0x80
 8001aee:	00d2      	lsls	r2, r2, #3
 8001af0:	445a      	add	r2, fp
 8001af2:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <__aeabi_ddiv+0x38c>)
 8001af4:	429a      	cmp	r2, r3
 8001af6:	dd00      	ble.n	8001afa <__aeabi_ddiv+0x28a>
 8001af8:	e71f      	b.n	800193a <__aeabi_ddiv+0xca>
 8001afa:	4643      	mov	r3, r8
 8001afc:	075b      	lsls	r3, r3, #29
 8001afe:	431d      	orrs	r5, r3
 8001b00:	4643      	mov	r3, r8
 8001b02:	0552      	lsls	r2, r2, #21
 8001b04:	025c      	lsls	r4, r3, #9
 8001b06:	0b24      	lsrs	r4, r4, #12
 8001b08:	0d53      	lsrs	r3, r2, #21
 8001b0a:	e708      	b.n	800191e <__aeabi_ddiv+0xae>
 8001b0c:	4652      	mov	r2, sl
 8001b0e:	4322      	orrs	r2, r4
 8001b10:	d100      	bne.n	8001b14 <__aeabi_ddiv+0x2a4>
 8001b12:	e07b      	b.n	8001c0c <__aeabi_ddiv+0x39c>
 8001b14:	2c00      	cmp	r4, #0
 8001b16:	d100      	bne.n	8001b1a <__aeabi_ddiv+0x2aa>
 8001b18:	e0fa      	b.n	8001d10 <__aeabi_ddiv+0x4a0>
 8001b1a:	0020      	movs	r0, r4
 8001b1c:	f001 f9da 	bl	8002ed4 <__clzsi2>
 8001b20:	0002      	movs	r2, r0
 8001b22:	3a0b      	subs	r2, #11
 8001b24:	231d      	movs	r3, #29
 8001b26:	0001      	movs	r1, r0
 8001b28:	1a9b      	subs	r3, r3, r2
 8001b2a:	4652      	mov	r2, sl
 8001b2c:	3908      	subs	r1, #8
 8001b2e:	40da      	lsrs	r2, r3
 8001b30:	408c      	lsls	r4, r1
 8001b32:	4314      	orrs	r4, r2
 8001b34:	4652      	mov	r2, sl
 8001b36:	408a      	lsls	r2, r1
 8001b38:	4b31      	ldr	r3, [pc, #196]	; (8001c00 <__aeabi_ddiv+0x390>)
 8001b3a:	4458      	add	r0, fp
 8001b3c:	469b      	mov	fp, r3
 8001b3e:	4483      	add	fp, r0
 8001b40:	2000      	movs	r0, #0
 8001b42:	e6d5      	b.n	80018f0 <__aeabi_ddiv+0x80>
 8001b44:	464b      	mov	r3, r9
 8001b46:	4323      	orrs	r3, r4
 8001b48:	4698      	mov	r8, r3
 8001b4a:	d044      	beq.n	8001bd6 <__aeabi_ddiv+0x366>
 8001b4c:	2c00      	cmp	r4, #0
 8001b4e:	d100      	bne.n	8001b52 <__aeabi_ddiv+0x2e2>
 8001b50:	e0ce      	b.n	8001cf0 <__aeabi_ddiv+0x480>
 8001b52:	0020      	movs	r0, r4
 8001b54:	f001 f9be 	bl	8002ed4 <__clzsi2>
 8001b58:	0001      	movs	r1, r0
 8001b5a:	0002      	movs	r2, r0
 8001b5c:	390b      	subs	r1, #11
 8001b5e:	231d      	movs	r3, #29
 8001b60:	1a5b      	subs	r3, r3, r1
 8001b62:	4649      	mov	r1, r9
 8001b64:	0010      	movs	r0, r2
 8001b66:	40d9      	lsrs	r1, r3
 8001b68:	3808      	subs	r0, #8
 8001b6a:	4084      	lsls	r4, r0
 8001b6c:	000b      	movs	r3, r1
 8001b6e:	464d      	mov	r5, r9
 8001b70:	4323      	orrs	r3, r4
 8001b72:	4698      	mov	r8, r3
 8001b74:	4085      	lsls	r5, r0
 8001b76:	4823      	ldr	r0, [pc, #140]	; (8001c04 <__aeabi_ddiv+0x394>)
 8001b78:	1a83      	subs	r3, r0, r2
 8001b7a:	469b      	mov	fp, r3
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	4699      	mov	r9, r3
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	e69a      	b.n	80018ba <__aeabi_ddiv+0x4a>
 8001b84:	464b      	mov	r3, r9
 8001b86:	4323      	orrs	r3, r4
 8001b88:	4698      	mov	r8, r3
 8001b8a:	d11d      	bne.n	8001bc8 <__aeabi_ddiv+0x358>
 8001b8c:	2308      	movs	r3, #8
 8001b8e:	4699      	mov	r9, r3
 8001b90:	3b06      	subs	r3, #6
 8001b92:	2500      	movs	r5, #0
 8001b94:	4683      	mov	fp, r0
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	e68f      	b.n	80018ba <__aeabi_ddiv+0x4a>
 8001b9a:	4652      	mov	r2, sl
 8001b9c:	4322      	orrs	r2, r4
 8001b9e:	d109      	bne.n	8001bb4 <__aeabi_ddiv+0x344>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	4649      	mov	r1, r9
 8001ba4:	4319      	orrs	r1, r3
 8001ba6:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <__aeabi_ddiv+0x398>)
 8001ba8:	4689      	mov	r9, r1
 8001baa:	469c      	mov	ip, r3
 8001bac:	2400      	movs	r4, #0
 8001bae:	2002      	movs	r0, #2
 8001bb0:	44e3      	add	fp, ip
 8001bb2:	e69d      	b.n	80018f0 <__aeabi_ddiv+0x80>
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	464a      	mov	r2, r9
 8001bb8:	431a      	orrs	r2, r3
 8001bba:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <__aeabi_ddiv+0x398>)
 8001bbc:	4691      	mov	r9, r2
 8001bbe:	469c      	mov	ip, r3
 8001bc0:	4652      	mov	r2, sl
 8001bc2:	2003      	movs	r0, #3
 8001bc4:	44e3      	add	fp, ip
 8001bc6:	e693      	b.n	80018f0 <__aeabi_ddiv+0x80>
 8001bc8:	230c      	movs	r3, #12
 8001bca:	4699      	mov	r9, r3
 8001bcc:	3b09      	subs	r3, #9
 8001bce:	46a0      	mov	r8, r4
 8001bd0:	4683      	mov	fp, r0
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	e671      	b.n	80018ba <__aeabi_ddiv+0x4a>
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	4699      	mov	r9, r3
 8001bda:	2300      	movs	r3, #0
 8001bdc:	469b      	mov	fp, r3
 8001bde:	3301      	adds	r3, #1
 8001be0:	2500      	movs	r5, #0
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	e669      	b.n	80018ba <__aeabi_ddiv+0x4a>
 8001be6:	46c0      	nop			; (mov r8, r8)
 8001be8:	000007ff 	.word	0x000007ff
 8001bec:	fffffc01 	.word	0xfffffc01
 8001bf0:	0800d168 	.word	0x0800d168
 8001bf4:	000003ff 	.word	0x000003ff
 8001bf8:	feffffff 	.word	0xfeffffff
 8001bfc:	000007fe 	.word	0x000007fe
 8001c00:	000003f3 	.word	0x000003f3
 8001c04:	fffffc0d 	.word	0xfffffc0d
 8001c08:	fffff801 	.word	0xfffff801
 8001c0c:	4649      	mov	r1, r9
 8001c0e:	2301      	movs	r3, #1
 8001c10:	4319      	orrs	r1, r3
 8001c12:	4689      	mov	r9, r1
 8001c14:	2400      	movs	r4, #0
 8001c16:	2001      	movs	r0, #1
 8001c18:	e66a      	b.n	80018f0 <__aeabi_ddiv+0x80>
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	2480      	movs	r4, #128	; 0x80
 8001c1e:	469a      	mov	sl, r3
 8001c20:	2500      	movs	r5, #0
 8001c22:	4b8a      	ldr	r3, [pc, #552]	; (8001e4c <__aeabi_ddiv+0x5dc>)
 8001c24:	0324      	lsls	r4, r4, #12
 8001c26:	e67a      	b.n	800191e <__aeabi_ddiv+0xae>
 8001c28:	2501      	movs	r5, #1
 8001c2a:	426d      	negs	r5, r5
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	1a9b      	subs	r3, r3, r2
 8001c30:	2b38      	cmp	r3, #56	; 0x38
 8001c32:	dd00      	ble.n	8001c36 <__aeabi_ddiv+0x3c6>
 8001c34:	e670      	b.n	8001918 <__aeabi_ddiv+0xa8>
 8001c36:	2b1f      	cmp	r3, #31
 8001c38:	dc00      	bgt.n	8001c3c <__aeabi_ddiv+0x3cc>
 8001c3a:	e0bf      	b.n	8001dbc <__aeabi_ddiv+0x54c>
 8001c3c:	211f      	movs	r1, #31
 8001c3e:	4249      	negs	r1, r1
 8001c40:	1a8a      	subs	r2, r1, r2
 8001c42:	4641      	mov	r1, r8
 8001c44:	40d1      	lsrs	r1, r2
 8001c46:	000a      	movs	r2, r1
 8001c48:	2b20      	cmp	r3, #32
 8001c4a:	d004      	beq.n	8001c56 <__aeabi_ddiv+0x3e6>
 8001c4c:	4641      	mov	r1, r8
 8001c4e:	4b80      	ldr	r3, [pc, #512]	; (8001e50 <__aeabi_ddiv+0x5e0>)
 8001c50:	445b      	add	r3, fp
 8001c52:	4099      	lsls	r1, r3
 8001c54:	430d      	orrs	r5, r1
 8001c56:	1e6b      	subs	r3, r5, #1
 8001c58:	419d      	sbcs	r5, r3
 8001c5a:	2307      	movs	r3, #7
 8001c5c:	432a      	orrs	r2, r5
 8001c5e:	001d      	movs	r5, r3
 8001c60:	2400      	movs	r4, #0
 8001c62:	4015      	ands	r5, r2
 8001c64:	4213      	tst	r3, r2
 8001c66:	d100      	bne.n	8001c6a <__aeabi_ddiv+0x3fa>
 8001c68:	e0d4      	b.n	8001e14 <__aeabi_ddiv+0x5a4>
 8001c6a:	210f      	movs	r1, #15
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	4011      	ands	r1, r2
 8001c70:	2904      	cmp	r1, #4
 8001c72:	d100      	bne.n	8001c76 <__aeabi_ddiv+0x406>
 8001c74:	e0cb      	b.n	8001e0e <__aeabi_ddiv+0x59e>
 8001c76:	1d11      	adds	r1, r2, #4
 8001c78:	4291      	cmp	r1, r2
 8001c7a:	4192      	sbcs	r2, r2
 8001c7c:	4252      	negs	r2, r2
 8001c7e:	189b      	adds	r3, r3, r2
 8001c80:	000a      	movs	r2, r1
 8001c82:	0219      	lsls	r1, r3, #8
 8001c84:	d400      	bmi.n	8001c88 <__aeabi_ddiv+0x418>
 8001c86:	e0c2      	b.n	8001e0e <__aeabi_ddiv+0x59e>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	2400      	movs	r4, #0
 8001c8c:	2500      	movs	r5, #0
 8001c8e:	e646      	b.n	800191e <__aeabi_ddiv+0xae>
 8001c90:	2380      	movs	r3, #128	; 0x80
 8001c92:	4641      	mov	r1, r8
 8001c94:	031b      	lsls	r3, r3, #12
 8001c96:	4219      	tst	r1, r3
 8001c98:	d008      	beq.n	8001cac <__aeabi_ddiv+0x43c>
 8001c9a:	421c      	tst	r4, r3
 8001c9c:	d106      	bne.n	8001cac <__aeabi_ddiv+0x43c>
 8001c9e:	431c      	orrs	r4, r3
 8001ca0:	0324      	lsls	r4, r4, #12
 8001ca2:	46ba      	mov	sl, r7
 8001ca4:	0015      	movs	r5, r2
 8001ca6:	4b69      	ldr	r3, [pc, #420]	; (8001e4c <__aeabi_ddiv+0x5dc>)
 8001ca8:	0b24      	lsrs	r4, r4, #12
 8001caa:	e638      	b.n	800191e <__aeabi_ddiv+0xae>
 8001cac:	2480      	movs	r4, #128	; 0x80
 8001cae:	4643      	mov	r3, r8
 8001cb0:	0324      	lsls	r4, r4, #12
 8001cb2:	431c      	orrs	r4, r3
 8001cb4:	0324      	lsls	r4, r4, #12
 8001cb6:	46b2      	mov	sl, r6
 8001cb8:	4b64      	ldr	r3, [pc, #400]	; (8001e4c <__aeabi_ddiv+0x5dc>)
 8001cba:	0b24      	lsrs	r4, r4, #12
 8001cbc:	e62f      	b.n	800191e <__aeabi_ddiv+0xae>
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d100      	bne.n	8001cc4 <__aeabi_ddiv+0x454>
 8001cc2:	e703      	b.n	8001acc <__aeabi_ddiv+0x25c>
 8001cc4:	19a6      	adds	r6, r4, r6
 8001cc6:	1e68      	subs	r0, r5, #1
 8001cc8:	42a6      	cmp	r6, r4
 8001cca:	d200      	bcs.n	8001cce <__aeabi_ddiv+0x45e>
 8001ccc:	e08d      	b.n	8001dea <__aeabi_ddiv+0x57a>
 8001cce:	428e      	cmp	r6, r1
 8001cd0:	d200      	bcs.n	8001cd4 <__aeabi_ddiv+0x464>
 8001cd2:	e0a3      	b.n	8001e1c <__aeabi_ddiv+0x5ac>
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_ddiv+0x468>
 8001cd6:	e0b3      	b.n	8001e40 <__aeabi_ddiv+0x5d0>
 8001cd8:	0005      	movs	r5, r0
 8001cda:	e6f5      	b.n	8001ac8 <__aeabi_ddiv+0x258>
 8001cdc:	42aa      	cmp	r2, r5
 8001cde:	d900      	bls.n	8001ce2 <__aeabi_ddiv+0x472>
 8001ce0:	e639      	b.n	8001956 <__aeabi_ddiv+0xe6>
 8001ce2:	4643      	mov	r3, r8
 8001ce4:	07de      	lsls	r6, r3, #31
 8001ce6:	0858      	lsrs	r0, r3, #1
 8001ce8:	086b      	lsrs	r3, r5, #1
 8001cea:	431e      	orrs	r6, r3
 8001cec:	07ed      	lsls	r5, r5, #31
 8001cee:	e639      	b.n	8001964 <__aeabi_ddiv+0xf4>
 8001cf0:	4648      	mov	r0, r9
 8001cf2:	f001 f8ef 	bl	8002ed4 <__clzsi2>
 8001cf6:	0001      	movs	r1, r0
 8001cf8:	0002      	movs	r2, r0
 8001cfa:	3115      	adds	r1, #21
 8001cfc:	3220      	adds	r2, #32
 8001cfe:	291c      	cmp	r1, #28
 8001d00:	dc00      	bgt.n	8001d04 <__aeabi_ddiv+0x494>
 8001d02:	e72c      	b.n	8001b5e <__aeabi_ddiv+0x2ee>
 8001d04:	464b      	mov	r3, r9
 8001d06:	3808      	subs	r0, #8
 8001d08:	4083      	lsls	r3, r0
 8001d0a:	2500      	movs	r5, #0
 8001d0c:	4698      	mov	r8, r3
 8001d0e:	e732      	b.n	8001b76 <__aeabi_ddiv+0x306>
 8001d10:	f001 f8e0 	bl	8002ed4 <__clzsi2>
 8001d14:	0003      	movs	r3, r0
 8001d16:	001a      	movs	r2, r3
 8001d18:	3215      	adds	r2, #21
 8001d1a:	3020      	adds	r0, #32
 8001d1c:	2a1c      	cmp	r2, #28
 8001d1e:	dc00      	bgt.n	8001d22 <__aeabi_ddiv+0x4b2>
 8001d20:	e700      	b.n	8001b24 <__aeabi_ddiv+0x2b4>
 8001d22:	4654      	mov	r4, sl
 8001d24:	3b08      	subs	r3, #8
 8001d26:	2200      	movs	r2, #0
 8001d28:	409c      	lsls	r4, r3
 8001d2a:	e705      	b.n	8001b38 <__aeabi_ddiv+0x2c8>
 8001d2c:	1936      	adds	r6, r6, r4
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	42b4      	cmp	r4, r6
 8001d32:	d900      	bls.n	8001d36 <__aeabi_ddiv+0x4c6>
 8001d34:	e6a6      	b.n	8001a84 <__aeabi_ddiv+0x214>
 8001d36:	42b2      	cmp	r2, r6
 8001d38:	d800      	bhi.n	8001d3c <__aeabi_ddiv+0x4cc>
 8001d3a:	e6a3      	b.n	8001a84 <__aeabi_ddiv+0x214>
 8001d3c:	1e83      	subs	r3, r0, #2
 8001d3e:	1936      	adds	r6, r6, r4
 8001d40:	e6a0      	b.n	8001a84 <__aeabi_ddiv+0x214>
 8001d42:	1909      	adds	r1, r1, r4
 8001d44:	3d01      	subs	r5, #1
 8001d46:	428c      	cmp	r4, r1
 8001d48:	d900      	bls.n	8001d4c <__aeabi_ddiv+0x4dc>
 8001d4a:	e68d      	b.n	8001a68 <__aeabi_ddiv+0x1f8>
 8001d4c:	428a      	cmp	r2, r1
 8001d4e:	d800      	bhi.n	8001d52 <__aeabi_ddiv+0x4e2>
 8001d50:	e68a      	b.n	8001a68 <__aeabi_ddiv+0x1f8>
 8001d52:	1e85      	subs	r5, r0, #2
 8001d54:	1909      	adds	r1, r1, r4
 8001d56:	e687      	b.n	8001a68 <__aeabi_ddiv+0x1f8>
 8001d58:	230f      	movs	r3, #15
 8001d5a:	402b      	ands	r3, r5
 8001d5c:	2b04      	cmp	r3, #4
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_ddiv+0x4f2>
 8001d60:	e6bc      	b.n	8001adc <__aeabi_ddiv+0x26c>
 8001d62:	2305      	movs	r3, #5
 8001d64:	425b      	negs	r3, r3
 8001d66:	42ab      	cmp	r3, r5
 8001d68:	419b      	sbcs	r3, r3
 8001d6a:	3504      	adds	r5, #4
 8001d6c:	425b      	negs	r3, r3
 8001d6e:	08ed      	lsrs	r5, r5, #3
 8001d70:	4498      	add	r8, r3
 8001d72:	e6b4      	b.n	8001ade <__aeabi_ddiv+0x26e>
 8001d74:	42af      	cmp	r7, r5
 8001d76:	d900      	bls.n	8001d7a <__aeabi_ddiv+0x50a>
 8001d78:	e660      	b.n	8001a3c <__aeabi_ddiv+0x1cc>
 8001d7a:	4282      	cmp	r2, r0
 8001d7c:	d804      	bhi.n	8001d88 <__aeabi_ddiv+0x518>
 8001d7e:	d000      	beq.n	8001d82 <__aeabi_ddiv+0x512>
 8001d80:	e65c      	b.n	8001a3c <__aeabi_ddiv+0x1cc>
 8001d82:	42ae      	cmp	r6, r5
 8001d84:	d800      	bhi.n	8001d88 <__aeabi_ddiv+0x518>
 8001d86:	e659      	b.n	8001a3c <__aeabi_ddiv+0x1cc>
 8001d88:	2302      	movs	r3, #2
 8001d8a:	425b      	negs	r3, r3
 8001d8c:	469c      	mov	ip, r3
 8001d8e:	9b00      	ldr	r3, [sp, #0]
 8001d90:	44e0      	add	r8, ip
 8001d92:	469c      	mov	ip, r3
 8001d94:	4465      	add	r5, ip
 8001d96:	429d      	cmp	r5, r3
 8001d98:	419b      	sbcs	r3, r3
 8001d9a:	425b      	negs	r3, r3
 8001d9c:	191b      	adds	r3, r3, r4
 8001d9e:	18c0      	adds	r0, r0, r3
 8001da0:	e64d      	b.n	8001a3e <__aeabi_ddiv+0x1ce>
 8001da2:	428a      	cmp	r2, r1
 8001da4:	d800      	bhi.n	8001da8 <__aeabi_ddiv+0x538>
 8001da6:	e60e      	b.n	80019c6 <__aeabi_ddiv+0x156>
 8001da8:	1e83      	subs	r3, r0, #2
 8001daa:	1909      	adds	r1, r1, r4
 8001dac:	e60b      	b.n	80019c6 <__aeabi_ddiv+0x156>
 8001dae:	428a      	cmp	r2, r1
 8001db0:	d800      	bhi.n	8001db4 <__aeabi_ddiv+0x544>
 8001db2:	e5f4      	b.n	800199e <__aeabi_ddiv+0x12e>
 8001db4:	1e83      	subs	r3, r0, #2
 8001db6:	4698      	mov	r8, r3
 8001db8:	1909      	adds	r1, r1, r4
 8001dba:	e5f0      	b.n	800199e <__aeabi_ddiv+0x12e>
 8001dbc:	4925      	ldr	r1, [pc, #148]	; (8001e54 <__aeabi_ddiv+0x5e4>)
 8001dbe:	0028      	movs	r0, r5
 8001dc0:	4459      	add	r1, fp
 8001dc2:	408d      	lsls	r5, r1
 8001dc4:	4642      	mov	r2, r8
 8001dc6:	408a      	lsls	r2, r1
 8001dc8:	1e69      	subs	r1, r5, #1
 8001dca:	418d      	sbcs	r5, r1
 8001dcc:	4641      	mov	r1, r8
 8001dce:	40d8      	lsrs	r0, r3
 8001dd0:	40d9      	lsrs	r1, r3
 8001dd2:	4302      	orrs	r2, r0
 8001dd4:	432a      	orrs	r2, r5
 8001dd6:	000b      	movs	r3, r1
 8001dd8:	0751      	lsls	r1, r2, #29
 8001dda:	d100      	bne.n	8001dde <__aeabi_ddiv+0x56e>
 8001ddc:	e751      	b.n	8001c82 <__aeabi_ddiv+0x412>
 8001dde:	210f      	movs	r1, #15
 8001de0:	4011      	ands	r1, r2
 8001de2:	2904      	cmp	r1, #4
 8001de4:	d000      	beq.n	8001de8 <__aeabi_ddiv+0x578>
 8001de6:	e746      	b.n	8001c76 <__aeabi_ddiv+0x406>
 8001de8:	e74b      	b.n	8001c82 <__aeabi_ddiv+0x412>
 8001dea:	0005      	movs	r5, r0
 8001dec:	428e      	cmp	r6, r1
 8001dee:	d000      	beq.n	8001df2 <__aeabi_ddiv+0x582>
 8001df0:	e66a      	b.n	8001ac8 <__aeabi_ddiv+0x258>
 8001df2:	9a00      	ldr	r2, [sp, #0]
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d000      	beq.n	8001dfa <__aeabi_ddiv+0x58a>
 8001df8:	e666      	b.n	8001ac8 <__aeabi_ddiv+0x258>
 8001dfa:	e667      	b.n	8001acc <__aeabi_ddiv+0x25c>
 8001dfc:	4a16      	ldr	r2, [pc, #88]	; (8001e58 <__aeabi_ddiv+0x5e8>)
 8001dfe:	445a      	add	r2, fp
 8001e00:	2a00      	cmp	r2, #0
 8001e02:	dc00      	bgt.n	8001e06 <__aeabi_ddiv+0x596>
 8001e04:	e710      	b.n	8001c28 <__aeabi_ddiv+0x3b8>
 8001e06:	2301      	movs	r3, #1
 8001e08:	2500      	movs	r5, #0
 8001e0a:	4498      	add	r8, r3
 8001e0c:	e667      	b.n	8001ade <__aeabi_ddiv+0x26e>
 8001e0e:	075d      	lsls	r5, r3, #29
 8001e10:	025b      	lsls	r3, r3, #9
 8001e12:	0b1c      	lsrs	r4, r3, #12
 8001e14:	08d2      	lsrs	r2, r2, #3
 8001e16:	2300      	movs	r3, #0
 8001e18:	4315      	orrs	r5, r2
 8001e1a:	e580      	b.n	800191e <__aeabi_ddiv+0xae>
 8001e1c:	9800      	ldr	r0, [sp, #0]
 8001e1e:	3d02      	subs	r5, #2
 8001e20:	0042      	lsls	r2, r0, #1
 8001e22:	4282      	cmp	r2, r0
 8001e24:	41bf      	sbcs	r7, r7
 8001e26:	427f      	negs	r7, r7
 8001e28:	193c      	adds	r4, r7, r4
 8001e2a:	1936      	adds	r6, r6, r4
 8001e2c:	9200      	str	r2, [sp, #0]
 8001e2e:	e7dd      	b.n	8001dec <__aeabi_ddiv+0x57c>
 8001e30:	2480      	movs	r4, #128	; 0x80
 8001e32:	4643      	mov	r3, r8
 8001e34:	0324      	lsls	r4, r4, #12
 8001e36:	431c      	orrs	r4, r3
 8001e38:	0324      	lsls	r4, r4, #12
 8001e3a:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <__aeabi_ddiv+0x5dc>)
 8001e3c:	0b24      	lsrs	r4, r4, #12
 8001e3e:	e56e      	b.n	800191e <__aeabi_ddiv+0xae>
 8001e40:	9a00      	ldr	r2, [sp, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d3ea      	bcc.n	8001e1c <__aeabi_ddiv+0x5ac>
 8001e46:	0005      	movs	r5, r0
 8001e48:	e7d3      	b.n	8001df2 <__aeabi_ddiv+0x582>
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	000007ff 	.word	0x000007ff
 8001e50:	0000043e 	.word	0x0000043e
 8001e54:	0000041e 	.word	0x0000041e
 8001e58:	000003ff 	.word	0x000003ff

08001e5c <__eqdf2>:
 8001e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e5e:	464e      	mov	r6, r9
 8001e60:	4645      	mov	r5, r8
 8001e62:	46de      	mov	lr, fp
 8001e64:	4657      	mov	r7, sl
 8001e66:	4690      	mov	r8, r2
 8001e68:	b5e0      	push	{r5, r6, r7, lr}
 8001e6a:	0017      	movs	r7, r2
 8001e6c:	031a      	lsls	r2, r3, #12
 8001e6e:	0b12      	lsrs	r2, r2, #12
 8001e70:	0005      	movs	r5, r0
 8001e72:	4684      	mov	ip, r0
 8001e74:	4819      	ldr	r0, [pc, #100]	; (8001edc <__eqdf2+0x80>)
 8001e76:	030e      	lsls	r6, r1, #12
 8001e78:	004c      	lsls	r4, r1, #1
 8001e7a:	4691      	mov	r9, r2
 8001e7c:	005a      	lsls	r2, r3, #1
 8001e7e:	0fdb      	lsrs	r3, r3, #31
 8001e80:	469b      	mov	fp, r3
 8001e82:	0b36      	lsrs	r6, r6, #12
 8001e84:	0d64      	lsrs	r4, r4, #21
 8001e86:	0fc9      	lsrs	r1, r1, #31
 8001e88:	0d52      	lsrs	r2, r2, #21
 8001e8a:	4284      	cmp	r4, r0
 8001e8c:	d019      	beq.n	8001ec2 <__eqdf2+0x66>
 8001e8e:	4282      	cmp	r2, r0
 8001e90:	d010      	beq.n	8001eb4 <__eqdf2+0x58>
 8001e92:	2001      	movs	r0, #1
 8001e94:	4294      	cmp	r4, r2
 8001e96:	d10e      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001e98:	454e      	cmp	r6, r9
 8001e9a:	d10c      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	45c4      	cmp	ip, r8
 8001ea0:	d109      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001ea2:	4559      	cmp	r1, fp
 8001ea4:	d017      	beq.n	8001ed6 <__eqdf2+0x7a>
 8001ea6:	2c00      	cmp	r4, #0
 8001ea8:	d105      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001eaa:	0030      	movs	r0, r6
 8001eac:	4328      	orrs	r0, r5
 8001eae:	1e43      	subs	r3, r0, #1
 8001eb0:	4198      	sbcs	r0, r3
 8001eb2:	e000      	b.n	8001eb6 <__eqdf2+0x5a>
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	bcf0      	pop	{r4, r5, r6, r7}
 8001eb8:	46bb      	mov	fp, r7
 8001eba:	46b2      	mov	sl, r6
 8001ebc:	46a9      	mov	r9, r5
 8001ebe:	46a0      	mov	r8, r4
 8001ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ec2:	0033      	movs	r3, r6
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	432b      	orrs	r3, r5
 8001ec8:	d1f5      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001eca:	42a2      	cmp	r2, r4
 8001ecc:	d1f3      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001ece:	464b      	mov	r3, r9
 8001ed0:	433b      	orrs	r3, r7
 8001ed2:	d1f0      	bne.n	8001eb6 <__eqdf2+0x5a>
 8001ed4:	e7e2      	b.n	8001e9c <__eqdf2+0x40>
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	e7ed      	b.n	8001eb6 <__eqdf2+0x5a>
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	000007ff 	.word	0x000007ff

08001ee0 <__gedf2>:
 8001ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ee2:	4647      	mov	r7, r8
 8001ee4:	46ce      	mov	lr, r9
 8001ee6:	0004      	movs	r4, r0
 8001ee8:	0018      	movs	r0, r3
 8001eea:	0016      	movs	r6, r2
 8001eec:	031b      	lsls	r3, r3, #12
 8001eee:	0b1b      	lsrs	r3, r3, #12
 8001ef0:	4d2d      	ldr	r5, [pc, #180]	; (8001fa8 <__gedf2+0xc8>)
 8001ef2:	004a      	lsls	r2, r1, #1
 8001ef4:	4699      	mov	r9, r3
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	0043      	lsls	r3, r0, #1
 8001efa:	030f      	lsls	r7, r1, #12
 8001efc:	46a4      	mov	ip, r4
 8001efe:	46b0      	mov	r8, r6
 8001f00:	0b3f      	lsrs	r7, r7, #12
 8001f02:	0d52      	lsrs	r2, r2, #21
 8001f04:	0fc9      	lsrs	r1, r1, #31
 8001f06:	0d5b      	lsrs	r3, r3, #21
 8001f08:	0fc0      	lsrs	r0, r0, #31
 8001f0a:	42aa      	cmp	r2, r5
 8001f0c:	d021      	beq.n	8001f52 <__gedf2+0x72>
 8001f0e:	42ab      	cmp	r3, r5
 8001f10:	d013      	beq.n	8001f3a <__gedf2+0x5a>
 8001f12:	2a00      	cmp	r2, #0
 8001f14:	d122      	bne.n	8001f5c <__gedf2+0x7c>
 8001f16:	433c      	orrs	r4, r7
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d102      	bne.n	8001f22 <__gedf2+0x42>
 8001f1c:	464d      	mov	r5, r9
 8001f1e:	432e      	orrs	r6, r5
 8001f20:	d022      	beq.n	8001f68 <__gedf2+0x88>
 8001f22:	2c00      	cmp	r4, #0
 8001f24:	d010      	beq.n	8001f48 <__gedf2+0x68>
 8001f26:	4281      	cmp	r1, r0
 8001f28:	d022      	beq.n	8001f70 <__gedf2+0x90>
 8001f2a:	2002      	movs	r0, #2
 8001f2c:	3901      	subs	r1, #1
 8001f2e:	4008      	ands	r0, r1
 8001f30:	3801      	subs	r0, #1
 8001f32:	bcc0      	pop	{r6, r7}
 8001f34:	46b9      	mov	r9, r7
 8001f36:	46b0      	mov	r8, r6
 8001f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f3a:	464d      	mov	r5, r9
 8001f3c:	432e      	orrs	r6, r5
 8001f3e:	d129      	bne.n	8001f94 <__gedf2+0xb4>
 8001f40:	2a00      	cmp	r2, #0
 8001f42:	d1f0      	bne.n	8001f26 <__gedf2+0x46>
 8001f44:	433c      	orrs	r4, r7
 8001f46:	d1ee      	bne.n	8001f26 <__gedf2+0x46>
 8001f48:	2800      	cmp	r0, #0
 8001f4a:	d1f2      	bne.n	8001f32 <__gedf2+0x52>
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	4240      	negs	r0, r0
 8001f50:	e7ef      	b.n	8001f32 <__gedf2+0x52>
 8001f52:	003d      	movs	r5, r7
 8001f54:	4325      	orrs	r5, r4
 8001f56:	d11d      	bne.n	8001f94 <__gedf2+0xb4>
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d0ee      	beq.n	8001f3a <__gedf2+0x5a>
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1e2      	bne.n	8001f26 <__gedf2+0x46>
 8001f60:	464c      	mov	r4, r9
 8001f62:	4326      	orrs	r6, r4
 8001f64:	d1df      	bne.n	8001f26 <__gedf2+0x46>
 8001f66:	e7e0      	b.n	8001f2a <__gedf2+0x4a>
 8001f68:	2000      	movs	r0, #0
 8001f6a:	2c00      	cmp	r4, #0
 8001f6c:	d0e1      	beq.n	8001f32 <__gedf2+0x52>
 8001f6e:	e7dc      	b.n	8001f2a <__gedf2+0x4a>
 8001f70:	429a      	cmp	r2, r3
 8001f72:	dc0a      	bgt.n	8001f8a <__gedf2+0xaa>
 8001f74:	dbe8      	blt.n	8001f48 <__gedf2+0x68>
 8001f76:	454f      	cmp	r7, r9
 8001f78:	d8d7      	bhi.n	8001f2a <__gedf2+0x4a>
 8001f7a:	d00e      	beq.n	8001f9a <__gedf2+0xba>
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	454f      	cmp	r7, r9
 8001f80:	d2d7      	bcs.n	8001f32 <__gedf2+0x52>
 8001f82:	2900      	cmp	r1, #0
 8001f84:	d0e2      	beq.n	8001f4c <__gedf2+0x6c>
 8001f86:	0008      	movs	r0, r1
 8001f88:	e7d3      	b.n	8001f32 <__gedf2+0x52>
 8001f8a:	4243      	negs	r3, r0
 8001f8c:	4158      	adcs	r0, r3
 8001f8e:	0040      	lsls	r0, r0, #1
 8001f90:	3801      	subs	r0, #1
 8001f92:	e7ce      	b.n	8001f32 <__gedf2+0x52>
 8001f94:	2002      	movs	r0, #2
 8001f96:	4240      	negs	r0, r0
 8001f98:	e7cb      	b.n	8001f32 <__gedf2+0x52>
 8001f9a:	45c4      	cmp	ip, r8
 8001f9c:	d8c5      	bhi.n	8001f2a <__gedf2+0x4a>
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	45c4      	cmp	ip, r8
 8001fa2:	d2c6      	bcs.n	8001f32 <__gedf2+0x52>
 8001fa4:	e7ed      	b.n	8001f82 <__gedf2+0xa2>
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	000007ff 	.word	0x000007ff

08001fac <__ledf2>:
 8001fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fae:	4647      	mov	r7, r8
 8001fb0:	46ce      	mov	lr, r9
 8001fb2:	0004      	movs	r4, r0
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	0016      	movs	r6, r2
 8001fb8:	031b      	lsls	r3, r3, #12
 8001fba:	0b1b      	lsrs	r3, r3, #12
 8001fbc:	4d2c      	ldr	r5, [pc, #176]	; (8002070 <__ledf2+0xc4>)
 8001fbe:	004a      	lsls	r2, r1, #1
 8001fc0:	4699      	mov	r9, r3
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	0043      	lsls	r3, r0, #1
 8001fc6:	030f      	lsls	r7, r1, #12
 8001fc8:	46a4      	mov	ip, r4
 8001fca:	46b0      	mov	r8, r6
 8001fcc:	0b3f      	lsrs	r7, r7, #12
 8001fce:	0d52      	lsrs	r2, r2, #21
 8001fd0:	0fc9      	lsrs	r1, r1, #31
 8001fd2:	0d5b      	lsrs	r3, r3, #21
 8001fd4:	0fc0      	lsrs	r0, r0, #31
 8001fd6:	42aa      	cmp	r2, r5
 8001fd8:	d00d      	beq.n	8001ff6 <__ledf2+0x4a>
 8001fda:	42ab      	cmp	r3, r5
 8001fdc:	d010      	beq.n	8002000 <__ledf2+0x54>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d127      	bne.n	8002032 <__ledf2+0x86>
 8001fe2:	433c      	orrs	r4, r7
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d111      	bne.n	800200c <__ledf2+0x60>
 8001fe8:	464d      	mov	r5, r9
 8001fea:	432e      	orrs	r6, r5
 8001fec:	d10e      	bne.n	800200c <__ledf2+0x60>
 8001fee:	2000      	movs	r0, #0
 8001ff0:	2c00      	cmp	r4, #0
 8001ff2:	d015      	beq.n	8002020 <__ledf2+0x74>
 8001ff4:	e00e      	b.n	8002014 <__ledf2+0x68>
 8001ff6:	003d      	movs	r5, r7
 8001ff8:	4325      	orrs	r5, r4
 8001ffa:	d110      	bne.n	800201e <__ledf2+0x72>
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d118      	bne.n	8002032 <__ledf2+0x86>
 8002000:	464d      	mov	r5, r9
 8002002:	432e      	orrs	r6, r5
 8002004:	d10b      	bne.n	800201e <__ledf2+0x72>
 8002006:	2a00      	cmp	r2, #0
 8002008:	d102      	bne.n	8002010 <__ledf2+0x64>
 800200a:	433c      	orrs	r4, r7
 800200c:	2c00      	cmp	r4, #0
 800200e:	d00b      	beq.n	8002028 <__ledf2+0x7c>
 8002010:	4281      	cmp	r1, r0
 8002012:	d014      	beq.n	800203e <__ledf2+0x92>
 8002014:	2002      	movs	r0, #2
 8002016:	3901      	subs	r1, #1
 8002018:	4008      	ands	r0, r1
 800201a:	3801      	subs	r0, #1
 800201c:	e000      	b.n	8002020 <__ledf2+0x74>
 800201e:	2002      	movs	r0, #2
 8002020:	bcc0      	pop	{r6, r7}
 8002022:	46b9      	mov	r9, r7
 8002024:	46b0      	mov	r8, r6
 8002026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002028:	2800      	cmp	r0, #0
 800202a:	d1f9      	bne.n	8002020 <__ledf2+0x74>
 800202c:	2001      	movs	r0, #1
 800202e:	4240      	negs	r0, r0
 8002030:	e7f6      	b.n	8002020 <__ledf2+0x74>
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1ec      	bne.n	8002010 <__ledf2+0x64>
 8002036:	464c      	mov	r4, r9
 8002038:	4326      	orrs	r6, r4
 800203a:	d1e9      	bne.n	8002010 <__ledf2+0x64>
 800203c:	e7ea      	b.n	8002014 <__ledf2+0x68>
 800203e:	429a      	cmp	r2, r3
 8002040:	dd04      	ble.n	800204c <__ledf2+0xa0>
 8002042:	4243      	negs	r3, r0
 8002044:	4158      	adcs	r0, r3
 8002046:	0040      	lsls	r0, r0, #1
 8002048:	3801      	subs	r0, #1
 800204a:	e7e9      	b.n	8002020 <__ledf2+0x74>
 800204c:	429a      	cmp	r2, r3
 800204e:	dbeb      	blt.n	8002028 <__ledf2+0x7c>
 8002050:	454f      	cmp	r7, r9
 8002052:	d8df      	bhi.n	8002014 <__ledf2+0x68>
 8002054:	d006      	beq.n	8002064 <__ledf2+0xb8>
 8002056:	2000      	movs	r0, #0
 8002058:	454f      	cmp	r7, r9
 800205a:	d2e1      	bcs.n	8002020 <__ledf2+0x74>
 800205c:	2900      	cmp	r1, #0
 800205e:	d0e5      	beq.n	800202c <__ledf2+0x80>
 8002060:	0008      	movs	r0, r1
 8002062:	e7dd      	b.n	8002020 <__ledf2+0x74>
 8002064:	45c4      	cmp	ip, r8
 8002066:	d8d5      	bhi.n	8002014 <__ledf2+0x68>
 8002068:	2000      	movs	r0, #0
 800206a:	45c4      	cmp	ip, r8
 800206c:	d2d8      	bcs.n	8002020 <__ledf2+0x74>
 800206e:	e7f5      	b.n	800205c <__ledf2+0xb0>
 8002070:	000007ff 	.word	0x000007ff

08002074 <__aeabi_dmul>:
 8002074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002076:	4657      	mov	r7, sl
 8002078:	464e      	mov	r6, r9
 800207a:	4645      	mov	r5, r8
 800207c:	46de      	mov	lr, fp
 800207e:	b5e0      	push	{r5, r6, r7, lr}
 8002080:	4698      	mov	r8, r3
 8002082:	030c      	lsls	r4, r1, #12
 8002084:	004b      	lsls	r3, r1, #1
 8002086:	0006      	movs	r6, r0
 8002088:	4692      	mov	sl, r2
 800208a:	b087      	sub	sp, #28
 800208c:	0b24      	lsrs	r4, r4, #12
 800208e:	0d5b      	lsrs	r3, r3, #21
 8002090:	0fcf      	lsrs	r7, r1, #31
 8002092:	2b00      	cmp	r3, #0
 8002094:	d100      	bne.n	8002098 <__aeabi_dmul+0x24>
 8002096:	e15c      	b.n	8002352 <__aeabi_dmul+0x2de>
 8002098:	4ad9      	ldr	r2, [pc, #868]	; (8002400 <__aeabi_dmul+0x38c>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d100      	bne.n	80020a0 <__aeabi_dmul+0x2c>
 800209e:	e175      	b.n	800238c <__aeabi_dmul+0x318>
 80020a0:	0f42      	lsrs	r2, r0, #29
 80020a2:	00e4      	lsls	r4, r4, #3
 80020a4:	4314      	orrs	r4, r2
 80020a6:	2280      	movs	r2, #128	; 0x80
 80020a8:	0412      	lsls	r2, r2, #16
 80020aa:	4314      	orrs	r4, r2
 80020ac:	4ad5      	ldr	r2, [pc, #852]	; (8002404 <__aeabi_dmul+0x390>)
 80020ae:	00c5      	lsls	r5, r0, #3
 80020b0:	4694      	mov	ip, r2
 80020b2:	4463      	add	r3, ip
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	2300      	movs	r3, #0
 80020b8:	4699      	mov	r9, r3
 80020ba:	469b      	mov	fp, r3
 80020bc:	4643      	mov	r3, r8
 80020be:	4642      	mov	r2, r8
 80020c0:	031e      	lsls	r6, r3, #12
 80020c2:	0fd2      	lsrs	r2, r2, #31
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	4650      	mov	r0, sl
 80020c8:	4690      	mov	r8, r2
 80020ca:	0b36      	lsrs	r6, r6, #12
 80020cc:	0d5b      	lsrs	r3, r3, #21
 80020ce:	d100      	bne.n	80020d2 <__aeabi_dmul+0x5e>
 80020d0:	e120      	b.n	8002314 <__aeabi_dmul+0x2a0>
 80020d2:	4acb      	ldr	r2, [pc, #812]	; (8002400 <__aeabi_dmul+0x38c>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d100      	bne.n	80020da <__aeabi_dmul+0x66>
 80020d8:	e162      	b.n	80023a0 <__aeabi_dmul+0x32c>
 80020da:	49ca      	ldr	r1, [pc, #808]	; (8002404 <__aeabi_dmul+0x390>)
 80020dc:	0f42      	lsrs	r2, r0, #29
 80020de:	468c      	mov	ip, r1
 80020e0:	9900      	ldr	r1, [sp, #0]
 80020e2:	4463      	add	r3, ip
 80020e4:	00f6      	lsls	r6, r6, #3
 80020e6:	468c      	mov	ip, r1
 80020e8:	4316      	orrs	r6, r2
 80020ea:	2280      	movs	r2, #128	; 0x80
 80020ec:	449c      	add	ip, r3
 80020ee:	0412      	lsls	r2, r2, #16
 80020f0:	4663      	mov	r3, ip
 80020f2:	4316      	orrs	r6, r2
 80020f4:	00c2      	lsls	r2, r0, #3
 80020f6:	2000      	movs	r0, #0
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	9900      	ldr	r1, [sp, #0]
 80020fc:	4643      	mov	r3, r8
 80020fe:	3101      	adds	r1, #1
 8002100:	468c      	mov	ip, r1
 8002102:	4649      	mov	r1, r9
 8002104:	407b      	eors	r3, r7
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	290f      	cmp	r1, #15
 800210a:	d826      	bhi.n	800215a <__aeabi_dmul+0xe6>
 800210c:	4bbe      	ldr	r3, [pc, #760]	; (8002408 <__aeabi_dmul+0x394>)
 800210e:	0089      	lsls	r1, r1, #2
 8002110:	5859      	ldr	r1, [r3, r1]
 8002112:	468f      	mov	pc, r1
 8002114:	4643      	mov	r3, r8
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	0034      	movs	r4, r6
 800211a:	0015      	movs	r5, r2
 800211c:	4683      	mov	fp, r0
 800211e:	465b      	mov	r3, fp
 8002120:	2b02      	cmp	r3, #2
 8002122:	d016      	beq.n	8002152 <__aeabi_dmul+0xde>
 8002124:	2b03      	cmp	r3, #3
 8002126:	d100      	bne.n	800212a <__aeabi_dmul+0xb6>
 8002128:	e203      	b.n	8002532 <__aeabi_dmul+0x4be>
 800212a:	2b01      	cmp	r3, #1
 800212c:	d000      	beq.n	8002130 <__aeabi_dmul+0xbc>
 800212e:	e0cd      	b.n	80022cc <__aeabi_dmul+0x258>
 8002130:	2200      	movs	r2, #0
 8002132:	2400      	movs	r4, #0
 8002134:	2500      	movs	r5, #0
 8002136:	9b01      	ldr	r3, [sp, #4]
 8002138:	0512      	lsls	r2, r2, #20
 800213a:	4322      	orrs	r2, r4
 800213c:	07db      	lsls	r3, r3, #31
 800213e:	431a      	orrs	r2, r3
 8002140:	0028      	movs	r0, r5
 8002142:	0011      	movs	r1, r2
 8002144:	b007      	add	sp, #28
 8002146:	bcf0      	pop	{r4, r5, r6, r7}
 8002148:	46bb      	mov	fp, r7
 800214a:	46b2      	mov	sl, r6
 800214c:	46a9      	mov	r9, r5
 800214e:	46a0      	mov	r8, r4
 8002150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002152:	2400      	movs	r4, #0
 8002154:	2500      	movs	r5, #0
 8002156:	4aaa      	ldr	r2, [pc, #680]	; (8002400 <__aeabi_dmul+0x38c>)
 8002158:	e7ed      	b.n	8002136 <__aeabi_dmul+0xc2>
 800215a:	0c28      	lsrs	r0, r5, #16
 800215c:	042d      	lsls	r5, r5, #16
 800215e:	0c2d      	lsrs	r5, r5, #16
 8002160:	002b      	movs	r3, r5
 8002162:	0c11      	lsrs	r1, r2, #16
 8002164:	0412      	lsls	r2, r2, #16
 8002166:	0c12      	lsrs	r2, r2, #16
 8002168:	4353      	muls	r3, r2
 800216a:	4698      	mov	r8, r3
 800216c:	0013      	movs	r3, r2
 800216e:	002f      	movs	r7, r5
 8002170:	4343      	muls	r3, r0
 8002172:	4699      	mov	r9, r3
 8002174:	434f      	muls	r7, r1
 8002176:	444f      	add	r7, r9
 8002178:	46bb      	mov	fp, r7
 800217a:	4647      	mov	r7, r8
 800217c:	000b      	movs	r3, r1
 800217e:	0c3f      	lsrs	r7, r7, #16
 8002180:	46ba      	mov	sl, r7
 8002182:	4343      	muls	r3, r0
 8002184:	44da      	add	sl, fp
 8002186:	9302      	str	r3, [sp, #8]
 8002188:	45d1      	cmp	r9, sl
 800218a:	d904      	bls.n	8002196 <__aeabi_dmul+0x122>
 800218c:	2780      	movs	r7, #128	; 0x80
 800218e:	027f      	lsls	r7, r7, #9
 8002190:	46b9      	mov	r9, r7
 8002192:	444b      	add	r3, r9
 8002194:	9302      	str	r3, [sp, #8]
 8002196:	4653      	mov	r3, sl
 8002198:	0c1b      	lsrs	r3, r3, #16
 800219a:	469b      	mov	fp, r3
 800219c:	4653      	mov	r3, sl
 800219e:	041f      	lsls	r7, r3, #16
 80021a0:	4643      	mov	r3, r8
 80021a2:	041b      	lsls	r3, r3, #16
 80021a4:	0c1b      	lsrs	r3, r3, #16
 80021a6:	4698      	mov	r8, r3
 80021a8:	003b      	movs	r3, r7
 80021aa:	4443      	add	r3, r8
 80021ac:	9304      	str	r3, [sp, #16]
 80021ae:	0c33      	lsrs	r3, r6, #16
 80021b0:	0436      	lsls	r6, r6, #16
 80021b2:	0c36      	lsrs	r6, r6, #16
 80021b4:	4698      	mov	r8, r3
 80021b6:	0033      	movs	r3, r6
 80021b8:	4343      	muls	r3, r0
 80021ba:	4699      	mov	r9, r3
 80021bc:	4643      	mov	r3, r8
 80021be:	4343      	muls	r3, r0
 80021c0:	002f      	movs	r7, r5
 80021c2:	469a      	mov	sl, r3
 80021c4:	4643      	mov	r3, r8
 80021c6:	4377      	muls	r7, r6
 80021c8:	435d      	muls	r5, r3
 80021ca:	0c38      	lsrs	r0, r7, #16
 80021cc:	444d      	add	r5, r9
 80021ce:	1945      	adds	r5, r0, r5
 80021d0:	45a9      	cmp	r9, r5
 80021d2:	d903      	bls.n	80021dc <__aeabi_dmul+0x168>
 80021d4:	2380      	movs	r3, #128	; 0x80
 80021d6:	025b      	lsls	r3, r3, #9
 80021d8:	4699      	mov	r9, r3
 80021da:	44ca      	add	sl, r9
 80021dc:	043f      	lsls	r7, r7, #16
 80021de:	0c28      	lsrs	r0, r5, #16
 80021e0:	0c3f      	lsrs	r7, r7, #16
 80021e2:	042d      	lsls	r5, r5, #16
 80021e4:	19ed      	adds	r5, r5, r7
 80021e6:	0c27      	lsrs	r7, r4, #16
 80021e8:	0424      	lsls	r4, r4, #16
 80021ea:	0c24      	lsrs	r4, r4, #16
 80021ec:	0003      	movs	r3, r0
 80021ee:	0020      	movs	r0, r4
 80021f0:	4350      	muls	r0, r2
 80021f2:	437a      	muls	r2, r7
 80021f4:	4691      	mov	r9, r2
 80021f6:	003a      	movs	r2, r7
 80021f8:	4453      	add	r3, sl
 80021fa:	9305      	str	r3, [sp, #20]
 80021fc:	0c03      	lsrs	r3, r0, #16
 80021fe:	469a      	mov	sl, r3
 8002200:	434a      	muls	r2, r1
 8002202:	4361      	muls	r1, r4
 8002204:	4449      	add	r1, r9
 8002206:	4451      	add	r1, sl
 8002208:	44ab      	add	fp, r5
 800220a:	4589      	cmp	r9, r1
 800220c:	d903      	bls.n	8002216 <__aeabi_dmul+0x1a2>
 800220e:	2380      	movs	r3, #128	; 0x80
 8002210:	025b      	lsls	r3, r3, #9
 8002212:	4699      	mov	r9, r3
 8002214:	444a      	add	r2, r9
 8002216:	0400      	lsls	r0, r0, #16
 8002218:	0c0b      	lsrs	r3, r1, #16
 800221a:	0c00      	lsrs	r0, r0, #16
 800221c:	0409      	lsls	r1, r1, #16
 800221e:	1809      	adds	r1, r1, r0
 8002220:	0020      	movs	r0, r4
 8002222:	4699      	mov	r9, r3
 8002224:	4643      	mov	r3, r8
 8002226:	4370      	muls	r0, r6
 8002228:	435c      	muls	r4, r3
 800222a:	437e      	muls	r6, r7
 800222c:	435f      	muls	r7, r3
 800222e:	0c03      	lsrs	r3, r0, #16
 8002230:	4698      	mov	r8, r3
 8002232:	19a4      	adds	r4, r4, r6
 8002234:	4444      	add	r4, r8
 8002236:	444a      	add	r2, r9
 8002238:	9703      	str	r7, [sp, #12]
 800223a:	42a6      	cmp	r6, r4
 800223c:	d904      	bls.n	8002248 <__aeabi_dmul+0x1d4>
 800223e:	2380      	movs	r3, #128	; 0x80
 8002240:	025b      	lsls	r3, r3, #9
 8002242:	4698      	mov	r8, r3
 8002244:	4447      	add	r7, r8
 8002246:	9703      	str	r7, [sp, #12]
 8002248:	0423      	lsls	r3, r4, #16
 800224a:	9e02      	ldr	r6, [sp, #8]
 800224c:	469a      	mov	sl, r3
 800224e:	9b05      	ldr	r3, [sp, #20]
 8002250:	445e      	add	r6, fp
 8002252:	4698      	mov	r8, r3
 8002254:	42ae      	cmp	r6, r5
 8002256:	41ad      	sbcs	r5, r5
 8002258:	1876      	adds	r6, r6, r1
 800225a:	428e      	cmp	r6, r1
 800225c:	4189      	sbcs	r1, r1
 800225e:	0400      	lsls	r0, r0, #16
 8002260:	0c00      	lsrs	r0, r0, #16
 8002262:	4450      	add	r0, sl
 8002264:	4440      	add	r0, r8
 8002266:	426d      	negs	r5, r5
 8002268:	1947      	adds	r7, r0, r5
 800226a:	46b8      	mov	r8, r7
 800226c:	4693      	mov	fp, r2
 800226e:	4249      	negs	r1, r1
 8002270:	4689      	mov	r9, r1
 8002272:	44c3      	add	fp, r8
 8002274:	44d9      	add	r9, fp
 8002276:	4298      	cmp	r0, r3
 8002278:	4180      	sbcs	r0, r0
 800227a:	45a8      	cmp	r8, r5
 800227c:	41ad      	sbcs	r5, r5
 800227e:	4593      	cmp	fp, r2
 8002280:	4192      	sbcs	r2, r2
 8002282:	4589      	cmp	r9, r1
 8002284:	4189      	sbcs	r1, r1
 8002286:	426d      	negs	r5, r5
 8002288:	4240      	negs	r0, r0
 800228a:	4328      	orrs	r0, r5
 800228c:	0c24      	lsrs	r4, r4, #16
 800228e:	4252      	negs	r2, r2
 8002290:	4249      	negs	r1, r1
 8002292:	430a      	orrs	r2, r1
 8002294:	9b03      	ldr	r3, [sp, #12]
 8002296:	1900      	adds	r0, r0, r4
 8002298:	1880      	adds	r0, r0, r2
 800229a:	18c7      	adds	r7, r0, r3
 800229c:	464b      	mov	r3, r9
 800229e:	0ddc      	lsrs	r4, r3, #23
 80022a0:	9b04      	ldr	r3, [sp, #16]
 80022a2:	0275      	lsls	r5, r6, #9
 80022a4:	431d      	orrs	r5, r3
 80022a6:	1e6a      	subs	r2, r5, #1
 80022a8:	4195      	sbcs	r5, r2
 80022aa:	464b      	mov	r3, r9
 80022ac:	0df6      	lsrs	r6, r6, #23
 80022ae:	027f      	lsls	r7, r7, #9
 80022b0:	4335      	orrs	r5, r6
 80022b2:	025a      	lsls	r2, r3, #9
 80022b4:	433c      	orrs	r4, r7
 80022b6:	4315      	orrs	r5, r2
 80022b8:	01fb      	lsls	r3, r7, #7
 80022ba:	d400      	bmi.n	80022be <__aeabi_dmul+0x24a>
 80022bc:	e11c      	b.n	80024f8 <__aeabi_dmul+0x484>
 80022be:	2101      	movs	r1, #1
 80022c0:	086a      	lsrs	r2, r5, #1
 80022c2:	400d      	ands	r5, r1
 80022c4:	4315      	orrs	r5, r2
 80022c6:	07e2      	lsls	r2, r4, #31
 80022c8:	4315      	orrs	r5, r2
 80022ca:	0864      	lsrs	r4, r4, #1
 80022cc:	494f      	ldr	r1, [pc, #316]	; (800240c <__aeabi_dmul+0x398>)
 80022ce:	4461      	add	r1, ip
 80022d0:	2900      	cmp	r1, #0
 80022d2:	dc00      	bgt.n	80022d6 <__aeabi_dmul+0x262>
 80022d4:	e0b0      	b.n	8002438 <__aeabi_dmul+0x3c4>
 80022d6:	076b      	lsls	r3, r5, #29
 80022d8:	d009      	beq.n	80022ee <__aeabi_dmul+0x27a>
 80022da:	220f      	movs	r2, #15
 80022dc:	402a      	ands	r2, r5
 80022de:	2a04      	cmp	r2, #4
 80022e0:	d005      	beq.n	80022ee <__aeabi_dmul+0x27a>
 80022e2:	1d2a      	adds	r2, r5, #4
 80022e4:	42aa      	cmp	r2, r5
 80022e6:	41ad      	sbcs	r5, r5
 80022e8:	426d      	negs	r5, r5
 80022ea:	1964      	adds	r4, r4, r5
 80022ec:	0015      	movs	r5, r2
 80022ee:	01e3      	lsls	r3, r4, #7
 80022f0:	d504      	bpl.n	80022fc <__aeabi_dmul+0x288>
 80022f2:	2180      	movs	r1, #128	; 0x80
 80022f4:	4a46      	ldr	r2, [pc, #280]	; (8002410 <__aeabi_dmul+0x39c>)
 80022f6:	00c9      	lsls	r1, r1, #3
 80022f8:	4014      	ands	r4, r2
 80022fa:	4461      	add	r1, ip
 80022fc:	4a45      	ldr	r2, [pc, #276]	; (8002414 <__aeabi_dmul+0x3a0>)
 80022fe:	4291      	cmp	r1, r2
 8002300:	dd00      	ble.n	8002304 <__aeabi_dmul+0x290>
 8002302:	e726      	b.n	8002152 <__aeabi_dmul+0xde>
 8002304:	0762      	lsls	r2, r4, #29
 8002306:	08ed      	lsrs	r5, r5, #3
 8002308:	0264      	lsls	r4, r4, #9
 800230a:	0549      	lsls	r1, r1, #21
 800230c:	4315      	orrs	r5, r2
 800230e:	0b24      	lsrs	r4, r4, #12
 8002310:	0d4a      	lsrs	r2, r1, #21
 8002312:	e710      	b.n	8002136 <__aeabi_dmul+0xc2>
 8002314:	4652      	mov	r2, sl
 8002316:	4332      	orrs	r2, r6
 8002318:	d100      	bne.n	800231c <__aeabi_dmul+0x2a8>
 800231a:	e07f      	b.n	800241c <__aeabi_dmul+0x3a8>
 800231c:	2e00      	cmp	r6, #0
 800231e:	d100      	bne.n	8002322 <__aeabi_dmul+0x2ae>
 8002320:	e0dc      	b.n	80024dc <__aeabi_dmul+0x468>
 8002322:	0030      	movs	r0, r6
 8002324:	f000 fdd6 	bl	8002ed4 <__clzsi2>
 8002328:	0002      	movs	r2, r0
 800232a:	3a0b      	subs	r2, #11
 800232c:	231d      	movs	r3, #29
 800232e:	0001      	movs	r1, r0
 8002330:	1a9b      	subs	r3, r3, r2
 8002332:	4652      	mov	r2, sl
 8002334:	3908      	subs	r1, #8
 8002336:	40da      	lsrs	r2, r3
 8002338:	408e      	lsls	r6, r1
 800233a:	4316      	orrs	r6, r2
 800233c:	4652      	mov	r2, sl
 800233e:	408a      	lsls	r2, r1
 8002340:	9b00      	ldr	r3, [sp, #0]
 8002342:	4935      	ldr	r1, [pc, #212]	; (8002418 <__aeabi_dmul+0x3a4>)
 8002344:	1a18      	subs	r0, r3, r0
 8002346:	0003      	movs	r3, r0
 8002348:	468c      	mov	ip, r1
 800234a:	4463      	add	r3, ip
 800234c:	2000      	movs	r0, #0
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	e6d3      	b.n	80020fa <__aeabi_dmul+0x86>
 8002352:	0025      	movs	r5, r4
 8002354:	4305      	orrs	r5, r0
 8002356:	d04a      	beq.n	80023ee <__aeabi_dmul+0x37a>
 8002358:	2c00      	cmp	r4, #0
 800235a:	d100      	bne.n	800235e <__aeabi_dmul+0x2ea>
 800235c:	e0b0      	b.n	80024c0 <__aeabi_dmul+0x44c>
 800235e:	0020      	movs	r0, r4
 8002360:	f000 fdb8 	bl	8002ed4 <__clzsi2>
 8002364:	0001      	movs	r1, r0
 8002366:	0002      	movs	r2, r0
 8002368:	390b      	subs	r1, #11
 800236a:	231d      	movs	r3, #29
 800236c:	0010      	movs	r0, r2
 800236e:	1a5b      	subs	r3, r3, r1
 8002370:	0031      	movs	r1, r6
 8002372:	0035      	movs	r5, r6
 8002374:	3808      	subs	r0, #8
 8002376:	4084      	lsls	r4, r0
 8002378:	40d9      	lsrs	r1, r3
 800237a:	4085      	lsls	r5, r0
 800237c:	430c      	orrs	r4, r1
 800237e:	4826      	ldr	r0, [pc, #152]	; (8002418 <__aeabi_dmul+0x3a4>)
 8002380:	1a83      	subs	r3, r0, r2
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	2300      	movs	r3, #0
 8002386:	4699      	mov	r9, r3
 8002388:	469b      	mov	fp, r3
 800238a:	e697      	b.n	80020bc <__aeabi_dmul+0x48>
 800238c:	0005      	movs	r5, r0
 800238e:	4325      	orrs	r5, r4
 8002390:	d126      	bne.n	80023e0 <__aeabi_dmul+0x36c>
 8002392:	2208      	movs	r2, #8
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	2302      	movs	r3, #2
 8002398:	2400      	movs	r4, #0
 800239a:	4691      	mov	r9, r2
 800239c:	469b      	mov	fp, r3
 800239e:	e68d      	b.n	80020bc <__aeabi_dmul+0x48>
 80023a0:	4652      	mov	r2, sl
 80023a2:	9b00      	ldr	r3, [sp, #0]
 80023a4:	4332      	orrs	r2, r6
 80023a6:	d110      	bne.n	80023ca <__aeabi_dmul+0x356>
 80023a8:	4915      	ldr	r1, [pc, #84]	; (8002400 <__aeabi_dmul+0x38c>)
 80023aa:	2600      	movs	r6, #0
 80023ac:	468c      	mov	ip, r1
 80023ae:	4463      	add	r3, ip
 80023b0:	4649      	mov	r1, r9
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	2302      	movs	r3, #2
 80023b6:	4319      	orrs	r1, r3
 80023b8:	4689      	mov	r9, r1
 80023ba:	2002      	movs	r0, #2
 80023bc:	e69d      	b.n	80020fa <__aeabi_dmul+0x86>
 80023be:	465b      	mov	r3, fp
 80023c0:	9701      	str	r7, [sp, #4]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d000      	beq.n	80023c8 <__aeabi_dmul+0x354>
 80023c6:	e6ad      	b.n	8002124 <__aeabi_dmul+0xb0>
 80023c8:	e6c3      	b.n	8002152 <__aeabi_dmul+0xde>
 80023ca:	4a0d      	ldr	r2, [pc, #52]	; (8002400 <__aeabi_dmul+0x38c>)
 80023cc:	2003      	movs	r0, #3
 80023ce:	4694      	mov	ip, r2
 80023d0:	4463      	add	r3, ip
 80023d2:	464a      	mov	r2, r9
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	2303      	movs	r3, #3
 80023d8:	431a      	orrs	r2, r3
 80023da:	4691      	mov	r9, r2
 80023dc:	4652      	mov	r2, sl
 80023de:	e68c      	b.n	80020fa <__aeabi_dmul+0x86>
 80023e0:	220c      	movs	r2, #12
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2303      	movs	r3, #3
 80023e6:	0005      	movs	r5, r0
 80023e8:	4691      	mov	r9, r2
 80023ea:	469b      	mov	fp, r3
 80023ec:	e666      	b.n	80020bc <__aeabi_dmul+0x48>
 80023ee:	2304      	movs	r3, #4
 80023f0:	4699      	mov	r9, r3
 80023f2:	2300      	movs	r3, #0
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	3301      	adds	r3, #1
 80023f8:	2400      	movs	r4, #0
 80023fa:	469b      	mov	fp, r3
 80023fc:	e65e      	b.n	80020bc <__aeabi_dmul+0x48>
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	000007ff 	.word	0x000007ff
 8002404:	fffffc01 	.word	0xfffffc01
 8002408:	0800d1a8 	.word	0x0800d1a8
 800240c:	000003ff 	.word	0x000003ff
 8002410:	feffffff 	.word	0xfeffffff
 8002414:	000007fe 	.word	0x000007fe
 8002418:	fffffc0d 	.word	0xfffffc0d
 800241c:	4649      	mov	r1, r9
 800241e:	2301      	movs	r3, #1
 8002420:	4319      	orrs	r1, r3
 8002422:	4689      	mov	r9, r1
 8002424:	2600      	movs	r6, #0
 8002426:	2001      	movs	r0, #1
 8002428:	e667      	b.n	80020fa <__aeabi_dmul+0x86>
 800242a:	2300      	movs	r3, #0
 800242c:	2480      	movs	r4, #128	; 0x80
 800242e:	2500      	movs	r5, #0
 8002430:	4a43      	ldr	r2, [pc, #268]	; (8002540 <__aeabi_dmul+0x4cc>)
 8002432:	9301      	str	r3, [sp, #4]
 8002434:	0324      	lsls	r4, r4, #12
 8002436:	e67e      	b.n	8002136 <__aeabi_dmul+0xc2>
 8002438:	2001      	movs	r0, #1
 800243a:	1a40      	subs	r0, r0, r1
 800243c:	2838      	cmp	r0, #56	; 0x38
 800243e:	dd00      	ble.n	8002442 <__aeabi_dmul+0x3ce>
 8002440:	e676      	b.n	8002130 <__aeabi_dmul+0xbc>
 8002442:	281f      	cmp	r0, #31
 8002444:	dd5b      	ble.n	80024fe <__aeabi_dmul+0x48a>
 8002446:	221f      	movs	r2, #31
 8002448:	0023      	movs	r3, r4
 800244a:	4252      	negs	r2, r2
 800244c:	1a51      	subs	r1, r2, r1
 800244e:	40cb      	lsrs	r3, r1
 8002450:	0019      	movs	r1, r3
 8002452:	2820      	cmp	r0, #32
 8002454:	d003      	beq.n	800245e <__aeabi_dmul+0x3ea>
 8002456:	4a3b      	ldr	r2, [pc, #236]	; (8002544 <__aeabi_dmul+0x4d0>)
 8002458:	4462      	add	r2, ip
 800245a:	4094      	lsls	r4, r2
 800245c:	4325      	orrs	r5, r4
 800245e:	1e6a      	subs	r2, r5, #1
 8002460:	4195      	sbcs	r5, r2
 8002462:	002a      	movs	r2, r5
 8002464:	430a      	orrs	r2, r1
 8002466:	2107      	movs	r1, #7
 8002468:	000d      	movs	r5, r1
 800246a:	2400      	movs	r4, #0
 800246c:	4015      	ands	r5, r2
 800246e:	4211      	tst	r1, r2
 8002470:	d05b      	beq.n	800252a <__aeabi_dmul+0x4b6>
 8002472:	210f      	movs	r1, #15
 8002474:	2400      	movs	r4, #0
 8002476:	4011      	ands	r1, r2
 8002478:	2904      	cmp	r1, #4
 800247a:	d053      	beq.n	8002524 <__aeabi_dmul+0x4b0>
 800247c:	1d11      	adds	r1, r2, #4
 800247e:	4291      	cmp	r1, r2
 8002480:	4192      	sbcs	r2, r2
 8002482:	4252      	negs	r2, r2
 8002484:	18a4      	adds	r4, r4, r2
 8002486:	000a      	movs	r2, r1
 8002488:	0223      	lsls	r3, r4, #8
 800248a:	d54b      	bpl.n	8002524 <__aeabi_dmul+0x4b0>
 800248c:	2201      	movs	r2, #1
 800248e:	2400      	movs	r4, #0
 8002490:	2500      	movs	r5, #0
 8002492:	e650      	b.n	8002136 <__aeabi_dmul+0xc2>
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	031b      	lsls	r3, r3, #12
 8002498:	421c      	tst	r4, r3
 800249a:	d009      	beq.n	80024b0 <__aeabi_dmul+0x43c>
 800249c:	421e      	tst	r6, r3
 800249e:	d107      	bne.n	80024b0 <__aeabi_dmul+0x43c>
 80024a0:	4333      	orrs	r3, r6
 80024a2:	031c      	lsls	r4, r3, #12
 80024a4:	4643      	mov	r3, r8
 80024a6:	0015      	movs	r5, r2
 80024a8:	0b24      	lsrs	r4, r4, #12
 80024aa:	4a25      	ldr	r2, [pc, #148]	; (8002540 <__aeabi_dmul+0x4cc>)
 80024ac:	9301      	str	r3, [sp, #4]
 80024ae:	e642      	b.n	8002136 <__aeabi_dmul+0xc2>
 80024b0:	2280      	movs	r2, #128	; 0x80
 80024b2:	0312      	lsls	r2, r2, #12
 80024b4:	4314      	orrs	r4, r2
 80024b6:	0324      	lsls	r4, r4, #12
 80024b8:	4a21      	ldr	r2, [pc, #132]	; (8002540 <__aeabi_dmul+0x4cc>)
 80024ba:	0b24      	lsrs	r4, r4, #12
 80024bc:	9701      	str	r7, [sp, #4]
 80024be:	e63a      	b.n	8002136 <__aeabi_dmul+0xc2>
 80024c0:	f000 fd08 	bl	8002ed4 <__clzsi2>
 80024c4:	0001      	movs	r1, r0
 80024c6:	0002      	movs	r2, r0
 80024c8:	3115      	adds	r1, #21
 80024ca:	3220      	adds	r2, #32
 80024cc:	291c      	cmp	r1, #28
 80024ce:	dc00      	bgt.n	80024d2 <__aeabi_dmul+0x45e>
 80024d0:	e74b      	b.n	800236a <__aeabi_dmul+0x2f6>
 80024d2:	0034      	movs	r4, r6
 80024d4:	3808      	subs	r0, #8
 80024d6:	2500      	movs	r5, #0
 80024d8:	4084      	lsls	r4, r0
 80024da:	e750      	b.n	800237e <__aeabi_dmul+0x30a>
 80024dc:	f000 fcfa 	bl	8002ed4 <__clzsi2>
 80024e0:	0003      	movs	r3, r0
 80024e2:	001a      	movs	r2, r3
 80024e4:	3215      	adds	r2, #21
 80024e6:	3020      	adds	r0, #32
 80024e8:	2a1c      	cmp	r2, #28
 80024ea:	dc00      	bgt.n	80024ee <__aeabi_dmul+0x47a>
 80024ec:	e71e      	b.n	800232c <__aeabi_dmul+0x2b8>
 80024ee:	4656      	mov	r6, sl
 80024f0:	3b08      	subs	r3, #8
 80024f2:	2200      	movs	r2, #0
 80024f4:	409e      	lsls	r6, r3
 80024f6:	e723      	b.n	8002340 <__aeabi_dmul+0x2cc>
 80024f8:	9b00      	ldr	r3, [sp, #0]
 80024fa:	469c      	mov	ip, r3
 80024fc:	e6e6      	b.n	80022cc <__aeabi_dmul+0x258>
 80024fe:	4912      	ldr	r1, [pc, #72]	; (8002548 <__aeabi_dmul+0x4d4>)
 8002500:	0022      	movs	r2, r4
 8002502:	4461      	add	r1, ip
 8002504:	002e      	movs	r6, r5
 8002506:	408d      	lsls	r5, r1
 8002508:	408a      	lsls	r2, r1
 800250a:	40c6      	lsrs	r6, r0
 800250c:	1e69      	subs	r1, r5, #1
 800250e:	418d      	sbcs	r5, r1
 8002510:	4332      	orrs	r2, r6
 8002512:	432a      	orrs	r2, r5
 8002514:	40c4      	lsrs	r4, r0
 8002516:	0753      	lsls	r3, r2, #29
 8002518:	d0b6      	beq.n	8002488 <__aeabi_dmul+0x414>
 800251a:	210f      	movs	r1, #15
 800251c:	4011      	ands	r1, r2
 800251e:	2904      	cmp	r1, #4
 8002520:	d1ac      	bne.n	800247c <__aeabi_dmul+0x408>
 8002522:	e7b1      	b.n	8002488 <__aeabi_dmul+0x414>
 8002524:	0765      	lsls	r5, r4, #29
 8002526:	0264      	lsls	r4, r4, #9
 8002528:	0b24      	lsrs	r4, r4, #12
 800252a:	08d2      	lsrs	r2, r2, #3
 800252c:	4315      	orrs	r5, r2
 800252e:	2200      	movs	r2, #0
 8002530:	e601      	b.n	8002136 <__aeabi_dmul+0xc2>
 8002532:	2280      	movs	r2, #128	; 0x80
 8002534:	0312      	lsls	r2, r2, #12
 8002536:	4314      	orrs	r4, r2
 8002538:	0324      	lsls	r4, r4, #12
 800253a:	4a01      	ldr	r2, [pc, #4]	; (8002540 <__aeabi_dmul+0x4cc>)
 800253c:	0b24      	lsrs	r4, r4, #12
 800253e:	e5fa      	b.n	8002136 <__aeabi_dmul+0xc2>
 8002540:	000007ff 	.word	0x000007ff
 8002544:	0000043e 	.word	0x0000043e
 8002548:	0000041e 	.word	0x0000041e

0800254c <__aeabi_dsub>:
 800254c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254e:	4657      	mov	r7, sl
 8002550:	464e      	mov	r6, r9
 8002552:	4645      	mov	r5, r8
 8002554:	46de      	mov	lr, fp
 8002556:	b5e0      	push	{r5, r6, r7, lr}
 8002558:	001e      	movs	r6, r3
 800255a:	0017      	movs	r7, r2
 800255c:	004a      	lsls	r2, r1, #1
 800255e:	030b      	lsls	r3, r1, #12
 8002560:	0d52      	lsrs	r2, r2, #21
 8002562:	0a5b      	lsrs	r3, r3, #9
 8002564:	4690      	mov	r8, r2
 8002566:	0f42      	lsrs	r2, r0, #29
 8002568:	431a      	orrs	r2, r3
 800256a:	0fcd      	lsrs	r5, r1, #31
 800256c:	4ccd      	ldr	r4, [pc, #820]	; (80028a4 <__aeabi_dsub+0x358>)
 800256e:	0331      	lsls	r1, r6, #12
 8002570:	00c3      	lsls	r3, r0, #3
 8002572:	4694      	mov	ip, r2
 8002574:	0070      	lsls	r0, r6, #1
 8002576:	0f7a      	lsrs	r2, r7, #29
 8002578:	0a49      	lsrs	r1, r1, #9
 800257a:	00ff      	lsls	r7, r7, #3
 800257c:	469a      	mov	sl, r3
 800257e:	46b9      	mov	r9, r7
 8002580:	0d40      	lsrs	r0, r0, #21
 8002582:	0ff6      	lsrs	r6, r6, #31
 8002584:	4311      	orrs	r1, r2
 8002586:	42a0      	cmp	r0, r4
 8002588:	d100      	bne.n	800258c <__aeabi_dsub+0x40>
 800258a:	e0b1      	b.n	80026f0 <__aeabi_dsub+0x1a4>
 800258c:	2201      	movs	r2, #1
 800258e:	4056      	eors	r6, r2
 8002590:	46b3      	mov	fp, r6
 8002592:	42b5      	cmp	r5, r6
 8002594:	d100      	bne.n	8002598 <__aeabi_dsub+0x4c>
 8002596:	e088      	b.n	80026aa <__aeabi_dsub+0x15e>
 8002598:	4642      	mov	r2, r8
 800259a:	1a12      	subs	r2, r2, r0
 800259c:	2a00      	cmp	r2, #0
 800259e:	dc00      	bgt.n	80025a2 <__aeabi_dsub+0x56>
 80025a0:	e0ae      	b.n	8002700 <__aeabi_dsub+0x1b4>
 80025a2:	2800      	cmp	r0, #0
 80025a4:	d100      	bne.n	80025a8 <__aeabi_dsub+0x5c>
 80025a6:	e0c1      	b.n	800272c <__aeabi_dsub+0x1e0>
 80025a8:	48be      	ldr	r0, [pc, #760]	; (80028a4 <__aeabi_dsub+0x358>)
 80025aa:	4580      	cmp	r8, r0
 80025ac:	d100      	bne.n	80025b0 <__aeabi_dsub+0x64>
 80025ae:	e151      	b.n	8002854 <__aeabi_dsub+0x308>
 80025b0:	2080      	movs	r0, #128	; 0x80
 80025b2:	0400      	lsls	r0, r0, #16
 80025b4:	4301      	orrs	r1, r0
 80025b6:	2a38      	cmp	r2, #56	; 0x38
 80025b8:	dd00      	ble.n	80025bc <__aeabi_dsub+0x70>
 80025ba:	e17b      	b.n	80028b4 <__aeabi_dsub+0x368>
 80025bc:	2a1f      	cmp	r2, #31
 80025be:	dd00      	ble.n	80025c2 <__aeabi_dsub+0x76>
 80025c0:	e1ee      	b.n	80029a0 <__aeabi_dsub+0x454>
 80025c2:	2020      	movs	r0, #32
 80025c4:	003e      	movs	r6, r7
 80025c6:	1a80      	subs	r0, r0, r2
 80025c8:	000c      	movs	r4, r1
 80025ca:	40d6      	lsrs	r6, r2
 80025cc:	40d1      	lsrs	r1, r2
 80025ce:	4087      	lsls	r7, r0
 80025d0:	4662      	mov	r2, ip
 80025d2:	4084      	lsls	r4, r0
 80025d4:	1a52      	subs	r2, r2, r1
 80025d6:	1e78      	subs	r0, r7, #1
 80025d8:	4187      	sbcs	r7, r0
 80025da:	4694      	mov	ip, r2
 80025dc:	4334      	orrs	r4, r6
 80025de:	4327      	orrs	r7, r4
 80025e0:	1bdc      	subs	r4, r3, r7
 80025e2:	42a3      	cmp	r3, r4
 80025e4:	419b      	sbcs	r3, r3
 80025e6:	4662      	mov	r2, ip
 80025e8:	425b      	negs	r3, r3
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	4699      	mov	r9, r3
 80025ee:	464b      	mov	r3, r9
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	d400      	bmi.n	80025f6 <__aeabi_dsub+0xaa>
 80025f4:	e118      	b.n	8002828 <__aeabi_dsub+0x2dc>
 80025f6:	464b      	mov	r3, r9
 80025f8:	0258      	lsls	r0, r3, #9
 80025fa:	0a43      	lsrs	r3, r0, #9
 80025fc:	4699      	mov	r9, r3
 80025fe:	464b      	mov	r3, r9
 8002600:	2b00      	cmp	r3, #0
 8002602:	d100      	bne.n	8002606 <__aeabi_dsub+0xba>
 8002604:	e137      	b.n	8002876 <__aeabi_dsub+0x32a>
 8002606:	4648      	mov	r0, r9
 8002608:	f000 fc64 	bl	8002ed4 <__clzsi2>
 800260c:	0001      	movs	r1, r0
 800260e:	3908      	subs	r1, #8
 8002610:	2320      	movs	r3, #32
 8002612:	0022      	movs	r2, r4
 8002614:	4648      	mov	r0, r9
 8002616:	1a5b      	subs	r3, r3, r1
 8002618:	40da      	lsrs	r2, r3
 800261a:	4088      	lsls	r0, r1
 800261c:	408c      	lsls	r4, r1
 800261e:	4643      	mov	r3, r8
 8002620:	4310      	orrs	r0, r2
 8002622:	4588      	cmp	r8, r1
 8002624:	dd00      	ble.n	8002628 <__aeabi_dsub+0xdc>
 8002626:	e136      	b.n	8002896 <__aeabi_dsub+0x34a>
 8002628:	1ac9      	subs	r1, r1, r3
 800262a:	1c4b      	adds	r3, r1, #1
 800262c:	2b1f      	cmp	r3, #31
 800262e:	dd00      	ble.n	8002632 <__aeabi_dsub+0xe6>
 8002630:	e0ea      	b.n	8002808 <__aeabi_dsub+0x2bc>
 8002632:	2220      	movs	r2, #32
 8002634:	0026      	movs	r6, r4
 8002636:	1ad2      	subs	r2, r2, r3
 8002638:	0001      	movs	r1, r0
 800263a:	4094      	lsls	r4, r2
 800263c:	40de      	lsrs	r6, r3
 800263e:	40d8      	lsrs	r0, r3
 8002640:	2300      	movs	r3, #0
 8002642:	4091      	lsls	r1, r2
 8002644:	1e62      	subs	r2, r4, #1
 8002646:	4194      	sbcs	r4, r2
 8002648:	4681      	mov	r9, r0
 800264a:	4698      	mov	r8, r3
 800264c:	4331      	orrs	r1, r6
 800264e:	430c      	orrs	r4, r1
 8002650:	0763      	lsls	r3, r4, #29
 8002652:	d009      	beq.n	8002668 <__aeabi_dsub+0x11c>
 8002654:	230f      	movs	r3, #15
 8002656:	4023      	ands	r3, r4
 8002658:	2b04      	cmp	r3, #4
 800265a:	d005      	beq.n	8002668 <__aeabi_dsub+0x11c>
 800265c:	1d23      	adds	r3, r4, #4
 800265e:	42a3      	cmp	r3, r4
 8002660:	41a4      	sbcs	r4, r4
 8002662:	4264      	negs	r4, r4
 8002664:	44a1      	add	r9, r4
 8002666:	001c      	movs	r4, r3
 8002668:	464b      	mov	r3, r9
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	d400      	bmi.n	8002670 <__aeabi_dsub+0x124>
 800266e:	e0de      	b.n	800282e <__aeabi_dsub+0x2e2>
 8002670:	4641      	mov	r1, r8
 8002672:	4b8c      	ldr	r3, [pc, #560]	; (80028a4 <__aeabi_dsub+0x358>)
 8002674:	3101      	adds	r1, #1
 8002676:	4299      	cmp	r1, r3
 8002678:	d100      	bne.n	800267c <__aeabi_dsub+0x130>
 800267a:	e0e7      	b.n	800284c <__aeabi_dsub+0x300>
 800267c:	464b      	mov	r3, r9
 800267e:	488a      	ldr	r0, [pc, #552]	; (80028a8 <__aeabi_dsub+0x35c>)
 8002680:	08e4      	lsrs	r4, r4, #3
 8002682:	4003      	ands	r3, r0
 8002684:	0018      	movs	r0, r3
 8002686:	0549      	lsls	r1, r1, #21
 8002688:	075b      	lsls	r3, r3, #29
 800268a:	0240      	lsls	r0, r0, #9
 800268c:	4323      	orrs	r3, r4
 800268e:	0d4a      	lsrs	r2, r1, #21
 8002690:	0b04      	lsrs	r4, r0, #12
 8002692:	0512      	lsls	r2, r2, #20
 8002694:	07ed      	lsls	r5, r5, #31
 8002696:	4322      	orrs	r2, r4
 8002698:	432a      	orrs	r2, r5
 800269a:	0018      	movs	r0, r3
 800269c:	0011      	movs	r1, r2
 800269e:	bcf0      	pop	{r4, r5, r6, r7}
 80026a0:	46bb      	mov	fp, r7
 80026a2:	46b2      	mov	sl, r6
 80026a4:	46a9      	mov	r9, r5
 80026a6:	46a0      	mov	r8, r4
 80026a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026aa:	4642      	mov	r2, r8
 80026ac:	1a12      	subs	r2, r2, r0
 80026ae:	2a00      	cmp	r2, #0
 80026b0:	dd52      	ble.n	8002758 <__aeabi_dsub+0x20c>
 80026b2:	2800      	cmp	r0, #0
 80026b4:	d100      	bne.n	80026b8 <__aeabi_dsub+0x16c>
 80026b6:	e09c      	b.n	80027f2 <__aeabi_dsub+0x2a6>
 80026b8:	45a0      	cmp	r8, r4
 80026ba:	d100      	bne.n	80026be <__aeabi_dsub+0x172>
 80026bc:	e0ca      	b.n	8002854 <__aeabi_dsub+0x308>
 80026be:	2080      	movs	r0, #128	; 0x80
 80026c0:	0400      	lsls	r0, r0, #16
 80026c2:	4301      	orrs	r1, r0
 80026c4:	2a38      	cmp	r2, #56	; 0x38
 80026c6:	dd00      	ble.n	80026ca <__aeabi_dsub+0x17e>
 80026c8:	e149      	b.n	800295e <__aeabi_dsub+0x412>
 80026ca:	2a1f      	cmp	r2, #31
 80026cc:	dc00      	bgt.n	80026d0 <__aeabi_dsub+0x184>
 80026ce:	e197      	b.n	8002a00 <__aeabi_dsub+0x4b4>
 80026d0:	0010      	movs	r0, r2
 80026d2:	000e      	movs	r6, r1
 80026d4:	3820      	subs	r0, #32
 80026d6:	40c6      	lsrs	r6, r0
 80026d8:	2a20      	cmp	r2, #32
 80026da:	d004      	beq.n	80026e6 <__aeabi_dsub+0x19a>
 80026dc:	2040      	movs	r0, #64	; 0x40
 80026de:	1a82      	subs	r2, r0, r2
 80026e0:	4091      	lsls	r1, r2
 80026e2:	430f      	orrs	r7, r1
 80026e4:	46b9      	mov	r9, r7
 80026e6:	464c      	mov	r4, r9
 80026e8:	1e62      	subs	r2, r4, #1
 80026ea:	4194      	sbcs	r4, r2
 80026ec:	4334      	orrs	r4, r6
 80026ee:	e13a      	b.n	8002966 <__aeabi_dsub+0x41a>
 80026f0:	000a      	movs	r2, r1
 80026f2:	433a      	orrs	r2, r7
 80026f4:	d028      	beq.n	8002748 <__aeabi_dsub+0x1fc>
 80026f6:	46b3      	mov	fp, r6
 80026f8:	42b5      	cmp	r5, r6
 80026fa:	d02b      	beq.n	8002754 <__aeabi_dsub+0x208>
 80026fc:	4a6b      	ldr	r2, [pc, #428]	; (80028ac <__aeabi_dsub+0x360>)
 80026fe:	4442      	add	r2, r8
 8002700:	2a00      	cmp	r2, #0
 8002702:	d05d      	beq.n	80027c0 <__aeabi_dsub+0x274>
 8002704:	4642      	mov	r2, r8
 8002706:	4644      	mov	r4, r8
 8002708:	1a82      	subs	r2, r0, r2
 800270a:	2c00      	cmp	r4, #0
 800270c:	d000      	beq.n	8002710 <__aeabi_dsub+0x1c4>
 800270e:	e0f5      	b.n	80028fc <__aeabi_dsub+0x3b0>
 8002710:	4665      	mov	r5, ip
 8002712:	431d      	orrs	r5, r3
 8002714:	d100      	bne.n	8002718 <__aeabi_dsub+0x1cc>
 8002716:	e19c      	b.n	8002a52 <__aeabi_dsub+0x506>
 8002718:	1e55      	subs	r5, r2, #1
 800271a:	2a01      	cmp	r2, #1
 800271c:	d100      	bne.n	8002720 <__aeabi_dsub+0x1d4>
 800271e:	e1fb      	b.n	8002b18 <__aeabi_dsub+0x5cc>
 8002720:	4c60      	ldr	r4, [pc, #384]	; (80028a4 <__aeabi_dsub+0x358>)
 8002722:	42a2      	cmp	r2, r4
 8002724:	d100      	bne.n	8002728 <__aeabi_dsub+0x1dc>
 8002726:	e1bd      	b.n	8002aa4 <__aeabi_dsub+0x558>
 8002728:	002a      	movs	r2, r5
 800272a:	e0f0      	b.n	800290e <__aeabi_dsub+0x3c2>
 800272c:	0008      	movs	r0, r1
 800272e:	4338      	orrs	r0, r7
 8002730:	d100      	bne.n	8002734 <__aeabi_dsub+0x1e8>
 8002732:	e0c3      	b.n	80028bc <__aeabi_dsub+0x370>
 8002734:	1e50      	subs	r0, r2, #1
 8002736:	2a01      	cmp	r2, #1
 8002738:	d100      	bne.n	800273c <__aeabi_dsub+0x1f0>
 800273a:	e1a8      	b.n	8002a8e <__aeabi_dsub+0x542>
 800273c:	4c59      	ldr	r4, [pc, #356]	; (80028a4 <__aeabi_dsub+0x358>)
 800273e:	42a2      	cmp	r2, r4
 8002740:	d100      	bne.n	8002744 <__aeabi_dsub+0x1f8>
 8002742:	e087      	b.n	8002854 <__aeabi_dsub+0x308>
 8002744:	0002      	movs	r2, r0
 8002746:	e736      	b.n	80025b6 <__aeabi_dsub+0x6a>
 8002748:	2201      	movs	r2, #1
 800274a:	4056      	eors	r6, r2
 800274c:	46b3      	mov	fp, r6
 800274e:	42b5      	cmp	r5, r6
 8002750:	d000      	beq.n	8002754 <__aeabi_dsub+0x208>
 8002752:	e721      	b.n	8002598 <__aeabi_dsub+0x4c>
 8002754:	4a55      	ldr	r2, [pc, #340]	; (80028ac <__aeabi_dsub+0x360>)
 8002756:	4442      	add	r2, r8
 8002758:	2a00      	cmp	r2, #0
 800275a:	d100      	bne.n	800275e <__aeabi_dsub+0x212>
 800275c:	e0b5      	b.n	80028ca <__aeabi_dsub+0x37e>
 800275e:	4642      	mov	r2, r8
 8002760:	4644      	mov	r4, r8
 8002762:	1a82      	subs	r2, r0, r2
 8002764:	2c00      	cmp	r4, #0
 8002766:	d100      	bne.n	800276a <__aeabi_dsub+0x21e>
 8002768:	e138      	b.n	80029dc <__aeabi_dsub+0x490>
 800276a:	4e4e      	ldr	r6, [pc, #312]	; (80028a4 <__aeabi_dsub+0x358>)
 800276c:	42b0      	cmp	r0, r6
 800276e:	d100      	bne.n	8002772 <__aeabi_dsub+0x226>
 8002770:	e1de      	b.n	8002b30 <__aeabi_dsub+0x5e4>
 8002772:	2680      	movs	r6, #128	; 0x80
 8002774:	4664      	mov	r4, ip
 8002776:	0436      	lsls	r6, r6, #16
 8002778:	4334      	orrs	r4, r6
 800277a:	46a4      	mov	ip, r4
 800277c:	2a38      	cmp	r2, #56	; 0x38
 800277e:	dd00      	ble.n	8002782 <__aeabi_dsub+0x236>
 8002780:	e196      	b.n	8002ab0 <__aeabi_dsub+0x564>
 8002782:	2a1f      	cmp	r2, #31
 8002784:	dd00      	ble.n	8002788 <__aeabi_dsub+0x23c>
 8002786:	e224      	b.n	8002bd2 <__aeabi_dsub+0x686>
 8002788:	2620      	movs	r6, #32
 800278a:	1ab4      	subs	r4, r6, r2
 800278c:	46a2      	mov	sl, r4
 800278e:	4664      	mov	r4, ip
 8002790:	4656      	mov	r6, sl
 8002792:	40b4      	lsls	r4, r6
 8002794:	46a1      	mov	r9, r4
 8002796:	001c      	movs	r4, r3
 8002798:	464e      	mov	r6, r9
 800279a:	40d4      	lsrs	r4, r2
 800279c:	4326      	orrs	r6, r4
 800279e:	0034      	movs	r4, r6
 80027a0:	4656      	mov	r6, sl
 80027a2:	40b3      	lsls	r3, r6
 80027a4:	1e5e      	subs	r6, r3, #1
 80027a6:	41b3      	sbcs	r3, r6
 80027a8:	431c      	orrs	r4, r3
 80027aa:	4663      	mov	r3, ip
 80027ac:	40d3      	lsrs	r3, r2
 80027ae:	18c9      	adds	r1, r1, r3
 80027b0:	19e4      	adds	r4, r4, r7
 80027b2:	42bc      	cmp	r4, r7
 80027b4:	41bf      	sbcs	r7, r7
 80027b6:	427f      	negs	r7, r7
 80027b8:	46b9      	mov	r9, r7
 80027ba:	4680      	mov	r8, r0
 80027bc:	4489      	add	r9, r1
 80027be:	e0d8      	b.n	8002972 <__aeabi_dsub+0x426>
 80027c0:	4640      	mov	r0, r8
 80027c2:	4c3b      	ldr	r4, [pc, #236]	; (80028b0 <__aeabi_dsub+0x364>)
 80027c4:	3001      	adds	r0, #1
 80027c6:	4220      	tst	r0, r4
 80027c8:	d000      	beq.n	80027cc <__aeabi_dsub+0x280>
 80027ca:	e0b4      	b.n	8002936 <__aeabi_dsub+0x3ea>
 80027cc:	4640      	mov	r0, r8
 80027ce:	2800      	cmp	r0, #0
 80027d0:	d000      	beq.n	80027d4 <__aeabi_dsub+0x288>
 80027d2:	e144      	b.n	8002a5e <__aeabi_dsub+0x512>
 80027d4:	4660      	mov	r0, ip
 80027d6:	4318      	orrs	r0, r3
 80027d8:	d100      	bne.n	80027dc <__aeabi_dsub+0x290>
 80027da:	e190      	b.n	8002afe <__aeabi_dsub+0x5b2>
 80027dc:	0008      	movs	r0, r1
 80027de:	4338      	orrs	r0, r7
 80027e0:	d000      	beq.n	80027e4 <__aeabi_dsub+0x298>
 80027e2:	e1aa      	b.n	8002b3a <__aeabi_dsub+0x5ee>
 80027e4:	4661      	mov	r1, ip
 80027e6:	08db      	lsrs	r3, r3, #3
 80027e8:	0749      	lsls	r1, r1, #29
 80027ea:	430b      	orrs	r3, r1
 80027ec:	4661      	mov	r1, ip
 80027ee:	08cc      	lsrs	r4, r1, #3
 80027f0:	e027      	b.n	8002842 <__aeabi_dsub+0x2f6>
 80027f2:	0008      	movs	r0, r1
 80027f4:	4338      	orrs	r0, r7
 80027f6:	d061      	beq.n	80028bc <__aeabi_dsub+0x370>
 80027f8:	1e50      	subs	r0, r2, #1
 80027fa:	2a01      	cmp	r2, #1
 80027fc:	d100      	bne.n	8002800 <__aeabi_dsub+0x2b4>
 80027fe:	e139      	b.n	8002a74 <__aeabi_dsub+0x528>
 8002800:	42a2      	cmp	r2, r4
 8002802:	d027      	beq.n	8002854 <__aeabi_dsub+0x308>
 8002804:	0002      	movs	r2, r0
 8002806:	e75d      	b.n	80026c4 <__aeabi_dsub+0x178>
 8002808:	0002      	movs	r2, r0
 800280a:	391f      	subs	r1, #31
 800280c:	40ca      	lsrs	r2, r1
 800280e:	0011      	movs	r1, r2
 8002810:	2b20      	cmp	r3, #32
 8002812:	d003      	beq.n	800281c <__aeabi_dsub+0x2d0>
 8002814:	2240      	movs	r2, #64	; 0x40
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	4098      	lsls	r0, r3
 800281a:	4304      	orrs	r4, r0
 800281c:	1e63      	subs	r3, r4, #1
 800281e:	419c      	sbcs	r4, r3
 8002820:	2300      	movs	r3, #0
 8002822:	4699      	mov	r9, r3
 8002824:	4698      	mov	r8, r3
 8002826:	430c      	orrs	r4, r1
 8002828:	0763      	lsls	r3, r4, #29
 800282a:	d000      	beq.n	800282e <__aeabi_dsub+0x2e2>
 800282c:	e712      	b.n	8002654 <__aeabi_dsub+0x108>
 800282e:	464b      	mov	r3, r9
 8002830:	464a      	mov	r2, r9
 8002832:	08e4      	lsrs	r4, r4, #3
 8002834:	075b      	lsls	r3, r3, #29
 8002836:	4323      	orrs	r3, r4
 8002838:	08d4      	lsrs	r4, r2, #3
 800283a:	4642      	mov	r2, r8
 800283c:	4919      	ldr	r1, [pc, #100]	; (80028a4 <__aeabi_dsub+0x358>)
 800283e:	428a      	cmp	r2, r1
 8002840:	d00e      	beq.n	8002860 <__aeabi_dsub+0x314>
 8002842:	0324      	lsls	r4, r4, #12
 8002844:	0552      	lsls	r2, r2, #21
 8002846:	0b24      	lsrs	r4, r4, #12
 8002848:	0d52      	lsrs	r2, r2, #21
 800284a:	e722      	b.n	8002692 <__aeabi_dsub+0x146>
 800284c:	000a      	movs	r2, r1
 800284e:	2400      	movs	r4, #0
 8002850:	2300      	movs	r3, #0
 8002852:	e71e      	b.n	8002692 <__aeabi_dsub+0x146>
 8002854:	08db      	lsrs	r3, r3, #3
 8002856:	4662      	mov	r2, ip
 8002858:	0752      	lsls	r2, r2, #29
 800285a:	4313      	orrs	r3, r2
 800285c:	4662      	mov	r2, ip
 800285e:	08d4      	lsrs	r4, r2, #3
 8002860:	001a      	movs	r2, r3
 8002862:	4322      	orrs	r2, r4
 8002864:	d100      	bne.n	8002868 <__aeabi_dsub+0x31c>
 8002866:	e1fc      	b.n	8002c62 <__aeabi_dsub+0x716>
 8002868:	2280      	movs	r2, #128	; 0x80
 800286a:	0312      	lsls	r2, r2, #12
 800286c:	4314      	orrs	r4, r2
 800286e:	0324      	lsls	r4, r4, #12
 8002870:	4a0c      	ldr	r2, [pc, #48]	; (80028a4 <__aeabi_dsub+0x358>)
 8002872:	0b24      	lsrs	r4, r4, #12
 8002874:	e70d      	b.n	8002692 <__aeabi_dsub+0x146>
 8002876:	0020      	movs	r0, r4
 8002878:	f000 fb2c 	bl	8002ed4 <__clzsi2>
 800287c:	0001      	movs	r1, r0
 800287e:	3118      	adds	r1, #24
 8002880:	291f      	cmp	r1, #31
 8002882:	dc00      	bgt.n	8002886 <__aeabi_dsub+0x33a>
 8002884:	e6c4      	b.n	8002610 <__aeabi_dsub+0xc4>
 8002886:	3808      	subs	r0, #8
 8002888:	4084      	lsls	r4, r0
 800288a:	4643      	mov	r3, r8
 800288c:	0020      	movs	r0, r4
 800288e:	2400      	movs	r4, #0
 8002890:	4588      	cmp	r8, r1
 8002892:	dc00      	bgt.n	8002896 <__aeabi_dsub+0x34a>
 8002894:	e6c8      	b.n	8002628 <__aeabi_dsub+0xdc>
 8002896:	4a04      	ldr	r2, [pc, #16]	; (80028a8 <__aeabi_dsub+0x35c>)
 8002898:	1a5b      	subs	r3, r3, r1
 800289a:	4010      	ands	r0, r2
 800289c:	4698      	mov	r8, r3
 800289e:	4681      	mov	r9, r0
 80028a0:	e6d6      	b.n	8002650 <__aeabi_dsub+0x104>
 80028a2:	46c0      	nop			; (mov r8, r8)
 80028a4:	000007ff 	.word	0x000007ff
 80028a8:	ff7fffff 	.word	0xff7fffff
 80028ac:	fffff801 	.word	0xfffff801
 80028b0:	000007fe 	.word	0x000007fe
 80028b4:	430f      	orrs	r7, r1
 80028b6:	1e7a      	subs	r2, r7, #1
 80028b8:	4197      	sbcs	r7, r2
 80028ba:	e691      	b.n	80025e0 <__aeabi_dsub+0x94>
 80028bc:	4661      	mov	r1, ip
 80028be:	08db      	lsrs	r3, r3, #3
 80028c0:	0749      	lsls	r1, r1, #29
 80028c2:	430b      	orrs	r3, r1
 80028c4:	4661      	mov	r1, ip
 80028c6:	08cc      	lsrs	r4, r1, #3
 80028c8:	e7b8      	b.n	800283c <__aeabi_dsub+0x2f0>
 80028ca:	4640      	mov	r0, r8
 80028cc:	4cd3      	ldr	r4, [pc, #844]	; (8002c1c <__aeabi_dsub+0x6d0>)
 80028ce:	3001      	adds	r0, #1
 80028d0:	4220      	tst	r0, r4
 80028d2:	d000      	beq.n	80028d6 <__aeabi_dsub+0x38a>
 80028d4:	e0a2      	b.n	8002a1c <__aeabi_dsub+0x4d0>
 80028d6:	4640      	mov	r0, r8
 80028d8:	2800      	cmp	r0, #0
 80028da:	d000      	beq.n	80028de <__aeabi_dsub+0x392>
 80028dc:	e101      	b.n	8002ae2 <__aeabi_dsub+0x596>
 80028de:	4660      	mov	r0, ip
 80028e0:	4318      	orrs	r0, r3
 80028e2:	d100      	bne.n	80028e6 <__aeabi_dsub+0x39a>
 80028e4:	e15e      	b.n	8002ba4 <__aeabi_dsub+0x658>
 80028e6:	0008      	movs	r0, r1
 80028e8:	4338      	orrs	r0, r7
 80028ea:	d000      	beq.n	80028ee <__aeabi_dsub+0x3a2>
 80028ec:	e15f      	b.n	8002bae <__aeabi_dsub+0x662>
 80028ee:	4661      	mov	r1, ip
 80028f0:	08db      	lsrs	r3, r3, #3
 80028f2:	0749      	lsls	r1, r1, #29
 80028f4:	430b      	orrs	r3, r1
 80028f6:	4661      	mov	r1, ip
 80028f8:	08cc      	lsrs	r4, r1, #3
 80028fa:	e7a2      	b.n	8002842 <__aeabi_dsub+0x2f6>
 80028fc:	4dc8      	ldr	r5, [pc, #800]	; (8002c20 <__aeabi_dsub+0x6d4>)
 80028fe:	42a8      	cmp	r0, r5
 8002900:	d100      	bne.n	8002904 <__aeabi_dsub+0x3b8>
 8002902:	e0cf      	b.n	8002aa4 <__aeabi_dsub+0x558>
 8002904:	2580      	movs	r5, #128	; 0x80
 8002906:	4664      	mov	r4, ip
 8002908:	042d      	lsls	r5, r5, #16
 800290a:	432c      	orrs	r4, r5
 800290c:	46a4      	mov	ip, r4
 800290e:	2a38      	cmp	r2, #56	; 0x38
 8002910:	dc56      	bgt.n	80029c0 <__aeabi_dsub+0x474>
 8002912:	2a1f      	cmp	r2, #31
 8002914:	dd00      	ble.n	8002918 <__aeabi_dsub+0x3cc>
 8002916:	e0d1      	b.n	8002abc <__aeabi_dsub+0x570>
 8002918:	2520      	movs	r5, #32
 800291a:	001e      	movs	r6, r3
 800291c:	1aad      	subs	r5, r5, r2
 800291e:	4664      	mov	r4, ip
 8002920:	40ab      	lsls	r3, r5
 8002922:	40ac      	lsls	r4, r5
 8002924:	40d6      	lsrs	r6, r2
 8002926:	1e5d      	subs	r5, r3, #1
 8002928:	41ab      	sbcs	r3, r5
 800292a:	4334      	orrs	r4, r6
 800292c:	4323      	orrs	r3, r4
 800292e:	4664      	mov	r4, ip
 8002930:	40d4      	lsrs	r4, r2
 8002932:	1b09      	subs	r1, r1, r4
 8002934:	e049      	b.n	80029ca <__aeabi_dsub+0x47e>
 8002936:	4660      	mov	r0, ip
 8002938:	1bdc      	subs	r4, r3, r7
 800293a:	1a46      	subs	r6, r0, r1
 800293c:	42a3      	cmp	r3, r4
 800293e:	4180      	sbcs	r0, r0
 8002940:	4240      	negs	r0, r0
 8002942:	4681      	mov	r9, r0
 8002944:	0030      	movs	r0, r6
 8002946:	464e      	mov	r6, r9
 8002948:	1b80      	subs	r0, r0, r6
 800294a:	4681      	mov	r9, r0
 800294c:	0200      	lsls	r0, r0, #8
 800294e:	d476      	bmi.n	8002a3e <__aeabi_dsub+0x4f2>
 8002950:	464b      	mov	r3, r9
 8002952:	4323      	orrs	r3, r4
 8002954:	d000      	beq.n	8002958 <__aeabi_dsub+0x40c>
 8002956:	e652      	b.n	80025fe <__aeabi_dsub+0xb2>
 8002958:	2400      	movs	r4, #0
 800295a:	2500      	movs	r5, #0
 800295c:	e771      	b.n	8002842 <__aeabi_dsub+0x2f6>
 800295e:	4339      	orrs	r1, r7
 8002960:	000c      	movs	r4, r1
 8002962:	1e62      	subs	r2, r4, #1
 8002964:	4194      	sbcs	r4, r2
 8002966:	18e4      	adds	r4, r4, r3
 8002968:	429c      	cmp	r4, r3
 800296a:	419b      	sbcs	r3, r3
 800296c:	425b      	negs	r3, r3
 800296e:	4463      	add	r3, ip
 8002970:	4699      	mov	r9, r3
 8002972:	464b      	mov	r3, r9
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	d400      	bmi.n	800297a <__aeabi_dsub+0x42e>
 8002978:	e756      	b.n	8002828 <__aeabi_dsub+0x2dc>
 800297a:	2301      	movs	r3, #1
 800297c:	469c      	mov	ip, r3
 800297e:	4ba8      	ldr	r3, [pc, #672]	; (8002c20 <__aeabi_dsub+0x6d4>)
 8002980:	44e0      	add	r8, ip
 8002982:	4598      	cmp	r8, r3
 8002984:	d038      	beq.n	80029f8 <__aeabi_dsub+0x4ac>
 8002986:	464b      	mov	r3, r9
 8002988:	48a6      	ldr	r0, [pc, #664]	; (8002c24 <__aeabi_dsub+0x6d8>)
 800298a:	2201      	movs	r2, #1
 800298c:	4003      	ands	r3, r0
 800298e:	0018      	movs	r0, r3
 8002990:	0863      	lsrs	r3, r4, #1
 8002992:	4014      	ands	r4, r2
 8002994:	431c      	orrs	r4, r3
 8002996:	07c3      	lsls	r3, r0, #31
 8002998:	431c      	orrs	r4, r3
 800299a:	0843      	lsrs	r3, r0, #1
 800299c:	4699      	mov	r9, r3
 800299e:	e657      	b.n	8002650 <__aeabi_dsub+0x104>
 80029a0:	0010      	movs	r0, r2
 80029a2:	000e      	movs	r6, r1
 80029a4:	3820      	subs	r0, #32
 80029a6:	40c6      	lsrs	r6, r0
 80029a8:	2a20      	cmp	r2, #32
 80029aa:	d004      	beq.n	80029b6 <__aeabi_dsub+0x46a>
 80029ac:	2040      	movs	r0, #64	; 0x40
 80029ae:	1a82      	subs	r2, r0, r2
 80029b0:	4091      	lsls	r1, r2
 80029b2:	430f      	orrs	r7, r1
 80029b4:	46b9      	mov	r9, r7
 80029b6:	464f      	mov	r7, r9
 80029b8:	1e7a      	subs	r2, r7, #1
 80029ba:	4197      	sbcs	r7, r2
 80029bc:	4337      	orrs	r7, r6
 80029be:	e60f      	b.n	80025e0 <__aeabi_dsub+0x94>
 80029c0:	4662      	mov	r2, ip
 80029c2:	431a      	orrs	r2, r3
 80029c4:	0013      	movs	r3, r2
 80029c6:	1e5a      	subs	r2, r3, #1
 80029c8:	4193      	sbcs	r3, r2
 80029ca:	1afc      	subs	r4, r7, r3
 80029cc:	42a7      	cmp	r7, r4
 80029ce:	41bf      	sbcs	r7, r7
 80029d0:	427f      	negs	r7, r7
 80029d2:	1bcb      	subs	r3, r1, r7
 80029d4:	4699      	mov	r9, r3
 80029d6:	465d      	mov	r5, fp
 80029d8:	4680      	mov	r8, r0
 80029da:	e608      	b.n	80025ee <__aeabi_dsub+0xa2>
 80029dc:	4666      	mov	r6, ip
 80029de:	431e      	orrs	r6, r3
 80029e0:	d100      	bne.n	80029e4 <__aeabi_dsub+0x498>
 80029e2:	e0be      	b.n	8002b62 <__aeabi_dsub+0x616>
 80029e4:	1e56      	subs	r6, r2, #1
 80029e6:	2a01      	cmp	r2, #1
 80029e8:	d100      	bne.n	80029ec <__aeabi_dsub+0x4a0>
 80029ea:	e109      	b.n	8002c00 <__aeabi_dsub+0x6b4>
 80029ec:	4c8c      	ldr	r4, [pc, #560]	; (8002c20 <__aeabi_dsub+0x6d4>)
 80029ee:	42a2      	cmp	r2, r4
 80029f0:	d100      	bne.n	80029f4 <__aeabi_dsub+0x4a8>
 80029f2:	e119      	b.n	8002c28 <__aeabi_dsub+0x6dc>
 80029f4:	0032      	movs	r2, r6
 80029f6:	e6c1      	b.n	800277c <__aeabi_dsub+0x230>
 80029f8:	4642      	mov	r2, r8
 80029fa:	2400      	movs	r4, #0
 80029fc:	2300      	movs	r3, #0
 80029fe:	e648      	b.n	8002692 <__aeabi_dsub+0x146>
 8002a00:	2020      	movs	r0, #32
 8002a02:	000c      	movs	r4, r1
 8002a04:	1a80      	subs	r0, r0, r2
 8002a06:	003e      	movs	r6, r7
 8002a08:	4087      	lsls	r7, r0
 8002a0a:	4084      	lsls	r4, r0
 8002a0c:	40d6      	lsrs	r6, r2
 8002a0e:	1e78      	subs	r0, r7, #1
 8002a10:	4187      	sbcs	r7, r0
 8002a12:	40d1      	lsrs	r1, r2
 8002a14:	4334      	orrs	r4, r6
 8002a16:	433c      	orrs	r4, r7
 8002a18:	448c      	add	ip, r1
 8002a1a:	e7a4      	b.n	8002966 <__aeabi_dsub+0x41a>
 8002a1c:	4a80      	ldr	r2, [pc, #512]	; (8002c20 <__aeabi_dsub+0x6d4>)
 8002a1e:	4290      	cmp	r0, r2
 8002a20:	d100      	bne.n	8002a24 <__aeabi_dsub+0x4d8>
 8002a22:	e0e9      	b.n	8002bf8 <__aeabi_dsub+0x6ac>
 8002a24:	19df      	adds	r7, r3, r7
 8002a26:	429f      	cmp	r7, r3
 8002a28:	419b      	sbcs	r3, r3
 8002a2a:	4461      	add	r1, ip
 8002a2c:	425b      	negs	r3, r3
 8002a2e:	18c9      	adds	r1, r1, r3
 8002a30:	07cc      	lsls	r4, r1, #31
 8002a32:	087f      	lsrs	r7, r7, #1
 8002a34:	084b      	lsrs	r3, r1, #1
 8002a36:	4699      	mov	r9, r3
 8002a38:	4680      	mov	r8, r0
 8002a3a:	433c      	orrs	r4, r7
 8002a3c:	e6f4      	b.n	8002828 <__aeabi_dsub+0x2dc>
 8002a3e:	1afc      	subs	r4, r7, r3
 8002a40:	42a7      	cmp	r7, r4
 8002a42:	41bf      	sbcs	r7, r7
 8002a44:	4663      	mov	r3, ip
 8002a46:	427f      	negs	r7, r7
 8002a48:	1ac9      	subs	r1, r1, r3
 8002a4a:	1bcb      	subs	r3, r1, r7
 8002a4c:	4699      	mov	r9, r3
 8002a4e:	465d      	mov	r5, fp
 8002a50:	e5d5      	b.n	80025fe <__aeabi_dsub+0xb2>
 8002a52:	08ff      	lsrs	r7, r7, #3
 8002a54:	074b      	lsls	r3, r1, #29
 8002a56:	465d      	mov	r5, fp
 8002a58:	433b      	orrs	r3, r7
 8002a5a:	08cc      	lsrs	r4, r1, #3
 8002a5c:	e6ee      	b.n	800283c <__aeabi_dsub+0x2f0>
 8002a5e:	4662      	mov	r2, ip
 8002a60:	431a      	orrs	r2, r3
 8002a62:	d000      	beq.n	8002a66 <__aeabi_dsub+0x51a>
 8002a64:	e082      	b.n	8002b6c <__aeabi_dsub+0x620>
 8002a66:	000b      	movs	r3, r1
 8002a68:	433b      	orrs	r3, r7
 8002a6a:	d11b      	bne.n	8002aa4 <__aeabi_dsub+0x558>
 8002a6c:	2480      	movs	r4, #128	; 0x80
 8002a6e:	2500      	movs	r5, #0
 8002a70:	0324      	lsls	r4, r4, #12
 8002a72:	e6f9      	b.n	8002868 <__aeabi_dsub+0x31c>
 8002a74:	19dc      	adds	r4, r3, r7
 8002a76:	429c      	cmp	r4, r3
 8002a78:	419b      	sbcs	r3, r3
 8002a7a:	4461      	add	r1, ip
 8002a7c:	4689      	mov	r9, r1
 8002a7e:	425b      	negs	r3, r3
 8002a80:	4499      	add	r9, r3
 8002a82:	464b      	mov	r3, r9
 8002a84:	021b      	lsls	r3, r3, #8
 8002a86:	d444      	bmi.n	8002b12 <__aeabi_dsub+0x5c6>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	4698      	mov	r8, r3
 8002a8c:	e6cc      	b.n	8002828 <__aeabi_dsub+0x2dc>
 8002a8e:	1bdc      	subs	r4, r3, r7
 8002a90:	4662      	mov	r2, ip
 8002a92:	42a3      	cmp	r3, r4
 8002a94:	419b      	sbcs	r3, r3
 8002a96:	1a51      	subs	r1, r2, r1
 8002a98:	425b      	negs	r3, r3
 8002a9a:	1acb      	subs	r3, r1, r3
 8002a9c:	4699      	mov	r9, r3
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	4698      	mov	r8, r3
 8002aa2:	e5a4      	b.n	80025ee <__aeabi_dsub+0xa2>
 8002aa4:	08ff      	lsrs	r7, r7, #3
 8002aa6:	074b      	lsls	r3, r1, #29
 8002aa8:	465d      	mov	r5, fp
 8002aaa:	433b      	orrs	r3, r7
 8002aac:	08cc      	lsrs	r4, r1, #3
 8002aae:	e6d7      	b.n	8002860 <__aeabi_dsub+0x314>
 8002ab0:	4662      	mov	r2, ip
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	0014      	movs	r4, r2
 8002ab6:	1e63      	subs	r3, r4, #1
 8002ab8:	419c      	sbcs	r4, r3
 8002aba:	e679      	b.n	80027b0 <__aeabi_dsub+0x264>
 8002abc:	0015      	movs	r5, r2
 8002abe:	4664      	mov	r4, ip
 8002ac0:	3d20      	subs	r5, #32
 8002ac2:	40ec      	lsrs	r4, r5
 8002ac4:	46a0      	mov	r8, r4
 8002ac6:	2a20      	cmp	r2, #32
 8002ac8:	d005      	beq.n	8002ad6 <__aeabi_dsub+0x58a>
 8002aca:	2540      	movs	r5, #64	; 0x40
 8002acc:	4664      	mov	r4, ip
 8002ace:	1aaa      	subs	r2, r5, r2
 8002ad0:	4094      	lsls	r4, r2
 8002ad2:	4323      	orrs	r3, r4
 8002ad4:	469a      	mov	sl, r3
 8002ad6:	4654      	mov	r4, sl
 8002ad8:	1e63      	subs	r3, r4, #1
 8002ada:	419c      	sbcs	r4, r3
 8002adc:	4643      	mov	r3, r8
 8002ade:	4323      	orrs	r3, r4
 8002ae0:	e773      	b.n	80029ca <__aeabi_dsub+0x47e>
 8002ae2:	4662      	mov	r2, ip
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	d023      	beq.n	8002b30 <__aeabi_dsub+0x5e4>
 8002ae8:	000a      	movs	r2, r1
 8002aea:	433a      	orrs	r2, r7
 8002aec:	d000      	beq.n	8002af0 <__aeabi_dsub+0x5a4>
 8002aee:	e0a0      	b.n	8002c32 <__aeabi_dsub+0x6e6>
 8002af0:	4662      	mov	r2, ip
 8002af2:	08db      	lsrs	r3, r3, #3
 8002af4:	0752      	lsls	r2, r2, #29
 8002af6:	4313      	orrs	r3, r2
 8002af8:	4662      	mov	r2, ip
 8002afa:	08d4      	lsrs	r4, r2, #3
 8002afc:	e6b0      	b.n	8002860 <__aeabi_dsub+0x314>
 8002afe:	000b      	movs	r3, r1
 8002b00:	433b      	orrs	r3, r7
 8002b02:	d100      	bne.n	8002b06 <__aeabi_dsub+0x5ba>
 8002b04:	e728      	b.n	8002958 <__aeabi_dsub+0x40c>
 8002b06:	08ff      	lsrs	r7, r7, #3
 8002b08:	074b      	lsls	r3, r1, #29
 8002b0a:	465d      	mov	r5, fp
 8002b0c:	433b      	orrs	r3, r7
 8002b0e:	08cc      	lsrs	r4, r1, #3
 8002b10:	e697      	b.n	8002842 <__aeabi_dsub+0x2f6>
 8002b12:	2302      	movs	r3, #2
 8002b14:	4698      	mov	r8, r3
 8002b16:	e736      	b.n	8002986 <__aeabi_dsub+0x43a>
 8002b18:	1afc      	subs	r4, r7, r3
 8002b1a:	42a7      	cmp	r7, r4
 8002b1c:	41bf      	sbcs	r7, r7
 8002b1e:	4663      	mov	r3, ip
 8002b20:	427f      	negs	r7, r7
 8002b22:	1ac9      	subs	r1, r1, r3
 8002b24:	1bcb      	subs	r3, r1, r7
 8002b26:	4699      	mov	r9, r3
 8002b28:	2301      	movs	r3, #1
 8002b2a:	465d      	mov	r5, fp
 8002b2c:	4698      	mov	r8, r3
 8002b2e:	e55e      	b.n	80025ee <__aeabi_dsub+0xa2>
 8002b30:	074b      	lsls	r3, r1, #29
 8002b32:	08ff      	lsrs	r7, r7, #3
 8002b34:	433b      	orrs	r3, r7
 8002b36:	08cc      	lsrs	r4, r1, #3
 8002b38:	e692      	b.n	8002860 <__aeabi_dsub+0x314>
 8002b3a:	1bdc      	subs	r4, r3, r7
 8002b3c:	4660      	mov	r0, ip
 8002b3e:	42a3      	cmp	r3, r4
 8002b40:	41b6      	sbcs	r6, r6
 8002b42:	1a40      	subs	r0, r0, r1
 8002b44:	4276      	negs	r6, r6
 8002b46:	1b80      	subs	r0, r0, r6
 8002b48:	4681      	mov	r9, r0
 8002b4a:	0200      	lsls	r0, r0, #8
 8002b4c:	d560      	bpl.n	8002c10 <__aeabi_dsub+0x6c4>
 8002b4e:	1afc      	subs	r4, r7, r3
 8002b50:	42a7      	cmp	r7, r4
 8002b52:	41bf      	sbcs	r7, r7
 8002b54:	4663      	mov	r3, ip
 8002b56:	427f      	negs	r7, r7
 8002b58:	1ac9      	subs	r1, r1, r3
 8002b5a:	1bcb      	subs	r3, r1, r7
 8002b5c:	4699      	mov	r9, r3
 8002b5e:	465d      	mov	r5, fp
 8002b60:	e576      	b.n	8002650 <__aeabi_dsub+0x104>
 8002b62:	08ff      	lsrs	r7, r7, #3
 8002b64:	074b      	lsls	r3, r1, #29
 8002b66:	433b      	orrs	r3, r7
 8002b68:	08cc      	lsrs	r4, r1, #3
 8002b6a:	e667      	b.n	800283c <__aeabi_dsub+0x2f0>
 8002b6c:	000a      	movs	r2, r1
 8002b6e:	08db      	lsrs	r3, r3, #3
 8002b70:	433a      	orrs	r2, r7
 8002b72:	d100      	bne.n	8002b76 <__aeabi_dsub+0x62a>
 8002b74:	e66f      	b.n	8002856 <__aeabi_dsub+0x30a>
 8002b76:	4662      	mov	r2, ip
 8002b78:	0752      	lsls	r2, r2, #29
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	4662      	mov	r2, ip
 8002b7e:	08d4      	lsrs	r4, r2, #3
 8002b80:	2280      	movs	r2, #128	; 0x80
 8002b82:	0312      	lsls	r2, r2, #12
 8002b84:	4214      	tst	r4, r2
 8002b86:	d007      	beq.n	8002b98 <__aeabi_dsub+0x64c>
 8002b88:	08c8      	lsrs	r0, r1, #3
 8002b8a:	4210      	tst	r0, r2
 8002b8c:	d104      	bne.n	8002b98 <__aeabi_dsub+0x64c>
 8002b8e:	465d      	mov	r5, fp
 8002b90:	0004      	movs	r4, r0
 8002b92:	08fb      	lsrs	r3, r7, #3
 8002b94:	0749      	lsls	r1, r1, #29
 8002b96:	430b      	orrs	r3, r1
 8002b98:	0f5a      	lsrs	r2, r3, #29
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	08db      	lsrs	r3, r3, #3
 8002b9e:	0752      	lsls	r2, r2, #29
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	e65d      	b.n	8002860 <__aeabi_dsub+0x314>
 8002ba4:	074b      	lsls	r3, r1, #29
 8002ba6:	08ff      	lsrs	r7, r7, #3
 8002ba8:	433b      	orrs	r3, r7
 8002baa:	08cc      	lsrs	r4, r1, #3
 8002bac:	e649      	b.n	8002842 <__aeabi_dsub+0x2f6>
 8002bae:	19dc      	adds	r4, r3, r7
 8002bb0:	429c      	cmp	r4, r3
 8002bb2:	419b      	sbcs	r3, r3
 8002bb4:	4461      	add	r1, ip
 8002bb6:	4689      	mov	r9, r1
 8002bb8:	425b      	negs	r3, r3
 8002bba:	4499      	add	r9, r3
 8002bbc:	464b      	mov	r3, r9
 8002bbe:	021b      	lsls	r3, r3, #8
 8002bc0:	d400      	bmi.n	8002bc4 <__aeabi_dsub+0x678>
 8002bc2:	e631      	b.n	8002828 <__aeabi_dsub+0x2dc>
 8002bc4:	464a      	mov	r2, r9
 8002bc6:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <__aeabi_dsub+0x6d8>)
 8002bc8:	401a      	ands	r2, r3
 8002bca:	2301      	movs	r3, #1
 8002bcc:	4691      	mov	r9, r2
 8002bce:	4698      	mov	r8, r3
 8002bd0:	e62a      	b.n	8002828 <__aeabi_dsub+0x2dc>
 8002bd2:	0016      	movs	r6, r2
 8002bd4:	4664      	mov	r4, ip
 8002bd6:	3e20      	subs	r6, #32
 8002bd8:	40f4      	lsrs	r4, r6
 8002bda:	46a0      	mov	r8, r4
 8002bdc:	2a20      	cmp	r2, #32
 8002bde:	d005      	beq.n	8002bec <__aeabi_dsub+0x6a0>
 8002be0:	2640      	movs	r6, #64	; 0x40
 8002be2:	4664      	mov	r4, ip
 8002be4:	1ab2      	subs	r2, r6, r2
 8002be6:	4094      	lsls	r4, r2
 8002be8:	4323      	orrs	r3, r4
 8002bea:	469a      	mov	sl, r3
 8002bec:	4654      	mov	r4, sl
 8002bee:	1e63      	subs	r3, r4, #1
 8002bf0:	419c      	sbcs	r4, r3
 8002bf2:	4643      	mov	r3, r8
 8002bf4:	431c      	orrs	r4, r3
 8002bf6:	e5db      	b.n	80027b0 <__aeabi_dsub+0x264>
 8002bf8:	0002      	movs	r2, r0
 8002bfa:	2400      	movs	r4, #0
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	e548      	b.n	8002692 <__aeabi_dsub+0x146>
 8002c00:	19dc      	adds	r4, r3, r7
 8002c02:	42bc      	cmp	r4, r7
 8002c04:	41bf      	sbcs	r7, r7
 8002c06:	4461      	add	r1, ip
 8002c08:	4689      	mov	r9, r1
 8002c0a:	427f      	negs	r7, r7
 8002c0c:	44b9      	add	r9, r7
 8002c0e:	e738      	b.n	8002a82 <__aeabi_dsub+0x536>
 8002c10:	464b      	mov	r3, r9
 8002c12:	4323      	orrs	r3, r4
 8002c14:	d100      	bne.n	8002c18 <__aeabi_dsub+0x6cc>
 8002c16:	e69f      	b.n	8002958 <__aeabi_dsub+0x40c>
 8002c18:	e606      	b.n	8002828 <__aeabi_dsub+0x2dc>
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	000007fe 	.word	0x000007fe
 8002c20:	000007ff 	.word	0x000007ff
 8002c24:	ff7fffff 	.word	0xff7fffff
 8002c28:	08ff      	lsrs	r7, r7, #3
 8002c2a:	074b      	lsls	r3, r1, #29
 8002c2c:	433b      	orrs	r3, r7
 8002c2e:	08cc      	lsrs	r4, r1, #3
 8002c30:	e616      	b.n	8002860 <__aeabi_dsub+0x314>
 8002c32:	4662      	mov	r2, ip
 8002c34:	08db      	lsrs	r3, r3, #3
 8002c36:	0752      	lsls	r2, r2, #29
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	4662      	mov	r2, ip
 8002c3c:	08d4      	lsrs	r4, r2, #3
 8002c3e:	2280      	movs	r2, #128	; 0x80
 8002c40:	0312      	lsls	r2, r2, #12
 8002c42:	4214      	tst	r4, r2
 8002c44:	d007      	beq.n	8002c56 <__aeabi_dsub+0x70a>
 8002c46:	08c8      	lsrs	r0, r1, #3
 8002c48:	4210      	tst	r0, r2
 8002c4a:	d104      	bne.n	8002c56 <__aeabi_dsub+0x70a>
 8002c4c:	465d      	mov	r5, fp
 8002c4e:	0004      	movs	r4, r0
 8002c50:	08fb      	lsrs	r3, r7, #3
 8002c52:	0749      	lsls	r1, r1, #29
 8002c54:	430b      	orrs	r3, r1
 8002c56:	0f5a      	lsrs	r2, r3, #29
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	0752      	lsls	r2, r2, #29
 8002c5c:	08db      	lsrs	r3, r3, #3
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	e5fe      	b.n	8002860 <__aeabi_dsub+0x314>
 8002c62:	2300      	movs	r3, #0
 8002c64:	4a01      	ldr	r2, [pc, #4]	; (8002c6c <__aeabi_dsub+0x720>)
 8002c66:	001c      	movs	r4, r3
 8002c68:	e513      	b.n	8002692 <__aeabi_dsub+0x146>
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	000007ff 	.word	0x000007ff

08002c70 <__aeabi_dcmpun>:
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	0005      	movs	r5, r0
 8002c74:	480c      	ldr	r0, [pc, #48]	; (8002ca8 <__aeabi_dcmpun+0x38>)
 8002c76:	031c      	lsls	r4, r3, #12
 8002c78:	0016      	movs	r6, r2
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	030a      	lsls	r2, r1, #12
 8002c7e:	0049      	lsls	r1, r1, #1
 8002c80:	0b12      	lsrs	r2, r2, #12
 8002c82:	0d49      	lsrs	r1, r1, #21
 8002c84:	0b24      	lsrs	r4, r4, #12
 8002c86:	0d5b      	lsrs	r3, r3, #21
 8002c88:	4281      	cmp	r1, r0
 8002c8a:	d008      	beq.n	8002c9e <__aeabi_dcmpun+0x2e>
 8002c8c:	4a06      	ldr	r2, [pc, #24]	; (8002ca8 <__aeabi_dcmpun+0x38>)
 8002c8e:	2000      	movs	r0, #0
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d103      	bne.n	8002c9c <__aeabi_dcmpun+0x2c>
 8002c94:	0020      	movs	r0, r4
 8002c96:	4330      	orrs	r0, r6
 8002c98:	1e43      	subs	r3, r0, #1
 8002c9a:	4198      	sbcs	r0, r3
 8002c9c:	bd70      	pop	{r4, r5, r6, pc}
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	432a      	orrs	r2, r5
 8002ca2:	d1fb      	bne.n	8002c9c <__aeabi_dcmpun+0x2c>
 8002ca4:	e7f2      	b.n	8002c8c <__aeabi_dcmpun+0x1c>
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	000007ff 	.word	0x000007ff

08002cac <__aeabi_d2iz>:
 8002cac:	000a      	movs	r2, r1
 8002cae:	b530      	push	{r4, r5, lr}
 8002cb0:	4c13      	ldr	r4, [pc, #76]	; (8002d00 <__aeabi_d2iz+0x54>)
 8002cb2:	0053      	lsls	r3, r2, #1
 8002cb4:	0309      	lsls	r1, r1, #12
 8002cb6:	0005      	movs	r5, r0
 8002cb8:	0b09      	lsrs	r1, r1, #12
 8002cba:	2000      	movs	r0, #0
 8002cbc:	0d5b      	lsrs	r3, r3, #21
 8002cbe:	0fd2      	lsrs	r2, r2, #31
 8002cc0:	42a3      	cmp	r3, r4
 8002cc2:	dd04      	ble.n	8002cce <__aeabi_d2iz+0x22>
 8002cc4:	480f      	ldr	r0, [pc, #60]	; (8002d04 <__aeabi_d2iz+0x58>)
 8002cc6:	4283      	cmp	r3, r0
 8002cc8:	dd02      	ble.n	8002cd0 <__aeabi_d2iz+0x24>
 8002cca:	4b0f      	ldr	r3, [pc, #60]	; (8002d08 <__aeabi_d2iz+0x5c>)
 8002ccc:	18d0      	adds	r0, r2, r3
 8002cce:	bd30      	pop	{r4, r5, pc}
 8002cd0:	2080      	movs	r0, #128	; 0x80
 8002cd2:	0340      	lsls	r0, r0, #13
 8002cd4:	4301      	orrs	r1, r0
 8002cd6:	480d      	ldr	r0, [pc, #52]	; (8002d0c <__aeabi_d2iz+0x60>)
 8002cd8:	1ac0      	subs	r0, r0, r3
 8002cda:	281f      	cmp	r0, #31
 8002cdc:	dd08      	ble.n	8002cf0 <__aeabi_d2iz+0x44>
 8002cde:	480c      	ldr	r0, [pc, #48]	; (8002d10 <__aeabi_d2iz+0x64>)
 8002ce0:	1ac3      	subs	r3, r0, r3
 8002ce2:	40d9      	lsrs	r1, r3
 8002ce4:	000b      	movs	r3, r1
 8002ce6:	4258      	negs	r0, r3
 8002ce8:	2a00      	cmp	r2, #0
 8002cea:	d1f0      	bne.n	8002cce <__aeabi_d2iz+0x22>
 8002cec:	0018      	movs	r0, r3
 8002cee:	e7ee      	b.n	8002cce <__aeabi_d2iz+0x22>
 8002cf0:	4c08      	ldr	r4, [pc, #32]	; (8002d14 <__aeabi_d2iz+0x68>)
 8002cf2:	40c5      	lsrs	r5, r0
 8002cf4:	46a4      	mov	ip, r4
 8002cf6:	4463      	add	r3, ip
 8002cf8:	4099      	lsls	r1, r3
 8002cfa:	000b      	movs	r3, r1
 8002cfc:	432b      	orrs	r3, r5
 8002cfe:	e7f2      	b.n	8002ce6 <__aeabi_d2iz+0x3a>
 8002d00:	000003fe 	.word	0x000003fe
 8002d04:	0000041d 	.word	0x0000041d
 8002d08:	7fffffff 	.word	0x7fffffff
 8002d0c:	00000433 	.word	0x00000433
 8002d10:	00000413 	.word	0x00000413
 8002d14:	fffffbed 	.word	0xfffffbed

08002d18 <__aeabi_i2d>:
 8002d18:	b570      	push	{r4, r5, r6, lr}
 8002d1a:	2800      	cmp	r0, #0
 8002d1c:	d016      	beq.n	8002d4c <__aeabi_i2d+0x34>
 8002d1e:	17c3      	asrs	r3, r0, #31
 8002d20:	18c5      	adds	r5, r0, r3
 8002d22:	405d      	eors	r5, r3
 8002d24:	0fc4      	lsrs	r4, r0, #31
 8002d26:	0028      	movs	r0, r5
 8002d28:	f000 f8d4 	bl	8002ed4 <__clzsi2>
 8002d2c:	4a11      	ldr	r2, [pc, #68]	; (8002d74 <__aeabi_i2d+0x5c>)
 8002d2e:	1a12      	subs	r2, r2, r0
 8002d30:	280a      	cmp	r0, #10
 8002d32:	dc16      	bgt.n	8002d62 <__aeabi_i2d+0x4a>
 8002d34:	0003      	movs	r3, r0
 8002d36:	002e      	movs	r6, r5
 8002d38:	3315      	adds	r3, #21
 8002d3a:	409e      	lsls	r6, r3
 8002d3c:	230b      	movs	r3, #11
 8002d3e:	1a18      	subs	r0, r3, r0
 8002d40:	40c5      	lsrs	r5, r0
 8002d42:	0552      	lsls	r2, r2, #21
 8002d44:	032d      	lsls	r5, r5, #12
 8002d46:	0b2d      	lsrs	r5, r5, #12
 8002d48:	0d53      	lsrs	r3, r2, #21
 8002d4a:	e003      	b.n	8002d54 <__aeabi_i2d+0x3c>
 8002d4c:	2400      	movs	r4, #0
 8002d4e:	2300      	movs	r3, #0
 8002d50:	2500      	movs	r5, #0
 8002d52:	2600      	movs	r6, #0
 8002d54:	051b      	lsls	r3, r3, #20
 8002d56:	432b      	orrs	r3, r5
 8002d58:	07e4      	lsls	r4, r4, #31
 8002d5a:	4323      	orrs	r3, r4
 8002d5c:	0030      	movs	r0, r6
 8002d5e:	0019      	movs	r1, r3
 8002d60:	bd70      	pop	{r4, r5, r6, pc}
 8002d62:	380b      	subs	r0, #11
 8002d64:	4085      	lsls	r5, r0
 8002d66:	0552      	lsls	r2, r2, #21
 8002d68:	032d      	lsls	r5, r5, #12
 8002d6a:	2600      	movs	r6, #0
 8002d6c:	0b2d      	lsrs	r5, r5, #12
 8002d6e:	0d53      	lsrs	r3, r2, #21
 8002d70:	e7f0      	b.n	8002d54 <__aeabi_i2d+0x3c>
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	0000041e 	.word	0x0000041e

08002d78 <__aeabi_ui2d>:
 8002d78:	b510      	push	{r4, lr}
 8002d7a:	1e04      	subs	r4, r0, #0
 8002d7c:	d010      	beq.n	8002da0 <__aeabi_ui2d+0x28>
 8002d7e:	f000 f8a9 	bl	8002ed4 <__clzsi2>
 8002d82:	4b0f      	ldr	r3, [pc, #60]	; (8002dc0 <__aeabi_ui2d+0x48>)
 8002d84:	1a1b      	subs	r3, r3, r0
 8002d86:	280a      	cmp	r0, #10
 8002d88:	dc11      	bgt.n	8002dae <__aeabi_ui2d+0x36>
 8002d8a:	220b      	movs	r2, #11
 8002d8c:	0021      	movs	r1, r4
 8002d8e:	1a12      	subs	r2, r2, r0
 8002d90:	40d1      	lsrs	r1, r2
 8002d92:	3015      	adds	r0, #21
 8002d94:	030a      	lsls	r2, r1, #12
 8002d96:	055b      	lsls	r3, r3, #21
 8002d98:	4084      	lsls	r4, r0
 8002d9a:	0b12      	lsrs	r2, r2, #12
 8002d9c:	0d5b      	lsrs	r3, r3, #21
 8002d9e:	e001      	b.n	8002da4 <__aeabi_ui2d+0x2c>
 8002da0:	2300      	movs	r3, #0
 8002da2:	2200      	movs	r2, #0
 8002da4:	051b      	lsls	r3, r3, #20
 8002da6:	4313      	orrs	r3, r2
 8002da8:	0020      	movs	r0, r4
 8002daa:	0019      	movs	r1, r3
 8002dac:	bd10      	pop	{r4, pc}
 8002dae:	0022      	movs	r2, r4
 8002db0:	380b      	subs	r0, #11
 8002db2:	4082      	lsls	r2, r0
 8002db4:	055b      	lsls	r3, r3, #21
 8002db6:	0312      	lsls	r2, r2, #12
 8002db8:	2400      	movs	r4, #0
 8002dba:	0b12      	lsrs	r2, r2, #12
 8002dbc:	0d5b      	lsrs	r3, r3, #21
 8002dbe:	e7f1      	b.n	8002da4 <__aeabi_ui2d+0x2c>
 8002dc0:	0000041e 	.word	0x0000041e

08002dc4 <__aeabi_d2f>:
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	004b      	lsls	r3, r1, #1
 8002dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dca:	0d5b      	lsrs	r3, r3, #21
 8002dcc:	030c      	lsls	r4, r1, #12
 8002dce:	4e3d      	ldr	r6, [pc, #244]	; (8002ec4 <__aeabi_d2f+0x100>)
 8002dd0:	0a64      	lsrs	r4, r4, #9
 8002dd2:	0f40      	lsrs	r0, r0, #29
 8002dd4:	1c5f      	adds	r7, r3, #1
 8002dd6:	0fc9      	lsrs	r1, r1, #31
 8002dd8:	4304      	orrs	r4, r0
 8002dda:	00d5      	lsls	r5, r2, #3
 8002ddc:	4237      	tst	r7, r6
 8002dde:	d00a      	beq.n	8002df6 <__aeabi_d2f+0x32>
 8002de0:	4839      	ldr	r0, [pc, #228]	; (8002ec8 <__aeabi_d2f+0x104>)
 8002de2:	181e      	adds	r6, r3, r0
 8002de4:	2efe      	cmp	r6, #254	; 0xfe
 8002de6:	dd16      	ble.n	8002e16 <__aeabi_d2f+0x52>
 8002de8:	20ff      	movs	r0, #255	; 0xff
 8002dea:	2400      	movs	r4, #0
 8002dec:	05c0      	lsls	r0, r0, #23
 8002dee:	4320      	orrs	r0, r4
 8002df0:	07c9      	lsls	r1, r1, #31
 8002df2:	4308      	orrs	r0, r1
 8002df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <__aeabi_d2f+0x44>
 8002dfa:	432c      	orrs	r4, r5
 8002dfc:	d026      	beq.n	8002e4c <__aeabi_d2f+0x88>
 8002dfe:	2205      	movs	r2, #5
 8002e00:	0192      	lsls	r2, r2, #6
 8002e02:	0a54      	lsrs	r4, r2, #9
 8002e04:	b2d8      	uxtb	r0, r3
 8002e06:	e7f1      	b.n	8002dec <__aeabi_d2f+0x28>
 8002e08:	4325      	orrs	r5, r4
 8002e0a:	d0ed      	beq.n	8002de8 <__aeabi_d2f+0x24>
 8002e0c:	2080      	movs	r0, #128	; 0x80
 8002e0e:	03c0      	lsls	r0, r0, #15
 8002e10:	4304      	orrs	r4, r0
 8002e12:	20ff      	movs	r0, #255	; 0xff
 8002e14:	e7ea      	b.n	8002dec <__aeabi_d2f+0x28>
 8002e16:	2e00      	cmp	r6, #0
 8002e18:	dd1b      	ble.n	8002e52 <__aeabi_d2f+0x8e>
 8002e1a:	0192      	lsls	r2, r2, #6
 8002e1c:	1e53      	subs	r3, r2, #1
 8002e1e:	419a      	sbcs	r2, r3
 8002e20:	00e4      	lsls	r4, r4, #3
 8002e22:	0f6d      	lsrs	r5, r5, #29
 8002e24:	4322      	orrs	r2, r4
 8002e26:	432a      	orrs	r2, r5
 8002e28:	0753      	lsls	r3, r2, #29
 8002e2a:	d048      	beq.n	8002ebe <__aeabi_d2f+0xfa>
 8002e2c:	230f      	movs	r3, #15
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b04      	cmp	r3, #4
 8002e32:	d000      	beq.n	8002e36 <__aeabi_d2f+0x72>
 8002e34:	3204      	adds	r2, #4
 8002e36:	2380      	movs	r3, #128	; 0x80
 8002e38:	04db      	lsls	r3, r3, #19
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d03f      	beq.n	8002ebe <__aeabi_d2f+0xfa>
 8002e3e:	1c70      	adds	r0, r6, #1
 8002e40:	2efe      	cmp	r6, #254	; 0xfe
 8002e42:	d0d1      	beq.n	8002de8 <__aeabi_d2f+0x24>
 8002e44:	0192      	lsls	r2, r2, #6
 8002e46:	0a54      	lsrs	r4, r2, #9
 8002e48:	b2c0      	uxtb	r0, r0
 8002e4a:	e7cf      	b.n	8002dec <__aeabi_d2f+0x28>
 8002e4c:	2000      	movs	r0, #0
 8002e4e:	2400      	movs	r4, #0
 8002e50:	e7cc      	b.n	8002dec <__aeabi_d2f+0x28>
 8002e52:	0032      	movs	r2, r6
 8002e54:	3217      	adds	r2, #23
 8002e56:	db22      	blt.n	8002e9e <__aeabi_d2f+0xda>
 8002e58:	2080      	movs	r0, #128	; 0x80
 8002e5a:	0400      	lsls	r0, r0, #16
 8002e5c:	4320      	orrs	r0, r4
 8002e5e:	241e      	movs	r4, #30
 8002e60:	1ba4      	subs	r4, r4, r6
 8002e62:	2c1f      	cmp	r4, #31
 8002e64:	dd1d      	ble.n	8002ea2 <__aeabi_d2f+0xde>
 8002e66:	2202      	movs	r2, #2
 8002e68:	4252      	negs	r2, r2
 8002e6a:	1b96      	subs	r6, r2, r6
 8002e6c:	0002      	movs	r2, r0
 8002e6e:	40f2      	lsrs	r2, r6
 8002e70:	0016      	movs	r6, r2
 8002e72:	2c20      	cmp	r4, #32
 8002e74:	d004      	beq.n	8002e80 <__aeabi_d2f+0xbc>
 8002e76:	4a15      	ldr	r2, [pc, #84]	; (8002ecc <__aeabi_d2f+0x108>)
 8002e78:	4694      	mov	ip, r2
 8002e7a:	4463      	add	r3, ip
 8002e7c:	4098      	lsls	r0, r3
 8002e7e:	4305      	orrs	r5, r0
 8002e80:	002a      	movs	r2, r5
 8002e82:	1e53      	subs	r3, r2, #1
 8002e84:	419a      	sbcs	r2, r3
 8002e86:	4332      	orrs	r2, r6
 8002e88:	2600      	movs	r6, #0
 8002e8a:	0753      	lsls	r3, r2, #29
 8002e8c:	d1ce      	bne.n	8002e2c <__aeabi_d2f+0x68>
 8002e8e:	2480      	movs	r4, #128	; 0x80
 8002e90:	0013      	movs	r3, r2
 8002e92:	04e4      	lsls	r4, r4, #19
 8002e94:	2001      	movs	r0, #1
 8002e96:	4023      	ands	r3, r4
 8002e98:	4222      	tst	r2, r4
 8002e9a:	d1d3      	bne.n	8002e44 <__aeabi_d2f+0x80>
 8002e9c:	e7b0      	b.n	8002e00 <__aeabi_d2f+0x3c>
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	e7ad      	b.n	8002dfe <__aeabi_d2f+0x3a>
 8002ea2:	4a0b      	ldr	r2, [pc, #44]	; (8002ed0 <__aeabi_d2f+0x10c>)
 8002ea4:	4694      	mov	ip, r2
 8002ea6:	002a      	movs	r2, r5
 8002ea8:	40e2      	lsrs	r2, r4
 8002eaa:	0014      	movs	r4, r2
 8002eac:	002a      	movs	r2, r5
 8002eae:	4463      	add	r3, ip
 8002eb0:	409a      	lsls	r2, r3
 8002eb2:	4098      	lsls	r0, r3
 8002eb4:	1e55      	subs	r5, r2, #1
 8002eb6:	41aa      	sbcs	r2, r5
 8002eb8:	4302      	orrs	r2, r0
 8002eba:	4322      	orrs	r2, r4
 8002ebc:	e7e4      	b.n	8002e88 <__aeabi_d2f+0xc4>
 8002ebe:	0033      	movs	r3, r6
 8002ec0:	e79e      	b.n	8002e00 <__aeabi_d2f+0x3c>
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	000007fe 	.word	0x000007fe
 8002ec8:	fffffc80 	.word	0xfffffc80
 8002ecc:	fffffca2 	.word	0xfffffca2
 8002ed0:	fffffc82 	.word	0xfffffc82

08002ed4 <__clzsi2>:
 8002ed4:	211c      	movs	r1, #28
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	041b      	lsls	r3, r3, #16
 8002eda:	4298      	cmp	r0, r3
 8002edc:	d301      	bcc.n	8002ee2 <__clzsi2+0xe>
 8002ede:	0c00      	lsrs	r0, r0, #16
 8002ee0:	3910      	subs	r1, #16
 8002ee2:	0a1b      	lsrs	r3, r3, #8
 8002ee4:	4298      	cmp	r0, r3
 8002ee6:	d301      	bcc.n	8002eec <__clzsi2+0x18>
 8002ee8:	0a00      	lsrs	r0, r0, #8
 8002eea:	3908      	subs	r1, #8
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	4298      	cmp	r0, r3
 8002ef0:	d301      	bcc.n	8002ef6 <__clzsi2+0x22>
 8002ef2:	0900      	lsrs	r0, r0, #4
 8002ef4:	3904      	subs	r1, #4
 8002ef6:	a202      	add	r2, pc, #8	; (adr r2, 8002f00 <__clzsi2+0x2c>)
 8002ef8:	5c10      	ldrb	r0, [r2, r0]
 8002efa:	1840      	adds	r0, r0, r1
 8002efc:	4770      	bx	lr
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	02020304 	.word	0x02020304
 8002f04:	01010101 	.word	0x01010101
	...

08002f10 <__clzdi2>:
 8002f10:	b510      	push	{r4, lr}
 8002f12:	2900      	cmp	r1, #0
 8002f14:	d103      	bne.n	8002f1e <__clzdi2+0xe>
 8002f16:	f7ff ffdd 	bl	8002ed4 <__clzsi2>
 8002f1a:	3020      	adds	r0, #32
 8002f1c:	e002      	b.n	8002f24 <__clzdi2+0x14>
 8002f1e:	0008      	movs	r0, r1
 8002f20:	f7ff ffd8 	bl	8002ed4 <__clzsi2>
 8002f24:	bd10      	pop	{r4, pc}
 8002f26:	46c0      	nop			; (mov r8, r8)

08002f28 <new_adc_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hadc is the adc and _total_ranks are the total ranks.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ADCSensor object
ADCSensor *new_adc_sensor(ADC_HandleTypeDef *hadc, uint8_t _total_ranks) {
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	000a      	movs	r2, r1
 8002f32:	1cfb      	adds	r3, r7, #3
 8002f34:	701a      	strb	r2, [r3, #0]
    ADCSensor *adc_sensor = (ADCSensor*) malloc(sizeof(ADCSensor));
 8002f36:	2030      	movs	r0, #48	; 0x30
 8002f38:	f005 fb9c 	bl	8008674 <malloc>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	60bb      	str	r3, [r7, #8]
    adc_sensor->adc = hadc;
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	601a      	str	r2, [r3, #0]
    adc_sensor->total_ranks = _total_ranks;
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	1cfa      	adds	r2, r7, #3
 8002f4a:	7812      	ldrb	r2, [r2, #0]
 8002f4c:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002f4e:	230f      	movs	r3, #15
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	2200      	movs	r2, #0
 8002f54:	701a      	strb	r2, [r3, #0]
 8002f56:	e00d      	b.n	8002f74 <new_adc_sensor+0x4c>
        adc_sensor->values[i] = 0;
 8002f58:	210f      	movs	r1, #15
 8002f5a:	187b      	adds	r3, r7, r1
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	18d3      	adds	r3, r2, r3
 8002f64:	3306      	adds	r3, #6
 8002f66:	2200      	movs	r2, #0
 8002f68:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002f6a:	187b      	adds	r3, r7, r1
 8002f6c:	187a      	adds	r2, r7, r1
 8002f6e:	7812      	ldrb	r2, [r2, #0]
 8002f70:	3201      	adds	r2, #1
 8002f72:	701a      	strb	r2, [r3, #0]
 8002f74:	230f      	movs	r3, #15
 8002f76:	18fa      	adds	r2, r7, r3
 8002f78:	1cfb      	adds	r3, r7, #3
 8002f7a:	7812      	ldrb	r2, [r2, #0]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d3ea      	bcc.n	8002f58 <new_adc_sensor+0x30>
    }
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002f82:	230e      	movs	r3, #14
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]
 8002f8a:	e00e      	b.n	8002faa <new_adc_sensor+0x82>
		adc_sensor->buffer[i] = 0;
 8002f8c:	210e      	movs	r1, #14
 8002f8e:	187b      	adds	r3, r7, r1
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	330c      	adds	r3, #12
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	18d3      	adds	r3, r2, r3
 8002f9a:	3302      	adds	r3, #2
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < _total_ranks; ++i) {
 8002fa0:	187b      	adds	r3, r7, r1
 8002fa2:	187a      	adds	r2, r7, r1
 8002fa4:	7812      	ldrb	r2, [r2, #0]
 8002fa6:	3201      	adds	r2, #1
 8002fa8:	701a      	strb	r2, [r3, #0]
 8002faa:	230e      	movs	r3, #14
 8002fac:	18fa      	adds	r2, r7, r3
 8002fae:	1cfb      	adds	r3, r7, #3
 8002fb0:	7812      	ldrb	r2, [r2, #0]
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d3e9      	bcc.n	8002f8c <new_adc_sensor+0x64>
	}
    return adc_sensor;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
}
 8002fba:	0018      	movs	r0, r3
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	b004      	add	sp, #16
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <update_adc_sensor_values>:
}

// REQUIRES: adc_sensor is an ADCSensor object
// MODIFIES: values
// EFFECTS: Updates the stored value of value.
void update_adc_sensor_values(ADCSensor *adc_sensor) {
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
	memcpy(adc_sensor->values, adc_sensor->buffer, adc_sensor->total_ranks * sizeof(uint16_t));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	1d98      	adds	r0, r3, #6
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	331a      	adds	r3, #26
 8002fd2:	0019      	movs	r1, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	791b      	ldrb	r3, [r3, #4]
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	001a      	movs	r2, r3
 8002fdc:	f005 fb54 	bl	8008688 <memcpy>
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <new_battery_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created BatterySensor object
BatterySensor *new_battery_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	000a      	movs	r2, r1
 8002ff2:	1cfb      	adds	r3, r7, #3
 8002ff4:	701a      	strb	r2, [r3, #0]
	BatterySensor *battery_sensor = (BatterySensor*) malloc(sizeof(BatterySensor));
 8002ff6:	2008      	movs	r0, #8
 8002ff8:	f005 fb3c 	bl	8008674 <malloc>
 8002ffc:	0003      	movs	r3, r0
 8002ffe:	60fb      	str	r3, [r7, #12]
	battery_sensor->adc_sensor = _adc_sensor;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	601a      	str	r2, [r3, #0]
	battery_sensor->rank = _rank;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1cfa      	adds	r2, r7, #3
 800300a:	7812      	ldrb	r2, [r2, #0]
 800300c:	711a      	strb	r2, [r3, #4]
	return battery_sensor;
 800300e:	68fb      	ldr	r3, [r7, #12]
}
 8003010:	0018      	movs	r0, r3
 8003012:	46bd      	mov	sp, r7
 8003014:	b004      	add	sp, #16
 8003016:	bd80      	pop	{r7, pc}

08003018 <new_wireless>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: huart is a UART channel
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Wireless object
Wireless *new_wireless(UART_HandleTypeDef *huart) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
	Wireless *wireless = (Wireless*) malloc(sizeof(Wireless));
 8003020:	2018      	movs	r0, #24
 8003022:	f005 fb27 	bl	8008674 <malloc>
 8003026:	0003      	movs	r3, r0
 8003028:	60fb      	str	r3, [r7, #12]
	wireless->uart = huart;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	601a      	str	r2, [r3, #0]
	return wireless;
 8003030:	68fb      	ldr	r3, [r7, #12]
}
 8003032:	0018      	movs	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	b004      	add	sp, #16
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <refresh_wireless_status>:

// REQUIRES: wireless is a Wireless object
// MODIFIES: Nothing
// EFFECTS: Increases ms_since_comms.
// Assumes function is called every 2 ms
void refresh_wireless_status(Wireless *wireless) {
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
	wireless->ms_since_comms = wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS ?
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	695b      	ldr	r3, [r3, #20]
			TIME_INDICATING_WIRELESS_COMMS_LOST_MS : wireless->ms_since_comms + 2;
 8003048:	4a06      	ldr	r2, [pc, #24]	; (8003064 <refresh_wireless_status+0x28>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d803      	bhi.n	8003056 <refresh_wireless_status+0x1a>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	1c9a      	adds	r2, r3, #2
 8003054:	e000      	b.n	8003058 <refresh_wireless_status+0x1c>
 8003056:	4a04      	ldr	r2, [pc, #16]	; (8003068 <refresh_wireless_status+0x2c>)
	wireless->ms_since_comms = wireless->ms_since_comms >= TIME_INDICATING_WIRELESS_COMMS_LOST_MS ?
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	615a      	str	r2, [r3, #20]
}
 800305c:	46c0      	nop			; (mov r8, r8)
 800305e:	46bd      	mov	sp, r7
 8003060:	b002      	add	sp, #8
 8003062:	bd80      	pop	{r7, pc}
 8003064:	00000bb7 	.word	0x00000bb7
 8003068:	00000bb8 	.word	0x00000bb8

0800306c <new_force_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created ForceSensor object
ForceSensor *new_force_sensor(ADCSensor *_adc_sensor, uint8_t _rank) {
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	000a      	movs	r2, r1
 8003076:	1cfb      	adds	r3, r7, #3
 8003078:	701a      	strb	r2, [r3, #0]
    ForceSensor *force_sensor = (ForceSensor*) malloc(sizeof(ForceSensor));
 800307a:	2008      	movs	r0, #8
 800307c:	f005 fafa 	bl	8008674 <malloc>
 8003080:	0003      	movs	r3, r0
 8003082:	60fb      	str	r3, [r7, #12]
	force_sensor->adc_sensor = _adc_sensor;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	601a      	str	r2, [r3, #0]
    force_sensor->rank = _rank;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1cfa      	adds	r2, r7, #3
 800308e:	7812      	ldrb	r2, [r2, #0]
 8003090:	711a      	strb	r2, [r3, #4]
	return force_sensor;
 8003092:	68fb      	ldr	r3, [r7, #12]
}
 8003094:	0018      	movs	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	b004      	add	sp, #16
 800309a:	bd80      	pop	{r7, pc}

0800309c <new_imu_sensor>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: hi2c is the i2c channel
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created IMU object
IMU *new_imu_sensor(I2C_HandleTypeDef *hi2c) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
    IMU *imu = (IMU*) malloc(sizeof(IMU));
 80030a4:	2004      	movs	r0, #4
 80030a6:	f005 fae5 	bl	8008674 <malloc>
 80030aa:	0003      	movs	r3, r0
 80030ac:	60fb      	str	r3, [r7, #12]
	imu->i2c = hi2c;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	601a      	str	r2, [r3, #0]
	return imu;
 80030b4:	68fb      	ldr	r3, [r7, #12]
}
 80030b6:	0018      	movs	r0, r3
 80030b8:	46bd      	mov	sp, r7
 80030ba:	b004      	add	sp, #16
 80030bc:	bd80      	pop	{r7, pc}

080030be <new_interrupt_timer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _timer corresponds to timer
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created InterruptTimer object
InterruptTimer *new_interrupt_timer(TIM_HandleTypeDef *_timer) {
 80030be:	b580      	push	{r7, lr}
 80030c0:	b084      	sub	sp, #16
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
	InterruptTimer *interrupt_timer = (InterruptTimer*) malloc(sizeof(InterruptTimer));
 80030c6:	2004      	movs	r0, #4
 80030c8:	f005 fad4 	bl	8008674 <malloc>
 80030cc:	0003      	movs	r3, r0
 80030ce:	60fb      	str	r3, [r7, #12]
	interrupt_timer->timer = _timer;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	601a      	str	r2, [r3, #0]
	return interrupt_timer;
 80030d6:	68fb      	ldr	r3, [r7, #12]
}
 80030d8:	0018      	movs	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	b004      	add	sp, #16
 80030de:	bd80      	pop	{r7, pc}

080030e0 <new_joint>:
// REQUIRES: _motor is a Motor object,
// _potentiometer is a Potentiometer object,
// and _limit_switch_pin is a PinData object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Joint object
Joint *new_joint(Motor* _motor, Potentiometer* _potentiometer, PinData* _limit_switch_pin) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
	Joint *joint = (Joint*) malloc(sizeof(Joint));
 80030ec:	201c      	movs	r0, #28
 80030ee:	f005 fac1 	bl	8008674 <malloc>
 80030f2:	0003      	movs	r3, r0
 80030f4:	617b      	str	r3, [r7, #20]
	joint->motor = _motor;
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	68fa      	ldr	r2, [r7, #12]
 80030fa:	601a      	str	r2, [r3, #0]
    joint->potentiometer = _potentiometer;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	68ba      	ldr	r2, [r7, #8]
 8003100:	605a      	str	r2, [r3, #4]
    joint->limit_switch_pin = _limit_switch_pin;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	609a      	str	r2, [r3, #8]
    joint->potentiometer_value_at_rest_offset = 0;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	2200      	movs	r2, #0
 800310c:	60da      	str	r2, [r3, #12]
    joint->current_angle_degrees = 0.0f;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2200      	movs	r2, #0
 8003112:	611a      	str	r2, [r3, #16]
    joint->desired_angle_degrees = 0.0f;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2200      	movs	r2, #0
 8003118:	615a      	str	r2, [r3, #20]
	joint->is_calibrated = false;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2200      	movs	r2, #0
 800311e:	761a      	strb	r2, [r3, #24]
	joint->is_limit_switch_activated = true;
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	2201      	movs	r2, #1
 8003124:	765a      	strb	r2, [r3, #25]
	return joint;
 8003126:	697b      	ldr	r3, [r7, #20]
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b006      	add	sp, #24
 800312e:	bd80      	pop	{r7, pc}

08003130 <move_joint_to_target>:

// REQUIRES: joint is a Joint object
// and target is a float
// MODIFIES: Nothing
// EFFECTS: Moves the motor based on current angle and desired angle
void move_joint_to_target(Joint *joint) {
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	float difference_degrees = joint->desired_angle_degrees - joint->current_angle_degrees;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	1c19      	adds	r1, r3, #0
 8003142:	1c10      	adds	r0, r2, #0
 8003144:	f7fd feaa 	bl	8000e9c <__aeabi_fsub>
 8003148:	1c03      	adds	r3, r0, #0
 800314a:	617b      	str	r3, [r7, #20]
	if (fabs(difference_degrees) > DESIRED_ANGLE_LAX_DEGREES) {
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	085b      	lsrs	r3, r3, #1
 8003152:	4922      	ldr	r1, [pc, #136]	; (80031dc <move_joint_to_target+0xac>)
 8003154:	1c18      	adds	r0, r3, #0
 8003156:	f7fd f9cb 	bl	80004f0 <__aeabi_fcmpgt>
 800315a:	1e03      	subs	r3, r0, #0
 800315c:	d100      	bne.n	8003160 <move_joint_to_target+0x30>
		if (motor_thinks_is_at_rest && !joint->is_limit_switch_activated) {
			// Increase its current angle by an arbitrary number in order to make it head in the direction of the desired.
			joint->current_angle_degrees += 10;
		}
	}
}
 800315e:	e038      	b.n	80031d2 <move_joint_to_target+0xa2>
		bool direction = !((difference_degrees > 0) ^ IS_MOTOR_SAME_DIRECTION_AS_POTENTIOMETER);
 8003160:	2301      	movs	r3, #1
 8003162:	1c1c      	adds	r4, r3, #0
 8003164:	2100      	movs	r1, #0
 8003166:	6978      	ldr	r0, [r7, #20]
 8003168:	f7fd f9c2 	bl	80004f0 <__aeabi_fcmpgt>
 800316c:	1e03      	subs	r3, r0, #0
 800316e:	d101      	bne.n	8003174 <move_joint_to_target+0x44>
 8003170:	2300      	movs	r3, #0
 8003172:	1c1c      	adds	r4, r3, #0
 8003174:	b2e3      	uxtb	r3, r4
 8003176:	2201      	movs	r2, #1
 8003178:	4053      	eors	r3, r2
 800317a:	b2db      	uxtb	r3, r3
 800317c:	001a      	movs	r2, r3
 800317e:	2013      	movs	r0, #19
 8003180:	183b      	adds	r3, r7, r0
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	781a      	ldrb	r2, [r3, #0]
 8003186:	2101      	movs	r1, #1
 8003188:	400a      	ands	r2, r1
 800318a:	701a      	strb	r2, [r3, #0]
		step_motor_direction(joint->motor, direction);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	183b      	adds	r3, r7, r0
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	0019      	movs	r1, r3
 8003196:	0010      	movs	r0, r2
 8003198:	f000 fc5c 	bl	8003a54 <step_motor_direction>
		float steps = difference_degrees > 0 ? 1 : -1;
 800319c:	2100      	movs	r1, #0
 800319e:	6978      	ldr	r0, [r7, #20]
 80031a0:	f7fd f9a6 	bl	80004f0 <__aeabi_fcmpgt>
 80031a4:	1e03      	subs	r3, r0, #0
 80031a6:	d002      	beq.n	80031ae <move_joint_to_target+0x7e>
 80031a8:	23fe      	movs	r3, #254	; 0xfe
 80031aa:	059b      	lsls	r3, r3, #22
 80031ac:	e000      	b.n	80031b0 <move_joint_to_target+0x80>
 80031ae:	4b0c      	ldr	r3, [pc, #48]	; (80031e0 <move_joint_to_target+0xb0>)
 80031b0:	60fb      	str	r3, [r7, #12]
		float changed_degrees = steps / MOTOR_STEPS_PER_JOINT_DEGREE;
 80031b2:	490c      	ldr	r1, [pc, #48]	; (80031e4 <move_joint_to_target+0xb4>)
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f7fd fca9 	bl	8000b0c <__aeabi_fdiv>
 80031ba:	1c03      	adds	r3, r0, #0
 80031bc:	60bb      	str	r3, [r7, #8]
		joint->current_angle_degrees += changed_degrees;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	68b9      	ldr	r1, [r7, #8]
 80031c4:	1c18      	adds	r0, r3, #0
 80031c6:	f7fd fb03 	bl	80007d0 <__aeabi_fadd>
 80031ca:	1c03      	adds	r3, r0, #0
 80031cc:	1c1a      	adds	r2, r3, #0
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	611a      	str	r2, [r3, #16]
}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b007      	add	sp, #28
 80031d8:	bd90      	pop	{r4, r7, pc}
 80031da:	46c0      	nop			; (mov r8, r8)
 80031dc:	40a00000 	.word	0x40a00000
 80031e0:	bf800000 	.word	0xbf800000
 80031e4:	44855555 	.word	0x44855555

080031e8 <set_joint_target>:

// REQUIRES: joint is a Joint object
// and target is a float
// MODIFIES: desired_angle_degrees
// EFFECTS: Changes the desired_angle_degrees
void set_joint_target(Joint *joint, float target) {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
	joint->desired_angle_degrees = target;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	615a      	str	r2, [r3, #20]
}
 80031f8:	46c0      	nop			; (mov r8, r8)
 80031fa:	46bd      	mov	sp, r7
 80031fc:	b002      	add	sp, #8
 80031fe:	bd80      	pop	{r7, pc}

08003200 <HAL_TIM_PeriodElapsedCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
	update_adc_sensor_values(adc_sensor);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
	if (htim == fast_interrupt_timer->timer) {
 8003208:	4b16      	ldr	r3, [pc, #88]	; (8003264 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	429a      	cmp	r2, r3
 8003212:	d104      	bne.n	800321e <HAL_TIM_PeriodElapsedCallback+0x1e>
		// 2 us ->
//		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_SET);
		move_joint_to_target(joint);
 8003214:	4b14      	ldr	r3, [pc, #80]	; (8003268 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	0018      	movs	r0, r3
 800321a:	f7ff ff89 	bl	8003130 <move_joint_to_target>
//		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
	}
	if (htim == slow_interrupt_timer->timer) {
 800321e:	4b13      	ldr	r3, [pc, #76]	; (800326c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	429a      	cmp	r2, r3
 8003228:	d117      	bne.n	800325a <HAL_TIM_PeriodElapsedCallback+0x5a>
		// 2 ms
		update_adc_sensor_values(adc_sensor);
 800322a:	4b11      	ldr	r3, [pc, #68]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	0018      	movs	r0, r3
 8003230:	f7ff fec7 	bl	8002fc2 <update_adc_sensor_values>
			refresh_joint_limit_switch(joint);
		}
		if (USE_POTENTIOMETER_FEEDBACK) {
			refresh_joint_angle(joint);
		}
		if (is_skater_gone(skater)) {
 8003234:	4b0f      	ldr	r3, [pc, #60]	; (8003274 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	0018      	movs	r0, r3
 800323a:	f000 fc9f 	bl	8003b7c <is_skater_gone>
 800323e:	1e03      	subs	r3, r0, #0
 8003240:	d006      	beq.n	8003250 <HAL_TIM_PeriodElapsedCallback+0x50>
			set_joint_target(joint, AUTOMATIC_BRAKING_ANGLE_DEGREES);
 8003242:	4b09      	ldr	r3, [pc, #36]	; (8003268 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a0c      	ldr	r2, [pc, #48]	; (8003278 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003248:	1c11      	adds	r1, r2, #0
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff ffcc 	bl	80031e8 <set_joint_target>
		}
		else if (USE_WIRELESS_COMMS_WATCHDOG && is_wireless_comms_lost(wireless)) {
			set_joint_target(joint, AUTOMATIC_RELAX_ANGLE_DEGREES);
		}

		refresh_wireless_status(wireless);
 8003250:	4b0a      	ldr	r3, [pc, #40]	; (800327c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	0018      	movs	r0, r3
 8003256:	f7ff fef1 	bl	800303c <refresh_wireless_status>
	}
}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	46bd      	mov	sp, r7
 800325e:	b002      	add	sp, #8
 8003260:	bd80      	pop	{r7, pc}
 8003262:	46c0      	nop			; (mov r8, r8)
 8003264:	200004c8 	.word	0x200004c8
 8003268:	2000049c 	.word	0x2000049c
 800326c:	200004c4 	.word	0x200004c4
 8003270:	20000488 	.word	0x20000488
 8003274:	200004a4 	.word	0x200004a4
 8003278:	42b40000 	.word	0x42b40000
 800327c:	200004a8 	.word	0x200004a8

08003280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	adc_sensor = new_adc_sensor(&hadc1, 3);
 8003284:	4b5f      	ldr	r3, [pc, #380]	; (8003404 <main+0x184>)
 8003286:	2103      	movs	r1, #3
 8003288:	0018      	movs	r0, r3
 800328a:	f7ff fe4d 	bl	8002f28 <new_adc_sensor>
 800328e:	0002      	movs	r2, r0
 8003290:	4b5d      	ldr	r3, [pc, #372]	; (8003408 <main+0x188>)
 8003292:	601a      	str	r2, [r3, #0]
	imu = new_imu_sensor(&hi2c2);
 8003294:	4b5d      	ldr	r3, [pc, #372]	; (800340c <main+0x18c>)
 8003296:	0018      	movs	r0, r3
 8003298:	f7ff ff00 	bl	800309c <new_imu_sensor>
 800329c:	0002      	movs	r2, r0
 800329e:	4b5c      	ldr	r3, [pc, #368]	; (8003410 <main+0x190>)
 80032a0:	601a      	str	r2, [r3, #0]
	motor_direction_pin = new_pin_data(DRV8825_DIR_GPIO_Port, DRV8825_DIR_Pin, PIN_IS_OUTPUT);
 80032a2:	23a0      	movs	r3, #160	; 0xa0
 80032a4:	05db      	lsls	r3, r3, #23
 80032a6:	2201      	movs	r2, #1
 80032a8:	2180      	movs	r1, #128	; 0x80
 80032aa:	0018      	movs	r0, r3
 80032ac:	f000 fbfa 	bl	8003aa4 <new_pin_data>
 80032b0:	0002      	movs	r2, r0
 80032b2:	4b58      	ldr	r3, [pc, #352]	; (8003414 <main+0x194>)
 80032b4:	601a      	str	r2, [r3, #0]
	motor_step_pin = new_pin_data(DRV8825_STP_GPIO_Port, DRV8825_STP_Pin, PIN_IS_OUTPUT);
 80032b6:	23a0      	movs	r3, #160	; 0xa0
 80032b8:	05db      	lsls	r3, r3, #23
 80032ba:	2201      	movs	r2, #1
 80032bc:	2140      	movs	r1, #64	; 0x40
 80032be:	0018      	movs	r0, r3
 80032c0:	f000 fbf0 	bl	8003aa4 <new_pin_data>
 80032c4:	0002      	movs	r2, r0
 80032c6:	4b54      	ldr	r3, [pc, #336]	; (8003418 <main+0x198>)
 80032c8:	601a      	str	r2, [r3, #0]
	limit_switch_pin = new_pin_data(LIMIT_SWITCH_0_GPIO_Port, LIMIT_SWITCH_0_Pin, PIN_IS_INPUT);
 80032ca:	2380      	movs	r3, #128	; 0x80
 80032cc:	01db      	lsls	r3, r3, #7
 80032ce:	4853      	ldr	r0, [pc, #332]	; (800341c <main+0x19c>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	0019      	movs	r1, r3
 80032d4:	f000 fbe6 	bl	8003aa4 <new_pin_data>
 80032d8:	0002      	movs	r2, r0
 80032da:	4b51      	ldr	r3, [pc, #324]	; (8003420 <main+0x1a0>)
 80032dc:	601a      	str	r2, [r3, #0]
	debug_led = new_pin_data(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, PIN_IS_OUTPUT);
 80032de:	4b51      	ldr	r3, [pc, #324]	; (8003424 <main+0x1a4>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	2104      	movs	r1, #4
 80032e4:	0018      	movs	r0, r3
 80032e6:	f000 fbdd 	bl	8003aa4 <new_pin_data>
 80032ea:	0002      	movs	r2, r0
 80032ec:	4b4e      	ldr	r3, [pc, #312]	; (8003428 <main+0x1a8>)
 80032ee:	601a      	str	r2, [r3, #0]
	debug_pin_0 = new_pin_data(DEBUG_PIN_0_GPIO_Port, DEBUG_PIN_0_Pin, PIN_IS_OUTPUT);
 80032f0:	23a0      	movs	r3, #160	; 0xa0
 80032f2:	05db      	lsls	r3, r3, #23
 80032f4:	2201      	movs	r2, #1
 80032f6:	2120      	movs	r1, #32
 80032f8:	0018      	movs	r0, r3
 80032fa:	f000 fbd3 	bl	8003aa4 <new_pin_data>
 80032fe:	0002      	movs	r2, r0
 8003300:	4b4a      	ldr	r3, [pc, #296]	; (800342c <main+0x1ac>)
 8003302:	601a      	str	r2, [r3, #0]
	debug_pin_1 = new_pin_data(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, PIN_IS_OUTPUT);
 8003304:	4b4a      	ldr	r3, [pc, #296]	; (8003430 <main+0x1b0>)
 8003306:	2201      	movs	r2, #1
 8003308:	2101      	movs	r1, #1
 800330a:	0018      	movs	r0, r3
 800330c:	f000 fbca 	bl	8003aa4 <new_pin_data>
 8003310:	0002      	movs	r2, r0
 8003312:	4b48      	ldr	r3, [pc, #288]	; (8003434 <main+0x1b4>)
 8003314:	601a      	str	r2, [r3, #0]
	motor = new_motor(motor_direction_pin, motor_step_pin);
 8003316:	4b3f      	ldr	r3, [pc, #252]	; (8003414 <main+0x194>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	4b3f      	ldr	r3, [pc, #252]	; (8003418 <main+0x198>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	0019      	movs	r1, r3
 8003320:	0010      	movs	r0, r2
 8003322:	f000 fb82 	bl	8003a2a <new_motor>
 8003326:	0002      	movs	r2, r0
 8003328:	4b43      	ldr	r3, [pc, #268]	; (8003438 <main+0x1b8>)
 800332a:	601a      	str	r2, [r3, #0]
	slow_interrupt_timer = new_interrupt_timer(&htim14);
 800332c:	4b43      	ldr	r3, [pc, #268]	; (800343c <main+0x1bc>)
 800332e:	0018      	movs	r0, r3
 8003330:	f7ff fec5 	bl	80030be <new_interrupt_timer>
 8003334:	0002      	movs	r2, r0
 8003336:	4b42      	ldr	r3, [pc, #264]	; (8003440 <main+0x1c0>)
 8003338:	601a      	str	r2, [r3, #0]
	fast_interrupt_timer = new_interrupt_timer(&htim16);
 800333a:	4b42      	ldr	r3, [pc, #264]	; (8003444 <main+0x1c4>)
 800333c:	0018      	movs	r0, r3
 800333e:	f7ff febe 	bl	80030be <new_interrupt_timer>
 8003342:	0002      	movs	r2, r0
 8003344:	4b40      	ldr	r3, [pc, #256]	; (8003448 <main+0x1c8>)
 8003346:	601a      	str	r2, [r3, #0]
	adc_interrupt_timer = new_interrupt_timer(&htim3);
 8003348:	4b40      	ldr	r3, [pc, #256]	; (800344c <main+0x1cc>)
 800334a:	0018      	movs	r0, r3
 800334c:	f7ff feb7 	bl	80030be <new_interrupt_timer>
 8003350:	0002      	movs	r2, r0
 8003352:	4b3f      	ldr	r3, [pc, #252]	; (8003450 <main+0x1d0>)
 8003354:	601a      	str	r2, [r3, #0]
	potentiometer = new_potentiometer(adc_sensor, 1);
 8003356:	4b2c      	ldr	r3, [pc, #176]	; (8003408 <main+0x188>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2101      	movs	r1, #1
 800335c:	0018      	movs	r0, r3
 800335e:	f000 fbe1 	bl	8003b24 <new_potentiometer>
 8003362:	0002      	movs	r2, r0
 8003364:	4b3b      	ldr	r3, [pc, #236]	; (8003454 <main+0x1d4>)
 8003366:	601a      	str	r2, [r3, #0]
	joint = new_joint(motor, potentiometer, limit_switch_pin);
 8003368:	4b33      	ldr	r3, [pc, #204]	; (8003438 <main+0x1b8>)
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	4b39      	ldr	r3, [pc, #228]	; (8003454 <main+0x1d4>)
 800336e:	6819      	ldr	r1, [r3, #0]
 8003370:	4b2b      	ldr	r3, [pc, #172]	; (8003420 <main+0x1a0>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	001a      	movs	r2, r3
 8003376:	f7ff feb3 	bl	80030e0 <new_joint>
 800337a:	0002      	movs	r2, r0
 800337c:	4b36      	ldr	r3, [pc, #216]	; (8003458 <main+0x1d8>)
 800337e:	601a      	str	r2, [r3, #0]
	force_sensor = new_force_sensor(adc_sensor, 0);
 8003380:	4b21      	ldr	r3, [pc, #132]	; (8003408 <main+0x188>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2100      	movs	r1, #0
 8003386:	0018      	movs	r0, r3
 8003388:	f7ff fe70 	bl	800306c <new_force_sensor>
 800338c:	0002      	movs	r2, r0
 800338e:	4b33      	ldr	r3, [pc, #204]	; (800345c <main+0x1dc>)
 8003390:	601a      	str	r2, [r3, #0]
	battery_sensor = new_battery_sensor(adc_sensor, 2);
 8003392:	4b1d      	ldr	r3, [pc, #116]	; (8003408 <main+0x188>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2102      	movs	r1, #2
 8003398:	0018      	movs	r0, r3
 800339a:	f7ff fe25 	bl	8002fe8 <new_battery_sensor>
 800339e:	0002      	movs	r2, r0
 80033a0:	4b2f      	ldr	r3, [pc, #188]	; (8003460 <main+0x1e0>)
 80033a2:	601a      	str	r2, [r3, #0]
	skater = new_skater(force_sensor);
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <main+0x1dc>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	0018      	movs	r0, r3
 80033aa:	f000 fbd3 	bl	8003b54 <new_skater>
 80033ae:	0002      	movs	r2, r0
 80033b0:	4b2c      	ldr	r3, [pc, #176]	; (8003464 <main+0x1e4>)
 80033b2:	601a      	str	r2, [r3, #0]
	wireless = new_wireless(&huart1);
 80033b4:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <main+0x1e8>)
 80033b6:	0018      	movs	r0, r3
 80033b8:	f7ff fe2e 	bl	8003018 <new_wireless>
 80033bc:	0002      	movs	r2, r0
 80033be:	4b2b      	ldr	r3, [pc, #172]	; (800346c <main+0x1ec>)
 80033c0:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033c2:	f000 ff31 	bl	8004228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033c6:	f000 f853 	bl	8003470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033ca:	f000 fa6d 	bl	80038a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80033ce:	f000 fa4d 	bl	800386c <MX_DMA_Init>
  MX_I2C2_Init();
 80033d2:	f000 f913 	bl	80035fc <MX_I2C2_Init>
  MX_TIM3_Init();
 80033d6:	f000 f951 	bl	800367c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80033da:	f000 f9f9 	bl	80037d0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80033de:	f000 f88f 	bl	8003500 <MX_ADC1_Init>
  MX_TIM14_Init();
 80033e2:	f000 f9ab 	bl	800373c <MX_TIM14_Init>
  MX_TIM16_Init();
 80033e6:	f000 f9cd 	bl	8003784 <MX_TIM16_Init>

//	set_pin_value(debug_led, 1);
//	set_pin_value(debug_led, 0);
//  	set_pin_value(debug_pin_0, 1);
//  	set_pin_value(debug_pin_0, 0);
  	set_pin_value(debug_pin_1, 1);
 80033ea:	4b12      	ldr	r3, [pc, #72]	; (8003434 <main+0x1b4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2101      	movs	r1, #1
 80033f0:	0018      	movs	r0, r3
 80033f2:	f000 fb78 	bl	8003ae6 <set_pin_value>
	set_pin_value(debug_pin_1, 0);
 80033f6:	4b0f      	ldr	r3, [pc, #60]	; (8003434 <main+0x1b4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2100      	movs	r1, #0
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 fb72 	bl	8003ae6 <set_pin_value>
  	set_pin_value(debug_pin_1, 1);
 8003402:	e7f2      	b.n	80033ea <main+0x16a>
 8003404:	200001fc 	.word	0x200001fc
 8003408:	20000488 	.word	0x20000488
 800340c:	200002bc 	.word	0x200002bc
 8003410:	20000490 	.word	0x20000490
 8003414:	200004ac 	.word	0x200004ac
 8003418:	200004b0 	.word	0x200004b0
 800341c:	50000800 	.word	0x50000800
 8003420:	200004b4 	.word	0x200004b4
 8003424:	50001400 	.word	0x50001400
 8003428:	200004b8 	.word	0x200004b8
 800342c:	200004bc 	.word	0x200004bc
 8003430:	50000400 	.word	0x50000400
 8003434:	200004c0 	.word	0x200004c0
 8003438:	20000494 	.word	0x20000494
 800343c:	2000035c 	.word	0x2000035c
 8003440:	200004c4 	.word	0x200004c4
 8003444:	200003a8 	.word	0x200003a8
 8003448:	200004c8 	.word	0x200004c8
 800344c:	20000310 	.word	0x20000310
 8003450:	200004cc 	.word	0x200004cc
 8003454:	20000498 	.word	0x20000498
 8003458:	2000049c 	.word	0x2000049c
 800345c:	200004a0 	.word	0x200004a0
 8003460:	2000048c 	.word	0x2000048c
 8003464:	200004a4 	.word	0x200004a4
 8003468:	200003f4 	.word	0x200003f4
 800346c:	200004a8 	.word	0x200004a8

08003470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003470:	b590      	push	{r4, r7, lr}
 8003472:	b093      	sub	sp, #76	; 0x4c
 8003474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003476:	2410      	movs	r4, #16
 8003478:	193b      	adds	r3, r7, r4
 800347a:	0018      	movs	r0, r3
 800347c:	2338      	movs	r3, #56	; 0x38
 800347e:	001a      	movs	r2, r3
 8003480:	2100      	movs	r1, #0
 8003482:	f005 f90a 	bl	800869a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003486:	003b      	movs	r3, r7
 8003488:	0018      	movs	r0, r3
 800348a:	2310      	movs	r3, #16
 800348c:	001a      	movs	r2, r3
 800348e:	2100      	movs	r1, #0
 8003490:	f005 f903 	bl	800869a <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003494:	2380      	movs	r3, #128	; 0x80
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	0018      	movs	r0, r3
 800349a:	f002 f9ed 	bl	8005878 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800349e:	193b      	adds	r3, r7, r4
 80034a0:	2202      	movs	r2, #2
 80034a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034a4:	193b      	adds	r3, r7, r4
 80034a6:	2280      	movs	r2, #128	; 0x80
 80034a8:	0052      	lsls	r2, r2, #1
 80034aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80034ac:	193b      	adds	r3, r7, r4
 80034ae:	2200      	movs	r2, #0
 80034b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034b2:	193b      	adds	r3, r7, r4
 80034b4:	2240      	movs	r2, #64	; 0x40
 80034b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80034b8:	193b      	adds	r3, r7, r4
 80034ba:	2200      	movs	r2, #0
 80034bc:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034be:	193b      	adds	r3, r7, r4
 80034c0:	0018      	movs	r0, r3
 80034c2:	f002 fa25 	bl	8005910 <HAL_RCC_OscConfig>
 80034c6:	1e03      	subs	r3, r0, #0
 80034c8:	d001      	beq.n	80034ce <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80034ca:	f000 faa9 	bl	8003a20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034ce:	003b      	movs	r3, r7
 80034d0:	2207      	movs	r2, #7
 80034d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80034d4:	003b      	movs	r3, r7
 80034d6:	2200      	movs	r2, #0
 80034d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034da:	003b      	movs	r3, r7
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80034e0:	003b      	movs	r3, r7
 80034e2:	2200      	movs	r2, #0
 80034e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80034e6:	003b      	movs	r3, r7
 80034e8:	2100      	movs	r1, #0
 80034ea:	0018      	movs	r0, r3
 80034ec:	f002 fd2a 	bl	8005f44 <HAL_RCC_ClockConfig>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d001      	beq.n	80034f8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80034f4:	f000 fa94 	bl	8003a20 <Error_Handler>
  }
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	b013      	add	sp, #76	; 0x4c
 80034fe:	bd90      	pop	{r4, r7, pc}

08003500 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003506:	1d3b      	adds	r3, r7, #4
 8003508:	0018      	movs	r0, r3
 800350a:	230c      	movs	r3, #12
 800350c:	001a      	movs	r2, r3
 800350e:	2100      	movs	r1, #0
 8003510:	f005 f8c3 	bl	800869a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003514:	4b36      	ldr	r3, [pc, #216]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003516:	4a37      	ldr	r2, [pc, #220]	; (80035f4 <MX_ADC1_Init+0xf4>)
 8003518:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800351a:	4b35      	ldr	r3, [pc, #212]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800351c:	2280      	movs	r2, #128	; 0x80
 800351e:	05d2      	lsls	r2, r2, #23
 8003520:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003522:	4b33      	ldr	r3, [pc, #204]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003524:	2200      	movs	r2, #0
 8003526:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003528:	4b31      	ldr	r3, [pc, #196]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800352a:	2200      	movs	r2, #0
 800352c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800352e:	4b30      	ldr	r3, [pc, #192]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003530:	2280      	movs	r2, #128	; 0x80
 8003532:	0392      	lsls	r2, r2, #14
 8003534:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003536:	4b2e      	ldr	r3, [pc, #184]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003538:	2204      	movs	r2, #4
 800353a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800353c:	4b2c      	ldr	r3, [pc, #176]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800353e:	2200      	movs	r2, #0
 8003540:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003542:	4b2b      	ldr	r3, [pc, #172]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003544:	2200      	movs	r2, #0
 8003546:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003548:	4b29      	ldr	r3, [pc, #164]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800354a:	2200      	movs	r2, #0
 800354c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800354e:	4b28      	ldr	r3, [pc, #160]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003550:	2202      	movs	r2, #2
 8003552:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8003554:	4b26      	ldr	r3, [pc, #152]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003556:	2220      	movs	r2, #32
 8003558:	2101      	movs	r1, #1
 800355a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800355c:	4b24      	ldr	r3, [pc, #144]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800355e:	2200      	movs	r2, #0
 8003560:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003562:	4b23      	ldr	r3, [pc, #140]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003564:	2200      	movs	r2, #0
 8003566:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003568:	4b21      	ldr	r3, [pc, #132]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800356a:	222c      	movs	r2, #44	; 0x2c
 800356c:	2100      	movs	r1, #0
 800356e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003570:	4b1f      	ldr	r3, [pc, #124]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003572:	2200      	movs	r2, #0
 8003574:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003576:	4b1e      	ldr	r3, [pc, #120]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003578:	2200      	movs	r2, #0
 800357a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800357c:	4b1c      	ldr	r3, [pc, #112]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800357e:	2200      	movs	r2, #0
 8003580:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003582:	4b1b      	ldr	r3, [pc, #108]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003584:	223c      	movs	r2, #60	; 0x3c
 8003586:	2100      	movs	r1, #0
 8003588:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800358a:	4b19      	ldr	r3, [pc, #100]	; (80035f0 <MX_ADC1_Init+0xf0>)
 800358c:	2200      	movs	r2, #0
 800358e:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003590:	4b17      	ldr	r3, [pc, #92]	; (80035f0 <MX_ADC1_Init+0xf0>)
 8003592:	0018      	movs	r0, r3
 8003594:	f000 ffcc 	bl	8004530 <HAL_ADC_Init>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 800359c:	f000 fa40 	bl	8003a20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	2201      	movs	r2, #1
 80035a4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80035a6:	1d3b      	adds	r3, r7, #4
 80035a8:	2200      	movs	r2, #0
 80035aa:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80035ac:	1d3b      	adds	r3, r7, #4
 80035ae:	2200      	movs	r2, #0
 80035b0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035b2:	1d3a      	adds	r2, r7, #4
 80035b4:	4b0e      	ldr	r3, [pc, #56]	; (80035f0 <MX_ADC1_Init+0xf0>)
 80035b6:	0011      	movs	r1, r2
 80035b8:	0018      	movs	r0, r3
 80035ba:	f001 f961 	bl	8004880 <HAL_ADC_ConfigChannel>
 80035be:	1e03      	subs	r3, r0, #0
 80035c0:	d001      	beq.n	80035c6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80035c2:	f000 fa2d 	bl	8003a20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80035c6:	1d3b      	adds	r3, r7, #4
 80035c8:	4a0b      	ldr	r2, [pc, #44]	; (80035f8 <MX_ADC1_Init+0xf8>)
 80035ca:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80035cc:	1d3b      	adds	r3, r7, #4
 80035ce:	2204      	movs	r2, #4
 80035d0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035d2:	1d3a      	adds	r2, r7, #4
 80035d4:	4b06      	ldr	r3, [pc, #24]	; (80035f0 <MX_ADC1_Init+0xf0>)
 80035d6:	0011      	movs	r1, r2
 80035d8:	0018      	movs	r0, r3
 80035da:	f001 f951 	bl	8004880 <HAL_ADC_ConfigChannel>
 80035de:	1e03      	subs	r3, r0, #0
 80035e0:	d001      	beq.n	80035e6 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80035e2:	f000 fa1d 	bl	8003a20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80035e6:	46c0      	nop			; (mov r8, r8)
 80035e8:	46bd      	mov	sp, r7
 80035ea:	b004      	add	sp, #16
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	200001fc 	.word	0x200001fc
 80035f4:	40012400 	.word	0x40012400
 80035f8:	08000004 	.word	0x08000004

080035fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003600:	4b1b      	ldr	r3, [pc, #108]	; (8003670 <MX_I2C2_Init+0x74>)
 8003602:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <MX_I2C2_Init+0x78>)
 8003604:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8003606:	4b1a      	ldr	r3, [pc, #104]	; (8003670 <MX_I2C2_Init+0x74>)
 8003608:	4a1b      	ldr	r2, [pc, #108]	; (8003678 <MX_I2C2_Init+0x7c>)
 800360a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800360c:	4b18      	ldr	r3, [pc, #96]	; (8003670 <MX_I2C2_Init+0x74>)
 800360e:	2200      	movs	r2, #0
 8003610:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003612:	4b17      	ldr	r3, [pc, #92]	; (8003670 <MX_I2C2_Init+0x74>)
 8003614:	2201      	movs	r2, #1
 8003616:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003618:	4b15      	ldr	r3, [pc, #84]	; (8003670 <MX_I2C2_Init+0x74>)
 800361a:	2200      	movs	r2, #0
 800361c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800361e:	4b14      	ldr	r3, [pc, #80]	; (8003670 <MX_I2C2_Init+0x74>)
 8003620:	2200      	movs	r2, #0
 8003622:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003624:	4b12      	ldr	r3, [pc, #72]	; (8003670 <MX_I2C2_Init+0x74>)
 8003626:	2200      	movs	r2, #0
 8003628:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800362a:	4b11      	ldr	r3, [pc, #68]	; (8003670 <MX_I2C2_Init+0x74>)
 800362c:	2200      	movs	r2, #0
 800362e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003630:	4b0f      	ldr	r3, [pc, #60]	; (8003670 <MX_I2C2_Init+0x74>)
 8003632:	2200      	movs	r2, #0
 8003634:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003636:	4b0e      	ldr	r3, [pc, #56]	; (8003670 <MX_I2C2_Init+0x74>)
 8003638:	0018      	movs	r0, r3
 800363a:	f001 ffef 	bl	800561c <HAL_I2C_Init>
 800363e:	1e03      	subs	r3, r0, #0
 8003640:	d001      	beq.n	8003646 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003642:	f000 f9ed 	bl	8003a20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <MX_I2C2_Init+0x74>)
 8003648:	2100      	movs	r1, #0
 800364a:	0018      	movs	r0, r3
 800364c:	f002 f87c 	bl	8005748 <HAL_I2CEx_ConfigAnalogFilter>
 8003650:	1e03      	subs	r3, r0, #0
 8003652:	d001      	beq.n	8003658 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003654:	f000 f9e4 	bl	8003a20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003658:	4b05      	ldr	r3, [pc, #20]	; (8003670 <MX_I2C2_Init+0x74>)
 800365a:	2100      	movs	r1, #0
 800365c:	0018      	movs	r0, r3
 800365e:	f002 f8bf 	bl	80057e0 <HAL_I2CEx_ConfigDigitalFilter>
 8003662:	1e03      	subs	r3, r0, #0
 8003664:	d001      	beq.n	800366a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003666:	f000 f9db 	bl	8003a20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	200002bc 	.word	0x200002bc
 8003674:	40005800 	.word	0x40005800
 8003678:	00303d5b 	.word	0x00303d5b

0800367c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08a      	sub	sp, #40	; 0x28
 8003680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003682:	231c      	movs	r3, #28
 8003684:	18fb      	adds	r3, r7, r3
 8003686:	0018      	movs	r0, r3
 8003688:	230c      	movs	r3, #12
 800368a:	001a      	movs	r2, r3
 800368c:	2100      	movs	r1, #0
 800368e:	f005 f804 	bl	800869a <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003692:	003b      	movs	r3, r7
 8003694:	0018      	movs	r0, r3
 8003696:	231c      	movs	r3, #28
 8003698:	001a      	movs	r2, r3
 800369a:	2100      	movs	r1, #0
 800369c:	f004 fffd 	bl	800869a <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80036a0:	4b24      	ldr	r3, [pc, #144]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036a2:	4a25      	ldr	r2, [pc, #148]	; (8003738 <MX_TIM3_Init+0xbc>)
 80036a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 80036a6:	4b23      	ldr	r3, [pc, #140]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036a8:	220f      	movs	r2, #15
 80036aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ac:	4b21      	ldr	r3, [pc, #132]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 80036b2:	4b20      	ldr	r3, [pc, #128]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036b4:	22c8      	movs	r2, #200	; 0xc8
 80036b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036b8:	4b1e      	ldr	r3, [pc, #120]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036be:	4b1d      	ldr	r3, [pc, #116]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80036c4:	4b1b      	ldr	r3, [pc, #108]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036c6:	0018      	movs	r0, r3
 80036c8:	f002 ffb8 	bl	800663c <HAL_TIM_PWM_Init>
 80036cc:	1e03      	subs	r3, r0, #0
 80036ce:	d001      	beq.n	80036d4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80036d0:	f000 f9a6 	bl	8003a20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036d4:	211c      	movs	r1, #28
 80036d6:	187b      	adds	r3, r7, r1
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036dc:	187b      	adds	r3, r7, r1
 80036de:	2200      	movs	r2, #0
 80036e0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80036e2:	187a      	adds	r2, r7, r1
 80036e4:	4b13      	ldr	r3, [pc, #76]	; (8003734 <MX_TIM3_Init+0xb8>)
 80036e6:	0011      	movs	r1, r2
 80036e8:	0018      	movs	r0, r3
 80036ea:	f003 fd63 	bl	80071b4 <HAL_TIMEx_MasterConfigSynchronization>
 80036ee:	1e03      	subs	r3, r0, #0
 80036f0:	d001      	beq.n	80036f6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80036f2:	f000 f995 	bl	8003a20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036f6:	003b      	movs	r3, r7
 80036f8:	2260      	movs	r2, #96	; 0x60
 80036fa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80036fc:	003b      	movs	r3, r7
 80036fe:	2200      	movs	r2, #0
 8003700:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003702:	003b      	movs	r3, r7
 8003704:	2200      	movs	r2, #0
 8003706:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003708:	003b      	movs	r3, r7
 800370a:	2200      	movs	r2, #0
 800370c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800370e:	0039      	movs	r1, r7
 8003710:	4b08      	ldr	r3, [pc, #32]	; (8003734 <MX_TIM3_Init+0xb8>)
 8003712:	2200      	movs	r2, #0
 8003714:	0018      	movs	r0, r3
 8003716:	f003 f91b 	bl	8006950 <HAL_TIM_PWM_ConfigChannel>
 800371a:	1e03      	subs	r3, r0, #0
 800371c:	d001      	beq.n	8003722 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 800371e:	f000 f97f 	bl	8003a20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003722:	4b04      	ldr	r3, [pc, #16]	; (8003734 <MX_TIM3_Init+0xb8>)
 8003724:	0018      	movs	r0, r3
 8003726:	f000 fb97 	bl	8003e58 <HAL_TIM_MspPostInit>

}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	46bd      	mov	sp, r7
 800372e:	b00a      	add	sp, #40	; 0x28
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	20000310 	.word	0x20000310
 8003738:	40000400 	.word	0x40000400

0800373c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003740:	4b0e      	ldr	r3, [pc, #56]	; (800377c <MX_TIM14_Init+0x40>)
 8003742:	4a0f      	ldr	r2, [pc, #60]	; (8003780 <MX_TIM14_Init+0x44>)
 8003744:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 15;
 8003746:	4b0d      	ldr	r3, [pc, #52]	; (800377c <MX_TIM14_Init+0x40>)
 8003748:	220f      	movs	r2, #15
 800374a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800374c:	4b0b      	ldr	r3, [pc, #44]	; (800377c <MX_TIM14_Init+0x40>)
 800374e:	2200      	movs	r2, #0
 8003750:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = SLOW_PERIOD;
 8003752:	4b0a      	ldr	r3, [pc, #40]	; (800377c <MX_TIM14_Init+0x40>)
 8003754:	22fa      	movs	r2, #250	; 0xfa
 8003756:	00d2      	lsls	r2, r2, #3
 8003758:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800375a:	4b08      	ldr	r3, [pc, #32]	; (800377c <MX_TIM14_Init+0x40>)
 800375c:	2200      	movs	r2, #0
 800375e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <MX_TIM14_Init+0x40>)
 8003762:	2200      	movs	r2, #0
 8003764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003766:	4b05      	ldr	r3, [pc, #20]	; (800377c <MX_TIM14_Init+0x40>)
 8003768:	0018      	movs	r0, r3
 800376a:	f002 ff0f 	bl	800658c <HAL_TIM_Base_Init>
 800376e:	1e03      	subs	r3, r0, #0
 8003770:	d001      	beq.n	8003776 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8003772:	f000 f955 	bl	8003a20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	2000035c 	.word	0x2000035c
 8003780:	40002000 	.word	0x40002000

08003784 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003788:	4b0f      	ldr	r3, [pc, #60]	; (80037c8 <MX_TIM16_Init+0x44>)
 800378a:	4a10      	ldr	r2, [pc, #64]	; (80037cc <MX_TIM16_Init+0x48>)
 800378c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15;
 800378e:	4b0e      	ldr	r3, [pc, #56]	; (80037c8 <MX_TIM16_Init+0x44>)
 8003790:	220f      	movs	r2, #15
 8003792:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003794:	4b0c      	ldr	r3, [pc, #48]	; (80037c8 <MX_TIM16_Init+0x44>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = FAST_PERIOD;
 800379a:	4b0b      	ldr	r3, [pc, #44]	; (80037c8 <MX_TIM16_Init+0x44>)
 800379c:	2214      	movs	r2, #20
 800379e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037a0:	4b09      	ldr	r3, [pc, #36]	; (80037c8 <MX_TIM16_Init+0x44>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80037a6:	4b08      	ldr	r3, [pc, #32]	; (80037c8 <MX_TIM16_Init+0x44>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ac:	4b06      	ldr	r3, [pc, #24]	; (80037c8 <MX_TIM16_Init+0x44>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80037b2:	4b05      	ldr	r3, [pc, #20]	; (80037c8 <MX_TIM16_Init+0x44>)
 80037b4:	0018      	movs	r0, r3
 80037b6:	f002 fee9 	bl	800658c <HAL_TIM_Base_Init>
 80037ba:	1e03      	subs	r3, r0, #0
 80037bc:	d001      	beq.n	80037c2 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80037be:	f000 f92f 	bl	8003a20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80037c2:	46c0      	nop			; (mov r8, r8)
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	200003a8 	.word	0x200003a8
 80037cc:	40014400 	.word	0x40014400

080037d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80037d4:	4b23      	ldr	r3, [pc, #140]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037d6:	4a24      	ldr	r2, [pc, #144]	; (8003868 <MX_USART1_UART_Init+0x98>)
 80037d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80037da:	4b22      	ldr	r3, [pc, #136]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037dc:	2296      	movs	r2, #150	; 0x96
 80037de:	0192      	lsls	r2, r2, #6
 80037e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80037e2:	4b20      	ldr	r3, [pc, #128]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80037e8:	4b1e      	ldr	r3, [pc, #120]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80037ee:	4b1d      	ldr	r3, [pc, #116]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037f4:	4b1b      	ldr	r3, [pc, #108]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037f6:	220c      	movs	r2, #12
 80037f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037fa:	4b1a      	ldr	r3, [pc, #104]	; (8003864 <MX_USART1_UART_Init+0x94>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003800:	4b18      	ldr	r3, [pc, #96]	; (8003864 <MX_USART1_UART_Init+0x94>)
 8003802:	2200      	movs	r2, #0
 8003804:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003806:	4b17      	ldr	r3, [pc, #92]	; (8003864 <MX_USART1_UART_Init+0x94>)
 8003808:	2200      	movs	r2, #0
 800380a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800380c:	4b15      	ldr	r3, [pc, #84]	; (8003864 <MX_USART1_UART_Init+0x94>)
 800380e:	2200      	movs	r2, #0
 8003810:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003812:	4b14      	ldr	r3, [pc, #80]	; (8003864 <MX_USART1_UART_Init+0x94>)
 8003814:	2200      	movs	r2, #0
 8003816:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003818:	4b12      	ldr	r3, [pc, #72]	; (8003864 <MX_USART1_UART_Init+0x94>)
 800381a:	0018      	movs	r0, r3
 800381c:	f003 fd4a 	bl	80072b4 <HAL_UART_Init>
 8003820:	1e03      	subs	r3, r0, #0
 8003822:	d001      	beq.n	8003828 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003824:	f000 f8fc 	bl	8003a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003828:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <MX_USART1_UART_Init+0x94>)
 800382a:	2100      	movs	r1, #0
 800382c:	0018      	movs	r0, r3
 800382e:	f004 fe17 	bl	8008460 <HAL_UARTEx_SetTxFifoThreshold>
 8003832:	1e03      	subs	r3, r0, #0
 8003834:	d001      	beq.n	800383a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003836:	f000 f8f3 	bl	8003a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800383a:	4b0a      	ldr	r3, [pc, #40]	; (8003864 <MX_USART1_UART_Init+0x94>)
 800383c:	2100      	movs	r1, #0
 800383e:	0018      	movs	r0, r3
 8003840:	f004 fe4e 	bl	80084e0 <HAL_UARTEx_SetRxFifoThreshold>
 8003844:	1e03      	subs	r3, r0, #0
 8003846:	d001      	beq.n	800384c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003848:	f000 f8ea 	bl	8003a20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800384c:	4b05      	ldr	r3, [pc, #20]	; (8003864 <MX_USART1_UART_Init+0x94>)
 800384e:	0018      	movs	r0, r3
 8003850:	f004 fdcc 	bl	80083ec <HAL_UARTEx_DisableFifoMode>
 8003854:	1e03      	subs	r3, r0, #0
 8003856:	d001      	beq.n	800385c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003858:	f000 f8e2 	bl	8003a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800385c:	46c0      	nop			; (mov r8, r8)
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	200003f4 	.word	0x200003f4
 8003868:	40013800 	.word	0x40013800

0800386c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003872:	4b0c      	ldr	r3, [pc, #48]	; (80038a4 <MX_DMA_Init+0x38>)
 8003874:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003876:	4b0b      	ldr	r3, [pc, #44]	; (80038a4 <MX_DMA_Init+0x38>)
 8003878:	2101      	movs	r1, #1
 800387a:	430a      	orrs	r2, r1
 800387c:	639a      	str	r2, [r3, #56]	; 0x38
 800387e:	4b09      	ldr	r3, [pc, #36]	; (80038a4 <MX_DMA_Init+0x38>)
 8003880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003882:	2201      	movs	r2, #1
 8003884:	4013      	ands	r3, r2
 8003886:	607b      	str	r3, [r7, #4]
 8003888:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800388a:	2200      	movs	r2, #0
 800388c:	2100      	movs	r1, #0
 800388e:	2009      	movs	r0, #9
 8003890:	f001 fa7a 	bl	8004d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003894:	2009      	movs	r0, #9
 8003896:	f001 fa8c 	bl	8004db2 <HAL_NVIC_EnableIRQ>

}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	46bd      	mov	sp, r7
 800389e:	b002      	add	sp, #8
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	46c0      	nop			; (mov r8, r8)
 80038a4:	40021000 	.word	0x40021000

080038a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038a8:	b590      	push	{r4, r7, lr}
 80038aa:	b08b      	sub	sp, #44	; 0x2c
 80038ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ae:	2414      	movs	r4, #20
 80038b0:	193b      	adds	r3, r7, r4
 80038b2:	0018      	movs	r0, r3
 80038b4:	2314      	movs	r3, #20
 80038b6:	001a      	movs	r2, r3
 80038b8:	2100      	movs	r1, #0
 80038ba:	f004 feee 	bl	800869a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038be:	4b54      	ldr	r3, [pc, #336]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038c2:	4b53      	ldr	r3, [pc, #332]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038c4:	2102      	movs	r1, #2
 80038c6:	430a      	orrs	r2, r1
 80038c8:	635a      	str	r2, [r3, #52]	; 0x34
 80038ca:	4b51      	ldr	r3, [pc, #324]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ce:	2202      	movs	r2, #2
 80038d0:	4013      	ands	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d6:	4b4e      	ldr	r3, [pc, #312]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038da:	4b4d      	ldr	r3, [pc, #308]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038dc:	2104      	movs	r1, #4
 80038de:	430a      	orrs	r2, r1
 80038e0:	635a      	str	r2, [r3, #52]	; 0x34
 80038e2:	4b4b      	ldr	r3, [pc, #300]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038e6:	2204      	movs	r2, #4
 80038e8:	4013      	ands	r3, r2
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038ee:	4b48      	ldr	r3, [pc, #288]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038f2:	4b47      	ldr	r3, [pc, #284]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038f4:	2120      	movs	r1, #32
 80038f6:	430a      	orrs	r2, r1
 80038f8:	635a      	str	r2, [r3, #52]	; 0x34
 80038fa:	4b45      	ldr	r3, [pc, #276]	; (8003a10 <MX_GPIO_Init+0x168>)
 80038fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038fe:	2220      	movs	r2, #32
 8003900:	4013      	ands	r3, r2
 8003902:	60bb      	str	r3, [r7, #8]
 8003904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003906:	4b42      	ldr	r3, [pc, #264]	; (8003a10 <MX_GPIO_Init+0x168>)
 8003908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800390a:	4b41      	ldr	r3, [pc, #260]	; (8003a10 <MX_GPIO_Init+0x168>)
 800390c:	2101      	movs	r1, #1
 800390e:	430a      	orrs	r2, r1
 8003910:	635a      	str	r2, [r3, #52]	; 0x34
 8003912:	4b3f      	ldr	r3, [pc, #252]	; (8003a10 <MX_GPIO_Init+0x168>)
 8003914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003916:	2201      	movs	r2, #1
 8003918:	4013      	ands	r3, r2
 800391a:	607b      	str	r3, [r7, #4]
 800391c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 800391e:	4b3d      	ldr	r3, [pc, #244]	; (8003a14 <MX_GPIO_Init+0x16c>)
 8003920:	2200      	movs	r2, #0
 8003922:	2104      	movs	r1, #4
 8003924:	0018      	movs	r0, r3
 8003926:	f001 fe1d 	bl	8005564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_PIN_0_Pin|DRV8825_DIR_Pin, GPIO_PIN_RESET);
 800392a:	23a0      	movs	r3, #160	; 0xa0
 800392c:	05db      	lsls	r3, r3, #23
 800392e:	2200      	movs	r2, #0
 8003930:	21a0      	movs	r1, #160	; 0xa0
 8003932:	0018      	movs	r0, r3
 8003934:	f001 fe16 	bl	8005564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, GPIO_PIN_RESET);
 8003938:	4b37      	ldr	r3, [pc, #220]	; (8003a18 <MX_GPIO_Init+0x170>)
 800393a:	2200      	movs	r2, #0
 800393c:	2101      	movs	r1, #1
 800393e:	0018      	movs	r0, r3
 8003940:	f001 fe10 	bl	8005564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LIMIT_SWITCH_0_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_0_Pin;
 8003944:	193b      	adds	r3, r7, r4
 8003946:	2280      	movs	r2, #128	; 0x80
 8003948:	01d2      	lsls	r2, r2, #7
 800394a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800394c:	193b      	adds	r3, r7, r4
 800394e:	2288      	movs	r2, #136	; 0x88
 8003950:	0352      	lsls	r2, r2, #13
 8003952:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003954:	193b      	adds	r3, r7, r4
 8003956:	2200      	movs	r2, #0
 8003958:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LIMIT_SWITCH_0_GPIO_Port, &GPIO_InitStruct);
 800395a:	193b      	adds	r3, r7, r4
 800395c:	4a2f      	ldr	r2, [pc, #188]	; (8003a1c <MX_GPIO_Init+0x174>)
 800395e:	0019      	movs	r1, r3
 8003960:	0010      	movs	r0, r2
 8003962:	f001 fc9b 	bl	800529c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8003966:	193b      	adds	r3, r7, r4
 8003968:	2204      	movs	r2, #4
 800396a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800396c:	193b      	adds	r3, r7, r4
 800396e:	2201      	movs	r2, #1
 8003970:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	193b      	adds	r3, r7, r4
 8003974:	2200      	movs	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003978:	193b      	adds	r3, r7, r4
 800397a:	2200      	movs	r2, #0
 800397c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 800397e:	193b      	adds	r3, r7, r4
 8003980:	4a24      	ldr	r2, [pc, #144]	; (8003a14 <MX_GPIO_Init+0x16c>)
 8003982:	0019      	movs	r1, r3
 8003984:	0010      	movs	r0, r2
 8003986:	f001 fc89 	bl	800529c <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH_1_Pin PA4 */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin|GPIO_PIN_4;
 800398a:	193b      	adds	r3, r7, r4
 800398c:	2212      	movs	r2, #18
 800398e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003990:	193b      	adds	r3, r7, r4
 8003992:	2288      	movs	r2, #136	; 0x88
 8003994:	0352      	lsls	r2, r2, #13
 8003996:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003998:	193b      	adds	r3, r7, r4
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800399e:	193a      	adds	r2, r7, r4
 80039a0:	23a0      	movs	r3, #160	; 0xa0
 80039a2:	05db      	lsls	r3, r3, #23
 80039a4:	0011      	movs	r1, r2
 80039a6:	0018      	movs	r0, r3
 80039a8:	f001 fc78 	bl	800529c <HAL_GPIO_Init>

  /*Configure GPIO pins : DEBUG_PIN_0_Pin DRV8825_DIR_Pin */
  GPIO_InitStruct.Pin = DEBUG_PIN_0_Pin|DRV8825_DIR_Pin;
 80039ac:	193b      	adds	r3, r7, r4
 80039ae:	22a0      	movs	r2, #160	; 0xa0
 80039b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039b2:	193b      	adds	r3, r7, r4
 80039b4:	2201      	movs	r2, #1
 80039b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b8:	193b      	adds	r3, r7, r4
 80039ba:	2200      	movs	r2, #0
 80039bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	2200      	movs	r2, #0
 80039c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c4:	193a      	adds	r2, r7, r4
 80039c6:	23a0      	movs	r3, #160	; 0xa0
 80039c8:	05db      	lsls	r3, r3, #23
 80039ca:	0011      	movs	r1, r2
 80039cc:	0018      	movs	r0, r3
 80039ce:	f001 fc65 	bl	800529c <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_PIN_1_Pin */
  GPIO_InitStruct.Pin = DEBUG_PIN_1_Pin;
 80039d2:	0021      	movs	r1, r4
 80039d4:	187b      	adds	r3, r7, r1
 80039d6:	2201      	movs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039da:	187b      	adds	r3, r7, r1
 80039dc:	2201      	movs	r2, #1
 80039de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e0:	187b      	adds	r3, r7, r1
 80039e2:	2200      	movs	r2, #0
 80039e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039e6:	187b      	adds	r3, r7, r1
 80039e8:	2200      	movs	r2, #0
 80039ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_PIN_1_GPIO_Port, &GPIO_InitStruct);
 80039ec:	187b      	adds	r3, r7, r1
 80039ee:	4a0a      	ldr	r2, [pc, #40]	; (8003a18 <MX_GPIO_Init+0x170>)
 80039f0:	0019      	movs	r1, r3
 80039f2:	0010      	movs	r0, r2
 80039f4:	f001 fc52 	bl	800529c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80039f8:	2200      	movs	r2, #0
 80039fa:	2100      	movs	r1, #0
 80039fc:	2007      	movs	r0, #7
 80039fe:	f001 f9c3 	bl	8004d88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003a02:	2007      	movs	r0, #7
 8003a04:	f001 f9d5 	bl	8004db2 <HAL_NVIC_EnableIRQ>

}
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b00b      	add	sp, #44	; 0x2c
 8003a0e:	bd90      	pop	{r4, r7, pc}
 8003a10:	40021000 	.word	0x40021000
 8003a14:	50001400 	.word	0x50001400
 8003a18:	50000400 	.word	0x50000400
 8003a1c:	50000800 	.word	0x50000800

08003a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a24:	b672      	cpsid	i
}
 8003a26:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a28:	e7fe      	b.n	8003a28 <Error_Handler+0x8>

08003a2a <new_motor>:
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Motor object
Motor *new_motor(
	PinData *_dir_pin,
	PinData *_stp_pin
) {
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
 8003a32:	6039      	str	r1, [r7, #0]
    Motor *motor = (Motor*) malloc(sizeof(Motor));
 8003a34:	2008      	movs	r0, #8
 8003a36:	f004 fe1d 	bl	8008674 <malloc>
 8003a3a:	0003      	movs	r3, r0
 8003a3c:	60fb      	str	r3, [r7, #12]
    motor->dir_pin = _dir_pin;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	601a      	str	r2, [r3, #0]
    motor->stp_pin = _stp_pin;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	605a      	str	r2, [r3, #4]
	return motor;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
}
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b004      	add	sp, #16
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <step_motor_direction>:

// REQUIRES: motor is a Motor object
// and direction is a bool that dictates direction
// MODIFIES: nothing
// EFFECTS: Moves the motor a certain by a certain amount of steps
void step_motor_direction(Motor *motor, bool dir) {
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	000a      	movs	r2, r1
 8003a5e:	1cfb      	adds	r3, r7, #3
 8003a60:	701a      	strb	r2, [r3, #0]
	set_pin_value(motor->dir_pin, dir);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	1cfb      	adds	r3, r7, #3
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	0010      	movs	r0, r2
 8003a6e:	f000 f83a 	bl	8003ae6 <set_pin_value>
	set_pin_value(motor->stp_pin, GPIO_PIN_SET);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2101      	movs	r1, #1
 8003a78:	0018      	movs	r0, r3
 8003a7a:	f000 f834 	bl	8003ae6 <set_pin_value>
	for (int i = 0; i < 10; ++i);
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	e002      	b.n	8003a8a <step_motor_direction+0x36>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3301      	adds	r3, #1
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2b09      	cmp	r3, #9
 8003a8e:	ddf9      	ble.n	8003a84 <step_motor_direction+0x30>
	set_pin_value(motor->stp_pin, GPIO_PIN_RESET);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2100      	movs	r1, #0
 8003a96:	0018      	movs	r0, r3
 8003a98:	f000 f825 	bl	8003ae6 <set_pin_value>
}
 8003a9c:	46c0      	nop			; (mov r8, r8)
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b004      	add	sp, #16
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <new_pin_data>:
// REQUIRES: _port and _pin corresponds to
// the port and pin and _is_output is boolean
// that is true if the pin is an output pin.
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created PinData object
PinData *new_pin_data(GPIO_TypeDef *_port, uint16_t _pin, bool _is_output) {
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	0008      	movs	r0, r1
 8003aae:	0011      	movs	r1, r2
 8003ab0:	1cbb      	adds	r3, r7, #2
 8003ab2:	1c02      	adds	r2, r0, #0
 8003ab4:	801a      	strh	r2, [r3, #0]
 8003ab6:	1c7b      	adds	r3, r7, #1
 8003ab8:	1c0a      	adds	r2, r1, #0
 8003aba:	701a      	strb	r2, [r3, #0]
    PinData *pin_data = (PinData*) malloc(sizeof(PinData));
 8003abc:	2008      	movs	r0, #8
 8003abe:	f004 fdd9 	bl	8008674 <malloc>
 8003ac2:	0003      	movs	r3, r0
 8003ac4:	60fb      	str	r3, [r7, #12]
	pin_data->port = _port;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	601a      	str	r2, [r3, #0]
    pin_data->pin = _pin;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	1cba      	adds	r2, r7, #2
 8003ad0:	8812      	ldrh	r2, [r2, #0]
 8003ad2:	809a      	strh	r2, [r3, #4]
    pin_data->is_output = _is_output;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	1c7a      	adds	r2, r7, #1
 8003ad8:	7812      	ldrb	r2, [r2, #0]
 8003ada:	719a      	strb	r2, [r3, #6]
	return pin_data;
 8003adc:	68fb      	ldr	r3, [r7, #12]
}
 8003ade:	0018      	movs	r0, r3
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	b004      	add	sp, #16
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <set_pin_value>:

// REQUIRES: pin_data is PinData and value is 0 or 1
// MODIFIES: nothing
// EFFECTS: Sets pin to value
void set_pin_value(PinData *pin_data, uint8_t value) {
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b082      	sub	sp, #8
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
 8003aee:	000a      	movs	r2, r1
 8003af0:	1cfb      	adds	r3, r7, #3
 8003af2:	701a      	strb	r2, [r3, #0]
	if (!pin_data->is_output) {
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	799b      	ldrb	r3, [r3, #6]
 8003af8:	2201      	movs	r2, #1
 8003afa:	4053      	eors	r3, r2
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10c      	bne.n	8003b1c <set_pin_value+0x36>
		return;
	}
	HAL_GPIO_WritePin(pin_data->port, pin_data->pin, value == 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6818      	ldr	r0, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	8899      	ldrh	r1, [r3, #4]
 8003b0a:	1cfb      	adds	r3, r7, #3
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	1e5a      	subs	r2, r3, #1
 8003b10:	4193      	sbcs	r3, r2
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	001a      	movs	r2, r3
 8003b16:	f001 fd25 	bl	8005564 <HAL_GPIO_WritePin>
 8003b1a:	e000      	b.n	8003b1e <set_pin_value+0x38>
		return;
 8003b1c:	46c0      	nop			; (mov r8, r8)
}
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b002      	add	sp, #8
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <new_potentiometer>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _adc_sensor is an ADCSensor object and _rank is the adc rank
// MODIFIES: nothing
// EFFECTS: Returns a pointer to a created Potentiometer object
Potentiometer *new_potentiometer(ADCSensor *_adc_sensor, uint8_t _rank) {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	000a      	movs	r2, r1
 8003b2e:	1cfb      	adds	r3, r7, #3
 8003b30:	701a      	strb	r2, [r3, #0]
    Potentiometer *potentiometer = (Potentiometer*) malloc(sizeof(Potentiometer));
 8003b32:	2008      	movs	r0, #8
 8003b34:	f004 fd9e 	bl	8008674 <malloc>
 8003b38:	0003      	movs	r3, r0
 8003b3a:	60fb      	str	r3, [r7, #12]
    potentiometer->adc_sensor = _adc_sensor;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	601a      	str	r2, [r3, #0]
    potentiometer->rank = _rank;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	1cfa      	adds	r2, r7, #3
 8003b46:	7812      	ldrb	r2, [r2, #0]
 8003b48:	711a      	strb	r2, [r3, #4]
    return potentiometer;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
}
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b004      	add	sp, #16
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <new_skater>:
/** PUBLIC FUNCTIONS **/

// REQUIRES: _force_sensor is a ForceSensor object
// MODIFIES: Nothing
// EFFECTS: Returns a pointer to a created Skater object
Skater *new_skater(ForceSensor *_force_sensor) {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
	Skater *skater = (Skater*) malloc(sizeof(Skater));
 8003b5c:	2008      	movs	r0, #8
 8003b5e:	f004 fd89 	bl	8008674 <malloc>
 8003b62:	0003      	movs	r3, r0
 8003b64:	60fb      	str	r3, [r7, #12]
	skater->force_sensor = _force_sensor;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	601a      	str	r2, [r3, #0]
	skater->ms_since_skater_detected = 0;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	605a      	str	r2, [r3, #4]
	return skater;
 8003b72:	68fb      	ldr	r3, [r7, #12]
}
 8003b74:	0018      	movs	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b004      	add	sp, #16
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <is_skater_gone>:

// REQUIRES: skater is a Skater object
// MODIFIES: nothing
// EFFECTS: Returns whether skater is gone or not
bool is_skater_gone(Skater *skater) {
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	return skater->ms_since_skater_detected >= TIME_INDICATING_SKATER_ABSENCE_MS;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6859      	ldr	r1, [r3, #4]
 8003b88:	23fa      	movs	r3, #250	; 0xfa
 8003b8a:	009a      	lsls	r2, r3, #2
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	4291      	cmp	r1, r2
 8003b90:	415b      	adcs	r3, r3
 8003b92:	b2db      	uxtb	r3, r3
}
 8003b94:	0018      	movs	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	b002      	add	sp, #8
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ba2:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <HAL_MspInit+0x44>)
 8003ba4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ba6:	4b0e      	ldr	r3, [pc, #56]	; (8003be0 <HAL_MspInit+0x44>)
 8003ba8:	2101      	movs	r1, #1
 8003baa:	430a      	orrs	r2, r1
 8003bac:	641a      	str	r2, [r3, #64]	; 0x40
 8003bae:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <HAL_MspInit+0x44>)
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	607b      	str	r3, [r7, #4]
 8003bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bba:	4b09      	ldr	r3, [pc, #36]	; (8003be0 <HAL_MspInit+0x44>)
 8003bbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bbe:	4b08      	ldr	r3, [pc, #32]	; (8003be0 <HAL_MspInit+0x44>)
 8003bc0:	2180      	movs	r1, #128	; 0x80
 8003bc2:	0549      	lsls	r1, r1, #21
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	63da      	str	r2, [r3, #60]	; 0x3c
 8003bc8:	4b05      	ldr	r3, [pc, #20]	; (8003be0 <HAL_MspInit+0x44>)
 8003bca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bcc:	2380      	movs	r3, #128	; 0x80
 8003bce:	055b      	lsls	r3, r3, #21
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	603b      	str	r3, [r7, #0]
 8003bd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bd6:	46c0      	nop			; (mov r8, r8)
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	b002      	add	sp, #8
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	40021000 	.word	0x40021000

08003be4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003be4:	b590      	push	{r4, r7, lr}
 8003be6:	b095      	sub	sp, #84	; 0x54
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bec:	233c      	movs	r3, #60	; 0x3c
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	2314      	movs	r3, #20
 8003bf4:	001a      	movs	r2, r3
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	f004 fd4f 	bl	800869a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bfc:	2414      	movs	r4, #20
 8003bfe:	193b      	adds	r3, r7, r4
 8003c00:	0018      	movs	r0, r3
 8003c02:	2328      	movs	r3, #40	; 0x28
 8003c04:	001a      	movs	r2, r3
 8003c06:	2100      	movs	r1, #0
 8003c08:	f004 fd47 	bl	800869a <memset>
  if(hadc->Instance==ADC1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a35      	ldr	r2, [pc, #212]	; (8003ce8 <HAL_ADC_MspInit+0x104>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d164      	bne.n	8003ce0 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003c16:	193b      	adds	r3, r7, r4
 8003c18:	2280      	movs	r2, #128	; 0x80
 8003c1a:	01d2      	lsls	r2, r2, #7
 8003c1c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003c1e:	193b      	adds	r3, r7, r4
 8003c20:	2200      	movs	r2, #0
 8003c22:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c24:	193b      	adds	r3, r7, r4
 8003c26:	0018      	movs	r0, r3
 8003c28:	f002 fb36 	bl	8006298 <HAL_RCCEx_PeriphCLKConfig>
 8003c2c:	1e03      	subs	r3, r0, #0
 8003c2e:	d001      	beq.n	8003c34 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003c30:	f7ff fef6 	bl	8003a20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003c34:	4b2d      	ldr	r3, [pc, #180]	; (8003cec <HAL_ADC_MspInit+0x108>)
 8003c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c38:	4b2c      	ldr	r3, [pc, #176]	; (8003cec <HAL_ADC_MspInit+0x108>)
 8003c3a:	2180      	movs	r1, #128	; 0x80
 8003c3c:	0349      	lsls	r1, r1, #13
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	641a      	str	r2, [r3, #64]	; 0x40
 8003c42:	4b2a      	ldr	r3, [pc, #168]	; (8003cec <HAL_ADC_MspInit+0x108>)
 8003c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	035b      	lsls	r3, r3, #13
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
 8003c4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c50:	4b26      	ldr	r3, [pc, #152]	; (8003cec <HAL_ADC_MspInit+0x108>)
 8003c52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c54:	4b25      	ldr	r3, [pc, #148]	; (8003cec <HAL_ADC_MspInit+0x108>)
 8003c56:	2101      	movs	r1, #1
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	635a      	str	r2, [r3, #52]	; 0x34
 8003c5c:	4b23      	ldr	r3, [pc, #140]	; (8003cec <HAL_ADC_MspInit+0x108>)
 8003c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c60:	2201      	movs	r2, #1
 8003c62:	4013      	ands	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = FORCE_SENSOR_Pin|POTENTIOMETER_Pin|BATTERYDATA_Pin;
 8003c68:	213c      	movs	r1, #60	; 0x3c
 8003c6a:	187b      	adds	r3, r7, r1
 8003c6c:	220d      	movs	r2, #13
 8003c6e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c70:	187b      	adds	r3, r7, r1
 8003c72:	2203      	movs	r2, #3
 8003c74:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c76:	187b      	adds	r3, r7, r1
 8003c78:	2200      	movs	r2, #0
 8003c7a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c7c:	187a      	adds	r2, r7, r1
 8003c7e:	23a0      	movs	r3, #160	; 0xa0
 8003c80:	05db      	lsls	r3, r3, #23
 8003c82:	0011      	movs	r1, r2
 8003c84:	0018      	movs	r0, r3
 8003c86:	f001 fb09 	bl	800529c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003c8a:	4b19      	ldr	r3, [pc, #100]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003c8c:	4a19      	ldr	r2, [pc, #100]	; (8003cf4 <HAL_ADC_MspInit+0x110>)
 8003c8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003c90:	4b17      	ldr	r3, [pc, #92]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003c92:	2205      	movs	r2, #5
 8003c94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c96:	4b16      	ldr	r3, [pc, #88]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c9c:	4b14      	ldr	r3, [pc, #80]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003ca2:	4b13      	ldr	r3, [pc, #76]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003ca4:	2280      	movs	r2, #128	; 0x80
 8003ca6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003ca8:	4b11      	ldr	r3, [pc, #68]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003caa:	2280      	movs	r2, #128	; 0x80
 8003cac:	0052      	lsls	r2, r2, #1
 8003cae:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003cb2:	2280      	movs	r2, #128	; 0x80
 8003cb4:	00d2      	lsls	r2, r2, #3
 8003cb6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003cb8:	4b0d      	ldr	r3, [pc, #52]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003cba:	2220      	movs	r2, #32
 8003cbc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003cc4:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f001 f890 	bl	8004dec <HAL_DMA_Init>
 8003ccc:	1e03      	subs	r3, r0, #0
 8003cce:	d001      	beq.n	8003cd4 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8003cd0:	f7ff fea6 	bl	8003a20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a06      	ldr	r2, [pc, #24]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003cd8:	651a      	str	r2, [r3, #80]	; 0x50
 8003cda:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <HAL_ADC_MspInit+0x10c>)
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003ce0:	46c0      	nop			; (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b015      	add	sp, #84	; 0x54
 8003ce6:	bd90      	pop	{r4, r7, pc}
 8003ce8:	40012400 	.word	0x40012400
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	20000260 	.word	0x20000260
 8003cf4:	40020008 	.word	0x40020008

08003cf8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003cf8:	b590      	push	{r4, r7, lr}
 8003cfa:	b08b      	sub	sp, #44	; 0x2c
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d00:	2414      	movs	r4, #20
 8003d02:	193b      	adds	r3, r7, r4
 8003d04:	0018      	movs	r0, r3
 8003d06:	2314      	movs	r3, #20
 8003d08:	001a      	movs	r2, r3
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	f004 fcc5 	bl	800869a <memset>
  if(hi2c->Instance==I2C2)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a1c      	ldr	r2, [pc, #112]	; (8003d88 <HAL_I2C_MspInit+0x90>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d131      	bne.n	8003d7e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d1a:	4b1c      	ldr	r3, [pc, #112]	; (8003d8c <HAL_I2C_MspInit+0x94>)
 8003d1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d1e:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <HAL_I2C_MspInit+0x94>)
 8003d20:	2101      	movs	r1, #1
 8003d22:	430a      	orrs	r2, r1
 8003d24:	635a      	str	r2, [r3, #52]	; 0x34
 8003d26:	4b19      	ldr	r3, [pc, #100]	; (8003d8c <HAL_I2C_MspInit+0x94>)
 8003d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]
 8003d30:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003d32:	193b      	adds	r3, r7, r4
 8003d34:	22c0      	movs	r2, #192	; 0xc0
 8003d36:	0152      	lsls	r2, r2, #5
 8003d38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d3a:	0021      	movs	r1, r4
 8003d3c:	187b      	adds	r3, r7, r1
 8003d3e:	2212      	movs	r2, #18
 8003d40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d42:	187b      	adds	r3, r7, r1
 8003d44:	2200      	movs	r2, #0
 8003d46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d48:	187b      	adds	r3, r7, r1
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003d4e:	187b      	adds	r3, r7, r1
 8003d50:	2206      	movs	r2, #6
 8003d52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d54:	187a      	adds	r2, r7, r1
 8003d56:	23a0      	movs	r3, #160	; 0xa0
 8003d58:	05db      	lsls	r3, r3, #23
 8003d5a:	0011      	movs	r1, r2
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f001 fa9d 	bl	800529c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003d62:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <HAL_I2C_MspInit+0x94>)
 8003d64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d66:	4b09      	ldr	r3, [pc, #36]	; (8003d8c <HAL_I2C_MspInit+0x94>)
 8003d68:	2180      	movs	r1, #128	; 0x80
 8003d6a:	03c9      	lsls	r1, r1, #15
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d70:	4b06      	ldr	r3, [pc, #24]	; (8003d8c <HAL_I2C_MspInit+0x94>)
 8003d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d74:	2380      	movs	r3, #128	; 0x80
 8003d76:	03db      	lsls	r3, r3, #15
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60fb      	str	r3, [r7, #12]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b00b      	add	sp, #44	; 0x2c
 8003d84:	bd90      	pop	{r4, r7, pc}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	40005800 	.word	0x40005800
 8003d8c:	40021000 	.word	0x40021000

08003d90 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a09      	ldr	r2, [pc, #36]	; (8003dc4 <HAL_TIM_PWM_MspInit+0x34>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d10b      	bne.n	8003dba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003da2:	4b09      	ldr	r3, [pc, #36]	; (8003dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8003da4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003da6:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8003da8:	2102      	movs	r1, #2
 8003daa:	430a      	orrs	r2, r1
 8003dac:	63da      	str	r2, [r3, #60]	; 0x3c
 8003dae:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8003db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003db2:	2202      	movs	r2, #2
 8003db4:	4013      	ands	r3, r2
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b004      	add	sp, #16
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			; (mov r8, r8)
 8003dc4:	40000400 	.word	0x40000400
 8003dc8:	40021000 	.word	0x40021000

08003dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a1c      	ldr	r2, [pc, #112]	; (8003e4c <HAL_TIM_Base_MspInit+0x80>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d116      	bne.n	8003e0c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003dde:	4b1c      	ldr	r3, [pc, #112]	; (8003e50 <HAL_TIM_Base_MspInit+0x84>)
 8003de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003de2:	4b1b      	ldr	r3, [pc, #108]	; (8003e50 <HAL_TIM_Base_MspInit+0x84>)
 8003de4:	2180      	movs	r1, #128	; 0x80
 8003de6:	0209      	lsls	r1, r1, #8
 8003de8:	430a      	orrs	r2, r1
 8003dea:	641a      	str	r2, [r3, #64]	; 0x40
 8003dec:	4b18      	ldr	r3, [pc, #96]	; (8003e50 <HAL_TIM_Base_MspInit+0x84>)
 8003dee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003df0:	2380      	movs	r3, #128	; 0x80
 8003df2:	021b      	lsls	r3, r3, #8
 8003df4:	4013      	ands	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	2013      	movs	r0, #19
 8003e00:	f000 ffc2 	bl	8004d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003e04:	2013      	movs	r0, #19
 8003e06:	f000 ffd4 	bl	8004db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8003e0a:	e01a      	b.n	8003e42 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM16)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a10      	ldr	r2, [pc, #64]	; (8003e54 <HAL_TIM_Base_MspInit+0x88>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d115      	bne.n	8003e42 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003e16:	4b0e      	ldr	r3, [pc, #56]	; (8003e50 <HAL_TIM_Base_MspInit+0x84>)
 8003e18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e1a:	4b0d      	ldr	r3, [pc, #52]	; (8003e50 <HAL_TIM_Base_MspInit+0x84>)
 8003e1c:	2180      	movs	r1, #128	; 0x80
 8003e1e:	0289      	lsls	r1, r1, #10
 8003e20:	430a      	orrs	r2, r1
 8003e22:	641a      	str	r2, [r3, #64]	; 0x40
 8003e24:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <HAL_TIM_Base_MspInit+0x84>)
 8003e26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e28:	2380      	movs	r3, #128	; 0x80
 8003e2a:	029b      	lsls	r3, r3, #10
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	60bb      	str	r3, [r7, #8]
 8003e30:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003e32:	2200      	movs	r2, #0
 8003e34:	2100      	movs	r1, #0
 8003e36:	2015      	movs	r0, #21
 8003e38:	f000 ffa6 	bl	8004d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003e3c:	2015      	movs	r0, #21
 8003e3e:	f000 ffb8 	bl	8004db2 <HAL_NVIC_EnableIRQ>
}
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	46bd      	mov	sp, r7
 8003e46:	b004      	add	sp, #16
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	40002000 	.word	0x40002000
 8003e50:	40021000 	.word	0x40021000
 8003e54:	40014400 	.word	0x40014400

08003e58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e58:	b590      	push	{r4, r7, lr}
 8003e5a:	b089      	sub	sp, #36	; 0x24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e60:	240c      	movs	r4, #12
 8003e62:	193b      	adds	r3, r7, r4
 8003e64:	0018      	movs	r0, r3
 8003e66:	2314      	movs	r3, #20
 8003e68:	001a      	movs	r2, r3
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	f004 fc15 	bl	800869a <memset>
  if(htim->Instance==TIM3)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a14      	ldr	r2, [pc, #80]	; (8003ec8 <HAL_TIM_MspPostInit+0x70>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d122      	bne.n	8003ec0 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e7a:	4b14      	ldr	r3, [pc, #80]	; (8003ecc <HAL_TIM_MspPostInit+0x74>)
 8003e7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e7e:	4b13      	ldr	r3, [pc, #76]	; (8003ecc <HAL_TIM_MspPostInit+0x74>)
 8003e80:	2101      	movs	r1, #1
 8003e82:	430a      	orrs	r2, r1
 8003e84:	635a      	str	r2, [r3, #52]	; 0x34
 8003e86:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <HAL_TIM_MspPostInit+0x74>)
 8003e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	60bb      	str	r3, [r7, #8]
 8003e90:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = DRV8825_STP_Pin;
 8003e92:	0021      	movs	r1, r4
 8003e94:	187b      	adds	r3, r7, r1
 8003e96:	2240      	movs	r2, #64	; 0x40
 8003e98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9a:	187b      	adds	r3, r7, r1
 8003e9c:	2202      	movs	r2, #2
 8003e9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea0:	187b      	adds	r3, r7, r1
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea6:	187b      	adds	r3, r7, r1
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003eac:	187b      	adds	r3, r7, r1
 8003eae:	2201      	movs	r2, #1
 8003eb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DRV8825_STP_GPIO_Port, &GPIO_InitStruct);
 8003eb2:	187a      	adds	r2, r7, r1
 8003eb4:	23a0      	movs	r3, #160	; 0xa0
 8003eb6:	05db      	lsls	r3, r3, #23
 8003eb8:	0011      	movs	r1, r2
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f001 f9ee 	bl	800529c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003ec0:	46c0      	nop			; (mov r8, r8)
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b009      	add	sp, #36	; 0x24
 8003ec6:	bd90      	pop	{r4, r7, pc}
 8003ec8:	40000400 	.word	0x40000400
 8003ecc:	40021000 	.word	0x40021000

08003ed0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ed0:	b590      	push	{r4, r7, lr}
 8003ed2:	b095      	sub	sp, #84	; 0x54
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed8:	233c      	movs	r3, #60	; 0x3c
 8003eda:	18fb      	adds	r3, r7, r3
 8003edc:	0018      	movs	r0, r3
 8003ede:	2314      	movs	r3, #20
 8003ee0:	001a      	movs	r2, r3
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	f004 fbd9 	bl	800869a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ee8:	2414      	movs	r4, #20
 8003eea:	193b      	adds	r3, r7, r4
 8003eec:	0018      	movs	r0, r3
 8003eee:	2328      	movs	r3, #40	; 0x28
 8003ef0:	001a      	movs	r2, r3
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	f004 fbd1 	bl	800869a <memset>
  if(huart->Instance==USART1)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a26      	ldr	r2, [pc, #152]	; (8003f98 <HAL_UART_MspInit+0xc8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d145      	bne.n	8003f8e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003f02:	193b      	adds	r3, r7, r4
 8003f04:	2201      	movs	r2, #1
 8003f06:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003f08:	193b      	adds	r3, r7, r4
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f0e:	193b      	adds	r3, r7, r4
 8003f10:	0018      	movs	r0, r3
 8003f12:	f002 f9c1 	bl	8006298 <HAL_RCCEx_PeriphCLKConfig>
 8003f16:	1e03      	subs	r3, r0, #0
 8003f18:	d001      	beq.n	8003f1e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003f1a:	f7ff fd81 	bl	8003a20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f1e:	4b1f      	ldr	r3, [pc, #124]	; (8003f9c <HAL_UART_MspInit+0xcc>)
 8003f20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f22:	4b1e      	ldr	r3, [pc, #120]	; (8003f9c <HAL_UART_MspInit+0xcc>)
 8003f24:	2180      	movs	r1, #128	; 0x80
 8003f26:	01c9      	lsls	r1, r1, #7
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	641a      	str	r2, [r3, #64]	; 0x40
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	; (8003f9c <HAL_UART_MspInit+0xcc>)
 8003f2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f30:	2380      	movs	r3, #128	; 0x80
 8003f32:	01db      	lsls	r3, r3, #7
 8003f34:	4013      	ands	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f3a:	4b18      	ldr	r3, [pc, #96]	; (8003f9c <HAL_UART_MspInit+0xcc>)
 8003f3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f3e:	4b17      	ldr	r3, [pc, #92]	; (8003f9c <HAL_UART_MspInit+0xcc>)
 8003f40:	2102      	movs	r1, #2
 8003f42:	430a      	orrs	r2, r1
 8003f44:	635a      	str	r2, [r3, #52]	; 0x34
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <HAL_UART_MspInit+0xcc>)
 8003f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
 8003f50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUETOOTH_UART_RX_Pin|BLUETOOTH_UART_TX_Pin;
 8003f52:	213c      	movs	r1, #60	; 0x3c
 8003f54:	187b      	adds	r3, r7, r1
 8003f56:	22c0      	movs	r2, #192	; 0xc0
 8003f58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5a:	187b      	adds	r3, r7, r1
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f60:	187b      	adds	r3, r7, r1
 8003f62:	2200      	movs	r2, #0
 8003f64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f66:	187b      	adds	r3, r7, r1
 8003f68:	2200      	movs	r2, #0
 8003f6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003f6c:	187b      	adds	r3, r7, r1
 8003f6e:	2200      	movs	r2, #0
 8003f70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f72:	187b      	adds	r3, r7, r1
 8003f74:	4a0a      	ldr	r2, [pc, #40]	; (8003fa0 <HAL_UART_MspInit+0xd0>)
 8003f76:	0019      	movs	r1, r3
 8003f78:	0010      	movs	r0, r2
 8003f7a:	f001 f98f 	bl	800529c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2100      	movs	r1, #0
 8003f82:	201b      	movs	r0, #27
 8003f84:	f000 ff00 	bl	8004d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f88:	201b      	movs	r0, #27
 8003f8a:	f000 ff12 	bl	8004db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	46bd      	mov	sp, r7
 8003f92:	b015      	add	sp, #84	; 0x54
 8003f94:	bd90      	pop	{r4, r7, pc}
 8003f96:	46c0      	nop			; (mov r8, r8)
 8003f98:	40013800 	.word	0x40013800
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	50000400 	.word	0x50000400

08003fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003fa8:	e7fe      	b.n	8003fa8 <NMI_Handler+0x4>

08003faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fae:	e7fe      	b.n	8003fae <HardFault_Handler+0x4>

08003fb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003fb4:	46c0      	nop			; (mov r8, r8)
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fbe:	46c0      	nop			; (mov r8, r8)
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fc8:	f000 f998 	bl	80042fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fcc:	46c0      	nop			; (mov r8, r8)
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003fd6:	2010      	movs	r0, #16
 8003fd8:	f001 fae2 	bl	80055a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_0_Pin);
 8003fdc:	2380      	movs	r3, #128	; 0x80
 8003fde:	01db      	lsls	r3, r3, #7
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f001 fadd 	bl	80055a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003ff0:	4b03      	ldr	r3, [pc, #12]	; (8004000 <DMA1_Channel1_IRQHandler+0x14>)
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	f001 f850 	bl	8005098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	20000260 	.word	0x20000260

08004004 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004008:	4b03      	ldr	r3, [pc, #12]	; (8004018 <TIM14_IRQHandler+0x14>)
 800400a:	0018      	movs	r0, r3
 800400c:	f002 fb6e 	bl	80066ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8004010:	46c0      	nop			; (mov r8, r8)
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	46c0      	nop			; (mov r8, r8)
 8004018:	2000035c 	.word	0x2000035c

0800401c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004020:	4b03      	ldr	r3, [pc, #12]	; (8004030 <TIM16_IRQHandler+0x14>)
 8004022:	0018      	movs	r0, r3
 8004024:	f002 fb62 	bl	80066ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8004028:	46c0      	nop			; (mov r8, r8)
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	200003a8 	.word	0x200003a8

08004034 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004038:	4b03      	ldr	r3, [pc, #12]	; (8004048 <USART1_IRQHandler+0x14>)
 800403a:	0018      	movs	r0, r3
 800403c:	f003 f990 	bl	8007360 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004040:	46c0      	nop			; (mov r8, r8)
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	46c0      	nop			; (mov r8, r8)
 8004048:	200003f4 	.word	0x200003f4

0800404c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
	return 1;
 8004050:	2301      	movs	r3, #1
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <_kill>:

int _kill(int pid, int sig)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004062:	f004 fadd 	bl	8008620 <__errno>
 8004066:	0003      	movs	r3, r0
 8004068:	2216      	movs	r2, #22
 800406a:	601a      	str	r2, [r3, #0]
	return -1;
 800406c:	2301      	movs	r3, #1
 800406e:	425b      	negs	r3, r3
}
 8004070:	0018      	movs	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	b002      	add	sp, #8
 8004076:	bd80      	pop	{r7, pc}

08004078 <_exit>:

void _exit (int status)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004080:	2301      	movs	r3, #1
 8004082:	425a      	negs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	0011      	movs	r1, r2
 8004088:	0018      	movs	r0, r3
 800408a:	f7ff ffe5 	bl	8004058 <_kill>
	while (1) {}		/* Make sure we hang here */
 800408e:	e7fe      	b.n	800408e <_exit+0x16>

08004090 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800409c:	2300      	movs	r3, #0
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	e00a      	b.n	80040b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80040a2:	e000      	b.n	80040a6 <_read+0x16>
 80040a4:	bf00      	nop
 80040a6:	0001      	movs	r1, r0
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	60ba      	str	r2, [r7, #8]
 80040ae:	b2ca      	uxtb	r2, r1
 80040b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	3301      	adds	r3, #1
 80040b6:	617b      	str	r3, [r7, #20]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	429a      	cmp	r2, r3
 80040be:	dbf0      	blt.n	80040a2 <_read+0x12>
	}

return len;
 80040c0:	687b      	ldr	r3, [r7, #4]
}
 80040c2:	0018      	movs	r0, r3
 80040c4:	46bd      	mov	sp, r7
 80040c6:	b006      	add	sp, #24
 80040c8:	bd80      	pop	{r7, pc}

080040ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b086      	sub	sp, #24
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	e009      	b.n	80040f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	1c5a      	adds	r2, r3, #1
 80040e0:	60ba      	str	r2, [r7, #8]
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	0018      	movs	r0, r3
 80040e6:	e000      	b.n	80040ea <_write+0x20>
 80040e8:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	3301      	adds	r3, #1
 80040ee:	617b      	str	r3, [r7, #20]
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	dbf1      	blt.n	80040dc <_write+0x12>
	}
	return len;
 80040f8:	687b      	ldr	r3, [r7, #4]
}
 80040fa:	0018      	movs	r0, r3
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b006      	add	sp, #24
 8004100:	bd80      	pop	{r7, pc}

08004102 <_close>:

int _close(int file)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
	return -1;
 800410a:	2301      	movs	r3, #1
 800410c:	425b      	negs	r3, r3
}
 800410e:	0018      	movs	r0, r3
 8004110:	46bd      	mov	sp, r7
 8004112:	b002      	add	sp, #8
 8004114:	bd80      	pop	{r7, pc}

08004116 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
 800411e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	2280      	movs	r2, #128	; 0x80
 8004124:	0192      	lsls	r2, r2, #6
 8004126:	605a      	str	r2, [r3, #4]
	return 0;
 8004128:	2300      	movs	r3, #0
}
 800412a:	0018      	movs	r0, r3
 800412c:	46bd      	mov	sp, r7
 800412e:	b002      	add	sp, #8
 8004130:	bd80      	pop	{r7, pc}

08004132 <_isatty>:

int _isatty(int file)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
	return 1;
 800413a:	2301      	movs	r3, #1
}
 800413c:	0018      	movs	r0, r3
 800413e:	46bd      	mov	sp, r7
 8004140:	b002      	add	sp, #8
 8004142:	bd80      	pop	{r7, pc}

08004144 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
	return 0;
 8004150:	2300      	movs	r3, #0
}
 8004152:	0018      	movs	r0, r3
 8004154:	46bd      	mov	sp, r7
 8004156:	b004      	add	sp, #16
 8004158:	bd80      	pop	{r7, pc}
	...

0800415c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004164:	4a14      	ldr	r2, [pc, #80]	; (80041b8 <_sbrk+0x5c>)
 8004166:	4b15      	ldr	r3, [pc, #84]	; (80041bc <_sbrk+0x60>)
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004170:	4b13      	ldr	r3, [pc, #76]	; (80041c0 <_sbrk+0x64>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d102      	bne.n	800417e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004178:	4b11      	ldr	r3, [pc, #68]	; (80041c0 <_sbrk+0x64>)
 800417a:	4a12      	ldr	r2, [pc, #72]	; (80041c4 <_sbrk+0x68>)
 800417c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800417e:	4b10      	ldr	r3, [pc, #64]	; (80041c0 <_sbrk+0x64>)
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	18d3      	adds	r3, r2, r3
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	429a      	cmp	r2, r3
 800418a:	d207      	bcs.n	800419c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800418c:	f004 fa48 	bl	8008620 <__errno>
 8004190:	0003      	movs	r3, r0
 8004192:	220c      	movs	r2, #12
 8004194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004196:	2301      	movs	r3, #1
 8004198:	425b      	negs	r3, r3
 800419a:	e009      	b.n	80041b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800419c:	4b08      	ldr	r3, [pc, #32]	; (80041c0 <_sbrk+0x64>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80041a2:	4b07      	ldr	r3, [pc, #28]	; (80041c0 <_sbrk+0x64>)
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	18d2      	adds	r2, r2, r3
 80041aa:	4b05      	ldr	r3, [pc, #20]	; (80041c0 <_sbrk+0x64>)
 80041ac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80041ae:	68fb      	ldr	r3, [r7, #12]
}
 80041b0:	0018      	movs	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b006      	add	sp, #24
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	20002000 	.word	0x20002000
 80041bc:	00000400 	.word	0x00000400
 80041c0:	200004d0 	.word	0x200004d0
 80041c4:	200004e8 	.word	0x200004e8

080041c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041cc:	46c0      	nop			; (mov r8, r8)
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80041d4:	480d      	ldr	r0, [pc, #52]	; (800420c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041d6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80041d8:	f7ff fff6 	bl	80041c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041dc:	480c      	ldr	r0, [pc, #48]	; (8004210 <LoopForever+0x6>)
  ldr r1, =_edata
 80041de:	490d      	ldr	r1, [pc, #52]	; (8004214 <LoopForever+0xa>)
  ldr r2, =_sidata
 80041e0:	4a0d      	ldr	r2, [pc, #52]	; (8004218 <LoopForever+0xe>)
  movs r3, #0
 80041e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041e4:	e002      	b.n	80041ec <LoopCopyDataInit>

080041e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041ea:	3304      	adds	r3, #4

080041ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041f0:	d3f9      	bcc.n	80041e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041f2:	4a0a      	ldr	r2, [pc, #40]	; (800421c <LoopForever+0x12>)
  ldr r4, =_ebss
 80041f4:	4c0a      	ldr	r4, [pc, #40]	; (8004220 <LoopForever+0x16>)
  movs r3, #0
 80041f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041f8:	e001      	b.n	80041fe <LoopFillZerobss>

080041fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041fc:	3204      	adds	r2, #4

080041fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004200:	d3fb      	bcc.n	80041fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004202:	f004 fa13 	bl	800862c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004206:	f7ff f83b 	bl	8003280 <main>

0800420a <LoopForever>:

LoopForever:
  b LoopForever
 800420a:	e7fe      	b.n	800420a <LoopForever>
  ldr   r0, =_estack
 800420c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004210:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004214:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004218:	0800d77c 	.word	0x0800d77c
  ldr r2, =_sbss
 800421c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004220:	200004e8 	.word	0x200004e8

08004224 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004224:	e7fe      	b.n	8004224 <ADC1_IRQHandler>
	...

08004228 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800422e:	1dfb      	adds	r3, r7, #7
 8004230:	2200      	movs	r2, #0
 8004232:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004234:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <HAL_Init+0x3c>)
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b0a      	ldr	r3, [pc, #40]	; (8004264 <HAL_Init+0x3c>)
 800423a:	2180      	movs	r1, #128	; 0x80
 800423c:	0049      	lsls	r1, r1, #1
 800423e:	430a      	orrs	r2, r1
 8004240:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004242:	2003      	movs	r0, #3
 8004244:	f000 f810 	bl	8004268 <HAL_InitTick>
 8004248:	1e03      	subs	r3, r0, #0
 800424a:	d003      	beq.n	8004254 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800424c:	1dfb      	adds	r3, r7, #7
 800424e:	2201      	movs	r2, #1
 8004250:	701a      	strb	r2, [r3, #0]
 8004252:	e001      	b.n	8004258 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004254:	f7ff fca2 	bl	8003b9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004258:	1dfb      	adds	r3, r7, #7
 800425a:	781b      	ldrb	r3, [r3, #0]
}
 800425c:	0018      	movs	r0, r3
 800425e:	46bd      	mov	sp, r7
 8004260:	b002      	add	sp, #8
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40022000 	.word	0x40022000

08004268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004268:	b590      	push	{r4, r7, lr}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004270:	230f      	movs	r3, #15
 8004272:	18fb      	adds	r3, r7, r3
 8004274:	2200      	movs	r2, #0
 8004276:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004278:	4b1d      	ldr	r3, [pc, #116]	; (80042f0 <HAL_InitTick+0x88>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d02b      	beq.n	80042d8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004280:	4b1c      	ldr	r3, [pc, #112]	; (80042f4 <HAL_InitTick+0x8c>)
 8004282:	681c      	ldr	r4, [r3, #0]
 8004284:	4b1a      	ldr	r3, [pc, #104]	; (80042f0 <HAL_InitTick+0x88>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	0019      	movs	r1, r3
 800428a:	23fa      	movs	r3, #250	; 0xfa
 800428c:	0098      	lsls	r0, r3, #2
 800428e:	f7fb ff55 	bl	800013c <__udivsi3>
 8004292:	0003      	movs	r3, r0
 8004294:	0019      	movs	r1, r3
 8004296:	0020      	movs	r0, r4
 8004298:	f7fb ff50 	bl	800013c <__udivsi3>
 800429c:	0003      	movs	r3, r0
 800429e:	0018      	movs	r0, r3
 80042a0:	f000 fd97 	bl	8004dd2 <HAL_SYSTICK_Config>
 80042a4:	1e03      	subs	r3, r0, #0
 80042a6:	d112      	bne.n	80042ce <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b03      	cmp	r3, #3
 80042ac:	d80a      	bhi.n	80042c4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042ae:	6879      	ldr	r1, [r7, #4]
 80042b0:	2301      	movs	r3, #1
 80042b2:	425b      	negs	r3, r3
 80042b4:	2200      	movs	r2, #0
 80042b6:	0018      	movs	r0, r3
 80042b8:	f000 fd66 	bl	8004d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80042bc:	4b0e      	ldr	r3, [pc, #56]	; (80042f8 <HAL_InitTick+0x90>)
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	e00d      	b.n	80042e0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80042c4:	230f      	movs	r3, #15
 80042c6:	18fb      	adds	r3, r7, r3
 80042c8:	2201      	movs	r2, #1
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e008      	b.n	80042e0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80042ce:	230f      	movs	r3, #15
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	2201      	movs	r2, #1
 80042d4:	701a      	strb	r2, [r3, #0]
 80042d6:	e003      	b.n	80042e0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80042d8:	230f      	movs	r3, #15
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	2201      	movs	r2, #1
 80042de:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80042e0:	230f      	movs	r3, #15
 80042e2:	18fb      	adds	r3, r7, r3
 80042e4:	781b      	ldrb	r3, [r3, #0]
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b005      	add	sp, #20
 80042ec:	bd90      	pop	{r4, r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	20000008 	.word	0x20000008
 80042f4:	20000000 	.word	0x20000000
 80042f8:	20000004 	.word	0x20000004

080042fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004300:	4b05      	ldr	r3, [pc, #20]	; (8004318 <HAL_IncTick+0x1c>)
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	001a      	movs	r2, r3
 8004306:	4b05      	ldr	r3, [pc, #20]	; (800431c <HAL_IncTick+0x20>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	18d2      	adds	r2, r2, r3
 800430c:	4b03      	ldr	r3, [pc, #12]	; (800431c <HAL_IncTick+0x20>)
 800430e:	601a      	str	r2, [r3, #0]
}
 8004310:	46c0      	nop			; (mov r8, r8)
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	46c0      	nop			; (mov r8, r8)
 8004318:	20000008 	.word	0x20000008
 800431c:	200004d4 	.word	0x200004d4

08004320 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  return uwTick;
 8004324:	4b02      	ldr	r3, [pc, #8]	; (8004330 <HAL_GetTick+0x10>)
 8004326:	681b      	ldr	r3, [r3, #0]
}
 8004328:	0018      	movs	r0, r3
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	46c0      	nop			; (mov r8, r8)
 8004330:	200004d4 	.word	0x200004d4

08004334 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a05      	ldr	r2, [pc, #20]	; (8004358 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004344:	401a      	ands	r2, r3
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	431a      	orrs	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	601a      	str	r2, [r3, #0]
}
 800434e:	46c0      	nop			; (mov r8, r8)
 8004350:	46bd      	mov	sp, r7
 8004352:	b002      	add	sp, #8
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			; (mov r8, r8)
 8004358:	fe3fffff 	.word	0xfe3fffff

0800435c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	23e0      	movs	r3, #224	; 0xe0
 800436a:	045b      	lsls	r3, r3, #17
 800436c:	4013      	ands	r3, r2
}
 800436e:	0018      	movs	r0, r3
 8004370:	46bd      	mov	sp, r7
 8004372:	b002      	add	sp, #8
 8004374:	bd80      	pop	{r7, pc}

08004376 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b084      	sub	sp, #16
 800437a:	af00      	add	r7, sp, #0
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	2104      	movs	r1, #4
 800438a:	400a      	ands	r2, r1
 800438c:	2107      	movs	r1, #7
 800438e:	4091      	lsls	r1, r2
 8004390:	000a      	movs	r2, r1
 8004392:	43d2      	mvns	r2, r2
 8004394:	401a      	ands	r2, r3
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2104      	movs	r1, #4
 800439a:	400b      	ands	r3, r1
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4099      	lsls	r1, r3
 80043a0:	000b      	movs	r3, r1
 80043a2:	431a      	orrs	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b004      	add	sp, #16
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	2104      	movs	r1, #4
 80043c2:	400a      	ands	r2, r1
 80043c4:	2107      	movs	r1, #7
 80043c6:	4091      	lsls	r1, r2
 80043c8:	000a      	movs	r2, r1
 80043ca:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	2104      	movs	r1, #4
 80043d0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80043d2:	40da      	lsrs	r2, r3
 80043d4:	0013      	movs	r3, r2
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b002      	add	sp, #8
 80043dc:	bd80      	pop	{r7, pc}

080043de <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b084      	sub	sp, #16
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	60f8      	str	r0, [r7, #12]
 80043e6:	60b9      	str	r1, [r7, #8]
 80043e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	211f      	movs	r1, #31
 80043f2:	400a      	ands	r2, r1
 80043f4:	210f      	movs	r1, #15
 80043f6:	4091      	lsls	r1, r2
 80043f8:	000a      	movs	r2, r1
 80043fa:	43d2      	mvns	r2, r2
 80043fc:	401a      	ands	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0e9b      	lsrs	r3, r3, #26
 8004402:	210f      	movs	r1, #15
 8004404:	4019      	ands	r1, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	201f      	movs	r0, #31
 800440a:	4003      	ands	r3, r0
 800440c:	4099      	lsls	r1, r3
 800440e:	000b      	movs	r3, r1
 8004410:	431a      	orrs	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004416:	46c0      	nop			; (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b004      	add	sp, #16
 800441c:	bd80      	pop	{r7, pc}

0800441e <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b082      	sub	sp, #8
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
 8004426:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	035b      	lsls	r3, r3, #13
 8004430:	0b5b      	lsrs	r3, r3, #13
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004438:	46c0      	nop			; (mov r8, r8)
 800443a:	46bd      	mov	sp, r7
 800443c:	b002      	add	sp, #8
 800443e:	bd80      	pop	{r7, pc}

08004440 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	0352      	lsls	r2, r2, #13
 8004452:	0b52      	lsrs	r2, r2, #13
 8004454:	43d2      	mvns	r2, r2
 8004456:	401a      	ands	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800445c:	46c0      	nop			; (mov r8, r8)
 800445e:	46bd      	mov	sp, r7
 8004460:	b002      	add	sp, #8
 8004462:	bd80      	pop	{r7, pc}

08004464 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	0212      	lsls	r2, r2, #8
 8004478:	43d2      	mvns	r2, r2
 800447a:	401a      	ands	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	021b      	lsls	r3, r3, #8
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	400b      	ands	r3, r1
 8004484:	4904      	ldr	r1, [pc, #16]	; (8004498 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004486:	400b      	ands	r3, r1
 8004488:	431a      	orrs	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800448e:	46c0      	nop			; (mov r8, r8)
 8004490:	46bd      	mov	sp, r7
 8004492:	b004      	add	sp, #16
 8004494:	bd80      	pop	{r7, pc}
 8004496:	46c0      	nop			; (mov r8, r8)
 8004498:	07ffff00 	.word	0x07ffff00

0800449c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	4a05      	ldr	r2, [pc, #20]	; (80044c0 <LL_ADC_EnableInternalRegulator+0x24>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	2280      	movs	r2, #128	; 0x80
 80044ae:	0552      	lsls	r2, r2, #21
 80044b0:	431a      	orrs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	46bd      	mov	sp, r7
 80044ba:	b002      	add	sp, #8
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	6fffffe8 	.word	0x6fffffe8

080044c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	2380      	movs	r3, #128	; 0x80
 80044d2:	055b      	lsls	r3, r3, #21
 80044d4:	401a      	ands	r2, r3
 80044d6:	2380      	movs	r3, #128	; 0x80
 80044d8:	055b      	lsls	r3, r3, #21
 80044da:	429a      	cmp	r2, r3
 80044dc:	d101      	bne.n	80044e2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80044de:	2301      	movs	r3, #1
 80044e0:	e000      	b.n	80044e4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	0018      	movs	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	b002      	add	sp, #8
 80044ea:	bd80      	pop	{r7, pc}

080044ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	2201      	movs	r2, #1
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <LL_ADC_IsEnabled+0x18>
 8004500:	2301      	movs	r3, #1
 8004502:	e000      	b.n	8004506 <LL_ADC_IsEnabled+0x1a>
 8004504:	2300      	movs	r3, #0
}
 8004506:	0018      	movs	r0, r3
 8004508:	46bd      	mov	sp, r7
 800450a:	b002      	add	sp, #8
 800450c:	bd80      	pop	{r7, pc}

0800450e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b082      	sub	sp, #8
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	2204      	movs	r2, #4
 800451c:	4013      	ands	r3, r2
 800451e:	2b04      	cmp	r3, #4
 8004520:	d101      	bne.n	8004526 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004522:	2301      	movs	r3, #1
 8004524:	e000      	b.n	8004528 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004526:	2300      	movs	r3, #0
}
 8004528:	0018      	movs	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	b002      	add	sp, #8
 800452e:	bd80      	pop	{r7, pc}

08004530 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b088      	sub	sp, #32
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004538:	231f      	movs	r3, #31
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	2200      	movs	r2, #0
 800453e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8004540:	2300      	movs	r3, #0
 8004542:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8004544:	2300      	movs	r3, #0
 8004546:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004548:	2300      	movs	r3, #0
 800454a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e17f      	b.n	8004856 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455a:	2b00      	cmp	r3, #0
 800455c:	d10a      	bne.n	8004574 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	0018      	movs	r0, r3
 8004562:	f7ff fb3f 	bl	8003be4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2254      	movs	r2, #84	; 0x54
 8004570:	2100      	movs	r1, #0
 8004572:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	0018      	movs	r0, r3
 800457a:	f7ff ffa3 	bl	80044c4 <LL_ADC_IsInternalRegulatorEnabled>
 800457e:	1e03      	subs	r3, r0, #0
 8004580:	d115      	bne.n	80045ae <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	0018      	movs	r0, r3
 8004588:	f7ff ff88 	bl	800449c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800458c:	4bb4      	ldr	r3, [pc, #720]	; (8004860 <HAL_ADC_Init+0x330>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	49b4      	ldr	r1, [pc, #720]	; (8004864 <HAL_ADC_Init+0x334>)
 8004592:	0018      	movs	r0, r3
 8004594:	f7fb fdd2 	bl	800013c <__udivsi3>
 8004598:	0003      	movs	r3, r0
 800459a:	3301      	adds	r3, #1
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045a0:	e002      	b.n	80045a8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	3b01      	subs	r3, #1
 80045a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f9      	bne.n	80045a2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	0018      	movs	r0, r3
 80045b4:	f7ff ff86 	bl	80044c4 <LL_ADC_IsInternalRegulatorEnabled>
 80045b8:	1e03      	subs	r3, r0, #0
 80045ba:	d10f      	bne.n	80045dc <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c0:	2210      	movs	r2, #16
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045cc:	2201      	movs	r2, #1
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80045d4:	231f      	movs	r3, #31
 80045d6:	18fb      	adds	r3, r7, r3
 80045d8:	2201      	movs	r2, #1
 80045da:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	0018      	movs	r0, r3
 80045e2:	f7ff ff94 	bl	800450e <LL_ADC_REG_IsConversionOngoing>
 80045e6:	0003      	movs	r3, r0
 80045e8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ee:	2210      	movs	r2, #16
 80045f0:	4013      	ands	r3, r2
 80045f2:	d000      	beq.n	80045f6 <HAL_ADC_Init+0xc6>
 80045f4:	e122      	b.n	800483c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d000      	beq.n	80045fe <HAL_ADC_Init+0xce>
 80045fc:	e11e      	b.n	800483c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004602:	4a99      	ldr	r2, [pc, #612]	; (8004868 <HAL_ADC_Init+0x338>)
 8004604:	4013      	ands	r3, r2
 8004606:	2202      	movs	r2, #2
 8004608:	431a      	orrs	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	0018      	movs	r0, r3
 8004614:	f7ff ff6a 	bl	80044ec <LL_ADC_IsEnabled>
 8004618:	1e03      	subs	r3, r0, #0
 800461a:	d000      	beq.n	800461e <HAL_ADC_Init+0xee>
 800461c:	e0ad      	b.n	800477a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	7e1b      	ldrb	r3, [r3, #24]
 8004626:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004628:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	7e5b      	ldrb	r3, [r3, #25]
 800462e:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004630:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	7e9b      	ldrb	r3, [r3, #26]
 8004636:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004638:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <HAL_ADC_Init+0x118>
 8004642:	2380      	movs	r3, #128	; 0x80
 8004644:	015b      	lsls	r3, r3, #5
 8004646:	e000      	b.n	800464a <HAL_ADC_Init+0x11a>
 8004648:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800464a:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004650:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	2b00      	cmp	r3, #0
 8004658:	da04      	bge.n	8004664 <HAL_ADC_Init+0x134>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	085b      	lsrs	r3, r3, #1
 8004662:	e001      	b.n	8004668 <HAL_ADC_Init+0x138>
 8004664:	2380      	movs	r3, #128	; 0x80
 8004666:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8004668:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	212c      	movs	r1, #44	; 0x2c
 800466e:	5c5b      	ldrb	r3, [r3, r1]
 8004670:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004672:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4313      	orrs	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2220      	movs	r2, #32
 800467e:	5c9b      	ldrb	r3, [r3, r2]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d115      	bne.n	80046b0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	7e9b      	ldrb	r3, [r3, #26]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d105      	bne.n	8004698 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	2280      	movs	r2, #128	; 0x80
 8004690:	0252      	lsls	r2, r2, #9
 8004692:	4313      	orrs	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
 8004696:	e00b      	b.n	80046b0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469c:	2220      	movs	r2, #32
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a8:	2201      	movs	r2, #1
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00a      	beq.n	80046ce <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046bc:	23e0      	movs	r3, #224	; 0xe0
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80046c6:	4313      	orrs	r3, r2
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4a65      	ldr	r2, [pc, #404]	; (800486c <HAL_ADC_Init+0x33c>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	0019      	movs	r1, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	0f9b      	lsrs	r3, r3, #30
 80046ea:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80046f0:	4313      	orrs	r3, r2
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	223c      	movs	r2, #60	; 0x3c
 80046fc:	5c9b      	ldrb	r3, [r3, r2]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d111      	bne.n	8004726 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	0f9b      	lsrs	r3, r3, #30
 8004708:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800470e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004714:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800471a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	4313      	orrs	r3, r2
 8004720:	2201      	movs	r2, #1
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	4a50      	ldr	r2, [pc, #320]	; (8004870 <HAL_ADC_Init+0x340>)
 800472e:	4013      	ands	r3, r2
 8004730:	0019      	movs	r1, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	430a      	orrs	r2, r1
 800473a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	23c0      	movs	r3, #192	; 0xc0
 8004742:	061b      	lsls	r3, r3, #24
 8004744:	429a      	cmp	r2, r3
 8004746:	d018      	beq.n	800477a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	05db      	lsls	r3, r3, #23
 8004750:	429a      	cmp	r2, r3
 8004752:	d012      	beq.n	800477a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004758:	2380      	movs	r3, #128	; 0x80
 800475a:	061b      	lsls	r3, r3, #24
 800475c:	429a      	cmp	r2, r3
 800475e:	d00c      	beq.n	800477a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004760:	4b44      	ldr	r3, [pc, #272]	; (8004874 <HAL_ADC_Init+0x344>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a44      	ldr	r2, [pc, #272]	; (8004878 <HAL_ADC_Init+0x348>)
 8004766:	4013      	ands	r3, r2
 8004768:	0019      	movs	r1, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	23f0      	movs	r3, #240	; 0xf0
 8004770:	039b      	lsls	r3, r3, #14
 8004772:	401a      	ands	r2, r3
 8004774:	4b3f      	ldr	r3, [pc, #252]	; (8004874 <HAL_ADC_Init+0x344>)
 8004776:	430a      	orrs	r2, r1
 8004778:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004782:	001a      	movs	r2, r3
 8004784:	2100      	movs	r1, #0
 8004786:	f7ff fdf6 	bl	8004376 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6818      	ldr	r0, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004792:	493a      	ldr	r1, [pc, #232]	; (800487c <HAL_ADC_Init+0x34c>)
 8004794:	001a      	movs	r2, r3
 8004796:	f7ff fdee 	bl	8004376 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d109      	bne.n	80047b6 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2110      	movs	r1, #16
 80047ae:	4249      	negs	r1, r1
 80047b0:	430a      	orrs	r2, r1
 80047b2:	629a      	str	r2, [r3, #40]	; 0x28
 80047b4:	e018      	b.n	80047e8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691a      	ldr	r2, [r3, #16]
 80047ba:	2380      	movs	r3, #128	; 0x80
 80047bc:	039b      	lsls	r3, r3, #14
 80047be:	429a      	cmp	r2, r3
 80047c0:	d112      	bne.n	80047e8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	3b01      	subs	r3, #1
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	221c      	movs	r2, #28
 80047d2:	4013      	ands	r3, r2
 80047d4:	2210      	movs	r2, #16
 80047d6:	4252      	negs	r2, r2
 80047d8:	409a      	lsls	r2, r3
 80047da:	0011      	movs	r1, r2
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2100      	movs	r1, #0
 80047ee:	0018      	movs	r0, r3
 80047f0:	f7ff fdde 	bl	80043b0 <LL_ADC_GetSamplingTimeCommonChannels>
 80047f4:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d10b      	bne.n	8004816 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004808:	2203      	movs	r2, #3
 800480a:	4393      	bics	r3, r2
 800480c:	2201      	movs	r2, #1
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004814:	e01c      	b.n	8004850 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481a:	2212      	movs	r2, #18
 800481c:	4393      	bics	r3, r2
 800481e:	2210      	movs	r2, #16
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800482a:	2201      	movs	r2, #1
 800482c:	431a      	orrs	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8004832:	231f      	movs	r3, #31
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	2201      	movs	r2, #1
 8004838:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800483a:	e009      	b.n	8004850 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004840:	2210      	movs	r2, #16
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004848:	231f      	movs	r3, #31
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	2201      	movs	r2, #1
 800484e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004850:	231f      	movs	r3, #31
 8004852:	18fb      	adds	r3, r7, r3
 8004854:	781b      	ldrb	r3, [r3, #0]
}
 8004856:	0018      	movs	r0, r3
 8004858:	46bd      	mov	sp, r7
 800485a:	b008      	add	sp, #32
 800485c:	bd80      	pop	{r7, pc}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	20000000 	.word	0x20000000
 8004864:	00030d40 	.word	0x00030d40
 8004868:	fffffefd 	.word	0xfffffefd
 800486c:	fffe0201 	.word	0xfffe0201
 8004870:	1ffffc02 	.word	0x1ffffc02
 8004874:	40012708 	.word	0x40012708
 8004878:	ffc3ffff 	.word	0xffc3ffff
 800487c:	07ffff04 	.word	0x07ffff04

08004880 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800488a:	2317      	movs	r3, #23
 800488c:	18fb      	adds	r3, r7, r3
 800488e:	2200      	movs	r2, #0
 8004890:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004892:	2300      	movs	r3, #0
 8004894:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2254      	movs	r2, #84	; 0x54
 800489a:	5c9b      	ldrb	r3, [r3, r2]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d101      	bne.n	80048a4 <HAL_ADC_ConfigChannel+0x24>
 80048a0:	2302      	movs	r3, #2
 80048a2:	e1c0      	b.n	8004c26 <HAL_ADC_ConfigChannel+0x3a6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2254      	movs	r2, #84	; 0x54
 80048a8:	2101      	movs	r1, #1
 80048aa:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	0018      	movs	r0, r3
 80048b2:	f7ff fe2c 	bl	800450e <LL_ADC_REG_IsConversionOngoing>
 80048b6:	1e03      	subs	r3, r0, #0
 80048b8:	d000      	beq.n	80048bc <HAL_ADC_ConfigChannel+0x3c>
 80048ba:	e1a3      	b.n	8004c04 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d100      	bne.n	80048c6 <HAL_ADC_ConfigChannel+0x46>
 80048c4:	e143      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691a      	ldr	r2, [r3, #16]
 80048ca:	2380      	movs	r3, #128	; 0x80
 80048cc:	061b      	lsls	r3, r3, #24
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d004      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048d6:	4ac1      	ldr	r2, [pc, #772]	; (8004bdc <HAL_ADC_ConfigChannel+0x35c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d108      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	0019      	movs	r1, r3
 80048e6:	0010      	movs	r0, r2
 80048e8:	f7ff fd99 	bl	800441e <LL_ADC_REG_SetSequencerChAdd>
 80048ec:	e0c9      	b.n	8004a82 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	211f      	movs	r1, #31
 80048f8:	400b      	ands	r3, r1
 80048fa:	210f      	movs	r1, #15
 80048fc:	4099      	lsls	r1, r3
 80048fe:	000b      	movs	r3, r1
 8004900:	43db      	mvns	r3, r3
 8004902:	4013      	ands	r3, r2
 8004904:	0019      	movs	r1, r3
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	035b      	lsls	r3, r3, #13
 800490c:	0b5b      	lsrs	r3, r3, #13
 800490e:	d105      	bne.n	800491c <HAL_ADC_ConfigChannel+0x9c>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	0e9b      	lsrs	r3, r3, #26
 8004916:	221f      	movs	r2, #31
 8004918:	4013      	ands	r3, r2
 800491a:	e098      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2201      	movs	r2, #1
 8004922:	4013      	ands	r3, r2
 8004924:	d000      	beq.n	8004928 <HAL_ADC_ConfigChannel+0xa8>
 8004926:	e091      	b.n	8004a4c <HAL_ADC_ConfigChannel+0x1cc>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2202      	movs	r2, #2
 800492e:	4013      	ands	r3, r2
 8004930:	d000      	beq.n	8004934 <HAL_ADC_ConfigChannel+0xb4>
 8004932:	e089      	b.n	8004a48 <HAL_ADC_ConfigChannel+0x1c8>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2204      	movs	r2, #4
 800493a:	4013      	ands	r3, r2
 800493c:	d000      	beq.n	8004940 <HAL_ADC_ConfigChannel+0xc0>
 800493e:	e081      	b.n	8004a44 <HAL_ADC_ConfigChannel+0x1c4>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2208      	movs	r2, #8
 8004946:	4013      	ands	r3, r2
 8004948:	d000      	beq.n	800494c <HAL_ADC_ConfigChannel+0xcc>
 800494a:	e079      	b.n	8004a40 <HAL_ADC_ConfigChannel+0x1c0>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2210      	movs	r2, #16
 8004952:	4013      	ands	r3, r2
 8004954:	d000      	beq.n	8004958 <HAL_ADC_ConfigChannel+0xd8>
 8004956:	e071      	b.n	8004a3c <HAL_ADC_ConfigChannel+0x1bc>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2220      	movs	r2, #32
 800495e:	4013      	ands	r3, r2
 8004960:	d000      	beq.n	8004964 <HAL_ADC_ConfigChannel+0xe4>
 8004962:	e069      	b.n	8004a38 <HAL_ADC_ConfigChannel+0x1b8>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2240      	movs	r2, #64	; 0x40
 800496a:	4013      	ands	r3, r2
 800496c:	d000      	beq.n	8004970 <HAL_ADC_ConfigChannel+0xf0>
 800496e:	e061      	b.n	8004a34 <HAL_ADC_ConfigChannel+0x1b4>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2280      	movs	r2, #128	; 0x80
 8004976:	4013      	ands	r3, r2
 8004978:	d000      	beq.n	800497c <HAL_ADC_ConfigChannel+0xfc>
 800497a:	e059      	b.n	8004a30 <HAL_ADC_ConfigChannel+0x1b0>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	2380      	movs	r3, #128	; 0x80
 8004982:	005b      	lsls	r3, r3, #1
 8004984:	4013      	ands	r3, r2
 8004986:	d151      	bne.n	8004a2c <HAL_ADC_ConfigChannel+0x1ac>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	2380      	movs	r3, #128	; 0x80
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4013      	ands	r3, r2
 8004992:	d149      	bne.n	8004a28 <HAL_ADC_ConfigChannel+0x1a8>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	2380      	movs	r3, #128	; 0x80
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	4013      	ands	r3, r2
 800499e:	d141      	bne.n	8004a24 <HAL_ADC_ConfigChannel+0x1a4>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	2380      	movs	r3, #128	; 0x80
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	4013      	ands	r3, r2
 80049aa:	d139      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x1a0>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	2380      	movs	r3, #128	; 0x80
 80049b2:	015b      	lsls	r3, r3, #5
 80049b4:	4013      	ands	r3, r2
 80049b6:	d131      	bne.n	8004a1c <HAL_ADC_ConfigChannel+0x19c>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	2380      	movs	r3, #128	; 0x80
 80049be:	019b      	lsls	r3, r3, #6
 80049c0:	4013      	ands	r3, r2
 80049c2:	d129      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x198>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	2380      	movs	r3, #128	; 0x80
 80049ca:	01db      	lsls	r3, r3, #7
 80049cc:	4013      	ands	r3, r2
 80049ce:	d121      	bne.n	8004a14 <HAL_ADC_ConfigChannel+0x194>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	; 0x80
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	4013      	ands	r3, r2
 80049da:	d119      	bne.n	8004a10 <HAL_ADC_ConfigChannel+0x190>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	2380      	movs	r3, #128	; 0x80
 80049e2:	025b      	lsls	r3, r3, #9
 80049e4:	4013      	ands	r3, r2
 80049e6:	d111      	bne.n	8004a0c <HAL_ADC_ConfigChannel+0x18c>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	2380      	movs	r3, #128	; 0x80
 80049ee:	029b      	lsls	r3, r3, #10
 80049f0:	4013      	ands	r3, r2
 80049f2:	d109      	bne.n	8004a08 <HAL_ADC_ConfigChannel+0x188>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	2380      	movs	r3, #128	; 0x80
 80049fa:	02db      	lsls	r3, r3, #11
 80049fc:	4013      	ands	r3, r2
 80049fe:	d001      	beq.n	8004a04 <HAL_ADC_ConfigChannel+0x184>
 8004a00:	2312      	movs	r3, #18
 8004a02:	e024      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a04:	2300      	movs	r3, #0
 8004a06:	e022      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a08:	2311      	movs	r3, #17
 8004a0a:	e020      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a0c:	2310      	movs	r3, #16
 8004a0e:	e01e      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a10:	230f      	movs	r3, #15
 8004a12:	e01c      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a14:	230e      	movs	r3, #14
 8004a16:	e01a      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a18:	230d      	movs	r3, #13
 8004a1a:	e018      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a1c:	230c      	movs	r3, #12
 8004a1e:	e016      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a20:	230b      	movs	r3, #11
 8004a22:	e014      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a24:	230a      	movs	r3, #10
 8004a26:	e012      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a28:	2309      	movs	r3, #9
 8004a2a:	e010      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a2c:	2308      	movs	r3, #8
 8004a2e:	e00e      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a30:	2307      	movs	r3, #7
 8004a32:	e00c      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a34:	2306      	movs	r3, #6
 8004a36:	e00a      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a38:	2305      	movs	r3, #5
 8004a3a:	e008      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	e006      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a40:	2303      	movs	r3, #3
 8004a42:	e004      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e002      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <HAL_ADC_ConfigChannel+0x1ce>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	6852      	ldr	r2, [r2, #4]
 8004a52:	201f      	movs	r0, #31
 8004a54:	4002      	ands	r2, r0
 8004a56:	4093      	lsls	r3, r2
 8004a58:	000a      	movs	r2, r1
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	089b      	lsrs	r3, r3, #2
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d808      	bhi.n	8004a82 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6818      	ldr	r0, [r3, #0]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	6859      	ldr	r1, [r3, #4]
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	001a      	movs	r2, r3
 8004a7e:	f7ff fcae 	bl	80043de <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6818      	ldr	r0, [r3, #0]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	6819      	ldr	r1, [r3, #0]
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	001a      	movs	r2, r3
 8004a90:	f7ff fce8 	bl	8004464 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	db00      	blt.n	8004a9e <HAL_ADC_ConfigChannel+0x21e>
 8004a9c:	e0bc      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a9e:	4b50      	ldr	r3, [pc, #320]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	f7ff fc5b 	bl	800435c <LL_ADC_GetCommonPathInternalCh>
 8004aa6:	0003      	movs	r3, r0
 8004aa8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a4d      	ldr	r2, [pc, #308]	; (8004be4 <HAL_ADC_ConfigChannel+0x364>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d122      	bne.n	8004afa <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	2380      	movs	r3, #128	; 0x80
 8004ab8:	041b      	lsls	r3, r3, #16
 8004aba:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004abc:	d11d      	bne.n	8004afa <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	2280      	movs	r2, #128	; 0x80
 8004ac2:	0412      	lsls	r2, r2, #16
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	4a46      	ldr	r2, [pc, #280]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004ac8:	0019      	movs	r1, r3
 8004aca:	0010      	movs	r0, r2
 8004acc:	f7ff fc32 	bl	8004334 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ad0:	4b45      	ldr	r3, [pc, #276]	; (8004be8 <HAL_ADC_ConfigChannel+0x368>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4945      	ldr	r1, [pc, #276]	; (8004bec <HAL_ADC_ConfigChannel+0x36c>)
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f7fb fb30 	bl	800013c <__udivsi3>
 8004adc:	0003      	movs	r3, r0
 8004ade:	1c5a      	adds	r2, r3, #1
 8004ae0:	0013      	movs	r3, r2
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	189b      	adds	r3, r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004aea:	e002      	b.n	8004af2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1f9      	bne.n	8004aec <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004af8:	e08e      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a3c      	ldr	r2, [pc, #240]	; (8004bf0 <HAL_ADC_ConfigChannel+0x370>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d10e      	bne.n	8004b22 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	2380      	movs	r3, #128	; 0x80
 8004b08:	045b      	lsls	r3, r3, #17
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d109      	bne.n	8004b22 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	2280      	movs	r2, #128	; 0x80
 8004b12:	0452      	lsls	r2, r2, #17
 8004b14:	4313      	orrs	r3, r2
 8004b16:	4a32      	ldr	r2, [pc, #200]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004b18:	0019      	movs	r1, r3
 8004b1a:	0010      	movs	r0, r2
 8004b1c:	f7ff fc0a 	bl	8004334 <LL_ADC_SetCommonPathInternalCh>
 8004b20:	e07a      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a33      	ldr	r2, [pc, #204]	; (8004bf4 <HAL_ADC_ConfigChannel+0x374>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d000      	beq.n	8004b2e <HAL_ADC_ConfigChannel+0x2ae>
 8004b2c:	e074      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	2380      	movs	r3, #128	; 0x80
 8004b32:	03db      	lsls	r3, r3, #15
 8004b34:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004b36:	d000      	beq.n	8004b3a <HAL_ADC_ConfigChannel+0x2ba>
 8004b38:	e06e      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	2280      	movs	r2, #128	; 0x80
 8004b3e:	03d2      	lsls	r2, r2, #15
 8004b40:	4313      	orrs	r3, r2
 8004b42:	4a27      	ldr	r2, [pc, #156]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004b44:	0019      	movs	r1, r3
 8004b46:	0010      	movs	r0, r2
 8004b48:	f7ff fbf4 	bl	8004334 <LL_ADC_SetCommonPathInternalCh>
 8004b4c:	e064      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691a      	ldr	r2, [r3, #16]
 8004b52:	2380      	movs	r3, #128	; 0x80
 8004b54:	061b      	lsls	r3, r3, #24
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d004      	beq.n	8004b64 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b5e:	4a1f      	ldr	r2, [pc, #124]	; (8004bdc <HAL_ADC_ConfigChannel+0x35c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d107      	bne.n	8004b74 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	0019      	movs	r1, r3
 8004b6e:	0010      	movs	r0, r2
 8004b70:	f7ff fc66 	bl	8004440 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	da4d      	bge.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b7c:	4b18      	ldr	r3, [pc, #96]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f7ff fbec 	bl	800435c <LL_ADC_GetCommonPathInternalCh>
 8004b84:	0003      	movs	r3, r0
 8004b86:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a15      	ldr	r2, [pc, #84]	; (8004be4 <HAL_ADC_ConfigChannel+0x364>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d108      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4a18      	ldr	r2, [pc, #96]	; (8004bf8 <HAL_ADC_ConfigChannel+0x378>)
 8004b96:	4013      	ands	r3, r2
 8004b98:	4a11      	ldr	r2, [pc, #68]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	0010      	movs	r0, r2
 8004b9e:	f7ff fbc9 	bl	8004334 <LL_ADC_SetCommonPathInternalCh>
 8004ba2:	e039      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a11      	ldr	r2, [pc, #68]	; (8004bf0 <HAL_ADC_ConfigChannel+0x370>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d108      	bne.n	8004bc0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	4a12      	ldr	r2, [pc, #72]	; (8004bfc <HAL_ADC_ConfigChannel+0x37c>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	4a0a      	ldr	r2, [pc, #40]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004bb6:	0019      	movs	r1, r3
 8004bb8:	0010      	movs	r0, r2
 8004bba:	f7ff fbbb 	bl	8004334 <LL_ADC_SetCommonPathInternalCh>
 8004bbe:	e02b      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a0b      	ldr	r2, [pc, #44]	; (8004bf4 <HAL_ADC_ConfigChannel+0x374>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d126      	bne.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4a0c      	ldr	r2, [pc, #48]	; (8004c00 <HAL_ADC_ConfigChannel+0x380>)
 8004bce:	4013      	ands	r3, r2
 8004bd0:	4a03      	ldr	r2, [pc, #12]	; (8004be0 <HAL_ADC_ConfigChannel+0x360>)
 8004bd2:	0019      	movs	r1, r3
 8004bd4:	0010      	movs	r0, r2
 8004bd6:	f7ff fbad 	bl	8004334 <LL_ADC_SetCommonPathInternalCh>
 8004bda:	e01d      	b.n	8004c18 <HAL_ADC_ConfigChannel+0x398>
 8004bdc:	80000004 	.word	0x80000004
 8004be0:	40012708 	.word	0x40012708
 8004be4:	b0001000 	.word	0xb0001000
 8004be8:	20000000 	.word	0x20000000
 8004bec:	00030d40 	.word	0x00030d40
 8004bf0:	b8004000 	.word	0xb8004000
 8004bf4:	b4002000 	.word	0xb4002000
 8004bf8:	ff7fffff 	.word	0xff7fffff
 8004bfc:	feffffff 	.word	0xfeffffff
 8004c00:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c08:	2220      	movs	r2, #32
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004c10:	2317      	movs	r3, #23
 8004c12:	18fb      	adds	r3, r7, r3
 8004c14:	2201      	movs	r2, #1
 8004c16:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2254      	movs	r2, #84	; 0x54
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004c20:	2317      	movs	r3, #23
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	781b      	ldrb	r3, [r3, #0]
}
 8004c26:	0018      	movs	r0, r3
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	b006      	add	sp, #24
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	46c0      	nop			; (mov r8, r8)

08004c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	0002      	movs	r2, r0
 8004c38:	1dfb      	adds	r3, r7, #7
 8004c3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c3c:	1dfb      	adds	r3, r7, #7
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	2b7f      	cmp	r3, #127	; 0x7f
 8004c42:	d809      	bhi.n	8004c58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c44:	1dfb      	adds	r3, r7, #7
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	001a      	movs	r2, r3
 8004c4a:	231f      	movs	r3, #31
 8004c4c:	401a      	ands	r2, r3
 8004c4e:	4b04      	ldr	r3, [pc, #16]	; (8004c60 <__NVIC_EnableIRQ+0x30>)
 8004c50:	2101      	movs	r1, #1
 8004c52:	4091      	lsls	r1, r2
 8004c54:	000a      	movs	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	b002      	add	sp, #8
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	e000e100 	.word	0xe000e100

08004c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c64:	b590      	push	{r4, r7, lr}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	0002      	movs	r2, r0
 8004c6c:	6039      	str	r1, [r7, #0]
 8004c6e:	1dfb      	adds	r3, r7, #7
 8004c70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c72:	1dfb      	adds	r3, r7, #7
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b7f      	cmp	r3, #127	; 0x7f
 8004c78:	d828      	bhi.n	8004ccc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c7a:	4a2f      	ldr	r2, [pc, #188]	; (8004d38 <__NVIC_SetPriority+0xd4>)
 8004c7c:	1dfb      	adds	r3, r7, #7
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	b25b      	sxtb	r3, r3
 8004c82:	089b      	lsrs	r3, r3, #2
 8004c84:	33c0      	adds	r3, #192	; 0xc0
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	589b      	ldr	r3, [r3, r2]
 8004c8a:	1dfa      	adds	r2, r7, #7
 8004c8c:	7812      	ldrb	r2, [r2, #0]
 8004c8e:	0011      	movs	r1, r2
 8004c90:	2203      	movs	r2, #3
 8004c92:	400a      	ands	r2, r1
 8004c94:	00d2      	lsls	r2, r2, #3
 8004c96:	21ff      	movs	r1, #255	; 0xff
 8004c98:	4091      	lsls	r1, r2
 8004c9a:	000a      	movs	r2, r1
 8004c9c:	43d2      	mvns	r2, r2
 8004c9e:	401a      	ands	r2, r3
 8004ca0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	019b      	lsls	r3, r3, #6
 8004ca6:	22ff      	movs	r2, #255	; 0xff
 8004ca8:	401a      	ands	r2, r3
 8004caa:	1dfb      	adds	r3, r7, #7
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	0018      	movs	r0, r3
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	4003      	ands	r3, r0
 8004cb4:	00db      	lsls	r3, r3, #3
 8004cb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cb8:	481f      	ldr	r0, [pc, #124]	; (8004d38 <__NVIC_SetPriority+0xd4>)
 8004cba:	1dfb      	adds	r3, r7, #7
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	b25b      	sxtb	r3, r3
 8004cc0:	089b      	lsrs	r3, r3, #2
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	33c0      	adds	r3, #192	; 0xc0
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004cca:	e031      	b.n	8004d30 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ccc:	4a1b      	ldr	r2, [pc, #108]	; (8004d3c <__NVIC_SetPriority+0xd8>)
 8004cce:	1dfb      	adds	r3, r7, #7
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	0019      	movs	r1, r3
 8004cd4:	230f      	movs	r3, #15
 8004cd6:	400b      	ands	r3, r1
 8004cd8:	3b08      	subs	r3, #8
 8004cda:	089b      	lsrs	r3, r3, #2
 8004cdc:	3306      	adds	r3, #6
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	18d3      	adds	r3, r2, r3
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	1dfa      	adds	r2, r7, #7
 8004ce8:	7812      	ldrb	r2, [r2, #0]
 8004cea:	0011      	movs	r1, r2
 8004cec:	2203      	movs	r2, #3
 8004cee:	400a      	ands	r2, r1
 8004cf0:	00d2      	lsls	r2, r2, #3
 8004cf2:	21ff      	movs	r1, #255	; 0xff
 8004cf4:	4091      	lsls	r1, r2
 8004cf6:	000a      	movs	r2, r1
 8004cf8:	43d2      	mvns	r2, r2
 8004cfa:	401a      	ands	r2, r3
 8004cfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	019b      	lsls	r3, r3, #6
 8004d02:	22ff      	movs	r2, #255	; 0xff
 8004d04:	401a      	ands	r2, r3
 8004d06:	1dfb      	adds	r3, r7, #7
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	4003      	ands	r3, r0
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d14:	4809      	ldr	r0, [pc, #36]	; (8004d3c <__NVIC_SetPriority+0xd8>)
 8004d16:	1dfb      	adds	r3, r7, #7
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	001c      	movs	r4, r3
 8004d1c:	230f      	movs	r3, #15
 8004d1e:	4023      	ands	r3, r4
 8004d20:	3b08      	subs	r3, #8
 8004d22:	089b      	lsrs	r3, r3, #2
 8004d24:	430a      	orrs	r2, r1
 8004d26:	3306      	adds	r3, #6
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	18c3      	adds	r3, r0, r3
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	601a      	str	r2, [r3, #0]
}
 8004d30:	46c0      	nop			; (mov r8, r8)
 8004d32:	46bd      	mov	sp, r7
 8004d34:	b003      	add	sp, #12
 8004d36:	bd90      	pop	{r4, r7, pc}
 8004d38:	e000e100 	.word	0xe000e100
 8004d3c:	e000ed00 	.word	0xe000ed00

08004d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	1e5a      	subs	r2, r3, #1
 8004d4c:	2380      	movs	r3, #128	; 0x80
 8004d4e:	045b      	lsls	r3, r3, #17
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d301      	bcc.n	8004d58 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d54:	2301      	movs	r3, #1
 8004d56:	e010      	b.n	8004d7a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d58:	4b0a      	ldr	r3, [pc, #40]	; (8004d84 <SysTick_Config+0x44>)
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	3a01      	subs	r2, #1
 8004d5e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d60:	2301      	movs	r3, #1
 8004d62:	425b      	negs	r3, r3
 8004d64:	2103      	movs	r1, #3
 8004d66:	0018      	movs	r0, r3
 8004d68:	f7ff ff7c 	bl	8004c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d6c:	4b05      	ldr	r3, [pc, #20]	; (8004d84 <SysTick_Config+0x44>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d72:	4b04      	ldr	r3, [pc, #16]	; (8004d84 <SysTick_Config+0x44>)
 8004d74:	2207      	movs	r2, #7
 8004d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	b002      	add	sp, #8
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	46c0      	nop			; (mov r8, r8)
 8004d84:	e000e010 	.word	0xe000e010

08004d88 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	607a      	str	r2, [r7, #4]
 8004d92:	210f      	movs	r1, #15
 8004d94:	187b      	adds	r3, r7, r1
 8004d96:	1c02      	adds	r2, r0, #0
 8004d98:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	187b      	adds	r3, r7, r1
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	b25b      	sxtb	r3, r3
 8004da2:	0011      	movs	r1, r2
 8004da4:	0018      	movs	r0, r3
 8004da6:	f7ff ff5d 	bl	8004c64 <__NVIC_SetPriority>
}
 8004daa:	46c0      	nop			; (mov r8, r8)
 8004dac:	46bd      	mov	sp, r7
 8004dae:	b004      	add	sp, #16
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b082      	sub	sp, #8
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	0002      	movs	r2, r0
 8004dba:	1dfb      	adds	r3, r7, #7
 8004dbc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dbe:	1dfb      	adds	r3, r7, #7
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	b25b      	sxtb	r3, r3
 8004dc4:	0018      	movs	r0, r3
 8004dc6:	f7ff ff33 	bl	8004c30 <__NVIC_EnableIRQ>
}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b002      	add	sp, #8
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b082      	sub	sp, #8
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	0018      	movs	r0, r3
 8004dde:	f7ff ffaf 	bl	8004d40 <SysTick_Config>
 8004de2:	0003      	movs	r3, r0
}
 8004de4:	0018      	movs	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	b002      	add	sp, #8
 8004dea:	bd80      	pop	{r7, pc}

08004dec <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e077      	b.n	8004eee <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a3d      	ldr	r2, [pc, #244]	; (8004ef8 <HAL_DMA_Init+0x10c>)
 8004e04:	4694      	mov	ip, r2
 8004e06:	4463      	add	r3, ip
 8004e08:	2114      	movs	r1, #20
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f7fb f996 	bl	800013c <__udivsi3>
 8004e10:	0003      	movs	r3, r0
 8004e12:	009a      	lsls	r2, r3, #2
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2225      	movs	r2, #37	; 0x25
 8004e1c:	2102      	movs	r1, #2
 8004e1e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4934      	ldr	r1, [pc, #208]	; (8004efc <HAL_DMA_Init+0x110>)
 8004e2c:	400a      	ands	r2, r1
 8004e2e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6819      	ldr	r1, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f000 f9c7 	bl	80051fc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	2380      	movs	r3, #128	; 0x80
 8004e74:	01db      	lsls	r3, r3, #7
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d102      	bne.n	8004e80 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e88:	213f      	movs	r1, #63	; 0x3f
 8004e8a:	400a      	ands	r2, r1
 8004e8c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004e96:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d011      	beq.n	8004ec4 <HAL_DMA_Init+0xd8>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d80d      	bhi.n	8004ec4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	0018      	movs	r0, r3
 8004eac:	f000 f9d2 	bl	8005254 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	e008      	b.n	8004ed6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2225      	movs	r2, #37	; 0x25
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2224      	movs	r2, #36	; 0x24
 8004ee8:	2100      	movs	r1, #0
 8004eea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	0018      	movs	r0, r3
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	b002      	add	sp, #8
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	bffdfff8 	.word	0xbffdfff8
 8004efc:	ffff800f 	.word	0xffff800f

08004f00 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e050      	b.n	8004fb4 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2225      	movs	r2, #37	; 0x25
 8004f16:	5c9b      	ldrb	r3, [r3, r2]
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d008      	beq.n	8004f30 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2204      	movs	r2, #4
 8004f22:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2224      	movs	r2, #36	; 0x24
 8004f28:	2100      	movs	r1, #0
 8004f2a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e041      	b.n	8004fb4 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	210e      	movs	r1, #14
 8004f3c:	438a      	bics	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f4a:	491c      	ldr	r1, [pc, #112]	; (8004fbc <HAL_DMA_Abort+0xbc>)
 8004f4c:	400a      	ands	r2, r1
 8004f4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	438a      	bics	r2, r1
 8004f5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8004f60:	4b17      	ldr	r3, [pc, #92]	; (8004fc0 <HAL_DMA_Abort+0xc0>)
 8004f62:	6859      	ldr	r1, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f68:	221c      	movs	r2, #28
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	409a      	lsls	r2, r3
 8004f70:	4b13      	ldr	r3, [pc, #76]	; (8004fc0 <HAL_DMA_Abort+0xc0>)
 8004f72:	430a      	orrs	r2, r1
 8004f74:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004f7e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00c      	beq.n	8004fa2 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f92:	490a      	ldr	r1, [pc, #40]	; (8004fbc <HAL_DMA_Abort+0xbc>)
 8004f94:	400a      	ands	r2, r1
 8004f96:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004fa0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2225      	movs	r2, #37	; 0x25
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2224      	movs	r2, #36	; 0x24
 8004fae:	2100      	movs	r1, #0
 8004fb0:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b002      	add	sp, #8
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	fffffeff 	.word	0xfffffeff
 8004fc0:	40020000 	.word	0x40020000

08004fc4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fcc:	210f      	movs	r1, #15
 8004fce:	187b      	adds	r3, r7, r1
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2225      	movs	r2, #37	; 0x25
 8004fd8:	5c9b      	ldrb	r3, [r3, r2]
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d006      	beq.n	8004fee <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2204      	movs	r2, #4
 8004fe4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004fe6:	187b      	adds	r3, r7, r1
 8004fe8:	2201      	movs	r2, #1
 8004fea:	701a      	strb	r2, [r3, #0]
 8004fec:	e049      	b.n	8005082 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	210e      	movs	r1, #14
 8004ffa:	438a      	bics	r2, r1
 8004ffc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2101      	movs	r1, #1
 800500a:	438a      	bics	r2, r1
 800500c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005018:	491d      	ldr	r1, [pc, #116]	; (8005090 <HAL_DMA_Abort_IT+0xcc>)
 800501a:	400a      	ands	r2, r1
 800501c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800501e:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <HAL_DMA_Abort_IT+0xd0>)
 8005020:	6859      	ldr	r1, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	221c      	movs	r2, #28
 8005028:	4013      	ands	r3, r2
 800502a:	2201      	movs	r2, #1
 800502c:	409a      	lsls	r2, r3
 800502e:	4b19      	ldr	r3, [pc, #100]	; (8005094 <HAL_DMA_Abort_IT+0xd0>)
 8005030:	430a      	orrs	r2, r1
 8005032:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800503c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00c      	beq.n	8005060 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005050:	490f      	ldr	r1, [pc, #60]	; (8005090 <HAL_DMA_Abort_IT+0xcc>)
 8005052:	400a      	ands	r2, r1
 8005054:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800505e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2225      	movs	r2, #37	; 0x25
 8005064:	2101      	movs	r1, #1
 8005066:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2224      	movs	r2, #36	; 0x24
 800506c:	2100      	movs	r1, #0
 800506e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005074:	2b00      	cmp	r3, #0
 8005076:	d004      	beq.n	8005082 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	0010      	movs	r0, r2
 8005080:	4798      	blx	r3
    }
  }
  return status;
 8005082:	230f      	movs	r3, #15
 8005084:	18fb      	adds	r3, r7, r3
 8005086:	781b      	ldrb	r3, [r3, #0]
}
 8005088:	0018      	movs	r0, r3
 800508a:	46bd      	mov	sp, r7
 800508c:	b004      	add	sp, #16
 800508e:	bd80      	pop	{r7, pc}
 8005090:	fffffeff 	.word	0xfffffeff
 8005094:	40020000 	.word	0x40020000

08005098 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80050a0:	4b55      	ldr	r3, [pc, #340]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	221c      	movs	r2, #28
 80050b4:	4013      	ands	r3, r2
 80050b6:	2204      	movs	r2, #4
 80050b8:	409a      	lsls	r2, r3
 80050ba:	0013      	movs	r3, r2
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	4013      	ands	r3, r2
 80050c0:	d027      	beq.n	8005112 <HAL_DMA_IRQHandler+0x7a>
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2204      	movs	r2, #4
 80050c6:	4013      	ands	r3, r2
 80050c8:	d023      	beq.n	8005112 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2220      	movs	r2, #32
 80050d2:	4013      	ands	r3, r2
 80050d4:	d107      	bne.n	80050e6 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2104      	movs	r1, #4
 80050e2:	438a      	bics	r2, r1
 80050e4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80050e6:	4b44      	ldr	r3, [pc, #272]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 80050e8:	6859      	ldr	r1, [r3, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	221c      	movs	r2, #28
 80050f0:	4013      	ands	r3, r2
 80050f2:	2204      	movs	r2, #4
 80050f4:	409a      	lsls	r2, r3
 80050f6:	4b40      	ldr	r3, [pc, #256]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 80050f8:	430a      	orrs	r2, r1
 80050fa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005100:	2b00      	cmp	r3, #0
 8005102:	d100      	bne.n	8005106 <HAL_DMA_IRQHandler+0x6e>
 8005104:	e073      	b.n	80051ee <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	0010      	movs	r0, r2
 800510e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005110:	e06d      	b.n	80051ee <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	221c      	movs	r2, #28
 8005118:	4013      	ands	r3, r2
 800511a:	2202      	movs	r2, #2
 800511c:	409a      	lsls	r2, r3
 800511e:	0013      	movs	r3, r2
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	4013      	ands	r3, r2
 8005124:	d02e      	beq.n	8005184 <HAL_DMA_IRQHandler+0xec>
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2202      	movs	r2, #2
 800512a:	4013      	ands	r3, r2
 800512c:	d02a      	beq.n	8005184 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2220      	movs	r2, #32
 8005136:	4013      	ands	r3, r2
 8005138:	d10b      	bne.n	8005152 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	210a      	movs	r1, #10
 8005146:	438a      	bics	r2, r1
 8005148:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2225      	movs	r2, #37	; 0x25
 800514e:	2101      	movs	r1, #1
 8005150:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005152:	4b29      	ldr	r3, [pc, #164]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 8005154:	6859      	ldr	r1, [r3, #4]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515a:	221c      	movs	r2, #28
 800515c:	4013      	ands	r3, r2
 800515e:	2202      	movs	r2, #2
 8005160:	409a      	lsls	r2, r3
 8005162:	4b25      	ldr	r3, [pc, #148]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 8005164:	430a      	orrs	r2, r1
 8005166:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2224      	movs	r2, #36	; 0x24
 800516c:	2100      	movs	r1, #0
 800516e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005174:	2b00      	cmp	r3, #0
 8005176:	d03a      	beq.n	80051ee <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	0010      	movs	r0, r2
 8005180:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005182:	e034      	b.n	80051ee <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005188:	221c      	movs	r2, #28
 800518a:	4013      	ands	r3, r2
 800518c:	2208      	movs	r2, #8
 800518e:	409a      	lsls	r2, r3
 8005190:	0013      	movs	r3, r2
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	4013      	ands	r3, r2
 8005196:	d02b      	beq.n	80051f0 <HAL_DMA_IRQHandler+0x158>
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2208      	movs	r2, #8
 800519c:	4013      	ands	r3, r2
 800519e:	d027      	beq.n	80051f0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	210e      	movs	r1, #14
 80051ac:	438a      	bics	r2, r1
 80051ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80051b0:	4b11      	ldr	r3, [pc, #68]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 80051b2:	6859      	ldr	r1, [r3, #4]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b8:	221c      	movs	r2, #28
 80051ba:	4013      	ands	r3, r2
 80051bc:	2201      	movs	r2, #1
 80051be:	409a      	lsls	r2, r3
 80051c0:	4b0d      	ldr	r3, [pc, #52]	; (80051f8 <HAL_DMA_IRQHandler+0x160>)
 80051c2:	430a      	orrs	r2, r1
 80051c4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2225      	movs	r2, #37	; 0x25
 80051d0:	2101      	movs	r1, #1
 80051d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2224      	movs	r2, #36	; 0x24
 80051d8:	2100      	movs	r1, #0
 80051da:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	0010      	movs	r0, r2
 80051ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80051ee:	46c0      	nop			; (mov r8, r8)
 80051f0:	46c0      	nop			; (mov r8, r8)
}
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b004      	add	sp, #16
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40020000 	.word	0x40020000

080051fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005208:	089b      	lsrs	r3, r3, #2
 800520a:	4a10      	ldr	r2, [pc, #64]	; (800524c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800520c:	4694      	mov	ip, r2
 800520e:	4463      	add	r3, ip
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	001a      	movs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	001a      	movs	r2, r3
 800521e:	23ff      	movs	r3, #255	; 0xff
 8005220:	4013      	ands	r3, r2
 8005222:	3b08      	subs	r3, #8
 8005224:	2114      	movs	r1, #20
 8005226:	0018      	movs	r0, r3
 8005228:	f7fa ff88 	bl	800013c <__udivsi3>
 800522c:	0003      	movs	r3, r0
 800522e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a07      	ldr	r2, [pc, #28]	; (8005250 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005234:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	221f      	movs	r2, #31
 800523a:	4013      	ands	r3, r2
 800523c:	2201      	movs	r2, #1
 800523e:	409a      	lsls	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8005244:	46c0      	nop			; (mov r8, r8)
 8005246:	46bd      	mov	sp, r7
 8005248:	b004      	add	sp, #16
 800524a:	bd80      	pop	{r7, pc}
 800524c:	10008200 	.word	0x10008200
 8005250:	40020880 	.word	0x40020880

08005254 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	223f      	movs	r2, #63	; 0x3f
 8005262:	4013      	ands	r3, r2
 8005264:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4a0a      	ldr	r2, [pc, #40]	; (8005294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800526a:	4694      	mov	ip, r2
 800526c:	4463      	add	r3, ip
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	001a      	movs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a07      	ldr	r2, [pc, #28]	; (8005298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800527a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	3b01      	subs	r3, #1
 8005280:	2203      	movs	r2, #3
 8005282:	4013      	ands	r3, r2
 8005284:	2201      	movs	r2, #1
 8005286:	409a      	lsls	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800528c:	46c0      	nop			; (mov r8, r8)
 800528e:	46bd      	mov	sp, r7
 8005290:	b004      	add	sp, #16
 8005292:	bd80      	pop	{r7, pc}
 8005294:	1000823f 	.word	0x1000823f
 8005298:	40020940 	.word	0x40020940

0800529c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052a6:	2300      	movs	r3, #0
 80052a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052aa:	e147      	b.n	800553c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2101      	movs	r1, #1
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4091      	lsls	r1, r2
 80052b6:	000a      	movs	r2, r1
 80052b8:	4013      	ands	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d100      	bne.n	80052c4 <HAL_GPIO_Init+0x28>
 80052c2:	e138      	b.n	8005536 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2203      	movs	r2, #3
 80052ca:	4013      	ands	r3, r2
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d005      	beq.n	80052dc <HAL_GPIO_Init+0x40>
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2203      	movs	r2, #3
 80052d6:	4013      	ands	r3, r2
 80052d8:	2b02      	cmp	r3, #2
 80052da:	d130      	bne.n	800533e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	2203      	movs	r2, #3
 80052e8:	409a      	lsls	r2, r3
 80052ea:	0013      	movs	r3, r2
 80052ec:	43da      	mvns	r2, r3
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	4013      	ands	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	409a      	lsls	r2, r3
 80052fe:	0013      	movs	r3, r2
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	4313      	orrs	r3, r2
 8005304:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005312:	2201      	movs	r2, #1
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	409a      	lsls	r2, r3
 8005318:	0013      	movs	r3, r2
 800531a:	43da      	mvns	r2, r3
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	4013      	ands	r3, r2
 8005320:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	091b      	lsrs	r3, r3, #4
 8005328:	2201      	movs	r2, #1
 800532a:	401a      	ands	r2, r3
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	409a      	lsls	r2, r3
 8005330:	0013      	movs	r3, r2
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	4313      	orrs	r3, r2
 8005336:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2203      	movs	r2, #3
 8005344:	4013      	ands	r3, r2
 8005346:	2b03      	cmp	r3, #3
 8005348:	d017      	beq.n	800537a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	2203      	movs	r2, #3
 8005356:	409a      	lsls	r2, r3
 8005358:	0013      	movs	r3, r2
 800535a:	43da      	mvns	r2, r3
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	4013      	ands	r3, r2
 8005360:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	689a      	ldr	r2, [r3, #8]
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	409a      	lsls	r2, r3
 800536c:	0013      	movs	r3, r2
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	2203      	movs	r2, #3
 8005380:	4013      	ands	r3, r2
 8005382:	2b02      	cmp	r3, #2
 8005384:	d123      	bne.n	80053ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	08da      	lsrs	r2, r3, #3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	3208      	adds	r2, #8
 800538e:	0092      	lsls	r2, r2, #2
 8005390:	58d3      	ldr	r3, [r2, r3]
 8005392:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	2207      	movs	r2, #7
 8005398:	4013      	ands	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	220f      	movs	r2, #15
 800539e:	409a      	lsls	r2, r3
 80053a0:	0013      	movs	r3, r2
 80053a2:	43da      	mvns	r2, r3
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4013      	ands	r3, r2
 80053a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	691a      	ldr	r2, [r3, #16]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2107      	movs	r1, #7
 80053b2:	400b      	ands	r3, r1
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	409a      	lsls	r2, r3
 80053b8:	0013      	movs	r3, r2
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	08da      	lsrs	r2, r3, #3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	3208      	adds	r2, #8
 80053c8:	0092      	lsls	r2, r2, #2
 80053ca:	6939      	ldr	r1, [r7, #16]
 80053cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	2203      	movs	r2, #3
 80053da:	409a      	lsls	r2, r3
 80053dc:	0013      	movs	r3, r2
 80053de:	43da      	mvns	r2, r3
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	4013      	ands	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2203      	movs	r2, #3
 80053ec:	401a      	ands	r2, r3
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	005b      	lsls	r3, r3, #1
 80053f2:	409a      	lsls	r2, r3
 80053f4:	0013      	movs	r3, r2
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	23c0      	movs	r3, #192	; 0xc0
 8005408:	029b      	lsls	r3, r3, #10
 800540a:	4013      	ands	r3, r2
 800540c:	d100      	bne.n	8005410 <HAL_GPIO_Init+0x174>
 800540e:	e092      	b.n	8005536 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005410:	4a50      	ldr	r2, [pc, #320]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	089b      	lsrs	r3, r3, #2
 8005416:	3318      	adds	r3, #24
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	589b      	ldr	r3, [r3, r2]
 800541c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	2203      	movs	r2, #3
 8005422:	4013      	ands	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	220f      	movs	r2, #15
 8005428:	409a      	lsls	r2, r3
 800542a:	0013      	movs	r3, r2
 800542c:	43da      	mvns	r2, r3
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	4013      	ands	r3, r2
 8005432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	23a0      	movs	r3, #160	; 0xa0
 8005438:	05db      	lsls	r3, r3, #23
 800543a:	429a      	cmp	r2, r3
 800543c:	d013      	beq.n	8005466 <HAL_GPIO_Init+0x1ca>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a45      	ldr	r2, [pc, #276]	; (8005558 <HAL_GPIO_Init+0x2bc>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00d      	beq.n	8005462 <HAL_GPIO_Init+0x1c6>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a44      	ldr	r2, [pc, #272]	; (800555c <HAL_GPIO_Init+0x2c0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d007      	beq.n	800545e <HAL_GPIO_Init+0x1c2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a43      	ldr	r2, [pc, #268]	; (8005560 <HAL_GPIO_Init+0x2c4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d101      	bne.n	800545a <HAL_GPIO_Init+0x1be>
 8005456:	2303      	movs	r3, #3
 8005458:	e006      	b.n	8005468 <HAL_GPIO_Init+0x1cc>
 800545a:	2305      	movs	r3, #5
 800545c:	e004      	b.n	8005468 <HAL_GPIO_Init+0x1cc>
 800545e:	2302      	movs	r3, #2
 8005460:	e002      	b.n	8005468 <HAL_GPIO_Init+0x1cc>
 8005462:	2301      	movs	r3, #1
 8005464:	e000      	b.n	8005468 <HAL_GPIO_Init+0x1cc>
 8005466:	2300      	movs	r3, #0
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	2103      	movs	r1, #3
 800546c:	400a      	ands	r2, r1
 800546e:	00d2      	lsls	r2, r2, #3
 8005470:	4093      	lsls	r3, r2
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	4313      	orrs	r3, r2
 8005476:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005478:	4936      	ldr	r1, [pc, #216]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	089b      	lsrs	r3, r3, #2
 800547e:	3318      	adds	r3, #24
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	693a      	ldr	r2, [r7, #16]
 8005484:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005486:	4b33      	ldr	r3, [pc, #204]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	43da      	mvns	r2, r3
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	4013      	ands	r3, r2
 8005494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	2380      	movs	r3, #128	; 0x80
 800549c:	035b      	lsls	r3, r3, #13
 800549e:	4013      	ands	r3, r2
 80054a0:	d003      	beq.n	80054aa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80054aa:	4b2a      	ldr	r3, [pc, #168]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80054b0:	4b28      	ldr	r3, [pc, #160]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	43da      	mvns	r2, r3
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	4013      	ands	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	2380      	movs	r3, #128	; 0x80
 80054c6:	039b      	lsls	r3, r3, #14
 80054c8:	4013      	ands	r3, r2
 80054ca:	d003      	beq.n	80054d4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054d4:	4b1f      	ldr	r3, [pc, #124]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80054da:	4a1e      	ldr	r2, [pc, #120]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 80054dc:	2384      	movs	r3, #132	; 0x84
 80054de:	58d3      	ldr	r3, [r2, r3]
 80054e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	43da      	mvns	r2, r3
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	4013      	ands	r3, r2
 80054ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	2380      	movs	r3, #128	; 0x80
 80054f2:	029b      	lsls	r3, r3, #10
 80054f4:	4013      	ands	r3, r2
 80054f6:	d003      	beq.n	8005500 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005500:	4914      	ldr	r1, [pc, #80]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 8005502:	2284      	movs	r2, #132	; 0x84
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005508:	4a12      	ldr	r2, [pc, #72]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 800550a:	2380      	movs	r3, #128	; 0x80
 800550c:	58d3      	ldr	r3, [r2, r3]
 800550e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	43da      	mvns	r2, r3
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4013      	ands	r3, r2
 8005518:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	2380      	movs	r3, #128	; 0x80
 8005520:	025b      	lsls	r3, r3, #9
 8005522:	4013      	ands	r3, r2
 8005524:	d003      	beq.n	800552e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800552e:	4909      	ldr	r1, [pc, #36]	; (8005554 <HAL_GPIO_Init+0x2b8>)
 8005530:	2280      	movs	r2, #128	; 0x80
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	3301      	adds	r3, #1
 800553a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	40da      	lsrs	r2, r3
 8005544:	1e13      	subs	r3, r2, #0
 8005546:	d000      	beq.n	800554a <HAL_GPIO_Init+0x2ae>
 8005548:	e6b0      	b.n	80052ac <HAL_GPIO_Init+0x10>
  }
}
 800554a:	46c0      	nop			; (mov r8, r8)
 800554c:	46c0      	nop			; (mov r8, r8)
 800554e:	46bd      	mov	sp, r7
 8005550:	b006      	add	sp, #24
 8005552:	bd80      	pop	{r7, pc}
 8005554:	40021800 	.word	0x40021800
 8005558:	50000400 	.word	0x50000400
 800555c:	50000800 	.word	0x50000800
 8005560:	50000c00 	.word	0x50000c00

08005564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	0008      	movs	r0, r1
 800556e:	0011      	movs	r1, r2
 8005570:	1cbb      	adds	r3, r7, #2
 8005572:	1c02      	adds	r2, r0, #0
 8005574:	801a      	strh	r2, [r3, #0]
 8005576:	1c7b      	adds	r3, r7, #1
 8005578:	1c0a      	adds	r2, r1, #0
 800557a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800557c:	1c7b      	adds	r3, r7, #1
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d004      	beq.n	800558e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005584:	1cbb      	adds	r3, r7, #2
 8005586:	881a      	ldrh	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800558c:	e003      	b.n	8005596 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800558e:	1cbb      	adds	r3, r7, #2
 8005590:	881a      	ldrh	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005596:	46c0      	nop			; (mov r8, r8)
 8005598:	46bd      	mov	sp, r7
 800559a:	b002      	add	sp, #8
 800559c:	bd80      	pop	{r7, pc}
	...

080055a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	0002      	movs	r2, r0
 80055a8:	1dbb      	adds	r3, r7, #6
 80055aa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80055ac:	4b10      	ldr	r3, [pc, #64]	; (80055f0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	1dba      	adds	r2, r7, #6
 80055b2:	8812      	ldrh	r2, [r2, #0]
 80055b4:	4013      	ands	r3, r2
 80055b6:	d008      	beq.n	80055ca <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80055b8:	4b0d      	ldr	r3, [pc, #52]	; (80055f0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80055ba:	1dba      	adds	r2, r7, #6
 80055bc:	8812      	ldrh	r2, [r2, #0]
 80055be:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80055c0:	1dbb      	adds	r3, r7, #6
 80055c2:	881b      	ldrh	r3, [r3, #0]
 80055c4:	0018      	movs	r0, r3
 80055c6:	f000 f815 	bl	80055f4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80055ca:	4b09      	ldr	r3, [pc, #36]	; (80055f0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	1dba      	adds	r2, r7, #6
 80055d0:	8812      	ldrh	r2, [r2, #0]
 80055d2:	4013      	ands	r3, r2
 80055d4:	d008      	beq.n	80055e8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80055d6:	4b06      	ldr	r3, [pc, #24]	; (80055f0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80055d8:	1dba      	adds	r2, r7, #6
 80055da:	8812      	ldrh	r2, [r2, #0]
 80055dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80055de:	1dbb      	adds	r3, r7, #6
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	0018      	movs	r0, r3
 80055e4:	f000 f810 	bl	8005608 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80055e8:	46c0      	nop			; (mov r8, r8)
 80055ea:	46bd      	mov	sp, r7
 80055ec:	b002      	add	sp, #8
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	40021800 	.word	0x40021800

080055f4 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	0002      	movs	r2, r0
 80055fc:	1dbb      	adds	r3, r7, #6
 80055fe:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8005600:	46c0      	nop			; (mov r8, r8)
 8005602:	46bd      	mov	sp, r7
 8005604:	b002      	add	sp, #8
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	0002      	movs	r2, r0
 8005610:	1dbb      	adds	r3, r7, #6
 8005612:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8005614:	46c0      	nop			; (mov r8, r8)
 8005616:	46bd      	mov	sp, r7
 8005618:	b002      	add	sp, #8
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e082      	b.n	8005734 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2241      	movs	r2, #65	; 0x41
 8005632:	5c9b      	ldrb	r3, [r3, r2]
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d107      	bne.n	800564a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2240      	movs	r2, #64	; 0x40
 800563e:	2100      	movs	r1, #0
 8005640:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	0018      	movs	r0, r3
 8005646:	f7fe fb57 	bl	8003cf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2241      	movs	r2, #65	; 0x41
 800564e:	2124      	movs	r1, #36	; 0x24
 8005650:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2101      	movs	r1, #1
 800565e:	438a      	bics	r2, r1
 8005660:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4934      	ldr	r1, [pc, #208]	; (800573c <HAL_I2C_Init+0x120>)
 800566c:	400a      	ands	r2, r1
 800566e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689a      	ldr	r2, [r3, #8]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4931      	ldr	r1, [pc, #196]	; (8005740 <HAL_I2C_Init+0x124>)
 800567c:	400a      	ands	r2, r1
 800567e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d108      	bne.n	800569a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2180      	movs	r1, #128	; 0x80
 8005692:	0209      	lsls	r1, r1, #8
 8005694:	430a      	orrs	r2, r1
 8005696:	609a      	str	r2, [r3, #8]
 8005698:	e007      	b.n	80056aa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689a      	ldr	r2, [r3, #8]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2184      	movs	r1, #132	; 0x84
 80056a4:	0209      	lsls	r1, r1, #8
 80056a6:	430a      	orrs	r2, r1
 80056a8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d104      	bne.n	80056bc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2280      	movs	r2, #128	; 0x80
 80056b8:	0112      	lsls	r2, r2, #4
 80056ba:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	491f      	ldr	r1, [pc, #124]	; (8005744 <HAL_I2C_Init+0x128>)
 80056c8:	430a      	orrs	r2, r1
 80056ca:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68da      	ldr	r2, [r3, #12]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	491a      	ldr	r1, [pc, #104]	; (8005740 <HAL_I2C_Init+0x124>)
 80056d8:	400a      	ands	r2, r1
 80056da:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	431a      	orrs	r2, r3
 80056e6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	69d9      	ldr	r1, [r3, #28]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a1a      	ldr	r2, [r3, #32]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2101      	movs	r1, #1
 8005712:	430a      	orrs	r2, r1
 8005714:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2241      	movs	r2, #65	; 0x41
 8005720:	2120      	movs	r1, #32
 8005722:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2242      	movs	r2, #66	; 0x42
 800572e:	2100      	movs	r1, #0
 8005730:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	0018      	movs	r0, r3
 8005736:	46bd      	mov	sp, r7
 8005738:	b002      	add	sp, #8
 800573a:	bd80      	pop	{r7, pc}
 800573c:	f0ffffff 	.word	0xf0ffffff
 8005740:	ffff7fff 	.word	0xffff7fff
 8005744:	02008000 	.word	0x02008000

08005748 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2241      	movs	r2, #65	; 0x41
 8005756:	5c9b      	ldrb	r3, [r3, r2]
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b20      	cmp	r3, #32
 800575c:	d138      	bne.n	80057d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2240      	movs	r2, #64	; 0x40
 8005762:	5c9b      	ldrb	r3, [r3, r2]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005768:	2302      	movs	r3, #2
 800576a:	e032      	b.n	80057d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2240      	movs	r2, #64	; 0x40
 8005770:	2101      	movs	r1, #1
 8005772:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2241      	movs	r2, #65	; 0x41
 8005778:	2124      	movs	r1, #36	; 0x24
 800577a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2101      	movs	r1, #1
 8005788:	438a      	bics	r2, r1
 800578a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4911      	ldr	r1, [pc, #68]	; (80057dc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005798:	400a      	ands	r2, r1
 800579a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6819      	ldr	r1, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2101      	movs	r1, #1
 80057b8:	430a      	orrs	r2, r1
 80057ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2241      	movs	r2, #65	; 0x41
 80057c0:	2120      	movs	r1, #32
 80057c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2240      	movs	r2, #64	; 0x40
 80057c8:	2100      	movs	r1, #0
 80057ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	e000      	b.n	80057d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057d0:	2302      	movs	r3, #2
  }
}
 80057d2:	0018      	movs	r0, r3
 80057d4:	46bd      	mov	sp, r7
 80057d6:	b002      	add	sp, #8
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	46c0      	nop			; (mov r8, r8)
 80057dc:	ffffefff 	.word	0xffffefff

080057e0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2241      	movs	r2, #65	; 0x41
 80057ee:	5c9b      	ldrb	r3, [r3, r2]
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b20      	cmp	r3, #32
 80057f4:	d139      	bne.n	800586a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2240      	movs	r2, #64	; 0x40
 80057fa:	5c9b      	ldrb	r3, [r3, r2]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d101      	bne.n	8005804 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005800:	2302      	movs	r3, #2
 8005802:	e033      	b.n	800586c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2240      	movs	r2, #64	; 0x40
 8005808:	2101      	movs	r1, #1
 800580a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2241      	movs	r2, #65	; 0x41
 8005810:	2124      	movs	r1, #36	; 0x24
 8005812:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2101      	movs	r1, #1
 8005820:	438a      	bics	r2, r1
 8005822:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	4a11      	ldr	r2, [pc, #68]	; (8005874 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005830:	4013      	ands	r3, r2
 8005832:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	021b      	lsls	r3, r3, #8
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2101      	movs	r1, #1
 8005852:	430a      	orrs	r2, r1
 8005854:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2241      	movs	r2, #65	; 0x41
 800585a:	2120      	movs	r1, #32
 800585c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2240      	movs	r2, #64	; 0x40
 8005862:	2100      	movs	r1, #0
 8005864:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005866:	2300      	movs	r3, #0
 8005868:	e000      	b.n	800586c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800586a:	2302      	movs	r3, #2
  }
}
 800586c:	0018      	movs	r0, r3
 800586e:	46bd      	mov	sp, r7
 8005870:	b004      	add	sp, #16
 8005872:	bd80      	pop	{r7, pc}
 8005874:	fffff0ff 	.word	0xfffff0ff

08005878 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005880:	4b19      	ldr	r3, [pc, #100]	; (80058e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a19      	ldr	r2, [pc, #100]	; (80058ec <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005886:	4013      	ands	r3, r2
 8005888:	0019      	movs	r1, r3
 800588a:	4b17      	ldr	r3, [pc, #92]	; (80058e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	430a      	orrs	r2, r1
 8005890:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	2380      	movs	r3, #128	; 0x80
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	429a      	cmp	r2, r3
 800589a:	d11f      	bne.n	80058dc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800589c:	4b14      	ldr	r3, [pc, #80]	; (80058f0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	0013      	movs	r3, r2
 80058a2:	005b      	lsls	r3, r3, #1
 80058a4:	189b      	adds	r3, r3, r2
 80058a6:	005b      	lsls	r3, r3, #1
 80058a8:	4912      	ldr	r1, [pc, #72]	; (80058f4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80058aa:	0018      	movs	r0, r3
 80058ac:	f7fa fc46 	bl	800013c <__udivsi3>
 80058b0:	0003      	movs	r3, r0
 80058b2:	3301      	adds	r3, #1
 80058b4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058b6:	e008      	b.n	80058ca <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	3b01      	subs	r3, #1
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	e001      	b.n	80058ca <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e009      	b.n	80058de <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058ca:	4b07      	ldr	r3, [pc, #28]	; (80058e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80058cc:	695a      	ldr	r2, [r3, #20]
 80058ce:	2380      	movs	r3, #128	; 0x80
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	401a      	ands	r2, r3
 80058d4:	2380      	movs	r3, #128	; 0x80
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	429a      	cmp	r2, r3
 80058da:	d0ed      	beq.n	80058b8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	0018      	movs	r0, r3
 80058e0:	46bd      	mov	sp, r7
 80058e2:	b004      	add	sp, #16
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	46c0      	nop			; (mov r8, r8)
 80058e8:	40007000 	.word	0x40007000
 80058ec:	fffff9ff 	.word	0xfffff9ff
 80058f0:	20000000 	.word	0x20000000
 80058f4:	000f4240 	.word	0x000f4240

080058f8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80058fc:	4b03      	ldr	r3, [pc, #12]	; (800590c <LL_RCC_GetAPB1Prescaler+0x14>)
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	23e0      	movs	r3, #224	; 0xe0
 8005902:	01db      	lsls	r3, r3, #7
 8005904:	4013      	ands	r3, r2
}
 8005906:	0018      	movs	r0, r3
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	40021000 	.word	0x40021000

08005910 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e2fe      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2201      	movs	r2, #1
 8005928:	4013      	ands	r3, r2
 800592a:	d100      	bne.n	800592e <HAL_RCC_OscConfig+0x1e>
 800592c:	e07c      	b.n	8005a28 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800592e:	4bc3      	ldr	r3, [pc, #780]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	2238      	movs	r2, #56	; 0x38
 8005934:	4013      	ands	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005938:	4bc0      	ldr	r3, [pc, #768]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	2203      	movs	r2, #3
 800593e:	4013      	ands	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	2b10      	cmp	r3, #16
 8005946:	d102      	bne.n	800594e <HAL_RCC_OscConfig+0x3e>
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	2b03      	cmp	r3, #3
 800594c:	d002      	beq.n	8005954 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	2b08      	cmp	r3, #8
 8005952:	d10b      	bne.n	800596c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005954:	4bb9      	ldr	r3, [pc, #740]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	2380      	movs	r3, #128	; 0x80
 800595a:	029b      	lsls	r3, r3, #10
 800595c:	4013      	ands	r3, r2
 800595e:	d062      	beq.n	8005a26 <HAL_RCC_OscConfig+0x116>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d15e      	bne.n	8005a26 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e2d9      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	2380      	movs	r3, #128	; 0x80
 8005972:	025b      	lsls	r3, r3, #9
 8005974:	429a      	cmp	r2, r3
 8005976:	d107      	bne.n	8005988 <HAL_RCC_OscConfig+0x78>
 8005978:	4bb0      	ldr	r3, [pc, #704]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	4baf      	ldr	r3, [pc, #700]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 800597e:	2180      	movs	r1, #128	; 0x80
 8005980:	0249      	lsls	r1, r1, #9
 8005982:	430a      	orrs	r2, r1
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	e020      	b.n	80059ca <HAL_RCC_OscConfig+0xba>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	23a0      	movs	r3, #160	; 0xa0
 800598e:	02db      	lsls	r3, r3, #11
 8005990:	429a      	cmp	r2, r3
 8005992:	d10e      	bne.n	80059b2 <HAL_RCC_OscConfig+0xa2>
 8005994:	4ba9      	ldr	r3, [pc, #676]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	4ba8      	ldr	r3, [pc, #672]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 800599a:	2180      	movs	r1, #128	; 0x80
 800599c:	02c9      	lsls	r1, r1, #11
 800599e:	430a      	orrs	r2, r1
 80059a0:	601a      	str	r2, [r3, #0]
 80059a2:	4ba6      	ldr	r3, [pc, #664]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	4ba5      	ldr	r3, [pc, #660]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059a8:	2180      	movs	r1, #128	; 0x80
 80059aa:	0249      	lsls	r1, r1, #9
 80059ac:	430a      	orrs	r2, r1
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	e00b      	b.n	80059ca <HAL_RCC_OscConfig+0xba>
 80059b2:	4ba2      	ldr	r3, [pc, #648]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	4ba1      	ldr	r3, [pc, #644]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059b8:	49a1      	ldr	r1, [pc, #644]	; (8005c40 <HAL_RCC_OscConfig+0x330>)
 80059ba:	400a      	ands	r2, r1
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	4b9f      	ldr	r3, [pc, #636]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	4b9e      	ldr	r3, [pc, #632]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059c4:	499f      	ldr	r1, [pc, #636]	; (8005c44 <HAL_RCC_OscConfig+0x334>)
 80059c6:	400a      	ands	r2, r1
 80059c8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d014      	beq.n	80059fc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d2:	f7fe fca5 	bl	8004320 <HAL_GetTick>
 80059d6:	0003      	movs	r3, r0
 80059d8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059dc:	f7fe fca0 	bl	8004320 <HAL_GetTick>
 80059e0:	0002      	movs	r2, r0
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b64      	cmp	r3, #100	; 0x64
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e298      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059ee:	4b93      	ldr	r3, [pc, #588]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	2380      	movs	r3, #128	; 0x80
 80059f4:	029b      	lsls	r3, r3, #10
 80059f6:	4013      	ands	r3, r2
 80059f8:	d0f0      	beq.n	80059dc <HAL_RCC_OscConfig+0xcc>
 80059fa:	e015      	b.n	8005a28 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fc:	f7fe fc90 	bl	8004320 <HAL_GetTick>
 8005a00:	0003      	movs	r3, r0
 8005a02:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a04:	e008      	b.n	8005a18 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a06:	f7fe fc8b 	bl	8004320 <HAL_GetTick>
 8005a0a:	0002      	movs	r2, r0
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	2b64      	cmp	r3, #100	; 0x64
 8005a12:	d901      	bls.n	8005a18 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e283      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a18:	4b88      	ldr	r3, [pc, #544]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	2380      	movs	r3, #128	; 0x80
 8005a1e:	029b      	lsls	r3, r3, #10
 8005a20:	4013      	ands	r3, r2
 8005a22:	d1f0      	bne.n	8005a06 <HAL_RCC_OscConfig+0xf6>
 8005a24:	e000      	b.n	8005a28 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a26:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	4013      	ands	r3, r2
 8005a30:	d100      	bne.n	8005a34 <HAL_RCC_OscConfig+0x124>
 8005a32:	e099      	b.n	8005b68 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a34:	4b81      	ldr	r3, [pc, #516]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	2238      	movs	r2, #56	; 0x38
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a3e:	4b7f      	ldr	r3, [pc, #508]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	2203      	movs	r2, #3
 8005a44:	4013      	ands	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	2b10      	cmp	r3, #16
 8005a4c:	d102      	bne.n	8005a54 <HAL_RCC_OscConfig+0x144>
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d002      	beq.n	8005a5a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d135      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a5a:	4b78      	ldr	r3, [pc, #480]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	2380      	movs	r3, #128	; 0x80
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	4013      	ands	r3, r2
 8005a64:	d005      	beq.n	8005a72 <HAL_RCC_OscConfig+0x162>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e256      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a72:	4b72      	ldr	r3, [pc, #456]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	4a74      	ldr	r2, [pc, #464]	; (8005c48 <HAL_RCC_OscConfig+0x338>)
 8005a78:	4013      	ands	r3, r2
 8005a7a:	0019      	movs	r1, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	695b      	ldr	r3, [r3, #20]
 8005a80:	021a      	lsls	r2, r3, #8
 8005a82:	4b6e      	ldr	r3, [pc, #440]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a84:	430a      	orrs	r2, r1
 8005a86:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d112      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005a8e:	4b6b      	ldr	r3, [pc, #428]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a6e      	ldr	r2, [pc, #440]	; (8005c4c <HAL_RCC_OscConfig+0x33c>)
 8005a94:	4013      	ands	r3, r2
 8005a96:	0019      	movs	r1, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	691a      	ldr	r2, [r3, #16]
 8005a9c:	4b67      	ldr	r3, [pc, #412]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005aa2:	4b66      	ldr	r3, [pc, #408]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	0adb      	lsrs	r3, r3, #11
 8005aa8:	2207      	movs	r2, #7
 8005aaa:	4013      	ands	r3, r2
 8005aac:	4a68      	ldr	r2, [pc, #416]	; (8005c50 <HAL_RCC_OscConfig+0x340>)
 8005aae:	40da      	lsrs	r2, r3
 8005ab0:	4b68      	ldr	r3, [pc, #416]	; (8005c54 <HAL_RCC_OscConfig+0x344>)
 8005ab2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005ab4:	4b68      	ldr	r3, [pc, #416]	; (8005c58 <HAL_RCC_OscConfig+0x348>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	0018      	movs	r0, r3
 8005aba:	f7fe fbd5 	bl	8004268 <HAL_InitTick>
 8005abe:	1e03      	subs	r3, r0, #0
 8005ac0:	d051      	beq.n	8005b66 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e22c      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d030      	beq.n	8005b30 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005ace:	4b5b      	ldr	r3, [pc, #364]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a5e      	ldr	r2, [pc, #376]	; (8005c4c <HAL_RCC_OscConfig+0x33c>)
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	0019      	movs	r1, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691a      	ldr	r2, [r3, #16]
 8005adc:	4b57      	ldr	r3, [pc, #348]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005ae2:	4b56      	ldr	r3, [pc, #344]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	4b55      	ldr	r3, [pc, #340]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005ae8:	2180      	movs	r1, #128	; 0x80
 8005aea:	0049      	lsls	r1, r1, #1
 8005aec:	430a      	orrs	r2, r1
 8005aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af0:	f7fe fc16 	bl	8004320 <HAL_GetTick>
 8005af4:	0003      	movs	r3, r0
 8005af6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005af8:	e008      	b.n	8005b0c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005afa:	f7fe fc11 	bl	8004320 <HAL_GetTick>
 8005afe:	0002      	movs	r2, r0
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e209      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b0c:	4b4b      	ldr	r3, [pc, #300]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	2380      	movs	r3, #128	; 0x80
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	4013      	ands	r3, r2
 8005b16:	d0f0      	beq.n	8005afa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b18:	4b48      	ldr	r3, [pc, #288]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	4a4a      	ldr	r2, [pc, #296]	; (8005c48 <HAL_RCC_OscConfig+0x338>)
 8005b1e:	4013      	ands	r3, r2
 8005b20:	0019      	movs	r1, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	021a      	lsls	r2, r3, #8
 8005b28:	4b44      	ldr	r3, [pc, #272]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
 8005b2e:	e01b      	b.n	8005b68 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005b30:	4b42      	ldr	r3, [pc, #264]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	4b41      	ldr	r3, [pc, #260]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b36:	4949      	ldr	r1, [pc, #292]	; (8005c5c <HAL_RCC_OscConfig+0x34c>)
 8005b38:	400a      	ands	r2, r1
 8005b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3c:	f7fe fbf0 	bl	8004320 <HAL_GetTick>
 8005b40:	0003      	movs	r3, r0
 8005b42:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b44:	e008      	b.n	8005b58 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b46:	f7fe fbeb 	bl	8004320 <HAL_GetTick>
 8005b4a:	0002      	movs	r2, r0
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d901      	bls.n	8005b58 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e1e3      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b58:	4b38      	ldr	r3, [pc, #224]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	2380      	movs	r3, #128	; 0x80
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	4013      	ands	r3, r2
 8005b62:	d1f0      	bne.n	8005b46 <HAL_RCC_OscConfig+0x236>
 8005b64:	e000      	b.n	8005b68 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b66:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2208      	movs	r2, #8
 8005b6e:	4013      	ands	r3, r2
 8005b70:	d047      	beq.n	8005c02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005b72:	4b32      	ldr	r3, [pc, #200]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	2238      	movs	r2, #56	; 0x38
 8005b78:	4013      	ands	r3, r2
 8005b7a:	2b18      	cmp	r3, #24
 8005b7c:	d10a      	bne.n	8005b94 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005b7e:	4b2f      	ldr	r3, [pc, #188]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b82:	2202      	movs	r2, #2
 8005b84:	4013      	ands	r3, r2
 8005b86:	d03c      	beq.n	8005c02 <HAL_RCC_OscConfig+0x2f2>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d138      	bne.n	8005c02 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e1c5      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d019      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005b9c:	4b27      	ldr	r3, [pc, #156]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005b9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005ba0:	4b26      	ldr	r3, [pc, #152]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba8:	f7fe fbba 	bl	8004320 <HAL_GetTick>
 8005bac:	0003      	movs	r3, r0
 8005bae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bb2:	f7fe fbb5 	bl	8004320 <HAL_GetTick>
 8005bb6:	0002      	movs	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e1ad      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bc4:	4b1d      	ldr	r3, [pc, #116]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005bc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bc8:	2202      	movs	r2, #2
 8005bca:	4013      	ands	r3, r2
 8005bcc:	d0f1      	beq.n	8005bb2 <HAL_RCC_OscConfig+0x2a2>
 8005bce:	e018      	b.n	8005c02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005bd0:	4b1a      	ldr	r3, [pc, #104]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005bd2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005bd4:	4b19      	ldr	r3, [pc, #100]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	438a      	bics	r2, r1
 8005bda:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bdc:	f7fe fba0 	bl	8004320 <HAL_GetTick>
 8005be0:	0003      	movs	r3, r0
 8005be2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005be4:	e008      	b.n	8005bf8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be6:	f7fe fb9b 	bl	8004320 <HAL_GetTick>
 8005bea:	0002      	movs	r2, r0
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e193      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bf8:	4b10      	ldr	r3, [pc, #64]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d1f1      	bne.n	8005be6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2204      	movs	r2, #4
 8005c08:	4013      	ands	r3, r2
 8005c0a:	d100      	bne.n	8005c0e <HAL_RCC_OscConfig+0x2fe>
 8005c0c:	e0c6      	b.n	8005d9c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c0e:	231f      	movs	r3, #31
 8005c10:	18fb      	adds	r3, r7, r3
 8005c12:	2200      	movs	r2, #0
 8005c14:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005c16:	4b09      	ldr	r3, [pc, #36]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	2238      	movs	r2, #56	; 0x38
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	d11e      	bne.n	8005c60 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005c22:	4b06      	ldr	r3, [pc, #24]	; (8005c3c <HAL_RCC_OscConfig+0x32c>)
 8005c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c26:	2202      	movs	r2, #2
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d100      	bne.n	8005c2e <HAL_RCC_OscConfig+0x31e>
 8005c2c:	e0b6      	b.n	8005d9c <HAL_RCC_OscConfig+0x48c>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d000      	beq.n	8005c38 <HAL_RCC_OscConfig+0x328>
 8005c36:	e0b1      	b.n	8005d9c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e171      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
 8005c3c:	40021000 	.word	0x40021000
 8005c40:	fffeffff 	.word	0xfffeffff
 8005c44:	fffbffff 	.word	0xfffbffff
 8005c48:	ffff80ff 	.word	0xffff80ff
 8005c4c:	ffffc7ff 	.word	0xffffc7ff
 8005c50:	00f42400 	.word	0x00f42400
 8005c54:	20000000 	.word	0x20000000
 8005c58:	20000004 	.word	0x20000004
 8005c5c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005c60:	4bb1      	ldr	r3, [pc, #708]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c64:	2380      	movs	r3, #128	; 0x80
 8005c66:	055b      	lsls	r3, r3, #21
 8005c68:	4013      	ands	r3, r2
 8005c6a:	d101      	bne.n	8005c70 <HAL_RCC_OscConfig+0x360>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e000      	b.n	8005c72 <HAL_RCC_OscConfig+0x362>
 8005c70:	2300      	movs	r3, #0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d011      	beq.n	8005c9a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005c76:	4bac      	ldr	r3, [pc, #688]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005c78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c7a:	4bab      	ldr	r3, [pc, #684]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005c7c:	2180      	movs	r1, #128	; 0x80
 8005c7e:	0549      	lsls	r1, r1, #21
 8005c80:	430a      	orrs	r2, r1
 8005c82:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c84:	4ba8      	ldr	r3, [pc, #672]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005c86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c88:	2380      	movs	r3, #128	; 0x80
 8005c8a:	055b      	lsls	r3, r3, #21
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]
 8005c90:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005c92:	231f      	movs	r3, #31
 8005c94:	18fb      	adds	r3, r7, r3
 8005c96:	2201      	movs	r2, #1
 8005c98:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c9a:	4ba4      	ldr	r3, [pc, #656]	; (8005f2c <HAL_RCC_OscConfig+0x61c>)
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	2380      	movs	r3, #128	; 0x80
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	d11a      	bne.n	8005cdc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ca6:	4ba1      	ldr	r3, [pc, #644]	; (8005f2c <HAL_RCC_OscConfig+0x61c>)
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	4ba0      	ldr	r3, [pc, #640]	; (8005f2c <HAL_RCC_OscConfig+0x61c>)
 8005cac:	2180      	movs	r1, #128	; 0x80
 8005cae:	0049      	lsls	r1, r1, #1
 8005cb0:	430a      	orrs	r2, r1
 8005cb2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005cb4:	f7fe fb34 	bl	8004320 <HAL_GetTick>
 8005cb8:	0003      	movs	r3, r0
 8005cba:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cbc:	e008      	b.n	8005cd0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cbe:	f7fe fb2f 	bl	8004320 <HAL_GetTick>
 8005cc2:	0002      	movs	r2, r0
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d901      	bls.n	8005cd0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e127      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cd0:	4b96      	ldr	r3, [pc, #600]	; (8005f2c <HAL_RCC_OscConfig+0x61c>)
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	2380      	movs	r3, #128	; 0x80
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	4013      	ands	r3, r2
 8005cda:	d0f0      	beq.n	8005cbe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d106      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x3e2>
 8005ce4:	4b90      	ldr	r3, [pc, #576]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005ce6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ce8:	4b8f      	ldr	r3, [pc, #572]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005cea:	2101      	movs	r1, #1
 8005cec:	430a      	orrs	r2, r1
 8005cee:	65da      	str	r2, [r3, #92]	; 0x5c
 8005cf0:	e01c      	b.n	8005d2c <HAL_RCC_OscConfig+0x41c>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	2b05      	cmp	r3, #5
 8005cf8:	d10c      	bne.n	8005d14 <HAL_RCC_OscConfig+0x404>
 8005cfa:	4b8b      	ldr	r3, [pc, #556]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005cfc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cfe:	4b8a      	ldr	r3, [pc, #552]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d00:	2104      	movs	r1, #4
 8005d02:	430a      	orrs	r2, r1
 8005d04:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d06:	4b88      	ldr	r3, [pc, #544]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d0a:	4b87      	ldr	r3, [pc, #540]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d0c:	2101      	movs	r1, #1
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d12:	e00b      	b.n	8005d2c <HAL_RCC_OscConfig+0x41c>
 8005d14:	4b84      	ldr	r3, [pc, #528]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d18:	4b83      	ldr	r3, [pc, #524]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	438a      	bics	r2, r1
 8005d1e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d20:	4b81      	ldr	r3, [pc, #516]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d24:	4b80      	ldr	r3, [pc, #512]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d26:	2104      	movs	r1, #4
 8005d28:	438a      	bics	r2, r1
 8005d2a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d014      	beq.n	8005d5e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d34:	f7fe faf4 	bl	8004320 <HAL_GetTick>
 8005d38:	0003      	movs	r3, r0
 8005d3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d3c:	e009      	b.n	8005d52 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d3e:	f7fe faef 	bl	8004320 <HAL_GetTick>
 8005d42:	0002      	movs	r2, r0
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	4a79      	ldr	r2, [pc, #484]	; (8005f30 <HAL_RCC_OscConfig+0x620>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d901      	bls.n	8005d52 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e0e6      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d52:	4b75      	ldr	r3, [pc, #468]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d56:	2202      	movs	r2, #2
 8005d58:	4013      	ands	r3, r2
 8005d5a:	d0f0      	beq.n	8005d3e <HAL_RCC_OscConfig+0x42e>
 8005d5c:	e013      	b.n	8005d86 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d5e:	f7fe fadf 	bl	8004320 <HAL_GetTick>
 8005d62:	0003      	movs	r3, r0
 8005d64:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d66:	e009      	b.n	8005d7c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d68:	f7fe fada 	bl	8004320 <HAL_GetTick>
 8005d6c:	0002      	movs	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	4a6f      	ldr	r2, [pc, #444]	; (8005f30 <HAL_RCC_OscConfig+0x620>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d901      	bls.n	8005d7c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e0d1      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d7c:	4b6a      	ldr	r3, [pc, #424]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d80:	2202      	movs	r2, #2
 8005d82:	4013      	ands	r3, r2
 8005d84:	d1f0      	bne.n	8005d68 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005d86:	231f      	movs	r3, #31
 8005d88:	18fb      	adds	r3, r7, r3
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d105      	bne.n	8005d9c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005d90:	4b65      	ldr	r3, [pc, #404]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d94:	4b64      	ldr	r3, [pc, #400]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005d96:	4967      	ldr	r1, [pc, #412]	; (8005f34 <HAL_RCC_OscConfig+0x624>)
 8005d98:	400a      	ands	r2, r1
 8005d9a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d100      	bne.n	8005da6 <HAL_RCC_OscConfig+0x496>
 8005da4:	e0bb      	b.n	8005f1e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005da6:	4b60      	ldr	r3, [pc, #384]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	2238      	movs	r2, #56	; 0x38
 8005dac:	4013      	ands	r3, r2
 8005dae:	2b10      	cmp	r3, #16
 8005db0:	d100      	bne.n	8005db4 <HAL_RCC_OscConfig+0x4a4>
 8005db2:	e07b      	b.n	8005eac <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	69db      	ldr	r3, [r3, #28]
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d156      	bne.n	8005e6a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dbc:	4b5a      	ldr	r3, [pc, #360]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	4b59      	ldr	r3, [pc, #356]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005dc2:	495d      	ldr	r1, [pc, #372]	; (8005f38 <HAL_RCC_OscConfig+0x628>)
 8005dc4:	400a      	ands	r2, r1
 8005dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc8:	f7fe faaa 	bl	8004320 <HAL_GetTick>
 8005dcc:	0003      	movs	r3, r0
 8005dce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005dd0:	e008      	b.n	8005de4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dd2:	f7fe faa5 	bl	8004320 <HAL_GetTick>
 8005dd6:	0002      	movs	r2, r0
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d901      	bls.n	8005de4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e09d      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005de4:	4b50      	ldr	r3, [pc, #320]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	2380      	movs	r3, #128	; 0x80
 8005dea:	049b      	lsls	r3, r3, #18
 8005dec:	4013      	ands	r3, r2
 8005dee:	d1f0      	bne.n	8005dd2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005df0:	4b4d      	ldr	r3, [pc, #308]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	4a51      	ldr	r2, [pc, #324]	; (8005f3c <HAL_RCC_OscConfig+0x62c>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	0019      	movs	r1, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a1a      	ldr	r2, [r3, #32]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e02:	431a      	orrs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e08:	021b      	lsls	r3, r3, #8
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e10:	431a      	orrs	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1c:	431a      	orrs	r2, r3
 8005e1e:	4b42      	ldr	r3, [pc, #264]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e20:	430a      	orrs	r2, r1
 8005e22:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e24:	4b40      	ldr	r3, [pc, #256]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	4b3f      	ldr	r3, [pc, #252]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e2a:	2180      	movs	r1, #128	; 0x80
 8005e2c:	0449      	lsls	r1, r1, #17
 8005e2e:	430a      	orrs	r2, r1
 8005e30:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005e32:	4b3d      	ldr	r3, [pc, #244]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e34:	68da      	ldr	r2, [r3, #12]
 8005e36:	4b3c      	ldr	r3, [pc, #240]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e38:	2180      	movs	r1, #128	; 0x80
 8005e3a:	0549      	lsls	r1, r1, #21
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e40:	f7fe fa6e 	bl	8004320 <HAL_GetTick>
 8005e44:	0003      	movs	r3, r0
 8005e46:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e48:	e008      	b.n	8005e5c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e4a:	f7fe fa69 	bl	8004320 <HAL_GetTick>
 8005e4e:	0002      	movs	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d901      	bls.n	8005e5c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e061      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e5c:	4b32      	ldr	r3, [pc, #200]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	2380      	movs	r3, #128	; 0x80
 8005e62:	049b      	lsls	r3, r3, #18
 8005e64:	4013      	ands	r3, r2
 8005e66:	d0f0      	beq.n	8005e4a <HAL_RCC_OscConfig+0x53a>
 8005e68:	e059      	b.n	8005f1e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6a:	4b2f      	ldr	r3, [pc, #188]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	4b2e      	ldr	r3, [pc, #184]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e70:	4931      	ldr	r1, [pc, #196]	; (8005f38 <HAL_RCC_OscConfig+0x628>)
 8005e72:	400a      	ands	r2, r1
 8005e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e76:	f7fe fa53 	bl	8004320 <HAL_GetTick>
 8005e7a:	0003      	movs	r3, r0
 8005e7c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e80:	f7fe fa4e 	bl	8004320 <HAL_GetTick>
 8005e84:	0002      	movs	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e046      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e92:	4b25      	ldr	r3, [pc, #148]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	2380      	movs	r3, #128	; 0x80
 8005e98:	049b      	lsls	r3, r3, #18
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	d1f0      	bne.n	8005e80 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005e9e:	4b22      	ldr	r3, [pc, #136]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	4b21      	ldr	r3, [pc, #132]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005ea4:	4926      	ldr	r1, [pc, #152]	; (8005f40 <HAL_RCC_OscConfig+0x630>)
 8005ea6:	400a      	ands	r2, r1
 8005ea8:	60da      	str	r2, [r3, #12]
 8005eaa:	e038      	b.n	8005f1e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d101      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e033      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005eb8:	4b1b      	ldr	r3, [pc, #108]	; (8005f28 <HAL_RCC_OscConfig+0x618>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2203      	movs	r2, #3
 8005ec2:	401a      	ands	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d126      	bne.n	8005f1a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2270      	movs	r2, #112	; 0x70
 8005ed0:	401a      	ands	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d11f      	bne.n	8005f1a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	23fe      	movs	r3, #254	; 0xfe
 8005ede:	01db      	lsls	r3, r3, #7
 8005ee0:	401a      	ands	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d116      	bne.n	8005f1a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	23f8      	movs	r3, #248	; 0xf8
 8005ef0:	039b      	lsls	r3, r3, #14
 8005ef2:	401a      	ands	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d10e      	bne.n	8005f1a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005efc:	697a      	ldr	r2, [r7, #20]
 8005efe:	23e0      	movs	r3, #224	; 0xe0
 8005f00:	051b      	lsls	r3, r3, #20
 8005f02:	401a      	ands	r2, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d106      	bne.n	8005f1a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	0f5b      	lsrs	r3, r3, #29
 8005f10:	075a      	lsls	r2, r3, #29
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d001      	beq.n	8005f1e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e000      	b.n	8005f20 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	0018      	movs	r0, r3
 8005f22:	46bd      	mov	sp, r7
 8005f24:	b008      	add	sp, #32
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	40021000 	.word	0x40021000
 8005f2c:	40007000 	.word	0x40007000
 8005f30:	00001388 	.word	0x00001388
 8005f34:	efffffff 	.word	0xefffffff
 8005f38:	feffffff 	.word	0xfeffffff
 8005f3c:	11c1808c 	.word	0x11c1808c
 8005f40:	eefefffc 	.word	0xeefefffc

08005f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e0e9      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f58:	4b76      	ldr	r3, [pc, #472]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2207      	movs	r2, #7
 8005f5e:	4013      	ands	r3, r2
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d91e      	bls.n	8005fa4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f66:	4b73      	ldr	r3, [pc, #460]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2207      	movs	r2, #7
 8005f6c:	4393      	bics	r3, r2
 8005f6e:	0019      	movs	r1, r3
 8005f70:	4b70      	ldr	r3, [pc, #448]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 8005f72:	683a      	ldr	r2, [r7, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f78:	f7fe f9d2 	bl	8004320 <HAL_GetTick>
 8005f7c:	0003      	movs	r3, r0
 8005f7e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005f80:	e009      	b.n	8005f96 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f82:	f7fe f9cd 	bl	8004320 <HAL_GetTick>
 8005f86:	0002      	movs	r2, r0
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	4a6a      	ldr	r2, [pc, #424]	; (8006138 <HAL_RCC_ClockConfig+0x1f4>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d901      	bls.n	8005f96 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e0ca      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005f96:	4b67      	ldr	r3, [pc, #412]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2207      	movs	r2, #7
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d1ee      	bne.n	8005f82 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2202      	movs	r2, #2
 8005faa:	4013      	ands	r3, r2
 8005fac:	d015      	beq.n	8005fda <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2204      	movs	r2, #4
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	d006      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005fb8:	4b60      	ldr	r3, [pc, #384]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	4b5f      	ldr	r3, [pc, #380]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8005fbe:	21e0      	movs	r1, #224	; 0xe0
 8005fc0:	01c9      	lsls	r1, r1, #7
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fc6:	4b5d      	ldr	r3, [pc, #372]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	4a5d      	ldr	r2, [pc, #372]	; (8006140 <HAL_RCC_ClockConfig+0x1fc>)
 8005fcc:	4013      	ands	r3, r2
 8005fce:	0019      	movs	r1, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	4b59      	ldr	r3, [pc, #356]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	d057      	beq.n	8006094 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d107      	bne.n	8005ffc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fec:	4b53      	ldr	r3, [pc, #332]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	2380      	movs	r3, #128	; 0x80
 8005ff2:	029b      	lsls	r3, r3, #10
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	d12b      	bne.n	8006050 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e097      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	2b02      	cmp	r3, #2
 8006002:	d107      	bne.n	8006014 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006004:	4b4d      	ldr	r3, [pc, #308]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	2380      	movs	r3, #128	; 0x80
 800600a:	049b      	lsls	r3, r3, #18
 800600c:	4013      	ands	r3, r2
 800600e:	d11f      	bne.n	8006050 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e08b      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d107      	bne.n	800602c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800601c:	4b47      	ldr	r3, [pc, #284]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	2380      	movs	r3, #128	; 0x80
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	4013      	ands	r3, r2
 8006026:	d113      	bne.n	8006050 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e07f      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	2b03      	cmp	r3, #3
 8006032:	d106      	bne.n	8006042 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006034:	4b41      	ldr	r3, [pc, #260]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006038:	2202      	movs	r2, #2
 800603a:	4013      	ands	r3, r2
 800603c:	d108      	bne.n	8006050 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e074      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006042:	4b3e      	ldr	r3, [pc, #248]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006046:	2202      	movs	r2, #2
 8006048:	4013      	ands	r3, r2
 800604a:	d101      	bne.n	8006050 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e06d      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006050:	4b3a      	ldr	r3, [pc, #232]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	2207      	movs	r2, #7
 8006056:	4393      	bics	r3, r2
 8006058:	0019      	movs	r1, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	4b37      	ldr	r3, [pc, #220]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006060:	430a      	orrs	r2, r1
 8006062:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006064:	f7fe f95c 	bl	8004320 <HAL_GetTick>
 8006068:	0003      	movs	r3, r0
 800606a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800606c:	e009      	b.n	8006082 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800606e:	f7fe f957 	bl	8004320 <HAL_GetTick>
 8006072:	0002      	movs	r2, r0
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	4a2f      	ldr	r2, [pc, #188]	; (8006138 <HAL_RCC_ClockConfig+0x1f4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d901      	bls.n	8006082 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e054      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006082:	4b2e      	ldr	r3, [pc, #184]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	2238      	movs	r2, #56	; 0x38
 8006088:	401a      	ands	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	00db      	lsls	r3, r3, #3
 8006090:	429a      	cmp	r2, r3
 8006092:	d1ec      	bne.n	800606e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006094:	4b27      	ldr	r3, [pc, #156]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2207      	movs	r2, #7
 800609a:	4013      	ands	r3, r2
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d21e      	bcs.n	80060e0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060a2:	4b24      	ldr	r3, [pc, #144]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2207      	movs	r2, #7
 80060a8:	4393      	bics	r3, r2
 80060aa:	0019      	movs	r1, r3
 80060ac:	4b21      	ldr	r3, [pc, #132]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	430a      	orrs	r2, r1
 80060b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80060b4:	f7fe f934 	bl	8004320 <HAL_GetTick>
 80060b8:	0003      	movs	r3, r0
 80060ba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80060bc:	e009      	b.n	80060d2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060be:	f7fe f92f 	bl	8004320 <HAL_GetTick>
 80060c2:	0002      	movs	r2, r0
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	4a1b      	ldr	r2, [pc, #108]	; (8006138 <HAL_RCC_ClockConfig+0x1f4>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d901      	bls.n	80060d2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e02c      	b.n	800612c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80060d2:	4b18      	ldr	r3, [pc, #96]	; (8006134 <HAL_RCC_ClockConfig+0x1f0>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2207      	movs	r2, #7
 80060d8:	4013      	ands	r3, r2
 80060da:	683a      	ldr	r2, [r7, #0]
 80060dc:	429a      	cmp	r2, r3
 80060de:	d1ee      	bne.n	80060be <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2204      	movs	r2, #4
 80060e6:	4013      	ands	r3, r2
 80060e8:	d009      	beq.n	80060fe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80060ea:	4b14      	ldr	r3, [pc, #80]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	4a15      	ldr	r2, [pc, #84]	; (8006144 <HAL_RCC_ClockConfig+0x200>)
 80060f0:	4013      	ands	r3, r2
 80060f2:	0019      	movs	r1, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	4b10      	ldr	r3, [pc, #64]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 80060fa:	430a      	orrs	r2, r1
 80060fc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80060fe:	f000 f829 	bl	8006154 <HAL_RCC_GetSysClockFreq>
 8006102:	0001      	movs	r1, r0
 8006104:	4b0d      	ldr	r3, [pc, #52]	; (800613c <HAL_RCC_ClockConfig+0x1f8>)
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	220f      	movs	r2, #15
 800610c:	401a      	ands	r2, r3
 800610e:	4b0e      	ldr	r3, [pc, #56]	; (8006148 <HAL_RCC_ClockConfig+0x204>)
 8006110:	0092      	lsls	r2, r2, #2
 8006112:	58d3      	ldr	r3, [r2, r3]
 8006114:	221f      	movs	r2, #31
 8006116:	4013      	ands	r3, r2
 8006118:	000a      	movs	r2, r1
 800611a:	40da      	lsrs	r2, r3
 800611c:	4b0b      	ldr	r3, [pc, #44]	; (800614c <HAL_RCC_ClockConfig+0x208>)
 800611e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006120:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <HAL_RCC_ClockConfig+0x20c>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	0018      	movs	r0, r3
 8006126:	f7fe f89f 	bl	8004268 <HAL_InitTick>
 800612a:	0003      	movs	r3, r0
}
 800612c:	0018      	movs	r0, r3
 800612e:	46bd      	mov	sp, r7
 8006130:	b004      	add	sp, #16
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40022000 	.word	0x40022000
 8006138:	00001388 	.word	0x00001388
 800613c:	40021000 	.word	0x40021000
 8006140:	fffff0ff 	.word	0xfffff0ff
 8006144:	ffff8fff 	.word	0xffff8fff
 8006148:	0800d1e8 	.word	0x0800d1e8
 800614c:	20000000 	.word	0x20000000
 8006150:	20000004 	.word	0x20000004

08006154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800615a:	4b3c      	ldr	r3, [pc, #240]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	2238      	movs	r2, #56	; 0x38
 8006160:	4013      	ands	r3, r2
 8006162:	d10f      	bne.n	8006184 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006164:	4b39      	ldr	r3, [pc, #228]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	0adb      	lsrs	r3, r3, #11
 800616a:	2207      	movs	r2, #7
 800616c:	4013      	ands	r3, r2
 800616e:	2201      	movs	r2, #1
 8006170:	409a      	lsls	r2, r3
 8006172:	0013      	movs	r3, r2
 8006174:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006176:	6839      	ldr	r1, [r7, #0]
 8006178:	4835      	ldr	r0, [pc, #212]	; (8006250 <HAL_RCC_GetSysClockFreq+0xfc>)
 800617a:	f7f9 ffdf 	bl	800013c <__udivsi3>
 800617e:	0003      	movs	r3, r0
 8006180:	613b      	str	r3, [r7, #16]
 8006182:	e05d      	b.n	8006240 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006184:	4b31      	ldr	r3, [pc, #196]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	2238      	movs	r2, #56	; 0x38
 800618a:	4013      	ands	r3, r2
 800618c:	2b08      	cmp	r3, #8
 800618e:	d102      	bne.n	8006196 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006190:	4b30      	ldr	r3, [pc, #192]	; (8006254 <HAL_RCC_GetSysClockFreq+0x100>)
 8006192:	613b      	str	r3, [r7, #16]
 8006194:	e054      	b.n	8006240 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006196:	4b2d      	ldr	r3, [pc, #180]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	2238      	movs	r2, #56	; 0x38
 800619c:	4013      	ands	r3, r2
 800619e:	2b10      	cmp	r3, #16
 80061a0:	d138      	bne.n	8006214 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80061a2:	4b2a      	ldr	r3, [pc, #168]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	2203      	movs	r2, #3
 80061a8:	4013      	ands	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061ac:	4b27      	ldr	r3, [pc, #156]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	091b      	lsrs	r3, r3, #4
 80061b2:	2207      	movs	r2, #7
 80061b4:	4013      	ands	r3, r2
 80061b6:	3301      	adds	r3, #1
 80061b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2b03      	cmp	r3, #3
 80061be:	d10d      	bne.n	80061dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061c0:	68b9      	ldr	r1, [r7, #8]
 80061c2:	4824      	ldr	r0, [pc, #144]	; (8006254 <HAL_RCC_GetSysClockFreq+0x100>)
 80061c4:	f7f9 ffba 	bl	800013c <__udivsi3>
 80061c8:	0003      	movs	r3, r0
 80061ca:	0019      	movs	r1, r3
 80061cc:	4b1f      	ldr	r3, [pc, #124]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	0a1b      	lsrs	r3, r3, #8
 80061d2:	227f      	movs	r2, #127	; 0x7f
 80061d4:	4013      	ands	r3, r2
 80061d6:	434b      	muls	r3, r1
 80061d8:	617b      	str	r3, [r7, #20]
        break;
 80061da:	e00d      	b.n	80061f8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80061dc:	68b9      	ldr	r1, [r7, #8]
 80061de:	481c      	ldr	r0, [pc, #112]	; (8006250 <HAL_RCC_GetSysClockFreq+0xfc>)
 80061e0:	f7f9 ffac 	bl	800013c <__udivsi3>
 80061e4:	0003      	movs	r3, r0
 80061e6:	0019      	movs	r1, r3
 80061e8:	4b18      	ldr	r3, [pc, #96]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	0a1b      	lsrs	r3, r3, #8
 80061ee:	227f      	movs	r2, #127	; 0x7f
 80061f0:	4013      	ands	r3, r2
 80061f2:	434b      	muls	r3, r1
 80061f4:	617b      	str	r3, [r7, #20]
        break;
 80061f6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80061f8:	4b14      	ldr	r3, [pc, #80]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	0f5b      	lsrs	r3, r3, #29
 80061fe:	2207      	movs	r2, #7
 8006200:	4013      	ands	r3, r2
 8006202:	3301      	adds	r3, #1
 8006204:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006206:	6879      	ldr	r1, [r7, #4]
 8006208:	6978      	ldr	r0, [r7, #20]
 800620a:	f7f9 ff97 	bl	800013c <__udivsi3>
 800620e:	0003      	movs	r3, r0
 8006210:	613b      	str	r3, [r7, #16]
 8006212:	e015      	b.n	8006240 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006214:	4b0d      	ldr	r3, [pc, #52]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	2238      	movs	r2, #56	; 0x38
 800621a:	4013      	ands	r3, r2
 800621c:	2b20      	cmp	r3, #32
 800621e:	d103      	bne.n	8006228 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006220:	2380      	movs	r3, #128	; 0x80
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	613b      	str	r3, [r7, #16]
 8006226:	e00b      	b.n	8006240 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006228:	4b08      	ldr	r3, [pc, #32]	; (800624c <HAL_RCC_GetSysClockFreq+0xf8>)
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	2238      	movs	r2, #56	; 0x38
 800622e:	4013      	ands	r3, r2
 8006230:	2b18      	cmp	r3, #24
 8006232:	d103      	bne.n	800623c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006234:	23fa      	movs	r3, #250	; 0xfa
 8006236:	01db      	lsls	r3, r3, #7
 8006238:	613b      	str	r3, [r7, #16]
 800623a:	e001      	b.n	8006240 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800623c:	2300      	movs	r3, #0
 800623e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006240:	693b      	ldr	r3, [r7, #16]
}
 8006242:	0018      	movs	r0, r3
 8006244:	46bd      	mov	sp, r7
 8006246:	b006      	add	sp, #24
 8006248:	bd80      	pop	{r7, pc}
 800624a:	46c0      	nop			; (mov r8, r8)
 800624c:	40021000 	.word	0x40021000
 8006250:	00f42400 	.word	0x00f42400
 8006254:	007a1200 	.word	0x007a1200

08006258 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800625c:	4b02      	ldr	r3, [pc, #8]	; (8006268 <HAL_RCC_GetHCLKFreq+0x10>)
 800625e:	681b      	ldr	r3, [r3, #0]
}
 8006260:	0018      	movs	r0, r3
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	46c0      	nop			; (mov r8, r8)
 8006268:	20000000 	.word	0x20000000

0800626c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800626c:	b5b0      	push	{r4, r5, r7, lr}
 800626e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006270:	f7ff fff2 	bl	8006258 <HAL_RCC_GetHCLKFreq>
 8006274:	0004      	movs	r4, r0
 8006276:	f7ff fb3f 	bl	80058f8 <LL_RCC_GetAPB1Prescaler>
 800627a:	0003      	movs	r3, r0
 800627c:	0b1a      	lsrs	r2, r3, #12
 800627e:	4b05      	ldr	r3, [pc, #20]	; (8006294 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006280:	0092      	lsls	r2, r2, #2
 8006282:	58d3      	ldr	r3, [r2, r3]
 8006284:	221f      	movs	r2, #31
 8006286:	4013      	ands	r3, r2
 8006288:	40dc      	lsrs	r4, r3
 800628a:	0023      	movs	r3, r4
}
 800628c:	0018      	movs	r0, r3
 800628e:	46bd      	mov	sp, r7
 8006290:	bdb0      	pop	{r4, r5, r7, pc}
 8006292:	46c0      	nop			; (mov r8, r8)
 8006294:	0800d228 	.word	0x0800d228

08006298 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b086      	sub	sp, #24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80062a0:	2313      	movs	r3, #19
 80062a2:	18fb      	adds	r3, r7, r3
 80062a4:	2200      	movs	r2, #0
 80062a6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062a8:	2312      	movs	r3, #18
 80062aa:	18fb      	adds	r3, r7, r3
 80062ac:	2200      	movs	r2, #0
 80062ae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	2380      	movs	r3, #128	; 0x80
 80062b6:	029b      	lsls	r3, r3, #10
 80062b8:	4013      	ands	r3, r2
 80062ba:	d100      	bne.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x26>
 80062bc:	e0a3      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062be:	2011      	movs	r0, #17
 80062c0:	183b      	adds	r3, r7, r0
 80062c2:	2200      	movs	r2, #0
 80062c4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062c6:	4ba5      	ldr	r3, [pc, #660]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062ca:	2380      	movs	r3, #128	; 0x80
 80062cc:	055b      	lsls	r3, r3, #21
 80062ce:	4013      	ands	r3, r2
 80062d0:	d110      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062d2:	4ba2      	ldr	r3, [pc, #648]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062d6:	4ba1      	ldr	r3, [pc, #644]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062d8:	2180      	movs	r1, #128	; 0x80
 80062da:	0549      	lsls	r1, r1, #21
 80062dc:	430a      	orrs	r2, r1
 80062de:	63da      	str	r2, [r3, #60]	; 0x3c
 80062e0:	4b9e      	ldr	r3, [pc, #632]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80062e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062e4:	2380      	movs	r3, #128	; 0x80
 80062e6:	055b      	lsls	r3, r3, #21
 80062e8:	4013      	ands	r3, r2
 80062ea:	60bb      	str	r3, [r7, #8]
 80062ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062ee:	183b      	adds	r3, r7, r0
 80062f0:	2201      	movs	r2, #1
 80062f2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062f4:	4b9a      	ldr	r3, [pc, #616]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	4b99      	ldr	r3, [pc, #612]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80062fa:	2180      	movs	r1, #128	; 0x80
 80062fc:	0049      	lsls	r1, r1, #1
 80062fe:	430a      	orrs	r2, r1
 8006300:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006302:	f7fe f80d 	bl	8004320 <HAL_GetTick>
 8006306:	0003      	movs	r3, r0
 8006308:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800630a:	e00b      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800630c:	f7fe f808 	bl	8004320 <HAL_GetTick>
 8006310:	0002      	movs	r2, r0
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d904      	bls.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800631a:	2313      	movs	r3, #19
 800631c:	18fb      	adds	r3, r7, r3
 800631e:	2203      	movs	r2, #3
 8006320:	701a      	strb	r2, [r3, #0]
        break;
 8006322:	e005      	b.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006324:	4b8e      	ldr	r3, [pc, #568]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	2380      	movs	r3, #128	; 0x80
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	4013      	ands	r3, r2
 800632e:	d0ed      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006330:	2313      	movs	r3, #19
 8006332:	18fb      	adds	r3, r7, r3
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d154      	bne.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800633a:	4b88      	ldr	r3, [pc, #544]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800633c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800633e:	23c0      	movs	r3, #192	; 0xc0
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4013      	ands	r3, r2
 8006344:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d019      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	429a      	cmp	r2, r3
 8006354:	d014      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006356:	4b81      	ldr	r3, [pc, #516]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800635a:	4a82      	ldr	r2, [pc, #520]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800635c:	4013      	ands	r3, r2
 800635e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006360:	4b7e      	ldr	r3, [pc, #504]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006362:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006364:	4b7d      	ldr	r3, [pc, #500]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006366:	2180      	movs	r1, #128	; 0x80
 8006368:	0249      	lsls	r1, r1, #9
 800636a:	430a      	orrs	r2, r1
 800636c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800636e:	4b7b      	ldr	r3, [pc, #492]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006370:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006372:	4b7a      	ldr	r3, [pc, #488]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006374:	497c      	ldr	r1, [pc, #496]	; (8006568 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8006376:	400a      	ands	r2, r1
 8006378:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800637a:	4b78      	ldr	r3, [pc, #480]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	2201      	movs	r2, #1
 8006384:	4013      	ands	r3, r2
 8006386:	d016      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006388:	f7fd ffca 	bl	8004320 <HAL_GetTick>
 800638c:	0003      	movs	r3, r0
 800638e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006390:	e00c      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006392:	f7fd ffc5 	bl	8004320 <HAL_GetTick>
 8006396:	0002      	movs	r2, r0
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	4a73      	ldr	r2, [pc, #460]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d904      	bls.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80063a2:	2313      	movs	r3, #19
 80063a4:	18fb      	adds	r3, r7, r3
 80063a6:	2203      	movs	r2, #3
 80063a8:	701a      	strb	r2, [r3, #0]
            break;
 80063aa:	e004      	b.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063ac:	4b6b      	ldr	r3, [pc, #428]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063b0:	2202      	movs	r2, #2
 80063b2:	4013      	ands	r3, r2
 80063b4:	d0ed      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80063b6:	2313      	movs	r3, #19
 80063b8:	18fb      	adds	r3, r7, r3
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10a      	bne.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063c0:	4b66      	ldr	r3, [pc, #408]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c4:	4a67      	ldr	r2, [pc, #412]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80063c6:	4013      	ands	r3, r2
 80063c8:	0019      	movs	r1, r3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063ce:	4b63      	ldr	r3, [pc, #396]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063d0:	430a      	orrs	r2, r1
 80063d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80063d4:	e00c      	b.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80063d6:	2312      	movs	r3, #18
 80063d8:	18fb      	adds	r3, r7, r3
 80063da:	2213      	movs	r2, #19
 80063dc:	18ba      	adds	r2, r7, r2
 80063de:	7812      	ldrb	r2, [r2, #0]
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	e005      	b.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063e4:	2312      	movs	r3, #18
 80063e6:	18fb      	adds	r3, r7, r3
 80063e8:	2213      	movs	r2, #19
 80063ea:	18ba      	adds	r2, r7, r2
 80063ec:	7812      	ldrb	r2, [r2, #0]
 80063ee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063f0:	2311      	movs	r3, #17
 80063f2:	18fb      	adds	r3, r7, r3
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d105      	bne.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063fa:	4b58      	ldr	r3, [pc, #352]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80063fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063fe:	4b57      	ldr	r3, [pc, #348]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006400:	495b      	ldr	r1, [pc, #364]	; (8006570 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8006402:	400a      	ands	r2, r1
 8006404:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2201      	movs	r2, #1
 800640c:	4013      	ands	r3, r2
 800640e:	d009      	beq.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006410:	4b52      	ldr	r3, [pc, #328]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006414:	2203      	movs	r2, #3
 8006416:	4393      	bics	r3, r2
 8006418:	0019      	movs	r1, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	4b4f      	ldr	r3, [pc, #316]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006420:	430a      	orrs	r2, r1
 8006422:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2210      	movs	r2, #16
 800642a:	4013      	ands	r3, r2
 800642c:	d009      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800642e:	4b4b      	ldr	r3, [pc, #300]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006432:	4a50      	ldr	r2, [pc, #320]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006434:	4013      	ands	r3, r2
 8006436:	0019      	movs	r1, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	4b47      	ldr	r3, [pc, #284]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800643e:	430a      	orrs	r2, r1
 8006440:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	2380      	movs	r3, #128	; 0x80
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4013      	ands	r3, r2
 800644c:	d009      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800644e:	4b43      	ldr	r3, [pc, #268]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006452:	4a49      	ldr	r2, [pc, #292]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8006454:	4013      	ands	r3, r2
 8006456:	0019      	movs	r1, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	695a      	ldr	r2, [r3, #20]
 800645c:	4b3f      	ldr	r3, [pc, #252]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800645e:	430a      	orrs	r2, r1
 8006460:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	2380      	movs	r3, #128	; 0x80
 8006468:	00db      	lsls	r3, r3, #3
 800646a:	4013      	ands	r3, r2
 800646c:	d009      	beq.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800646e:	4b3b      	ldr	r3, [pc, #236]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006472:	4a42      	ldr	r2, [pc, #264]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006474:	4013      	ands	r3, r2
 8006476:	0019      	movs	r1, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	699a      	ldr	r2, [r3, #24]
 800647c:	4b37      	ldr	r3, [pc, #220]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800647e:	430a      	orrs	r2, r1
 8006480:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2220      	movs	r2, #32
 8006488:	4013      	ands	r3, r2
 800648a:	d009      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800648c:	4b33      	ldr	r3, [pc, #204]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800648e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006490:	4a3b      	ldr	r2, [pc, #236]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006492:	4013      	ands	r3, r2
 8006494:	0019      	movs	r1, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68da      	ldr	r2, [r3, #12]
 800649a:	4b30      	ldr	r3, [pc, #192]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800649c:	430a      	orrs	r2, r1
 800649e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	2380      	movs	r3, #128	; 0x80
 80064a6:	01db      	lsls	r3, r3, #7
 80064a8:	4013      	ands	r3, r2
 80064aa:	d015      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064ac:	4b2b      	ldr	r3, [pc, #172]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80064ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	0899      	lsrs	r1, r3, #2
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	69da      	ldr	r2, [r3, #28]
 80064b8:	4b28      	ldr	r3, [pc, #160]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80064ba:	430a      	orrs	r2, r1
 80064bc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	69da      	ldr	r2, [r3, #28]
 80064c2:	2380      	movs	r3, #128	; 0x80
 80064c4:	05db      	lsls	r3, r3, #23
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d106      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80064ca:	4b24      	ldr	r3, [pc, #144]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	4b23      	ldr	r3, [pc, #140]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80064d0:	2180      	movs	r1, #128	; 0x80
 80064d2:	0249      	lsls	r1, r1, #9
 80064d4:	430a      	orrs	r2, r1
 80064d6:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	2380      	movs	r3, #128	; 0x80
 80064de:	039b      	lsls	r3, r3, #14
 80064e0:	4013      	ands	r3, r2
 80064e2:	d016      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80064e4:	4b1d      	ldr	r3, [pc, #116]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80064e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e8:	4a26      	ldr	r2, [pc, #152]	; (8006584 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80064ea:	4013      	ands	r3, r2
 80064ec:	0019      	movs	r1, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a1a      	ldr	r2, [r3, #32]
 80064f2:	4b1a      	ldr	r3, [pc, #104]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80064f4:	430a      	orrs	r2, r1
 80064f6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a1a      	ldr	r2, [r3, #32]
 80064fc:	2380      	movs	r3, #128	; 0x80
 80064fe:	03db      	lsls	r3, r3, #15
 8006500:	429a      	cmp	r2, r3
 8006502:	d106      	bne.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006504:	4b15      	ldr	r3, [pc, #84]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006506:	68da      	ldr	r2, [r3, #12]
 8006508:	4b14      	ldr	r3, [pc, #80]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800650a:	2180      	movs	r1, #128	; 0x80
 800650c:	0449      	lsls	r1, r1, #17
 800650e:	430a      	orrs	r2, r1
 8006510:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	2380      	movs	r3, #128	; 0x80
 8006518:	011b      	lsls	r3, r3, #4
 800651a:	4013      	ands	r3, r2
 800651c:	d016      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800651e:	4b0f      	ldr	r3, [pc, #60]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006522:	4a19      	ldr	r2, [pc, #100]	; (8006588 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006524:	4013      	ands	r3, r2
 8006526:	0019      	movs	r1, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691a      	ldr	r2, [r3, #16]
 800652c:	4b0b      	ldr	r3, [pc, #44]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800652e:	430a      	orrs	r2, r1
 8006530:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691a      	ldr	r2, [r3, #16]
 8006536:	2380      	movs	r3, #128	; 0x80
 8006538:	01db      	lsls	r3, r3, #7
 800653a:	429a      	cmp	r2, r3
 800653c:	d106      	bne.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800653e:	4b07      	ldr	r3, [pc, #28]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	4b06      	ldr	r3, [pc, #24]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006544:	2180      	movs	r1, #128	; 0x80
 8006546:	0249      	lsls	r1, r1, #9
 8006548:	430a      	orrs	r2, r1
 800654a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800654c:	2312      	movs	r3, #18
 800654e:	18fb      	adds	r3, r7, r3
 8006550:	781b      	ldrb	r3, [r3, #0]
}
 8006552:	0018      	movs	r0, r3
 8006554:	46bd      	mov	sp, r7
 8006556:	b006      	add	sp, #24
 8006558:	bd80      	pop	{r7, pc}
 800655a:	46c0      	nop			; (mov r8, r8)
 800655c:	40021000 	.word	0x40021000
 8006560:	40007000 	.word	0x40007000
 8006564:	fffffcff 	.word	0xfffffcff
 8006568:	fffeffff 	.word	0xfffeffff
 800656c:	00001388 	.word	0x00001388
 8006570:	efffffff 	.word	0xefffffff
 8006574:	fffff3ff 	.word	0xfffff3ff
 8006578:	fff3ffff 	.word	0xfff3ffff
 800657c:	ffcfffff 	.word	0xffcfffff
 8006580:	ffffcfff 	.word	0xffffcfff
 8006584:	ffbfffff 	.word	0xffbfffff
 8006588:	ffff3fff 	.word	0xffff3fff

0800658c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d101      	bne.n	800659e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e04a      	b.n	8006634 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	223d      	movs	r2, #61	; 0x3d
 80065a2:	5c9b      	ldrb	r3, [r3, r2]
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d107      	bne.n	80065ba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	223c      	movs	r2, #60	; 0x3c
 80065ae:	2100      	movs	r1, #0
 80065b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	0018      	movs	r0, r3
 80065b6:	f7fd fc09 	bl	8003dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	223d      	movs	r2, #61	; 0x3d
 80065be:	2102      	movs	r1, #2
 80065c0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3304      	adds	r3, #4
 80065ca:	0019      	movs	r1, r3
 80065cc:	0010      	movs	r0, r2
 80065ce:	f000 fadf 	bl	8006b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2248      	movs	r2, #72	; 0x48
 80065d6:	2101      	movs	r1, #1
 80065d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	223e      	movs	r2, #62	; 0x3e
 80065de:	2101      	movs	r1, #1
 80065e0:	5499      	strb	r1, [r3, r2]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	223f      	movs	r2, #63	; 0x3f
 80065e6:	2101      	movs	r1, #1
 80065e8:	5499      	strb	r1, [r3, r2]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2240      	movs	r2, #64	; 0x40
 80065ee:	2101      	movs	r1, #1
 80065f0:	5499      	strb	r1, [r3, r2]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2241      	movs	r2, #65	; 0x41
 80065f6:	2101      	movs	r1, #1
 80065f8:	5499      	strb	r1, [r3, r2]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2242      	movs	r2, #66	; 0x42
 80065fe:	2101      	movs	r1, #1
 8006600:	5499      	strb	r1, [r3, r2]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2243      	movs	r2, #67	; 0x43
 8006606:	2101      	movs	r1, #1
 8006608:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2244      	movs	r2, #68	; 0x44
 800660e:	2101      	movs	r1, #1
 8006610:	5499      	strb	r1, [r3, r2]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2245      	movs	r2, #69	; 0x45
 8006616:	2101      	movs	r1, #1
 8006618:	5499      	strb	r1, [r3, r2]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2246      	movs	r2, #70	; 0x46
 800661e:	2101      	movs	r1, #1
 8006620:	5499      	strb	r1, [r3, r2]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2247      	movs	r2, #71	; 0x47
 8006626:	2101      	movs	r1, #1
 8006628:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	223d      	movs	r2, #61	; 0x3d
 800662e:	2101      	movs	r1, #1
 8006630:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	0018      	movs	r0, r3
 8006636:	46bd      	mov	sp, r7
 8006638:	b002      	add	sp, #8
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d101      	bne.n	800664e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e04a      	b.n	80066e4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	223d      	movs	r2, #61	; 0x3d
 8006652:	5c9b      	ldrb	r3, [r3, r2]
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d107      	bne.n	800666a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	223c      	movs	r2, #60	; 0x3c
 800665e:	2100      	movs	r1, #0
 8006660:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	0018      	movs	r0, r3
 8006666:	f7fd fb93 	bl	8003d90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	223d      	movs	r2, #61	; 0x3d
 800666e:	2102      	movs	r1, #2
 8006670:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	3304      	adds	r3, #4
 800667a:	0019      	movs	r1, r3
 800667c:	0010      	movs	r0, r2
 800667e:	f000 fa87 	bl	8006b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2248      	movs	r2, #72	; 0x48
 8006686:	2101      	movs	r1, #1
 8006688:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	223e      	movs	r2, #62	; 0x3e
 800668e:	2101      	movs	r1, #1
 8006690:	5499      	strb	r1, [r3, r2]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	223f      	movs	r2, #63	; 0x3f
 8006696:	2101      	movs	r1, #1
 8006698:	5499      	strb	r1, [r3, r2]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2240      	movs	r2, #64	; 0x40
 800669e:	2101      	movs	r1, #1
 80066a0:	5499      	strb	r1, [r3, r2]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2241      	movs	r2, #65	; 0x41
 80066a6:	2101      	movs	r1, #1
 80066a8:	5499      	strb	r1, [r3, r2]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2242      	movs	r2, #66	; 0x42
 80066ae:	2101      	movs	r1, #1
 80066b0:	5499      	strb	r1, [r3, r2]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2243      	movs	r2, #67	; 0x43
 80066b6:	2101      	movs	r1, #1
 80066b8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2244      	movs	r2, #68	; 0x44
 80066be:	2101      	movs	r1, #1
 80066c0:	5499      	strb	r1, [r3, r2]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2245      	movs	r2, #69	; 0x45
 80066c6:	2101      	movs	r1, #1
 80066c8:	5499      	strb	r1, [r3, r2]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2246      	movs	r2, #70	; 0x46
 80066ce:	2101      	movs	r1, #1
 80066d0:	5499      	strb	r1, [r3, r2]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2247      	movs	r2, #71	; 0x47
 80066d6:	2101      	movs	r1, #1
 80066d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	223d      	movs	r2, #61	; 0x3d
 80066de:	2101      	movs	r1, #1
 80066e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	0018      	movs	r0, r3
 80066e6:	46bd      	mov	sp, r7
 80066e8:	b002      	add	sp, #8
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	2202      	movs	r2, #2
 80066fc:	4013      	ands	r3, r2
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d124      	bne.n	800674c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	2202      	movs	r2, #2
 800670a:	4013      	ands	r3, r2
 800670c:	2b02      	cmp	r3, #2
 800670e:	d11d      	bne.n	800674c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2203      	movs	r2, #3
 8006716:	4252      	negs	r2, r2
 8006718:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	2203      	movs	r2, #3
 8006728:	4013      	ands	r3, r2
 800672a:	d004      	beq.n	8006736 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	0018      	movs	r0, r3
 8006730:	f000 fa16 	bl	8006b60 <HAL_TIM_IC_CaptureCallback>
 8006734:	e007      	b.n	8006746 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	0018      	movs	r0, r3
 800673a:	f000 fa09 	bl	8006b50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	0018      	movs	r0, r3
 8006742:	f000 fa15 	bl	8006b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	691b      	ldr	r3, [r3, #16]
 8006752:	2204      	movs	r2, #4
 8006754:	4013      	ands	r3, r2
 8006756:	2b04      	cmp	r3, #4
 8006758:	d125      	bne.n	80067a6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	2204      	movs	r2, #4
 8006762:	4013      	ands	r3, r2
 8006764:	2b04      	cmp	r3, #4
 8006766:	d11e      	bne.n	80067a6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2205      	movs	r2, #5
 800676e:	4252      	negs	r2, r2
 8006770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2202      	movs	r2, #2
 8006776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	23c0      	movs	r3, #192	; 0xc0
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4013      	ands	r3, r2
 8006784:	d004      	beq.n	8006790 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	0018      	movs	r0, r3
 800678a:	f000 f9e9 	bl	8006b60 <HAL_TIM_IC_CaptureCallback>
 800678e:	e007      	b.n	80067a0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	0018      	movs	r0, r3
 8006794:	f000 f9dc 	bl	8006b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	0018      	movs	r0, r3
 800679c:	f000 f9e8 	bl	8006b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	2208      	movs	r2, #8
 80067ae:	4013      	ands	r3, r2
 80067b0:	2b08      	cmp	r3, #8
 80067b2:	d124      	bne.n	80067fe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	2208      	movs	r2, #8
 80067bc:	4013      	ands	r3, r2
 80067be:	2b08      	cmp	r3, #8
 80067c0:	d11d      	bne.n	80067fe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2209      	movs	r2, #9
 80067c8:	4252      	negs	r2, r2
 80067ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2204      	movs	r2, #4
 80067d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	2203      	movs	r2, #3
 80067da:	4013      	ands	r3, r2
 80067dc:	d004      	beq.n	80067e8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	0018      	movs	r0, r3
 80067e2:	f000 f9bd 	bl	8006b60 <HAL_TIM_IC_CaptureCallback>
 80067e6:	e007      	b.n	80067f8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	0018      	movs	r0, r3
 80067ec:	f000 f9b0 	bl	8006b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	0018      	movs	r0, r3
 80067f4:	f000 f9bc 	bl	8006b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	691b      	ldr	r3, [r3, #16]
 8006804:	2210      	movs	r2, #16
 8006806:	4013      	ands	r3, r2
 8006808:	2b10      	cmp	r3, #16
 800680a:	d125      	bne.n	8006858 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	2210      	movs	r2, #16
 8006814:	4013      	ands	r3, r2
 8006816:	2b10      	cmp	r3, #16
 8006818:	d11e      	bne.n	8006858 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2211      	movs	r2, #17
 8006820:	4252      	negs	r2, r2
 8006822:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2208      	movs	r2, #8
 8006828:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	69da      	ldr	r2, [r3, #28]
 8006830:	23c0      	movs	r3, #192	; 0xc0
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4013      	ands	r3, r2
 8006836:	d004      	beq.n	8006842 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	0018      	movs	r0, r3
 800683c:	f000 f990 	bl	8006b60 <HAL_TIM_IC_CaptureCallback>
 8006840:	e007      	b.n	8006852 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	0018      	movs	r0, r3
 8006846:	f000 f983 	bl	8006b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	0018      	movs	r0, r3
 800684e:	f000 f98f 	bl	8006b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	2201      	movs	r2, #1
 8006860:	4013      	ands	r3, r2
 8006862:	2b01      	cmp	r3, #1
 8006864:	d10f      	bne.n	8006886 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	2201      	movs	r2, #1
 800686e:	4013      	ands	r3, r2
 8006870:	2b01      	cmp	r3, #1
 8006872:	d108      	bne.n	8006886 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2202      	movs	r2, #2
 800687a:	4252      	negs	r2, r2
 800687c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	0018      	movs	r0, r3
 8006882:	f7fc fcbd 	bl	8003200 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	691b      	ldr	r3, [r3, #16]
 800688c:	2280      	movs	r2, #128	; 0x80
 800688e:	4013      	ands	r3, r2
 8006890:	2b80      	cmp	r3, #128	; 0x80
 8006892:	d10f      	bne.n	80068b4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	2280      	movs	r2, #128	; 0x80
 800689c:	4013      	ands	r3, r2
 800689e:	2b80      	cmp	r3, #128	; 0x80
 80068a0:	d108      	bne.n	80068b4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2281      	movs	r2, #129	; 0x81
 80068a8:	4252      	negs	r2, r2
 80068aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	0018      	movs	r0, r3
 80068b0:	f000 fcf0 	bl	8007294 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	691a      	ldr	r2, [r3, #16]
 80068ba:	2380      	movs	r3, #128	; 0x80
 80068bc:	005b      	lsls	r3, r3, #1
 80068be:	401a      	ands	r2, r3
 80068c0:	2380      	movs	r3, #128	; 0x80
 80068c2:	005b      	lsls	r3, r3, #1
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d10e      	bne.n	80068e6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	2280      	movs	r2, #128	; 0x80
 80068d0:	4013      	ands	r3, r2
 80068d2:	2b80      	cmp	r3, #128	; 0x80
 80068d4:	d107      	bne.n	80068e6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a1c      	ldr	r2, [pc, #112]	; (800694c <HAL_TIM_IRQHandler+0x260>)
 80068dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	0018      	movs	r0, r3
 80068e2:	f000 fcdf 	bl	80072a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	2240      	movs	r2, #64	; 0x40
 80068ee:	4013      	ands	r3, r2
 80068f0:	2b40      	cmp	r3, #64	; 0x40
 80068f2:	d10f      	bne.n	8006914 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	2240      	movs	r2, #64	; 0x40
 80068fc:	4013      	ands	r3, r2
 80068fe:	2b40      	cmp	r3, #64	; 0x40
 8006900:	d108      	bne.n	8006914 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2241      	movs	r2, #65	; 0x41
 8006908:	4252      	negs	r2, r2
 800690a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	0018      	movs	r0, r3
 8006910:	f000 f936 	bl	8006b80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	2220      	movs	r2, #32
 800691c:	4013      	ands	r3, r2
 800691e:	2b20      	cmp	r3, #32
 8006920:	d10f      	bne.n	8006942 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	2220      	movs	r2, #32
 800692a:	4013      	ands	r3, r2
 800692c:	2b20      	cmp	r3, #32
 800692e:	d108      	bne.n	8006942 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2221      	movs	r2, #33	; 0x21
 8006936:	4252      	negs	r2, r2
 8006938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	0018      	movs	r0, r3
 800693e:	f000 fca1 	bl	8007284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006942:	46c0      	nop			; (mov r8, r8)
 8006944:	46bd      	mov	sp, r7
 8006946:	b002      	add	sp, #8
 8006948:	bd80      	pop	{r7, pc}
 800694a:	46c0      	nop			; (mov r8, r8)
 800694c:	fffffeff 	.word	0xfffffeff

08006950 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800695c:	2317      	movs	r3, #23
 800695e:	18fb      	adds	r3, r7, r3
 8006960:	2200      	movs	r2, #0
 8006962:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	223c      	movs	r2, #60	; 0x3c
 8006968:	5c9b      	ldrb	r3, [r3, r2]
 800696a:	2b01      	cmp	r3, #1
 800696c:	d101      	bne.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x22>
 800696e:	2302      	movs	r3, #2
 8006970:	e0e5      	b.n	8006b3e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	223c      	movs	r2, #60	; 0x3c
 8006976:	2101      	movs	r1, #1
 8006978:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b14      	cmp	r3, #20
 800697e:	d900      	bls.n	8006982 <HAL_TIM_PWM_ConfigChannel+0x32>
 8006980:	e0d1      	b.n	8006b26 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	009a      	lsls	r2, r3, #2
 8006986:	4b70      	ldr	r3, [pc, #448]	; (8006b48 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8006988:	18d3      	adds	r3, r2, r3
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	0011      	movs	r1, r2
 8006996:	0018      	movs	r0, r3
 8006998:	f000 f970 	bl	8006c7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	699a      	ldr	r2, [r3, #24]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2108      	movs	r1, #8
 80069a8:	430a      	orrs	r2, r1
 80069aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	699a      	ldr	r2, [r3, #24]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2104      	movs	r1, #4
 80069b8:	438a      	bics	r2, r1
 80069ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6999      	ldr	r1, [r3, #24]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	691a      	ldr	r2, [r3, #16]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	430a      	orrs	r2, r1
 80069cc:	619a      	str	r2, [r3, #24]
      break;
 80069ce:	e0af      	b.n	8006b30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	0011      	movs	r1, r2
 80069d8:	0018      	movs	r0, r3
 80069da:	f000 f9cf 	bl	8006d7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	699a      	ldr	r2, [r3, #24]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2180      	movs	r1, #128	; 0x80
 80069ea:	0109      	lsls	r1, r1, #4
 80069ec:	430a      	orrs	r2, r1
 80069ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	699a      	ldr	r2, [r3, #24]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4954      	ldr	r1, [pc, #336]	; (8006b4c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80069fc:	400a      	ands	r2, r1
 80069fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6999      	ldr	r1, [r3, #24]
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	021a      	lsls	r2, r3, #8
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	430a      	orrs	r2, r1
 8006a12:	619a      	str	r2, [r3, #24]
      break;
 8006a14:	e08c      	b.n	8006b30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	0011      	movs	r1, r2
 8006a1e:	0018      	movs	r0, r3
 8006a20:	f000 fa2a 	bl	8006e78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	69da      	ldr	r2, [r3, #28]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2108      	movs	r1, #8
 8006a30:	430a      	orrs	r2, r1
 8006a32:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	69da      	ldr	r2, [r3, #28]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2104      	movs	r1, #4
 8006a40:	438a      	bics	r2, r1
 8006a42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	69d9      	ldr	r1, [r3, #28]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	691a      	ldr	r2, [r3, #16]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	61da      	str	r2, [r3, #28]
      break;
 8006a56:	e06b      	b.n	8006b30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68ba      	ldr	r2, [r7, #8]
 8006a5e:	0011      	movs	r1, r2
 8006a60:	0018      	movs	r0, r3
 8006a62:	f000 fa8b 	bl	8006f7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	69da      	ldr	r2, [r3, #28]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2180      	movs	r1, #128	; 0x80
 8006a72:	0109      	lsls	r1, r1, #4
 8006a74:	430a      	orrs	r2, r1
 8006a76:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	69da      	ldr	r2, [r3, #28]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4932      	ldr	r1, [pc, #200]	; (8006b4c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8006a84:	400a      	ands	r2, r1
 8006a86:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	69d9      	ldr	r1, [r3, #28]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	021a      	lsls	r2, r3, #8
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	61da      	str	r2, [r3, #28]
      break;
 8006a9c:	e048      	b.n	8006b30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68ba      	ldr	r2, [r7, #8]
 8006aa4:	0011      	movs	r1, r2
 8006aa6:	0018      	movs	r0, r3
 8006aa8:	f000 facc 	bl	8007044 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2108      	movs	r1, #8
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2104      	movs	r1, #4
 8006ac8:	438a      	bics	r2, r1
 8006aca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	691a      	ldr	r2, [r3, #16]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ade:	e027      	b.n	8006b30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	0011      	movs	r1, r2
 8006ae8:	0018      	movs	r0, r3
 8006aea:	f000 fb05 	bl	80070f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2180      	movs	r1, #128	; 0x80
 8006afa:	0109      	lsls	r1, r1, #4
 8006afc:	430a      	orrs	r2, r1
 8006afe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4910      	ldr	r1, [pc, #64]	; (8006b4c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8006b0c:	400a      	ands	r2, r1
 8006b0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	021a      	lsls	r2, r3, #8
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	430a      	orrs	r2, r1
 8006b22:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006b24:	e004      	b.n	8006b30 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8006b26:	2317      	movs	r3, #23
 8006b28:	18fb      	adds	r3, r7, r3
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	701a      	strb	r2, [r3, #0]
      break;
 8006b2e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	223c      	movs	r2, #60	; 0x3c
 8006b34:	2100      	movs	r1, #0
 8006b36:	5499      	strb	r1, [r3, r2]

  return status;
 8006b38:	2317      	movs	r3, #23
 8006b3a:	18fb      	adds	r3, r7, r3
 8006b3c:	781b      	ldrb	r3, [r3, #0]
}
 8006b3e:	0018      	movs	r0, r3
 8006b40:	46bd      	mov	sp, r7
 8006b42:	b006      	add	sp, #24
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	46c0      	nop			; (mov r8, r8)
 8006b48:	0800d248 	.word	0x0800d248
 8006b4c:	fffffbff 	.word	0xfffffbff

08006b50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b58:	46c0      	nop			; (mov r8, r8)
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	b002      	add	sp, #8
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b68:	46c0      	nop			; (mov r8, r8)
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	b002      	add	sp, #8
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b78:	46c0      	nop			; (mov r8, r8)
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	b002      	add	sp, #8
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b88:	46c0      	nop			; (mov r8, r8)
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	b002      	add	sp, #8
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a30      	ldr	r2, [pc, #192]	; (8006c64 <TIM_Base_SetConfig+0xd4>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d008      	beq.n	8006bba <TIM_Base_SetConfig+0x2a>
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	2380      	movs	r3, #128	; 0x80
 8006bac:	05db      	lsls	r3, r3, #23
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d003      	beq.n	8006bba <TIM_Base_SetConfig+0x2a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a2c      	ldr	r2, [pc, #176]	; (8006c68 <TIM_Base_SetConfig+0xd8>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d108      	bne.n	8006bcc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2270      	movs	r2, #112	; 0x70
 8006bbe:	4393      	bics	r3, r2
 8006bc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a25      	ldr	r2, [pc, #148]	; (8006c64 <TIM_Base_SetConfig+0xd4>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d014      	beq.n	8006bfe <TIM_Base_SetConfig+0x6e>
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	2380      	movs	r3, #128	; 0x80
 8006bd8:	05db      	lsls	r3, r3, #23
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d00f      	beq.n	8006bfe <TIM_Base_SetConfig+0x6e>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a21      	ldr	r2, [pc, #132]	; (8006c68 <TIM_Base_SetConfig+0xd8>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d00b      	beq.n	8006bfe <TIM_Base_SetConfig+0x6e>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a20      	ldr	r2, [pc, #128]	; (8006c6c <TIM_Base_SetConfig+0xdc>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d007      	beq.n	8006bfe <TIM_Base_SetConfig+0x6e>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a1f      	ldr	r2, [pc, #124]	; (8006c70 <TIM_Base_SetConfig+0xe0>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d003      	beq.n	8006bfe <TIM_Base_SetConfig+0x6e>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a1e      	ldr	r2, [pc, #120]	; (8006c74 <TIM_Base_SetConfig+0xe4>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d108      	bne.n	8006c10 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4a1d      	ldr	r2, [pc, #116]	; (8006c78 <TIM_Base_SetConfig+0xe8>)
 8006c02:	4013      	ands	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2280      	movs	r2, #128	; 0x80
 8006c14:	4393      	bics	r3, r2
 8006c16:	001a      	movs	r2, r3
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a0a      	ldr	r2, [pc, #40]	; (8006c64 <TIM_Base_SetConfig+0xd4>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d007      	beq.n	8006c4e <TIM_Base_SetConfig+0xbe>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a0b      	ldr	r2, [pc, #44]	; (8006c70 <TIM_Base_SetConfig+0xe0>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d003      	beq.n	8006c4e <TIM_Base_SetConfig+0xbe>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a0a      	ldr	r2, [pc, #40]	; (8006c74 <TIM_Base_SetConfig+0xe4>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d103      	bne.n	8006c56 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	691a      	ldr	r2, [r3, #16]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	615a      	str	r2, [r3, #20]
}
 8006c5c:	46c0      	nop			; (mov r8, r8)
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	b004      	add	sp, #16
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	40012c00 	.word	0x40012c00
 8006c68:	40000400 	.word	0x40000400
 8006c6c:	40002000 	.word	0x40002000
 8006c70:	40014400 	.word	0x40014400
 8006c74:	40014800 	.word	0x40014800
 8006c78:	fffffcff 	.word	0xfffffcff

08006c7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b086      	sub	sp, #24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	4393      	bics	r3, r2
 8006c8e:	001a      	movs	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4a2e      	ldr	r2, [pc, #184]	; (8006d64 <TIM_OC1_SetConfig+0xe8>)
 8006caa:	4013      	ands	r3, r2
 8006cac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2203      	movs	r2, #3
 8006cb2:	4393      	bics	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68fa      	ldr	r2, [r7, #12]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	4393      	bics	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a24      	ldr	r2, [pc, #144]	; (8006d68 <TIM_OC1_SetConfig+0xec>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d007      	beq.n	8006cea <TIM_OC1_SetConfig+0x6e>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a23      	ldr	r2, [pc, #140]	; (8006d6c <TIM_OC1_SetConfig+0xf0>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d003      	beq.n	8006cea <TIM_OC1_SetConfig+0x6e>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a22      	ldr	r2, [pc, #136]	; (8006d70 <TIM_OC1_SetConfig+0xf4>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d10c      	bne.n	8006d04 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2208      	movs	r2, #8
 8006cee:	4393      	bics	r3, r2
 8006cf0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	2204      	movs	r2, #4
 8006d00:	4393      	bics	r3, r2
 8006d02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a18      	ldr	r2, [pc, #96]	; (8006d68 <TIM_OC1_SetConfig+0xec>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d007      	beq.n	8006d1c <TIM_OC1_SetConfig+0xa0>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a17      	ldr	r2, [pc, #92]	; (8006d6c <TIM_OC1_SetConfig+0xf0>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d003      	beq.n	8006d1c <TIM_OC1_SetConfig+0xa0>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a16      	ldr	r2, [pc, #88]	; (8006d70 <TIM_OC1_SetConfig+0xf4>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d111      	bne.n	8006d40 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	4a15      	ldr	r2, [pc, #84]	; (8006d74 <TIM_OC1_SetConfig+0xf8>)
 8006d20:	4013      	ands	r3, r2
 8006d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	4a14      	ldr	r2, [pc, #80]	; (8006d78 <TIM_OC1_SetConfig+0xfc>)
 8006d28:	4013      	ands	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	695b      	ldr	r3, [r3, #20]
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	693a      	ldr	r2, [r7, #16]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	621a      	str	r2, [r3, #32]
}
 8006d5a:	46c0      	nop			; (mov r8, r8)
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	b006      	add	sp, #24
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	46c0      	nop			; (mov r8, r8)
 8006d64:	fffeff8f 	.word	0xfffeff8f
 8006d68:	40012c00 	.word	0x40012c00
 8006d6c:	40014400 	.word	0x40014400
 8006d70:	40014800 	.word	0x40014800
 8006d74:	fffffeff 	.word	0xfffffeff
 8006d78:	fffffdff 	.word	0xfffffdff

08006d7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b086      	sub	sp, #24
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	2210      	movs	r2, #16
 8006d8c:	4393      	bics	r3, r2
 8006d8e:	001a      	movs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a1b      	ldr	r3, [r3, #32]
 8006d98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	4a2c      	ldr	r2, [pc, #176]	; (8006e5c <TIM_OC2_SetConfig+0xe0>)
 8006daa:	4013      	ands	r3, r2
 8006dac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	4a2b      	ldr	r2, [pc, #172]	; (8006e60 <TIM_OC2_SetConfig+0xe4>)
 8006db2:	4013      	ands	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	021b      	lsls	r3, r3, #8
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	4393      	bics	r3, r2
 8006dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	011b      	lsls	r3, r3, #4
 8006dd0:	697a      	ldr	r2, [r7, #20]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a22      	ldr	r2, [pc, #136]	; (8006e64 <TIM_OC2_SetConfig+0xe8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d10d      	bne.n	8006dfa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2280      	movs	r2, #128	; 0x80
 8006de2:	4393      	bics	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	011b      	lsls	r3, r3, #4
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	2240      	movs	r2, #64	; 0x40
 8006df6:	4393      	bics	r3, r2
 8006df8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a19      	ldr	r2, [pc, #100]	; (8006e64 <TIM_OC2_SetConfig+0xe8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d007      	beq.n	8006e12 <TIM_OC2_SetConfig+0x96>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a18      	ldr	r2, [pc, #96]	; (8006e68 <TIM_OC2_SetConfig+0xec>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d003      	beq.n	8006e12 <TIM_OC2_SetConfig+0x96>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a17      	ldr	r2, [pc, #92]	; (8006e6c <TIM_OC2_SetConfig+0xf0>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d113      	bne.n	8006e3a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	4a16      	ldr	r2, [pc, #88]	; (8006e70 <TIM_OC2_SetConfig+0xf4>)
 8006e16:	4013      	ands	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	4a15      	ldr	r2, [pc, #84]	; (8006e74 <TIM_OC2_SetConfig+0xf8>)
 8006e1e:	4013      	ands	r3, r2
 8006e20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	695b      	ldr	r3, [r3, #20]
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	697a      	ldr	r2, [r7, #20]
 8006e52:	621a      	str	r2, [r3, #32]
}
 8006e54:	46c0      	nop			; (mov r8, r8)
 8006e56:	46bd      	mov	sp, r7
 8006e58:	b006      	add	sp, #24
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	feff8fff 	.word	0xfeff8fff
 8006e60:	fffffcff 	.word	0xfffffcff
 8006e64:	40012c00 	.word	0x40012c00
 8006e68:	40014400 	.word	0x40014400
 8006e6c:	40014800 	.word	0x40014800
 8006e70:	fffffbff 	.word	0xfffffbff
 8006e74:	fffff7ff 	.word	0xfffff7ff

08006e78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	4a33      	ldr	r2, [pc, #204]	; (8006f54 <TIM_OC3_SetConfig+0xdc>)
 8006e88:	401a      	ands	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	4a2d      	ldr	r2, [pc, #180]	; (8006f58 <TIM_OC3_SetConfig+0xe0>)
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2203      	movs	r2, #3
 8006eac:	4393      	bics	r3, r2
 8006eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	4a27      	ldr	r2, [pc, #156]	; (8006f5c <TIM_OC3_SetConfig+0xe4>)
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	021b      	lsls	r3, r3, #8
 8006ec8:	697a      	ldr	r2, [r7, #20]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a23      	ldr	r2, [pc, #140]	; (8006f60 <TIM_OC3_SetConfig+0xe8>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d10d      	bne.n	8006ef2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	4a22      	ldr	r2, [pc, #136]	; (8006f64 <TIM_OC3_SetConfig+0xec>)
 8006eda:	4013      	ands	r3, r2
 8006edc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	021b      	lsls	r3, r3, #8
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	4a1e      	ldr	r2, [pc, #120]	; (8006f68 <TIM_OC3_SetConfig+0xf0>)
 8006eee:	4013      	ands	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a1a      	ldr	r2, [pc, #104]	; (8006f60 <TIM_OC3_SetConfig+0xe8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d007      	beq.n	8006f0a <TIM_OC3_SetConfig+0x92>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a1b      	ldr	r2, [pc, #108]	; (8006f6c <TIM_OC3_SetConfig+0xf4>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d003      	beq.n	8006f0a <TIM_OC3_SetConfig+0x92>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a1a      	ldr	r2, [pc, #104]	; (8006f70 <TIM_OC3_SetConfig+0xf8>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d113      	bne.n	8006f32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	4a19      	ldr	r2, [pc, #100]	; (8006f74 <TIM_OC3_SetConfig+0xfc>)
 8006f0e:	4013      	ands	r3, r2
 8006f10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	4a18      	ldr	r2, [pc, #96]	; (8006f78 <TIM_OC3_SetConfig+0x100>)
 8006f16:	4013      	ands	r3, r2
 8006f18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	011b      	lsls	r3, r3, #4
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	685a      	ldr	r2, [r3, #4]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	621a      	str	r2, [r3, #32]
}
 8006f4c:	46c0      	nop			; (mov r8, r8)
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	b006      	add	sp, #24
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	fffffeff 	.word	0xfffffeff
 8006f58:	fffeff8f 	.word	0xfffeff8f
 8006f5c:	fffffdff 	.word	0xfffffdff
 8006f60:	40012c00 	.word	0x40012c00
 8006f64:	fffff7ff 	.word	0xfffff7ff
 8006f68:	fffffbff 	.word	0xfffffbff
 8006f6c:	40014400 	.word	0x40014400
 8006f70:	40014800 	.word	0x40014800
 8006f74:	ffffefff 	.word	0xffffefff
 8006f78:	ffffdfff 	.word	0xffffdfff

08006f7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	4a26      	ldr	r2, [pc, #152]	; (8007024 <TIM_OC4_SetConfig+0xa8>)
 8006f8c:	401a      	ands	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	4a20      	ldr	r2, [pc, #128]	; (8007028 <TIM_OC4_SetConfig+0xac>)
 8006fa8:	4013      	ands	r3, r2
 8006faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	4a1f      	ldr	r2, [pc, #124]	; (800702c <TIM_OC4_SetConfig+0xb0>)
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	021b      	lsls	r3, r3, #8
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	4a1b      	ldr	r2, [pc, #108]	; (8007030 <TIM_OC4_SetConfig+0xb4>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	031b      	lsls	r3, r3, #12
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a17      	ldr	r2, [pc, #92]	; (8007034 <TIM_OC4_SetConfig+0xb8>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d007      	beq.n	8006fec <TIM_OC4_SetConfig+0x70>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a16      	ldr	r2, [pc, #88]	; (8007038 <TIM_OC4_SetConfig+0xbc>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d003      	beq.n	8006fec <TIM_OC4_SetConfig+0x70>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a15      	ldr	r2, [pc, #84]	; (800703c <TIM_OC4_SetConfig+0xc0>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d109      	bne.n	8007000 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	4a14      	ldr	r2, [pc, #80]	; (8007040 <TIM_OC4_SetConfig+0xc4>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	695b      	ldr	r3, [r3, #20]
 8006ff8:	019b      	lsls	r3, r3, #6
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	697a      	ldr	r2, [r7, #20]
 8007004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	685a      	ldr	r2, [r3, #4]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	621a      	str	r2, [r3, #32]
}
 800701a:	46c0      	nop			; (mov r8, r8)
 800701c:	46bd      	mov	sp, r7
 800701e:	b006      	add	sp, #24
 8007020:	bd80      	pop	{r7, pc}
 8007022:	46c0      	nop			; (mov r8, r8)
 8007024:	ffffefff 	.word	0xffffefff
 8007028:	feff8fff 	.word	0xfeff8fff
 800702c:	fffffcff 	.word	0xfffffcff
 8007030:	ffffdfff 	.word	0xffffdfff
 8007034:	40012c00 	.word	0x40012c00
 8007038:	40014400 	.word	0x40014400
 800703c:	40014800 	.word	0x40014800
 8007040:	ffffbfff 	.word	0xffffbfff

08007044 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b086      	sub	sp, #24
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	4a23      	ldr	r2, [pc, #140]	; (80070e0 <TIM_OC5_SetConfig+0x9c>)
 8007054:	401a      	ands	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800706a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	4a1d      	ldr	r2, [pc, #116]	; (80070e4 <TIM_OC5_SetConfig+0xa0>)
 8007070:	4013      	ands	r3, r2
 8007072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	4a19      	ldr	r2, [pc, #100]	; (80070e8 <TIM_OC5_SetConfig+0xa4>)
 8007082:	4013      	ands	r3, r2
 8007084:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	041b      	lsls	r3, r3, #16
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	4313      	orrs	r3, r2
 8007090:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a15      	ldr	r2, [pc, #84]	; (80070ec <TIM_OC5_SetConfig+0xa8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d007      	beq.n	80070aa <TIM_OC5_SetConfig+0x66>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a14      	ldr	r2, [pc, #80]	; (80070f0 <TIM_OC5_SetConfig+0xac>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d003      	beq.n	80070aa <TIM_OC5_SetConfig+0x66>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a13      	ldr	r2, [pc, #76]	; (80070f4 <TIM_OC5_SetConfig+0xb0>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d109      	bne.n	80070be <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	4a0c      	ldr	r2, [pc, #48]	; (80070e0 <TIM_OC5_SetConfig+0x9c>)
 80070ae:	4013      	ands	r3, r2
 80070b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	021b      	lsls	r3, r3, #8
 80070b8:	697a      	ldr	r2, [r7, #20]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685a      	ldr	r2, [r3, #4]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	693a      	ldr	r2, [r7, #16]
 80070d6:	621a      	str	r2, [r3, #32]
}
 80070d8:	46c0      	nop			; (mov r8, r8)
 80070da:	46bd      	mov	sp, r7
 80070dc:	b006      	add	sp, #24
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	fffeffff 	.word	0xfffeffff
 80070e4:	fffeff8f 	.word	0xfffeff8f
 80070e8:	fffdffff 	.word	0xfffdffff
 80070ec:	40012c00 	.word	0x40012c00
 80070f0:	40014400 	.word	0x40014400
 80070f4:	40014800 	.word	0x40014800

080070f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b086      	sub	sp, #24
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	4a24      	ldr	r2, [pc, #144]	; (8007198 <TIM_OC6_SetConfig+0xa0>)
 8007108:	401a      	ands	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4a1e      	ldr	r2, [pc, #120]	; (800719c <TIM_OC6_SetConfig+0xa4>)
 8007124:	4013      	ands	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	021b      	lsls	r3, r3, #8
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	4a1a      	ldr	r2, [pc, #104]	; (80071a0 <TIM_OC6_SetConfig+0xa8>)
 8007138:	4013      	ands	r3, r2
 800713a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	051b      	lsls	r3, r3, #20
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	4313      	orrs	r3, r2
 8007146:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a16      	ldr	r2, [pc, #88]	; (80071a4 <TIM_OC6_SetConfig+0xac>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d007      	beq.n	8007160 <TIM_OC6_SetConfig+0x68>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a15      	ldr	r2, [pc, #84]	; (80071a8 <TIM_OC6_SetConfig+0xb0>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d003      	beq.n	8007160 <TIM_OC6_SetConfig+0x68>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a14      	ldr	r2, [pc, #80]	; (80071ac <TIM_OC6_SetConfig+0xb4>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d109      	bne.n	8007174 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	4a13      	ldr	r2, [pc, #76]	; (80071b0 <TIM_OC6_SetConfig+0xb8>)
 8007164:	4013      	ands	r3, r2
 8007166:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	695b      	ldr	r3, [r3, #20]
 800716c:	029b      	lsls	r3, r3, #10
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	4313      	orrs	r3, r2
 8007172:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	697a      	ldr	r2, [r7, #20]
 8007178:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	685a      	ldr	r2, [r3, #4]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	621a      	str	r2, [r3, #32]
}
 800718e:	46c0      	nop			; (mov r8, r8)
 8007190:	46bd      	mov	sp, r7
 8007192:	b006      	add	sp, #24
 8007194:	bd80      	pop	{r7, pc}
 8007196:	46c0      	nop			; (mov r8, r8)
 8007198:	ffefffff 	.word	0xffefffff
 800719c:	feff8fff 	.word	0xfeff8fff
 80071a0:	ffdfffff 	.word	0xffdfffff
 80071a4:	40012c00 	.word	0x40012c00
 80071a8:	40014400 	.word	0x40014400
 80071ac:	40014800 	.word	0x40014800
 80071b0:	fffbffff 	.word	0xfffbffff

080071b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	223c      	movs	r2, #60	; 0x3c
 80071c2:	5c9b      	ldrb	r3, [r3, r2]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d101      	bne.n	80071cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071c8:	2302      	movs	r3, #2
 80071ca:	e050      	b.n	800726e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	223c      	movs	r2, #60	; 0x3c
 80071d0:	2101      	movs	r1, #1
 80071d2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	223d      	movs	r2, #61	; 0x3d
 80071d8:	2102      	movs	r1, #2
 80071da:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a21      	ldr	r2, [pc, #132]	; (8007278 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d108      	bne.n	8007208 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4a20      	ldr	r2, [pc, #128]	; (800727c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80071fa:	4013      	ands	r3, r2
 80071fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2270      	movs	r2, #112	; 0x70
 800720c:	4393      	bics	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a14      	ldr	r2, [pc, #80]	; (8007278 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d00a      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	2380      	movs	r3, #128	; 0x80
 8007232:	05db      	lsls	r3, r3, #23
 8007234:	429a      	cmp	r2, r3
 8007236:	d004      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a10      	ldr	r2, [pc, #64]	; (8007280 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d10c      	bne.n	800725c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	2280      	movs	r2, #128	; 0x80
 8007246:	4393      	bics	r3, r2
 8007248:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	4313      	orrs	r3, r2
 8007252:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68ba      	ldr	r2, [r7, #8]
 800725a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	223d      	movs	r2, #61	; 0x3d
 8007260:	2101      	movs	r1, #1
 8007262:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	223c      	movs	r2, #60	; 0x3c
 8007268:	2100      	movs	r1, #0
 800726a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	0018      	movs	r0, r3
 8007270:	46bd      	mov	sp, r7
 8007272:	b004      	add	sp, #16
 8007274:	bd80      	pop	{r7, pc}
 8007276:	46c0      	nop			; (mov r8, r8)
 8007278:	40012c00 	.word	0x40012c00
 800727c:	ff0fffff 	.word	0xff0fffff
 8007280:	40000400 	.word	0x40000400

08007284 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800728c:	46c0      	nop			; (mov r8, r8)
 800728e:	46bd      	mov	sp, r7
 8007290:	b002      	add	sp, #8
 8007292:	bd80      	pop	{r7, pc}

08007294 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800729c:	46c0      	nop			; (mov r8, r8)
 800729e:	46bd      	mov	sp, r7
 80072a0:	b002      	add	sp, #8
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072ac:	46c0      	nop			; (mov r8, r8)
 80072ae:	46bd      	mov	sp, r7
 80072b0:	b002      	add	sp, #8
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e046      	b.n	8007354 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2288      	movs	r2, #136	; 0x88
 80072ca:	589b      	ldr	r3, [r3, r2]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d107      	bne.n	80072e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2284      	movs	r2, #132	; 0x84
 80072d4:	2100      	movs	r1, #0
 80072d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	0018      	movs	r0, r3
 80072dc:	f7fc fdf8 	bl	8003ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2288      	movs	r2, #136	; 0x88
 80072e4:	2124      	movs	r1, #36	; 0x24
 80072e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2101      	movs	r1, #1
 80072f4:	438a      	bics	r2, r1
 80072f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	0018      	movs	r0, r3
 80072fc:	f000 fb72 	bl	80079e4 <UART_SetConfig>
 8007300:	0003      	movs	r3, r0
 8007302:	2b01      	cmp	r3, #1
 8007304:	d101      	bne.n	800730a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e024      	b.n	8007354 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800730e:	2b00      	cmp	r3, #0
 8007310:	d003      	beq.n	800731a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	0018      	movs	r0, r3
 8007316:	f000 fddd 	bl	8007ed4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	490d      	ldr	r1, [pc, #52]	; (800735c <HAL_UART_Init+0xa8>)
 8007326:	400a      	ands	r2, r1
 8007328:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689a      	ldr	r2, [r3, #8]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	212a      	movs	r1, #42	; 0x2a
 8007336:	438a      	bics	r2, r1
 8007338:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2101      	movs	r1, #1
 8007346:	430a      	orrs	r2, r1
 8007348:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	0018      	movs	r0, r3
 800734e:	f000 fe75 	bl	800803c <UART_CheckIdleState>
 8007352:	0003      	movs	r3, r0
}
 8007354:	0018      	movs	r0, r3
 8007356:	46bd      	mov	sp, r7
 8007358:	b002      	add	sp, #8
 800735a:	bd80      	pop	{r7, pc}
 800735c:	ffffb7ff 	.word	0xffffb7ff

08007360 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007360:	b5b0      	push	{r4, r5, r7, lr}
 8007362:	b0aa      	sub	sp, #168	; 0xa8
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	69db      	ldr	r3, [r3, #28]
 800736e:	22a4      	movs	r2, #164	; 0xa4
 8007370:	18b9      	adds	r1, r7, r2
 8007372:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	20a0      	movs	r0, #160	; 0xa0
 800737c:	1839      	adds	r1, r7, r0
 800737e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	249c      	movs	r4, #156	; 0x9c
 8007388:	1939      	adds	r1, r7, r4
 800738a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800738c:	0011      	movs	r1, r2
 800738e:	18bb      	adds	r3, r7, r2
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4aa2      	ldr	r2, [pc, #648]	; (800761c <HAL_UART_IRQHandler+0x2bc>)
 8007394:	4013      	ands	r3, r2
 8007396:	2298      	movs	r2, #152	; 0x98
 8007398:	18bd      	adds	r5, r7, r2
 800739a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800739c:	18bb      	adds	r3, r7, r2
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d11a      	bne.n	80073da <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80073a4:	187b      	adds	r3, r7, r1
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2220      	movs	r2, #32
 80073aa:	4013      	ands	r3, r2
 80073ac:	d015      	beq.n	80073da <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80073ae:	183b      	adds	r3, r7, r0
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2220      	movs	r2, #32
 80073b4:	4013      	ands	r3, r2
 80073b6:	d105      	bne.n	80073c4 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80073b8:	193b      	adds	r3, r7, r4
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	2380      	movs	r3, #128	; 0x80
 80073be:	055b      	lsls	r3, r3, #21
 80073c0:	4013      	ands	r3, r2
 80073c2:	d00a      	beq.n	80073da <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d100      	bne.n	80073ce <HAL_UART_IRQHandler+0x6e>
 80073cc:	e2dc      	b.n	8007988 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	0010      	movs	r0, r2
 80073d6:	4798      	blx	r3
      }
      return;
 80073d8:	e2d6      	b.n	8007988 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80073da:	2398      	movs	r3, #152	; 0x98
 80073dc:	18fb      	adds	r3, r7, r3
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d100      	bne.n	80073e6 <HAL_UART_IRQHandler+0x86>
 80073e4:	e122      	b.n	800762c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80073e6:	239c      	movs	r3, #156	; 0x9c
 80073e8:	18fb      	adds	r3, r7, r3
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a8c      	ldr	r2, [pc, #560]	; (8007620 <HAL_UART_IRQHandler+0x2c0>)
 80073ee:	4013      	ands	r3, r2
 80073f0:	d106      	bne.n	8007400 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80073f2:	23a0      	movs	r3, #160	; 0xa0
 80073f4:	18fb      	adds	r3, r7, r3
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a8a      	ldr	r2, [pc, #552]	; (8007624 <HAL_UART_IRQHandler+0x2c4>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	d100      	bne.n	8007400 <HAL_UART_IRQHandler+0xa0>
 80073fe:	e115      	b.n	800762c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007400:	23a4      	movs	r3, #164	; 0xa4
 8007402:	18fb      	adds	r3, r7, r3
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2201      	movs	r2, #1
 8007408:	4013      	ands	r3, r2
 800740a:	d012      	beq.n	8007432 <HAL_UART_IRQHandler+0xd2>
 800740c:	23a0      	movs	r3, #160	; 0xa0
 800740e:	18fb      	adds	r3, r7, r3
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	2380      	movs	r3, #128	; 0x80
 8007414:	005b      	lsls	r3, r3, #1
 8007416:	4013      	ands	r3, r2
 8007418:	d00b      	beq.n	8007432 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2201      	movs	r2, #1
 8007420:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2290      	movs	r2, #144	; 0x90
 8007426:	589b      	ldr	r3, [r3, r2]
 8007428:	2201      	movs	r2, #1
 800742a:	431a      	orrs	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2190      	movs	r1, #144	; 0x90
 8007430:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007432:	23a4      	movs	r3, #164	; 0xa4
 8007434:	18fb      	adds	r3, r7, r3
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2202      	movs	r2, #2
 800743a:	4013      	ands	r3, r2
 800743c:	d011      	beq.n	8007462 <HAL_UART_IRQHandler+0x102>
 800743e:	239c      	movs	r3, #156	; 0x9c
 8007440:	18fb      	adds	r3, r7, r3
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2201      	movs	r2, #1
 8007446:	4013      	ands	r3, r2
 8007448:	d00b      	beq.n	8007462 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2202      	movs	r2, #2
 8007450:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2290      	movs	r2, #144	; 0x90
 8007456:	589b      	ldr	r3, [r3, r2]
 8007458:	2204      	movs	r2, #4
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2190      	movs	r1, #144	; 0x90
 8007460:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007462:	23a4      	movs	r3, #164	; 0xa4
 8007464:	18fb      	adds	r3, r7, r3
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2204      	movs	r2, #4
 800746a:	4013      	ands	r3, r2
 800746c:	d011      	beq.n	8007492 <HAL_UART_IRQHandler+0x132>
 800746e:	239c      	movs	r3, #156	; 0x9c
 8007470:	18fb      	adds	r3, r7, r3
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2201      	movs	r2, #1
 8007476:	4013      	ands	r3, r2
 8007478:	d00b      	beq.n	8007492 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2204      	movs	r2, #4
 8007480:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2290      	movs	r2, #144	; 0x90
 8007486:	589b      	ldr	r3, [r3, r2]
 8007488:	2202      	movs	r2, #2
 800748a:	431a      	orrs	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2190      	movs	r1, #144	; 0x90
 8007490:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007492:	23a4      	movs	r3, #164	; 0xa4
 8007494:	18fb      	adds	r3, r7, r3
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2208      	movs	r2, #8
 800749a:	4013      	ands	r3, r2
 800749c:	d017      	beq.n	80074ce <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800749e:	23a0      	movs	r3, #160	; 0xa0
 80074a0:	18fb      	adds	r3, r7, r3
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2220      	movs	r2, #32
 80074a6:	4013      	ands	r3, r2
 80074a8:	d105      	bne.n	80074b6 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80074aa:	239c      	movs	r3, #156	; 0x9c
 80074ac:	18fb      	adds	r3, r7, r3
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a5b      	ldr	r2, [pc, #364]	; (8007620 <HAL_UART_IRQHandler+0x2c0>)
 80074b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80074b4:	d00b      	beq.n	80074ce <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2208      	movs	r2, #8
 80074bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2290      	movs	r2, #144	; 0x90
 80074c2:	589b      	ldr	r3, [r3, r2]
 80074c4:	2208      	movs	r2, #8
 80074c6:	431a      	orrs	r2, r3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2190      	movs	r1, #144	; 0x90
 80074cc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074ce:	23a4      	movs	r3, #164	; 0xa4
 80074d0:	18fb      	adds	r3, r7, r3
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	2380      	movs	r3, #128	; 0x80
 80074d6:	011b      	lsls	r3, r3, #4
 80074d8:	4013      	ands	r3, r2
 80074da:	d013      	beq.n	8007504 <HAL_UART_IRQHandler+0x1a4>
 80074dc:	23a0      	movs	r3, #160	; 0xa0
 80074de:	18fb      	adds	r3, r7, r3
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	2380      	movs	r3, #128	; 0x80
 80074e4:	04db      	lsls	r3, r3, #19
 80074e6:	4013      	ands	r3, r2
 80074e8:	d00c      	beq.n	8007504 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2280      	movs	r2, #128	; 0x80
 80074f0:	0112      	lsls	r2, r2, #4
 80074f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2290      	movs	r2, #144	; 0x90
 80074f8:	589b      	ldr	r3, [r3, r2]
 80074fa:	2220      	movs	r2, #32
 80074fc:	431a      	orrs	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2190      	movs	r1, #144	; 0x90
 8007502:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2290      	movs	r2, #144	; 0x90
 8007508:	589b      	ldr	r3, [r3, r2]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d100      	bne.n	8007510 <HAL_UART_IRQHandler+0x1b0>
 800750e:	e23d      	b.n	800798c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007510:	23a4      	movs	r3, #164	; 0xa4
 8007512:	18fb      	adds	r3, r7, r3
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2220      	movs	r2, #32
 8007518:	4013      	ands	r3, r2
 800751a:	d015      	beq.n	8007548 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800751c:	23a0      	movs	r3, #160	; 0xa0
 800751e:	18fb      	adds	r3, r7, r3
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2220      	movs	r2, #32
 8007524:	4013      	ands	r3, r2
 8007526:	d106      	bne.n	8007536 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007528:	239c      	movs	r3, #156	; 0x9c
 800752a:	18fb      	adds	r3, r7, r3
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	2380      	movs	r3, #128	; 0x80
 8007530:	055b      	lsls	r3, r3, #21
 8007532:	4013      	ands	r3, r2
 8007534:	d008      	beq.n	8007548 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800753a:	2b00      	cmp	r3, #0
 800753c:	d004      	beq.n	8007548 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	0010      	movs	r0, r2
 8007546:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2290      	movs	r2, #144	; 0x90
 800754c:	589b      	ldr	r3, [r3, r2]
 800754e:	2194      	movs	r1, #148	; 0x94
 8007550:	187a      	adds	r2, r7, r1
 8007552:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	2240      	movs	r2, #64	; 0x40
 800755c:	4013      	ands	r3, r2
 800755e:	2b40      	cmp	r3, #64	; 0x40
 8007560:	d004      	beq.n	800756c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007562:	187b      	adds	r3, r7, r1
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2228      	movs	r2, #40	; 0x28
 8007568:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800756a:	d04c      	beq.n	8007606 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	0018      	movs	r0, r3
 8007570:	f000 fe7a 	bl	8008268 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	2240      	movs	r2, #64	; 0x40
 800757c:	4013      	ands	r3, r2
 800757e:	2b40      	cmp	r3, #64	; 0x40
 8007580:	d13c      	bne.n	80075fc <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007582:	f3ef 8310 	mrs	r3, PRIMASK
 8007586:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007588:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800758a:	2090      	movs	r0, #144	; 0x90
 800758c:	183a      	adds	r2, r7, r0
 800758e:	6013      	str	r3, [r2, #0]
 8007590:	2301      	movs	r3, #1
 8007592:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007594:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007596:	f383 8810 	msr	PRIMASK, r3
}
 800759a:	46c0      	nop			; (mov r8, r8)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	689a      	ldr	r2, [r3, #8]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2140      	movs	r1, #64	; 0x40
 80075a8:	438a      	bics	r2, r1
 80075aa:	609a      	str	r2, [r3, #8]
 80075ac:	183b      	adds	r3, r7, r0
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80075b4:	f383 8810 	msr	PRIMASK, r3
}
 80075b8:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2280      	movs	r2, #128	; 0x80
 80075be:	589b      	ldr	r3, [r3, r2]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d016      	beq.n	80075f2 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2280      	movs	r2, #128	; 0x80
 80075c8:	589b      	ldr	r3, [r3, r2]
 80075ca:	4a17      	ldr	r2, [pc, #92]	; (8007628 <HAL_UART_IRQHandler+0x2c8>)
 80075cc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2280      	movs	r2, #128	; 0x80
 80075d2:	589b      	ldr	r3, [r3, r2]
 80075d4:	0018      	movs	r0, r3
 80075d6:	f7fd fcf5 	bl	8004fc4 <HAL_DMA_Abort_IT>
 80075da:	1e03      	subs	r3, r0, #0
 80075dc:	d01c      	beq.n	8007618 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2280      	movs	r2, #128	; 0x80
 80075e2:	589b      	ldr	r3, [r3, r2]
 80075e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	2180      	movs	r1, #128	; 0x80
 80075ea:	5852      	ldr	r2, [r2, r1]
 80075ec:	0010      	movs	r0, r2
 80075ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f0:	e012      	b.n	8007618 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	0018      	movs	r0, r3
 80075f6:	f000 f9e1 	bl	80079bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075fa:	e00d      	b.n	8007618 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	0018      	movs	r0, r3
 8007600:	f000 f9dc 	bl	80079bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007604:	e008      	b.n	8007618 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	0018      	movs	r0, r3
 800760a:	f000 f9d7 	bl	80079bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2290      	movs	r2, #144	; 0x90
 8007612:	2100      	movs	r1, #0
 8007614:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007616:	e1b9      	b.n	800798c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007618:	46c0      	nop			; (mov r8, r8)
    return;
 800761a:	e1b7      	b.n	800798c <HAL_UART_IRQHandler+0x62c>
 800761c:	0000080f 	.word	0x0000080f
 8007620:	10000001 	.word	0x10000001
 8007624:	04000120 	.word	0x04000120
 8007628:	08008335 	.word	0x08008335

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007630:	2b01      	cmp	r3, #1
 8007632:	d000      	beq.n	8007636 <HAL_UART_IRQHandler+0x2d6>
 8007634:	e13e      	b.n	80078b4 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007636:	23a4      	movs	r3, #164	; 0xa4
 8007638:	18fb      	adds	r3, r7, r3
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2210      	movs	r2, #16
 800763e:	4013      	ands	r3, r2
 8007640:	d100      	bne.n	8007644 <HAL_UART_IRQHandler+0x2e4>
 8007642:	e137      	b.n	80078b4 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007644:	23a0      	movs	r3, #160	; 0xa0
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2210      	movs	r2, #16
 800764c:	4013      	ands	r3, r2
 800764e:	d100      	bne.n	8007652 <HAL_UART_IRQHandler+0x2f2>
 8007650:	e130      	b.n	80078b4 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2210      	movs	r2, #16
 8007658:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	2240      	movs	r2, #64	; 0x40
 8007662:	4013      	ands	r3, r2
 8007664:	2b40      	cmp	r3, #64	; 0x40
 8007666:	d000      	beq.n	800766a <HAL_UART_IRQHandler+0x30a>
 8007668:	e0a4      	b.n	80077b4 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2280      	movs	r2, #128	; 0x80
 800766e:	589b      	ldr	r3, [r3, r2]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	685a      	ldr	r2, [r3, #4]
 8007674:	217e      	movs	r1, #126	; 0x7e
 8007676:	187b      	adds	r3, r7, r1
 8007678:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800767a:	187b      	adds	r3, r7, r1
 800767c:	881b      	ldrh	r3, [r3, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d100      	bne.n	8007684 <HAL_UART_IRQHandler+0x324>
 8007682:	e185      	b.n	8007990 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	225c      	movs	r2, #92	; 0x5c
 8007688:	5a9b      	ldrh	r3, [r3, r2]
 800768a:	187a      	adds	r2, r7, r1
 800768c:	8812      	ldrh	r2, [r2, #0]
 800768e:	429a      	cmp	r2, r3
 8007690:	d300      	bcc.n	8007694 <HAL_UART_IRQHandler+0x334>
 8007692:	e17d      	b.n	8007990 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	187a      	adds	r2, r7, r1
 8007698:	215e      	movs	r1, #94	; 0x5e
 800769a:	8812      	ldrh	r2, [r2, #0]
 800769c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2280      	movs	r2, #128	; 0x80
 80076a2:	589b      	ldr	r3, [r3, r2]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2220      	movs	r2, #32
 80076aa:	4013      	ands	r3, r2
 80076ac:	d170      	bne.n	8007790 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076ae:	f3ef 8310 	mrs	r3, PRIMASK
 80076b2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80076b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80076b8:	2301      	movs	r3, #1
 80076ba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076be:	f383 8810 	msr	PRIMASK, r3
}
 80076c2:	46c0      	nop			; (mov r8, r8)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	49b4      	ldr	r1, [pc, #720]	; (80079a0 <HAL_UART_IRQHandler+0x640>)
 80076d0:	400a      	ands	r2, r1
 80076d2:	601a      	str	r2, [r3, #0]
 80076d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076d6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076da:	f383 8810 	msr	PRIMASK, r3
}
 80076de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076e0:	f3ef 8310 	mrs	r3, PRIMASK
 80076e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80076e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e8:	677b      	str	r3, [r7, #116]	; 0x74
 80076ea:	2301      	movs	r3, #1
 80076ec:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076f0:	f383 8810 	msr	PRIMASK, r3
}
 80076f4:	46c0      	nop			; (mov r8, r8)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	689a      	ldr	r2, [r3, #8]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2101      	movs	r1, #1
 8007702:	438a      	bics	r2, r1
 8007704:	609a      	str	r2, [r3, #8]
 8007706:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007708:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800770a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800770c:	f383 8810 	msr	PRIMASK, r3
}
 8007710:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007712:	f3ef 8310 	mrs	r3, PRIMASK
 8007716:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007718:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800771a:	673b      	str	r3, [r7, #112]	; 0x70
 800771c:	2301      	movs	r3, #1
 800771e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007722:	f383 8810 	msr	PRIMASK, r3
}
 8007726:	46c0      	nop			; (mov r8, r8)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689a      	ldr	r2, [r3, #8]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2140      	movs	r1, #64	; 0x40
 8007734:	438a      	bics	r2, r1
 8007736:	609a      	str	r2, [r3, #8]
 8007738:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800773a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800773e:	f383 8810 	msr	PRIMASK, r3
}
 8007742:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	228c      	movs	r2, #140	; 0x8c
 8007748:	2120      	movs	r1, #32
 800774a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007752:	f3ef 8310 	mrs	r3, PRIMASK
 8007756:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007758:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800775a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800775c:	2301      	movs	r3, #1
 800775e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007760:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007762:	f383 8810 	msr	PRIMASK, r3
}
 8007766:	46c0      	nop			; (mov r8, r8)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	2110      	movs	r1, #16
 8007774:	438a      	bics	r2, r1
 8007776:	601a      	str	r2, [r3, #0]
 8007778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800777a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800777c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800777e:	f383 8810 	msr	PRIMASK, r3
}
 8007782:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2280      	movs	r2, #128	; 0x80
 8007788:	589b      	ldr	r3, [r3, r2]
 800778a:	0018      	movs	r0, r3
 800778c:	f7fd fbb8 	bl	8004f00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2202      	movs	r2, #2
 8007794:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	225c      	movs	r2, #92	; 0x5c
 800779a:	5a9a      	ldrh	r2, [r3, r2]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	215e      	movs	r1, #94	; 0x5e
 80077a0:	5a5b      	ldrh	r3, [r3, r1]
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	0011      	movs	r1, r2
 80077ac:	0018      	movs	r0, r3
 80077ae:	f000 f90d 	bl	80079cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077b2:	e0ed      	b.n	8007990 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	225c      	movs	r2, #92	; 0x5c
 80077b8:	5a99      	ldrh	r1, [r3, r2]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	225e      	movs	r2, #94	; 0x5e
 80077be:	5a9b      	ldrh	r3, [r3, r2]
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	208e      	movs	r0, #142	; 0x8e
 80077c4:	183b      	adds	r3, r7, r0
 80077c6:	1a8a      	subs	r2, r1, r2
 80077c8:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	225e      	movs	r2, #94	; 0x5e
 80077ce:	5a9b      	ldrh	r3, [r3, r2]
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d100      	bne.n	80077d8 <HAL_UART_IRQHandler+0x478>
 80077d6:	e0dd      	b.n	8007994 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80077d8:	183b      	adds	r3, r7, r0
 80077da:	881b      	ldrh	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d100      	bne.n	80077e2 <HAL_UART_IRQHandler+0x482>
 80077e0:	e0d8      	b.n	8007994 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077e2:	f3ef 8310 	mrs	r3, PRIMASK
 80077e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80077e8:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077ea:	2488      	movs	r4, #136	; 0x88
 80077ec:	193a      	adds	r2, r7, r4
 80077ee:	6013      	str	r3, [r2, #0]
 80077f0:	2301      	movs	r3, #1
 80077f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	f383 8810 	msr	PRIMASK, r3
}
 80077fa:	46c0      	nop			; (mov r8, r8)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4967      	ldr	r1, [pc, #412]	; (80079a4 <HAL_UART_IRQHandler+0x644>)
 8007808:	400a      	ands	r2, r1
 800780a:	601a      	str	r2, [r3, #0]
 800780c:	193b      	adds	r3, r7, r4
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	f383 8810 	msr	PRIMASK, r3
}
 8007818:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800781a:	f3ef 8310 	mrs	r3, PRIMASK
 800781e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007820:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007822:	2484      	movs	r4, #132	; 0x84
 8007824:	193a      	adds	r2, r7, r4
 8007826:	6013      	str	r3, [r2, #0]
 8007828:	2301      	movs	r3, #1
 800782a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	f383 8810 	msr	PRIMASK, r3
}
 8007832:	46c0      	nop			; (mov r8, r8)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689a      	ldr	r2, [r3, #8]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	495a      	ldr	r1, [pc, #360]	; (80079a8 <HAL_UART_IRQHandler+0x648>)
 8007840:	400a      	ands	r2, r1
 8007842:	609a      	str	r2, [r3, #8]
 8007844:	193b      	adds	r3, r7, r4
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	f383 8810 	msr	PRIMASK, r3
}
 8007850:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	228c      	movs	r2, #140	; 0x8c
 8007856:	2120      	movs	r1, #32
 8007858:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007866:	f3ef 8310 	mrs	r3, PRIMASK
 800786a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800786c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800786e:	2480      	movs	r4, #128	; 0x80
 8007870:	193a      	adds	r2, r7, r4
 8007872:	6013      	str	r3, [r2, #0]
 8007874:	2301      	movs	r3, #1
 8007876:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800787a:	f383 8810 	msr	PRIMASK, r3
}
 800787e:	46c0      	nop			; (mov r8, r8)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	2110      	movs	r1, #16
 800788c:	438a      	bics	r2, r1
 800788e:	601a      	str	r2, [r3, #0]
 8007890:	193b      	adds	r3, r7, r4
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007898:	f383 8810 	msr	PRIMASK, r3
}
 800789c:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2202      	movs	r2, #2
 80078a2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078a4:	183b      	adds	r3, r7, r0
 80078a6:	881a      	ldrh	r2, [r3, #0]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	0011      	movs	r1, r2
 80078ac:	0018      	movs	r0, r3
 80078ae:	f000 f88d 	bl	80079cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078b2:	e06f      	b.n	8007994 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80078b4:	23a4      	movs	r3, #164	; 0xa4
 80078b6:	18fb      	adds	r3, r7, r3
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	2380      	movs	r3, #128	; 0x80
 80078bc:	035b      	lsls	r3, r3, #13
 80078be:	4013      	ands	r3, r2
 80078c0:	d010      	beq.n	80078e4 <HAL_UART_IRQHandler+0x584>
 80078c2:	239c      	movs	r3, #156	; 0x9c
 80078c4:	18fb      	adds	r3, r7, r3
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	2380      	movs	r3, #128	; 0x80
 80078ca:	03db      	lsls	r3, r3, #15
 80078cc:	4013      	ands	r3, r2
 80078ce:	d009      	beq.n	80078e4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2280      	movs	r2, #128	; 0x80
 80078d6:	0352      	lsls	r2, r2, #13
 80078d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	0018      	movs	r0, r3
 80078de:	f000 fd6c 	bl	80083ba <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078e2:	e05a      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80078e4:	23a4      	movs	r3, #164	; 0xa4
 80078e6:	18fb      	adds	r3, r7, r3
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2280      	movs	r2, #128	; 0x80
 80078ec:	4013      	ands	r3, r2
 80078ee:	d016      	beq.n	800791e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80078f0:	23a0      	movs	r3, #160	; 0xa0
 80078f2:	18fb      	adds	r3, r7, r3
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2280      	movs	r2, #128	; 0x80
 80078f8:	4013      	ands	r3, r2
 80078fa:	d106      	bne.n	800790a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80078fc:	239c      	movs	r3, #156	; 0x9c
 80078fe:	18fb      	adds	r3, r7, r3
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	2380      	movs	r3, #128	; 0x80
 8007904:	041b      	lsls	r3, r3, #16
 8007906:	4013      	ands	r3, r2
 8007908:	d009      	beq.n	800791e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800790e:	2b00      	cmp	r3, #0
 8007910:	d042      	beq.n	8007998 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	0010      	movs	r0, r2
 800791a:	4798      	blx	r3
    }
    return;
 800791c:	e03c      	b.n	8007998 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800791e:	23a4      	movs	r3, #164	; 0xa4
 8007920:	18fb      	adds	r3, r7, r3
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2240      	movs	r2, #64	; 0x40
 8007926:	4013      	ands	r3, r2
 8007928:	d00a      	beq.n	8007940 <HAL_UART_IRQHandler+0x5e0>
 800792a:	23a0      	movs	r3, #160	; 0xa0
 800792c:	18fb      	adds	r3, r7, r3
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2240      	movs	r2, #64	; 0x40
 8007932:	4013      	ands	r3, r2
 8007934:	d004      	beq.n	8007940 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	0018      	movs	r0, r3
 800793a:	f000 fd12 	bl	8008362 <UART_EndTransmit_IT>
    return;
 800793e:	e02c      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007940:	23a4      	movs	r3, #164	; 0xa4
 8007942:	18fb      	adds	r3, r7, r3
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	2380      	movs	r3, #128	; 0x80
 8007948:	041b      	lsls	r3, r3, #16
 800794a:	4013      	ands	r3, r2
 800794c:	d00b      	beq.n	8007966 <HAL_UART_IRQHandler+0x606>
 800794e:	23a0      	movs	r3, #160	; 0xa0
 8007950:	18fb      	adds	r3, r7, r3
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	2380      	movs	r3, #128	; 0x80
 8007956:	05db      	lsls	r3, r3, #23
 8007958:	4013      	ands	r3, r2
 800795a:	d004      	beq.n	8007966 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	0018      	movs	r0, r3
 8007960:	f000 fd3b 	bl	80083da <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007964:	e019      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007966:	23a4      	movs	r3, #164	; 0xa4
 8007968:	18fb      	adds	r3, r7, r3
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	2380      	movs	r3, #128	; 0x80
 800796e:	045b      	lsls	r3, r3, #17
 8007970:	4013      	ands	r3, r2
 8007972:	d012      	beq.n	800799a <HAL_UART_IRQHandler+0x63a>
 8007974:	23a0      	movs	r3, #160	; 0xa0
 8007976:	18fb      	adds	r3, r7, r3
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	da0d      	bge.n	800799a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	0018      	movs	r0, r3
 8007982:	f000 fd22 	bl	80083ca <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007986:	e008      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
      return;
 8007988:	46c0      	nop			; (mov r8, r8)
 800798a:	e006      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
    return;
 800798c:	46c0      	nop			; (mov r8, r8)
 800798e:	e004      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
      return;
 8007990:	46c0      	nop			; (mov r8, r8)
 8007992:	e002      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
      return;
 8007994:	46c0      	nop			; (mov r8, r8)
 8007996:	e000      	b.n	800799a <HAL_UART_IRQHandler+0x63a>
    return;
 8007998:	46c0      	nop			; (mov r8, r8)
  }
}
 800799a:	46bd      	mov	sp, r7
 800799c:	b02a      	add	sp, #168	; 0xa8
 800799e:	bdb0      	pop	{r4, r5, r7, pc}
 80079a0:	fffffeff 	.word	0xfffffeff
 80079a4:	fffffedf 	.word	0xfffffedf
 80079a8:	effffffe 	.word	0xeffffffe

080079ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80079b4:	46c0      	nop			; (mov r8, r8)
 80079b6:	46bd      	mov	sp, r7
 80079b8:	b002      	add	sp, #8
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b082      	sub	sp, #8
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80079c4:	46c0      	nop			; (mov r8, r8)
 80079c6:	46bd      	mov	sp, r7
 80079c8:	b002      	add	sp, #8
 80079ca:	bd80      	pop	{r7, pc}

080079cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	000a      	movs	r2, r1
 80079d6:	1cbb      	adds	r3, r7, #2
 80079d8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079da:	46c0      	nop			; (mov r8, r8)
 80079dc:	46bd      	mov	sp, r7
 80079de:	b002      	add	sp, #8
 80079e0:	bd80      	pop	{r7, pc}
	...

080079e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079e4:	b5b0      	push	{r4, r5, r7, lr}
 80079e6:	b090      	sub	sp, #64	; 0x40
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079ec:	231a      	movs	r3, #26
 80079ee:	2220      	movs	r2, #32
 80079f0:	189b      	adds	r3, r3, r2
 80079f2:	19db      	adds	r3, r3, r7
 80079f4:	2200      	movs	r2, #0
 80079f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fa:	689a      	ldr	r2, [r3, #8]
 80079fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	431a      	orrs	r2, r3
 8007a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	431a      	orrs	r2, r3
 8007a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a0a:	69db      	ldr	r3, [r3, #28]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4ac4      	ldr	r2, [pc, #784]	; (8007d28 <UART_SetConfig+0x344>)
 8007a18:	4013      	ands	r3, r2
 8007a1a:	0019      	movs	r1, r3
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a22:	430b      	orrs	r3, r1
 8007a24:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	4abf      	ldr	r2, [pc, #764]	; (8007d2c <UART_SetConfig+0x348>)
 8007a2e:	4013      	ands	r3, r2
 8007a30:	0018      	movs	r0, r3
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	68d9      	ldr	r1, [r3, #12]
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	0003      	movs	r3, r0
 8007a3c:	430b      	orrs	r3, r1
 8007a3e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4ab9      	ldr	r2, [pc, #740]	; (8007d30 <UART_SetConfig+0x34c>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d004      	beq.n	8007a5a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a52:	6a1b      	ldr	r3, [r3, #32]
 8007a54:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007a56:	4313      	orrs	r3, r2
 8007a58:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	4ab4      	ldr	r2, [pc, #720]	; (8007d34 <UART_SetConfig+0x350>)
 8007a62:	4013      	ands	r3, r2
 8007a64:	0019      	movs	r1, r3
 8007a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a6c:	430b      	orrs	r3, r1
 8007a6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a76:	220f      	movs	r2, #15
 8007a78:	4393      	bics	r3, r2
 8007a7a:	0018      	movs	r0, r3
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	0003      	movs	r3, r0
 8007a86:	430b      	orrs	r3, r1
 8007a88:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4aaa      	ldr	r2, [pc, #680]	; (8007d38 <UART_SetConfig+0x354>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d131      	bne.n	8007af8 <UART_SetConfig+0x114>
 8007a94:	4ba9      	ldr	r3, [pc, #676]	; (8007d3c <UART_SetConfig+0x358>)
 8007a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a98:	2203      	movs	r2, #3
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d01d      	beq.n	8007adc <UART_SetConfig+0xf8>
 8007aa0:	d823      	bhi.n	8007aea <UART_SetConfig+0x106>
 8007aa2:	2b02      	cmp	r3, #2
 8007aa4:	d00c      	beq.n	8007ac0 <UART_SetConfig+0xdc>
 8007aa6:	d820      	bhi.n	8007aea <UART_SetConfig+0x106>
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <UART_SetConfig+0xce>
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d00e      	beq.n	8007ace <UART_SetConfig+0xea>
 8007ab0:	e01b      	b.n	8007aea <UART_SetConfig+0x106>
 8007ab2:	231b      	movs	r3, #27
 8007ab4:	2220      	movs	r2, #32
 8007ab6:	189b      	adds	r3, r3, r2
 8007ab8:	19db      	adds	r3, r3, r7
 8007aba:	2200      	movs	r2, #0
 8007abc:	701a      	strb	r2, [r3, #0]
 8007abe:	e071      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007ac0:	231b      	movs	r3, #27
 8007ac2:	2220      	movs	r2, #32
 8007ac4:	189b      	adds	r3, r3, r2
 8007ac6:	19db      	adds	r3, r3, r7
 8007ac8:	2202      	movs	r2, #2
 8007aca:	701a      	strb	r2, [r3, #0]
 8007acc:	e06a      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007ace:	231b      	movs	r3, #27
 8007ad0:	2220      	movs	r2, #32
 8007ad2:	189b      	adds	r3, r3, r2
 8007ad4:	19db      	adds	r3, r3, r7
 8007ad6:	2204      	movs	r2, #4
 8007ad8:	701a      	strb	r2, [r3, #0]
 8007ada:	e063      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007adc:	231b      	movs	r3, #27
 8007ade:	2220      	movs	r2, #32
 8007ae0:	189b      	adds	r3, r3, r2
 8007ae2:	19db      	adds	r3, r3, r7
 8007ae4:	2208      	movs	r2, #8
 8007ae6:	701a      	strb	r2, [r3, #0]
 8007ae8:	e05c      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007aea:	231b      	movs	r3, #27
 8007aec:	2220      	movs	r2, #32
 8007aee:	189b      	adds	r3, r3, r2
 8007af0:	19db      	adds	r3, r3, r7
 8007af2:	2210      	movs	r2, #16
 8007af4:	701a      	strb	r2, [r3, #0]
 8007af6:	e055      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a90      	ldr	r2, [pc, #576]	; (8007d40 <UART_SetConfig+0x35c>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d106      	bne.n	8007b10 <UART_SetConfig+0x12c>
 8007b02:	231b      	movs	r3, #27
 8007b04:	2220      	movs	r2, #32
 8007b06:	189b      	adds	r3, r3, r2
 8007b08:	19db      	adds	r3, r3, r7
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	e049      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a86      	ldr	r2, [pc, #536]	; (8007d30 <UART_SetConfig+0x34c>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d13e      	bne.n	8007b98 <UART_SetConfig+0x1b4>
 8007b1a:	4b88      	ldr	r3, [pc, #544]	; (8007d3c <UART_SetConfig+0x358>)
 8007b1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b1e:	23c0      	movs	r3, #192	; 0xc0
 8007b20:	011b      	lsls	r3, r3, #4
 8007b22:	4013      	ands	r3, r2
 8007b24:	22c0      	movs	r2, #192	; 0xc0
 8007b26:	0112      	lsls	r2, r2, #4
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d027      	beq.n	8007b7c <UART_SetConfig+0x198>
 8007b2c:	22c0      	movs	r2, #192	; 0xc0
 8007b2e:	0112      	lsls	r2, r2, #4
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d82a      	bhi.n	8007b8a <UART_SetConfig+0x1a6>
 8007b34:	2280      	movs	r2, #128	; 0x80
 8007b36:	0112      	lsls	r2, r2, #4
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d011      	beq.n	8007b60 <UART_SetConfig+0x17c>
 8007b3c:	2280      	movs	r2, #128	; 0x80
 8007b3e:	0112      	lsls	r2, r2, #4
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d822      	bhi.n	8007b8a <UART_SetConfig+0x1a6>
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d004      	beq.n	8007b52 <UART_SetConfig+0x16e>
 8007b48:	2280      	movs	r2, #128	; 0x80
 8007b4a:	00d2      	lsls	r2, r2, #3
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d00e      	beq.n	8007b6e <UART_SetConfig+0x18a>
 8007b50:	e01b      	b.n	8007b8a <UART_SetConfig+0x1a6>
 8007b52:	231b      	movs	r3, #27
 8007b54:	2220      	movs	r2, #32
 8007b56:	189b      	adds	r3, r3, r2
 8007b58:	19db      	adds	r3, r3, r7
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	701a      	strb	r2, [r3, #0]
 8007b5e:	e021      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007b60:	231b      	movs	r3, #27
 8007b62:	2220      	movs	r2, #32
 8007b64:	189b      	adds	r3, r3, r2
 8007b66:	19db      	adds	r3, r3, r7
 8007b68:	2202      	movs	r2, #2
 8007b6a:	701a      	strb	r2, [r3, #0]
 8007b6c:	e01a      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007b6e:	231b      	movs	r3, #27
 8007b70:	2220      	movs	r2, #32
 8007b72:	189b      	adds	r3, r3, r2
 8007b74:	19db      	adds	r3, r3, r7
 8007b76:	2204      	movs	r2, #4
 8007b78:	701a      	strb	r2, [r3, #0]
 8007b7a:	e013      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007b7c:	231b      	movs	r3, #27
 8007b7e:	2220      	movs	r2, #32
 8007b80:	189b      	adds	r3, r3, r2
 8007b82:	19db      	adds	r3, r3, r7
 8007b84:	2208      	movs	r2, #8
 8007b86:	701a      	strb	r2, [r3, #0]
 8007b88:	e00c      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007b8a:	231b      	movs	r3, #27
 8007b8c:	2220      	movs	r2, #32
 8007b8e:	189b      	adds	r3, r3, r2
 8007b90:	19db      	adds	r3, r3, r7
 8007b92:	2210      	movs	r2, #16
 8007b94:	701a      	strb	r2, [r3, #0]
 8007b96:	e005      	b.n	8007ba4 <UART_SetConfig+0x1c0>
 8007b98:	231b      	movs	r3, #27
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	189b      	adds	r3, r3, r2
 8007b9e:	19db      	adds	r3, r3, r7
 8007ba0:	2210      	movs	r2, #16
 8007ba2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a61      	ldr	r2, [pc, #388]	; (8007d30 <UART_SetConfig+0x34c>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d000      	beq.n	8007bb0 <UART_SetConfig+0x1cc>
 8007bae:	e092      	b.n	8007cd6 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007bb0:	231b      	movs	r3, #27
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	189b      	adds	r3, r3, r2
 8007bb6:	19db      	adds	r3, r3, r7
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	2b08      	cmp	r3, #8
 8007bbc:	d015      	beq.n	8007bea <UART_SetConfig+0x206>
 8007bbe:	dc18      	bgt.n	8007bf2 <UART_SetConfig+0x20e>
 8007bc0:	2b04      	cmp	r3, #4
 8007bc2:	d00d      	beq.n	8007be0 <UART_SetConfig+0x1fc>
 8007bc4:	dc15      	bgt.n	8007bf2 <UART_SetConfig+0x20e>
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d002      	beq.n	8007bd0 <UART_SetConfig+0x1ec>
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d005      	beq.n	8007bda <UART_SetConfig+0x1f6>
 8007bce:	e010      	b.n	8007bf2 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bd0:	f7fe fb4c 	bl	800626c <HAL_RCC_GetPCLK1Freq>
 8007bd4:	0003      	movs	r3, r0
 8007bd6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007bd8:	e014      	b.n	8007c04 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bda:	4b5a      	ldr	r3, [pc, #360]	; (8007d44 <UART_SetConfig+0x360>)
 8007bdc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007bde:	e011      	b.n	8007c04 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007be0:	f7fe fab8 	bl	8006154 <HAL_RCC_GetSysClockFreq>
 8007be4:	0003      	movs	r3, r0
 8007be6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007be8:	e00c      	b.n	8007c04 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bea:	2380      	movs	r3, #128	; 0x80
 8007bec:	021b      	lsls	r3, r3, #8
 8007bee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007bf0:	e008      	b.n	8007c04 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007bf6:	231a      	movs	r3, #26
 8007bf8:	2220      	movs	r2, #32
 8007bfa:	189b      	adds	r3, r3, r2
 8007bfc:	19db      	adds	r3, r3, r7
 8007bfe:	2201      	movs	r2, #1
 8007c00:	701a      	strb	r2, [r3, #0]
        break;
 8007c02:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d100      	bne.n	8007c0c <UART_SetConfig+0x228>
 8007c0a:	e147      	b.n	8007e9c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c10:	4b4d      	ldr	r3, [pc, #308]	; (8007d48 <UART_SetConfig+0x364>)
 8007c12:	0052      	lsls	r2, r2, #1
 8007c14:	5ad3      	ldrh	r3, [r2, r3]
 8007c16:	0019      	movs	r1, r3
 8007c18:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007c1a:	f7f8 fa8f 	bl	800013c <__udivsi3>
 8007c1e:	0003      	movs	r3, r0
 8007c20:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c24:	685a      	ldr	r2, [r3, #4]
 8007c26:	0013      	movs	r3, r2
 8007c28:	005b      	lsls	r3, r3, #1
 8007c2a:	189b      	adds	r3, r3, r2
 8007c2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d305      	bcc.n	8007c3e <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d906      	bls.n	8007c4c <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8007c3e:	231a      	movs	r3, #26
 8007c40:	2220      	movs	r2, #32
 8007c42:	189b      	adds	r3, r3, r2
 8007c44:	19db      	adds	r3, r3, r7
 8007c46:	2201      	movs	r2, #1
 8007c48:	701a      	strb	r2, [r3, #0]
 8007c4a:	e127      	b.n	8007e9c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c4e:	61bb      	str	r3, [r7, #24]
 8007c50:	2300      	movs	r3, #0
 8007c52:	61fb      	str	r3, [r7, #28]
 8007c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c58:	4b3b      	ldr	r3, [pc, #236]	; (8007d48 <UART_SetConfig+0x364>)
 8007c5a:	0052      	lsls	r2, r2, #1
 8007c5c:	5ad3      	ldrh	r3, [r2, r3]
 8007c5e:	613b      	str	r3, [r7, #16]
 8007c60:	2300      	movs	r3, #0
 8007c62:	617b      	str	r3, [r7, #20]
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	69b8      	ldr	r0, [r7, #24]
 8007c6a:	69f9      	ldr	r1, [r7, #28]
 8007c6c:	f7f8 fc54 	bl	8000518 <__aeabi_uldivmod>
 8007c70:	0002      	movs	r2, r0
 8007c72:	000b      	movs	r3, r1
 8007c74:	0e11      	lsrs	r1, r2, #24
 8007c76:	021d      	lsls	r5, r3, #8
 8007c78:	430d      	orrs	r5, r1
 8007c7a:	0214      	lsls	r4, r2, #8
 8007c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	085b      	lsrs	r3, r3, #1
 8007c82:	60bb      	str	r3, [r7, #8]
 8007c84:	2300      	movs	r3, #0
 8007c86:	60fb      	str	r3, [r7, #12]
 8007c88:	68b8      	ldr	r0, [r7, #8]
 8007c8a:	68f9      	ldr	r1, [r7, #12]
 8007c8c:	1900      	adds	r0, r0, r4
 8007c8e:	4169      	adcs	r1, r5
 8007c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	603b      	str	r3, [r7, #0]
 8007c96:	2300      	movs	r3, #0
 8007c98:	607b      	str	r3, [r7, #4]
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f7f8 fc3b 	bl	8000518 <__aeabi_uldivmod>
 8007ca2:	0002      	movs	r2, r0
 8007ca4:	000b      	movs	r3, r1
 8007ca6:	0013      	movs	r3, r2
 8007ca8:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007caa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cac:	23c0      	movs	r3, #192	; 0xc0
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d309      	bcc.n	8007cc8 <UART_SetConfig+0x2e4>
 8007cb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cb6:	2380      	movs	r3, #128	; 0x80
 8007cb8:	035b      	lsls	r3, r3, #13
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d204      	bcs.n	8007cc8 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cc4:	60da      	str	r2, [r3, #12]
 8007cc6:	e0e9      	b.n	8007e9c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8007cc8:	231a      	movs	r3, #26
 8007cca:	2220      	movs	r2, #32
 8007ccc:	189b      	adds	r3, r3, r2
 8007cce:	19db      	adds	r3, r3, r7
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	701a      	strb	r2, [r3, #0]
 8007cd4:	e0e2      	b.n	8007e9c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd8:	69da      	ldr	r2, [r3, #28]
 8007cda:	2380      	movs	r3, #128	; 0x80
 8007cdc:	021b      	lsls	r3, r3, #8
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d000      	beq.n	8007ce4 <UART_SetConfig+0x300>
 8007ce2:	e083      	b.n	8007dec <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8007ce4:	231b      	movs	r3, #27
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	189b      	adds	r3, r3, r2
 8007cea:	19db      	adds	r3, r3, r7
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	2b08      	cmp	r3, #8
 8007cf0:	d015      	beq.n	8007d1e <UART_SetConfig+0x33a>
 8007cf2:	dc2b      	bgt.n	8007d4c <UART_SetConfig+0x368>
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	d00d      	beq.n	8007d14 <UART_SetConfig+0x330>
 8007cf8:	dc28      	bgt.n	8007d4c <UART_SetConfig+0x368>
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d002      	beq.n	8007d04 <UART_SetConfig+0x320>
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d005      	beq.n	8007d0e <UART_SetConfig+0x32a>
 8007d02:	e023      	b.n	8007d4c <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d04:	f7fe fab2 	bl	800626c <HAL_RCC_GetPCLK1Freq>
 8007d08:	0003      	movs	r3, r0
 8007d0a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d0c:	e027      	b.n	8007d5e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d0e:	4b0d      	ldr	r3, [pc, #52]	; (8007d44 <UART_SetConfig+0x360>)
 8007d10:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d12:	e024      	b.n	8007d5e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d14:	f7fe fa1e 	bl	8006154 <HAL_RCC_GetSysClockFreq>
 8007d18:	0003      	movs	r3, r0
 8007d1a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d1c:	e01f      	b.n	8007d5e <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d1e:	2380      	movs	r3, #128	; 0x80
 8007d20:	021b      	lsls	r3, r3, #8
 8007d22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d24:	e01b      	b.n	8007d5e <UART_SetConfig+0x37a>
 8007d26:	46c0      	nop			; (mov r8, r8)
 8007d28:	cfff69f3 	.word	0xcfff69f3
 8007d2c:	ffffcfff 	.word	0xffffcfff
 8007d30:	40008000 	.word	0x40008000
 8007d34:	11fff4ff 	.word	0x11fff4ff
 8007d38:	40013800 	.word	0x40013800
 8007d3c:	40021000 	.word	0x40021000
 8007d40:	40004400 	.word	0x40004400
 8007d44:	00f42400 	.word	0x00f42400
 8007d48:	0800d29c 	.word	0x0800d29c
      default:
        pclk = 0U;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007d50:	231a      	movs	r3, #26
 8007d52:	2220      	movs	r2, #32
 8007d54:	189b      	adds	r3, r3, r2
 8007d56:	19db      	adds	r3, r3, r7
 8007d58:	2201      	movs	r2, #1
 8007d5a:	701a      	strb	r2, [r3, #0]
        break;
 8007d5c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d100      	bne.n	8007d66 <UART_SetConfig+0x382>
 8007d64:	e09a      	b.n	8007e9c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d6a:	4b58      	ldr	r3, [pc, #352]	; (8007ecc <UART_SetConfig+0x4e8>)
 8007d6c:	0052      	lsls	r2, r2, #1
 8007d6e:	5ad3      	ldrh	r3, [r2, r3]
 8007d70:	0019      	movs	r1, r3
 8007d72:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007d74:	f7f8 f9e2 	bl	800013c <__udivsi3>
 8007d78:	0003      	movs	r3, r0
 8007d7a:	005a      	lsls	r2, r3, #1
 8007d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	085b      	lsrs	r3, r3, #1
 8007d82:	18d2      	adds	r2, r2, r3
 8007d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	0019      	movs	r1, r3
 8007d8a:	0010      	movs	r0, r2
 8007d8c:	f7f8 f9d6 	bl	800013c <__udivsi3>
 8007d90:	0003      	movs	r3, r0
 8007d92:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d96:	2b0f      	cmp	r3, #15
 8007d98:	d921      	bls.n	8007dde <UART_SetConfig+0x3fa>
 8007d9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d9c:	2380      	movs	r3, #128	; 0x80
 8007d9e:	025b      	lsls	r3, r3, #9
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d21c      	bcs.n	8007dde <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	200e      	movs	r0, #14
 8007daa:	2420      	movs	r4, #32
 8007dac:	1903      	adds	r3, r0, r4
 8007dae:	19db      	adds	r3, r3, r7
 8007db0:	210f      	movs	r1, #15
 8007db2:	438a      	bics	r2, r1
 8007db4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db8:	085b      	lsrs	r3, r3, #1
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	2207      	movs	r2, #7
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	b299      	uxth	r1, r3
 8007dc2:	1903      	adds	r3, r0, r4
 8007dc4:	19db      	adds	r3, r3, r7
 8007dc6:	1902      	adds	r2, r0, r4
 8007dc8:	19d2      	adds	r2, r2, r7
 8007dca:	8812      	ldrh	r2, [r2, #0]
 8007dcc:	430a      	orrs	r2, r1
 8007dce:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	1902      	adds	r2, r0, r4
 8007dd6:	19d2      	adds	r2, r2, r7
 8007dd8:	8812      	ldrh	r2, [r2, #0]
 8007dda:	60da      	str	r2, [r3, #12]
 8007ddc:	e05e      	b.n	8007e9c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8007dde:	231a      	movs	r3, #26
 8007de0:	2220      	movs	r2, #32
 8007de2:	189b      	adds	r3, r3, r2
 8007de4:	19db      	adds	r3, r3, r7
 8007de6:	2201      	movs	r2, #1
 8007de8:	701a      	strb	r2, [r3, #0]
 8007dea:	e057      	b.n	8007e9c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007dec:	231b      	movs	r3, #27
 8007dee:	2220      	movs	r2, #32
 8007df0:	189b      	adds	r3, r3, r2
 8007df2:	19db      	adds	r3, r3, r7
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	2b08      	cmp	r3, #8
 8007df8:	d015      	beq.n	8007e26 <UART_SetConfig+0x442>
 8007dfa:	dc18      	bgt.n	8007e2e <UART_SetConfig+0x44a>
 8007dfc:	2b04      	cmp	r3, #4
 8007dfe:	d00d      	beq.n	8007e1c <UART_SetConfig+0x438>
 8007e00:	dc15      	bgt.n	8007e2e <UART_SetConfig+0x44a>
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d002      	beq.n	8007e0c <UART_SetConfig+0x428>
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d005      	beq.n	8007e16 <UART_SetConfig+0x432>
 8007e0a:	e010      	b.n	8007e2e <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e0c:	f7fe fa2e 	bl	800626c <HAL_RCC_GetPCLK1Freq>
 8007e10:	0003      	movs	r3, r0
 8007e12:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007e14:	e014      	b.n	8007e40 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e16:	4b2e      	ldr	r3, [pc, #184]	; (8007ed0 <UART_SetConfig+0x4ec>)
 8007e18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007e1a:	e011      	b.n	8007e40 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e1c:	f7fe f99a 	bl	8006154 <HAL_RCC_GetSysClockFreq>
 8007e20:	0003      	movs	r3, r0
 8007e22:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007e24:	e00c      	b.n	8007e40 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e26:	2380      	movs	r3, #128	; 0x80
 8007e28:	021b      	lsls	r3, r3, #8
 8007e2a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007e2c:	e008      	b.n	8007e40 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007e32:	231a      	movs	r3, #26
 8007e34:	2220      	movs	r2, #32
 8007e36:	189b      	adds	r3, r3, r2
 8007e38:	19db      	adds	r3, r3, r7
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	701a      	strb	r2, [r3, #0]
        break;
 8007e3e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d02a      	beq.n	8007e9c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e4a:	4b20      	ldr	r3, [pc, #128]	; (8007ecc <UART_SetConfig+0x4e8>)
 8007e4c:	0052      	lsls	r2, r2, #1
 8007e4e:	5ad3      	ldrh	r3, [r2, r3]
 8007e50:	0019      	movs	r1, r3
 8007e52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007e54:	f7f8 f972 	bl	800013c <__udivsi3>
 8007e58:	0003      	movs	r3, r0
 8007e5a:	001a      	movs	r2, r3
 8007e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	085b      	lsrs	r3, r3, #1
 8007e62:	18d2      	adds	r2, r2, r3
 8007e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	0019      	movs	r1, r3
 8007e6a:	0010      	movs	r0, r2
 8007e6c:	f7f8 f966 	bl	800013c <__udivsi3>
 8007e70:	0003      	movs	r3, r0
 8007e72:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e76:	2b0f      	cmp	r3, #15
 8007e78:	d90a      	bls.n	8007e90 <UART_SetConfig+0x4ac>
 8007e7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e7c:	2380      	movs	r3, #128	; 0x80
 8007e7e:	025b      	lsls	r3, r3, #9
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d205      	bcs.n	8007e90 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	60da      	str	r2, [r3, #12]
 8007e8e:	e005      	b.n	8007e9c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8007e90:	231a      	movs	r3, #26
 8007e92:	2220      	movs	r2, #32
 8007e94:	189b      	adds	r3, r3, r2
 8007e96:	19db      	adds	r3, r3, r7
 8007e98:	2201      	movs	r2, #1
 8007e9a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9e:	226a      	movs	r2, #106	; 0x6a
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea6:	2268      	movs	r2, #104	; 0x68
 8007ea8:	2101      	movs	r1, #1
 8007eaa:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eae:	2200      	movs	r2, #0
 8007eb0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007eb8:	231a      	movs	r3, #26
 8007eba:	2220      	movs	r2, #32
 8007ebc:	189b      	adds	r3, r3, r2
 8007ebe:	19db      	adds	r3, r3, r7
 8007ec0:	781b      	ldrb	r3, [r3, #0]
}
 8007ec2:	0018      	movs	r0, r3
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	b010      	add	sp, #64	; 0x40
 8007ec8:	bdb0      	pop	{r4, r5, r7, pc}
 8007eca:	46c0      	nop			; (mov r8, r8)
 8007ecc:	0800d29c 	.word	0x0800d29c
 8007ed0:	00f42400 	.word	0x00f42400

08007ed4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	d00b      	beq.n	8007efe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	4a4a      	ldr	r2, [pc, #296]	; (8008018 <UART_AdvFeatureConfig+0x144>)
 8007eee:	4013      	ands	r3, r2
 8007ef0:	0019      	movs	r1, r3
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f02:	2202      	movs	r2, #2
 8007f04:	4013      	ands	r3, r2
 8007f06:	d00b      	beq.n	8007f20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	4a43      	ldr	r2, [pc, #268]	; (800801c <UART_AdvFeatureConfig+0x148>)
 8007f10:	4013      	ands	r3, r2
 8007f12:	0019      	movs	r1, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	430a      	orrs	r2, r1
 8007f1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f24:	2204      	movs	r2, #4
 8007f26:	4013      	ands	r3, r2
 8007f28:	d00b      	beq.n	8007f42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	4a3b      	ldr	r2, [pc, #236]	; (8008020 <UART_AdvFeatureConfig+0x14c>)
 8007f32:	4013      	ands	r3, r2
 8007f34:	0019      	movs	r1, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f46:	2208      	movs	r2, #8
 8007f48:	4013      	ands	r3, r2
 8007f4a:	d00b      	beq.n	8007f64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	4a34      	ldr	r2, [pc, #208]	; (8008024 <UART_AdvFeatureConfig+0x150>)
 8007f54:	4013      	ands	r3, r2
 8007f56:	0019      	movs	r1, r3
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f68:	2210      	movs	r2, #16
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	d00b      	beq.n	8007f86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	4a2c      	ldr	r2, [pc, #176]	; (8008028 <UART_AdvFeatureConfig+0x154>)
 8007f76:	4013      	ands	r3, r2
 8007f78:	0019      	movs	r1, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	430a      	orrs	r2, r1
 8007f84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8a:	2220      	movs	r2, #32
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	d00b      	beq.n	8007fa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	4a25      	ldr	r2, [pc, #148]	; (800802c <UART_AdvFeatureConfig+0x158>)
 8007f98:	4013      	ands	r3, r2
 8007f9a:	0019      	movs	r1, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	430a      	orrs	r2, r1
 8007fa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fac:	2240      	movs	r2, #64	; 0x40
 8007fae:	4013      	ands	r3, r2
 8007fb0:	d01d      	beq.n	8007fee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	4a1d      	ldr	r2, [pc, #116]	; (8008030 <UART_AdvFeatureConfig+0x15c>)
 8007fba:	4013      	ands	r3, r2
 8007fbc:	0019      	movs	r1, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	430a      	orrs	r2, r1
 8007fc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fce:	2380      	movs	r3, #128	; 0x80
 8007fd0:	035b      	lsls	r3, r3, #13
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d10b      	bne.n	8007fee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	4a15      	ldr	r2, [pc, #84]	; (8008034 <UART_AdvFeatureConfig+0x160>)
 8007fde:	4013      	ands	r3, r2
 8007fe0:	0019      	movs	r1, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	430a      	orrs	r2, r1
 8007fec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff2:	2280      	movs	r2, #128	; 0x80
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	d00b      	beq.n	8008010 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	4a0e      	ldr	r2, [pc, #56]	; (8008038 <UART_AdvFeatureConfig+0x164>)
 8008000:	4013      	ands	r3, r2
 8008002:	0019      	movs	r1, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	430a      	orrs	r2, r1
 800800e:	605a      	str	r2, [r3, #4]
  }
}
 8008010:	46c0      	nop			; (mov r8, r8)
 8008012:	46bd      	mov	sp, r7
 8008014:	b002      	add	sp, #8
 8008016:	bd80      	pop	{r7, pc}
 8008018:	fffdffff 	.word	0xfffdffff
 800801c:	fffeffff 	.word	0xfffeffff
 8008020:	fffbffff 	.word	0xfffbffff
 8008024:	ffff7fff 	.word	0xffff7fff
 8008028:	ffffefff 	.word	0xffffefff
 800802c:	ffffdfff 	.word	0xffffdfff
 8008030:	ffefffff 	.word	0xffefffff
 8008034:	ff9fffff 	.word	0xff9fffff
 8008038:	fff7ffff 	.word	0xfff7ffff

0800803c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af02      	add	r7, sp, #8
 8008042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2290      	movs	r2, #144	; 0x90
 8008048:	2100      	movs	r1, #0
 800804a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800804c:	f7fc f968 	bl	8004320 <HAL_GetTick>
 8008050:	0003      	movs	r3, r0
 8008052:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2208      	movs	r2, #8
 800805c:	4013      	ands	r3, r2
 800805e:	2b08      	cmp	r3, #8
 8008060:	d10c      	bne.n	800807c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2280      	movs	r2, #128	; 0x80
 8008066:	0391      	lsls	r1, r2, #14
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	4a1a      	ldr	r2, [pc, #104]	; (80080d4 <UART_CheckIdleState+0x98>)
 800806c:	9200      	str	r2, [sp, #0]
 800806e:	2200      	movs	r2, #0
 8008070:	f000 f832 	bl	80080d8 <UART_WaitOnFlagUntilTimeout>
 8008074:	1e03      	subs	r3, r0, #0
 8008076:	d001      	beq.n	800807c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e026      	b.n	80080ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2204      	movs	r2, #4
 8008084:	4013      	ands	r3, r2
 8008086:	2b04      	cmp	r3, #4
 8008088:	d10c      	bne.n	80080a4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2280      	movs	r2, #128	; 0x80
 800808e:	03d1      	lsls	r1, r2, #15
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	4a10      	ldr	r2, [pc, #64]	; (80080d4 <UART_CheckIdleState+0x98>)
 8008094:	9200      	str	r2, [sp, #0]
 8008096:	2200      	movs	r2, #0
 8008098:	f000 f81e 	bl	80080d8 <UART_WaitOnFlagUntilTimeout>
 800809c:	1e03      	subs	r3, r0, #0
 800809e:	d001      	beq.n	80080a4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080a0:	2303      	movs	r3, #3
 80080a2:	e012      	b.n	80080ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2288      	movs	r2, #136	; 0x88
 80080a8:	2120      	movs	r1, #32
 80080aa:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	228c      	movs	r2, #140	; 0x8c
 80080b0:	2120      	movs	r1, #32
 80080b2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2284      	movs	r2, #132	; 0x84
 80080c4:	2100      	movs	r1, #0
 80080c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	0018      	movs	r0, r3
 80080cc:	46bd      	mov	sp, r7
 80080ce:	b004      	add	sp, #16
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	46c0      	nop			; (mov r8, r8)
 80080d4:	01ffffff 	.word	0x01ffffff

080080d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b094      	sub	sp, #80	; 0x50
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	603b      	str	r3, [r7, #0]
 80080e4:	1dfb      	adds	r3, r7, #7
 80080e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e8:	e0a7      	b.n	800823a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80080ec:	3301      	adds	r3, #1
 80080ee:	d100      	bne.n	80080f2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80080f0:	e0a3      	b.n	800823a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080f2:	f7fc f915 	bl	8004320 <HAL_GetTick>
 80080f6:	0002      	movs	r2, r0
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	1ad3      	subs	r3, r2, r3
 80080fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080fe:	429a      	cmp	r2, r3
 8008100:	d302      	bcc.n	8008108 <UART_WaitOnFlagUntilTimeout+0x30>
 8008102:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008104:	2b00      	cmp	r3, #0
 8008106:	d13f      	bne.n	8008188 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008108:	f3ef 8310 	mrs	r3, PRIMASK
 800810c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800810e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008110:	647b      	str	r3, [r7, #68]	; 0x44
 8008112:	2301      	movs	r3, #1
 8008114:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008118:	f383 8810 	msr	PRIMASK, r3
}
 800811c:	46c0      	nop			; (mov r8, r8)
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	494e      	ldr	r1, [pc, #312]	; (8008264 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800812a:	400a      	ands	r2, r1
 800812c:	601a      	str	r2, [r3, #0]
 800812e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008130:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008134:	f383 8810 	msr	PRIMASK, r3
}
 8008138:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800813a:	f3ef 8310 	mrs	r3, PRIMASK
 800813e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008142:	643b      	str	r3, [r7, #64]	; 0x40
 8008144:	2301      	movs	r3, #1
 8008146:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800814a:	f383 8810 	msr	PRIMASK, r3
}
 800814e:	46c0      	nop			; (mov r8, r8)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	689a      	ldr	r2, [r3, #8]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	2101      	movs	r1, #1
 800815c:	438a      	bics	r2, r1
 800815e:	609a      	str	r2, [r3, #8]
 8008160:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008162:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008166:	f383 8810 	msr	PRIMASK, r3
}
 800816a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2288      	movs	r2, #136	; 0x88
 8008170:	2120      	movs	r1, #32
 8008172:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	228c      	movs	r2, #140	; 0x8c
 8008178:	2120      	movs	r1, #32
 800817a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2284      	movs	r2, #132	; 0x84
 8008180:	2100      	movs	r1, #0
 8008182:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008184:	2303      	movs	r3, #3
 8008186:	e069      	b.n	800825c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2204      	movs	r2, #4
 8008190:	4013      	ands	r3, r2
 8008192:	d052      	beq.n	800823a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	69da      	ldr	r2, [r3, #28]
 800819a:	2380      	movs	r3, #128	; 0x80
 800819c:	011b      	lsls	r3, r3, #4
 800819e:	401a      	ands	r2, r3
 80081a0:	2380      	movs	r3, #128	; 0x80
 80081a2:	011b      	lsls	r3, r3, #4
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d148      	bne.n	800823a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2280      	movs	r2, #128	; 0x80
 80081ae:	0112      	lsls	r2, r2, #4
 80081b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081b2:	f3ef 8310 	mrs	r3, PRIMASK
 80081b6:	613b      	str	r3, [r7, #16]
  return(result);
 80081b8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80081ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081bc:	2301      	movs	r3, #1
 80081be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	f383 8810 	msr	PRIMASK, r3
}
 80081c6:	46c0      	nop			; (mov r8, r8)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4924      	ldr	r1, [pc, #144]	; (8008264 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80081d4:	400a      	ands	r2, r1
 80081d6:	601a      	str	r2, [r3, #0]
 80081d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081dc:	69bb      	ldr	r3, [r7, #24]
 80081de:	f383 8810 	msr	PRIMASK, r3
}
 80081e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081e4:	f3ef 8310 	mrs	r3, PRIMASK
 80081e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80081ea:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80081ee:	2301      	movs	r3, #1
 80081f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081f2:	6a3b      	ldr	r3, [r7, #32]
 80081f4:	f383 8810 	msr	PRIMASK, r3
}
 80081f8:	46c0      	nop			; (mov r8, r8)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	689a      	ldr	r2, [r3, #8]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2101      	movs	r1, #1
 8008206:	438a      	bics	r2, r1
 8008208:	609a      	str	r2, [r3, #8]
 800820a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800820c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800820e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008210:	f383 8810 	msr	PRIMASK, r3
}
 8008214:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2288      	movs	r2, #136	; 0x88
 800821a:	2120      	movs	r1, #32
 800821c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	228c      	movs	r2, #140	; 0x8c
 8008222:	2120      	movs	r1, #32
 8008224:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2290      	movs	r2, #144	; 0x90
 800822a:	2120      	movs	r1, #32
 800822c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2284      	movs	r2, #132	; 0x84
 8008232:	2100      	movs	r1, #0
 8008234:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008236:	2303      	movs	r3, #3
 8008238:	e010      	b.n	800825c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	69db      	ldr	r3, [r3, #28]
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	4013      	ands	r3, r2
 8008244:	68ba      	ldr	r2, [r7, #8]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	425a      	negs	r2, r3
 800824a:	4153      	adcs	r3, r2
 800824c:	b2db      	uxtb	r3, r3
 800824e:	001a      	movs	r2, r3
 8008250:	1dfb      	adds	r3, r7, #7
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	429a      	cmp	r2, r3
 8008256:	d100      	bne.n	800825a <UART_WaitOnFlagUntilTimeout+0x182>
 8008258:	e747      	b.n	80080ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800825a:	2300      	movs	r3, #0
}
 800825c:	0018      	movs	r0, r3
 800825e:	46bd      	mov	sp, r7
 8008260:	b014      	add	sp, #80	; 0x50
 8008262:	bd80      	pop	{r7, pc}
 8008264:	fffffe5f 	.word	0xfffffe5f

08008268 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08e      	sub	sp, #56	; 0x38
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008270:	f3ef 8310 	mrs	r3, PRIMASK
 8008274:	617b      	str	r3, [r7, #20]
  return(result);
 8008276:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008278:	637b      	str	r3, [r7, #52]	; 0x34
 800827a:	2301      	movs	r3, #1
 800827c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	f383 8810 	msr	PRIMASK, r3
}
 8008284:	46c0      	nop			; (mov r8, r8)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4926      	ldr	r1, [pc, #152]	; (800832c <UART_EndRxTransfer+0xc4>)
 8008292:	400a      	ands	r2, r1
 8008294:	601a      	str	r2, [r3, #0]
 8008296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008298:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	f383 8810 	msr	PRIMASK, r3
}
 80082a0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082a2:	f3ef 8310 	mrs	r3, PRIMASK
 80082a6:	623b      	str	r3, [r7, #32]
  return(result);
 80082a8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80082aa:	633b      	str	r3, [r7, #48]	; 0x30
 80082ac:	2301      	movs	r3, #1
 80082ae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b2:	f383 8810 	msr	PRIMASK, r3
}
 80082b6:	46c0      	nop			; (mov r8, r8)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689a      	ldr	r2, [r3, #8]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	491b      	ldr	r1, [pc, #108]	; (8008330 <UART_EndRxTransfer+0xc8>)
 80082c4:	400a      	ands	r2, r1
 80082c6:	609a      	str	r2, [r3, #8]
 80082c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ca:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ce:	f383 8810 	msr	PRIMASK, r3
}
 80082d2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d118      	bne.n	800830e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082dc:	f3ef 8310 	mrs	r3, PRIMASK
 80082e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80082e2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80082e6:	2301      	movs	r3, #1
 80082e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f383 8810 	msr	PRIMASK, r3
}
 80082f0:	46c0      	nop			; (mov r8, r8)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2110      	movs	r1, #16
 80082fe:	438a      	bics	r2, r1
 8008300:	601a      	str	r2, [r3, #0]
 8008302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008304:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	f383 8810 	msr	PRIMASK, r3
}
 800830c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	228c      	movs	r2, #140	; 0x8c
 8008312:	2120      	movs	r1, #32
 8008314:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2200      	movs	r2, #0
 8008320:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008322:	46c0      	nop			; (mov r8, r8)
 8008324:	46bd      	mov	sp, r7
 8008326:	b00e      	add	sp, #56	; 0x38
 8008328:	bd80      	pop	{r7, pc}
 800832a:	46c0      	nop			; (mov r8, r8)
 800832c:	fffffedf 	.word	0xfffffedf
 8008330:	effffffe 	.word	0xeffffffe

08008334 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008340:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	225e      	movs	r2, #94	; 0x5e
 8008346:	2100      	movs	r1, #0
 8008348:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2256      	movs	r2, #86	; 0x56
 800834e:	2100      	movs	r1, #0
 8008350:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	0018      	movs	r0, r3
 8008356:	f7ff fb31 	bl	80079bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800835a:	46c0      	nop			; (mov r8, r8)
 800835c:	46bd      	mov	sp, r7
 800835e:	b004      	add	sp, #16
 8008360:	bd80      	pop	{r7, pc}

08008362 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b086      	sub	sp, #24
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800836a:	f3ef 8310 	mrs	r3, PRIMASK
 800836e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008370:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008372:	617b      	str	r3, [r7, #20]
 8008374:	2301      	movs	r3, #1
 8008376:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f383 8810 	msr	PRIMASK, r3
}
 800837e:	46c0      	nop			; (mov r8, r8)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2140      	movs	r1, #64	; 0x40
 800838c:	438a      	bics	r2, r1
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	f383 8810 	msr	PRIMASK, r3
}
 800839a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2288      	movs	r2, #136	; 0x88
 80083a0:	2120      	movs	r1, #32
 80083a2:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	0018      	movs	r0, r3
 80083ae:	f7ff fafd 	bl	80079ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083b2:	46c0      	nop			; (mov r8, r8)
 80083b4:	46bd      	mov	sp, r7
 80083b6:	b006      	add	sp, #24
 80083b8:	bd80      	pop	{r7, pc}

080083ba <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b082      	sub	sp, #8
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80083c2:	46c0      	nop			; (mov r8, r8)
 80083c4:	46bd      	mov	sp, r7
 80083c6:	b002      	add	sp, #8
 80083c8:	bd80      	pop	{r7, pc}

080083ca <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b082      	sub	sp, #8
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80083d2:	46c0      	nop			; (mov r8, r8)
 80083d4:	46bd      	mov	sp, r7
 80083d6:	b002      	add	sp, #8
 80083d8:	bd80      	pop	{r7, pc}

080083da <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b082      	sub	sp, #8
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80083e2:	46c0      	nop			; (mov r8, r8)
 80083e4:	46bd      	mov	sp, r7
 80083e6:	b002      	add	sp, #8
 80083e8:	bd80      	pop	{r7, pc}
	...

080083ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2284      	movs	r2, #132	; 0x84
 80083f8:	5c9b      	ldrb	r3, [r3, r2]
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d101      	bne.n	8008402 <HAL_UARTEx_DisableFifoMode+0x16>
 80083fe:	2302      	movs	r3, #2
 8008400:	e027      	b.n	8008452 <HAL_UARTEx_DisableFifoMode+0x66>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2284      	movs	r2, #132	; 0x84
 8008406:	2101      	movs	r1, #1
 8008408:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2288      	movs	r2, #136	; 0x88
 800840e:	2124      	movs	r1, #36	; 0x24
 8008410:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2101      	movs	r1, #1
 8008426:	438a      	bics	r2, r1
 8008428:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	4a0b      	ldr	r2, [pc, #44]	; (800845c <HAL_UARTEx_DisableFifoMode+0x70>)
 800842e:	4013      	ands	r3, r2
 8008430:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2288      	movs	r2, #136	; 0x88
 8008444:	2120      	movs	r1, #32
 8008446:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2284      	movs	r2, #132	; 0x84
 800844c:	2100      	movs	r1, #0
 800844e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	0018      	movs	r0, r3
 8008454:	46bd      	mov	sp, r7
 8008456:	b004      	add	sp, #16
 8008458:	bd80      	pop	{r7, pc}
 800845a:	46c0      	nop			; (mov r8, r8)
 800845c:	dfffffff 	.word	0xdfffffff

08008460 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2284      	movs	r2, #132	; 0x84
 800846e:	5c9b      	ldrb	r3, [r3, r2]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d101      	bne.n	8008478 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008474:	2302      	movs	r3, #2
 8008476:	e02e      	b.n	80084d6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2284      	movs	r2, #132	; 0x84
 800847c:	2101      	movs	r1, #1
 800847e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2288      	movs	r2, #136	; 0x88
 8008484:	2124      	movs	r1, #36	; 0x24
 8008486:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2101      	movs	r1, #1
 800849c:	438a      	bics	r2, r1
 800849e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	00db      	lsls	r3, r3, #3
 80084a8:	08d9      	lsrs	r1, r3, #3
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	430a      	orrs	r2, r1
 80084b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	0018      	movs	r0, r3
 80084b8:	f000 f854 	bl	8008564 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2288      	movs	r2, #136	; 0x88
 80084c8:	2120      	movs	r1, #32
 80084ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2284      	movs	r2, #132	; 0x84
 80084d0:	2100      	movs	r1, #0
 80084d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084d4:	2300      	movs	r3, #0
}
 80084d6:	0018      	movs	r0, r3
 80084d8:	46bd      	mov	sp, r7
 80084da:	b004      	add	sp, #16
 80084dc:	bd80      	pop	{r7, pc}
	...

080084e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2284      	movs	r2, #132	; 0x84
 80084ee:	5c9b      	ldrb	r3, [r3, r2]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d101      	bne.n	80084f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80084f4:	2302      	movs	r3, #2
 80084f6:	e02f      	b.n	8008558 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2284      	movs	r2, #132	; 0x84
 80084fc:	2101      	movs	r1, #1
 80084fe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2288      	movs	r2, #136	; 0x88
 8008504:	2124      	movs	r1, #36	; 0x24
 8008506:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	2101      	movs	r1, #1
 800851c:	438a      	bics	r2, r1
 800851e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	4a0e      	ldr	r2, [pc, #56]	; (8008560 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008528:	4013      	ands	r3, r2
 800852a:	0019      	movs	r1, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	683a      	ldr	r2, [r7, #0]
 8008532:	430a      	orrs	r2, r1
 8008534:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	0018      	movs	r0, r3
 800853a:	f000 f813 	bl	8008564 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2288      	movs	r2, #136	; 0x88
 800854a:	2120      	movs	r1, #32
 800854c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2284      	movs	r2, #132	; 0x84
 8008552:	2100      	movs	r1, #0
 8008554:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	0018      	movs	r0, r3
 800855a:	46bd      	mov	sp, r7
 800855c:	b004      	add	sp, #16
 800855e:	bd80      	pop	{r7, pc}
 8008560:	f1ffffff 	.word	0xf1ffffff

08008564 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008570:	2b00      	cmp	r3, #0
 8008572:	d108      	bne.n	8008586 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	226a      	movs	r2, #106	; 0x6a
 8008578:	2101      	movs	r1, #1
 800857a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2268      	movs	r2, #104	; 0x68
 8008580:	2101      	movs	r1, #1
 8008582:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008584:	e043      	b.n	800860e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008586:	260f      	movs	r6, #15
 8008588:	19bb      	adds	r3, r7, r6
 800858a:	2208      	movs	r2, #8
 800858c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800858e:	200e      	movs	r0, #14
 8008590:	183b      	adds	r3, r7, r0
 8008592:	2208      	movs	r2, #8
 8008594:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	0e5b      	lsrs	r3, r3, #25
 800859e:	b2da      	uxtb	r2, r3
 80085a0:	240d      	movs	r4, #13
 80085a2:	193b      	adds	r3, r7, r4
 80085a4:	2107      	movs	r1, #7
 80085a6:	400a      	ands	r2, r1
 80085a8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	0f5b      	lsrs	r3, r3, #29
 80085b2:	b2da      	uxtb	r2, r3
 80085b4:	250c      	movs	r5, #12
 80085b6:	197b      	adds	r3, r7, r5
 80085b8:	2107      	movs	r1, #7
 80085ba:	400a      	ands	r2, r1
 80085bc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80085be:	183b      	adds	r3, r7, r0
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	197a      	adds	r2, r7, r5
 80085c4:	7812      	ldrb	r2, [r2, #0]
 80085c6:	4914      	ldr	r1, [pc, #80]	; (8008618 <UARTEx_SetNbDataToProcess+0xb4>)
 80085c8:	5c8a      	ldrb	r2, [r1, r2]
 80085ca:	435a      	muls	r2, r3
 80085cc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80085ce:	197b      	adds	r3, r7, r5
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	4a12      	ldr	r2, [pc, #72]	; (800861c <UARTEx_SetNbDataToProcess+0xb8>)
 80085d4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80085d6:	0019      	movs	r1, r3
 80085d8:	f7f7 fe3a 	bl	8000250 <__divsi3>
 80085dc:	0003      	movs	r3, r0
 80085de:	b299      	uxth	r1, r3
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	226a      	movs	r2, #106	; 0x6a
 80085e4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80085e6:	19bb      	adds	r3, r7, r6
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	193a      	adds	r2, r7, r4
 80085ec:	7812      	ldrb	r2, [r2, #0]
 80085ee:	490a      	ldr	r1, [pc, #40]	; (8008618 <UARTEx_SetNbDataToProcess+0xb4>)
 80085f0:	5c8a      	ldrb	r2, [r1, r2]
 80085f2:	435a      	muls	r2, r3
 80085f4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80085f6:	193b      	adds	r3, r7, r4
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	4a08      	ldr	r2, [pc, #32]	; (800861c <UARTEx_SetNbDataToProcess+0xb8>)
 80085fc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80085fe:	0019      	movs	r1, r3
 8008600:	f7f7 fe26 	bl	8000250 <__divsi3>
 8008604:	0003      	movs	r3, r0
 8008606:	b299      	uxth	r1, r3
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2268      	movs	r2, #104	; 0x68
 800860c:	5299      	strh	r1, [r3, r2]
}
 800860e:	46c0      	nop			; (mov r8, r8)
 8008610:	46bd      	mov	sp, r7
 8008612:	b005      	add	sp, #20
 8008614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008616:	46c0      	nop			; (mov r8, r8)
 8008618:	0800d2b4 	.word	0x0800d2b4
 800861c:	0800d2bc 	.word	0x0800d2bc

08008620 <__errno>:
 8008620:	4b01      	ldr	r3, [pc, #4]	; (8008628 <__errno+0x8>)
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	4770      	bx	lr
 8008626:	46c0      	nop			; (mov r8, r8)
 8008628:	2000000c 	.word	0x2000000c

0800862c <__libc_init_array>:
 800862c:	b570      	push	{r4, r5, r6, lr}
 800862e:	2600      	movs	r6, #0
 8008630:	4d0c      	ldr	r5, [pc, #48]	; (8008664 <__libc_init_array+0x38>)
 8008632:	4c0d      	ldr	r4, [pc, #52]	; (8008668 <__libc_init_array+0x3c>)
 8008634:	1b64      	subs	r4, r4, r5
 8008636:	10a4      	asrs	r4, r4, #2
 8008638:	42a6      	cmp	r6, r4
 800863a:	d109      	bne.n	8008650 <__libc_init_array+0x24>
 800863c:	2600      	movs	r6, #0
 800863e:	f004 fd47 	bl	800d0d0 <_init>
 8008642:	4d0a      	ldr	r5, [pc, #40]	; (800866c <__libc_init_array+0x40>)
 8008644:	4c0a      	ldr	r4, [pc, #40]	; (8008670 <__libc_init_array+0x44>)
 8008646:	1b64      	subs	r4, r4, r5
 8008648:	10a4      	asrs	r4, r4, #2
 800864a:	42a6      	cmp	r6, r4
 800864c:	d105      	bne.n	800865a <__libc_init_array+0x2e>
 800864e:	bd70      	pop	{r4, r5, r6, pc}
 8008650:	00b3      	lsls	r3, r6, #2
 8008652:	58eb      	ldr	r3, [r5, r3]
 8008654:	4798      	blx	r3
 8008656:	3601      	adds	r6, #1
 8008658:	e7ee      	b.n	8008638 <__libc_init_array+0xc>
 800865a:	00b3      	lsls	r3, r6, #2
 800865c:	58eb      	ldr	r3, [r5, r3]
 800865e:	4798      	blx	r3
 8008660:	3601      	adds	r6, #1
 8008662:	e7f2      	b.n	800864a <__libc_init_array+0x1e>
 8008664:	0800d774 	.word	0x0800d774
 8008668:	0800d774 	.word	0x0800d774
 800866c:	0800d774 	.word	0x0800d774
 8008670:	0800d778 	.word	0x0800d778

08008674 <malloc>:
 8008674:	b510      	push	{r4, lr}
 8008676:	4b03      	ldr	r3, [pc, #12]	; (8008684 <malloc+0x10>)
 8008678:	0001      	movs	r1, r0
 800867a:	6818      	ldr	r0, [r3, #0]
 800867c:	f000 f882 	bl	8008784 <_malloc_r>
 8008680:	bd10      	pop	{r4, pc}
 8008682:	46c0      	nop			; (mov r8, r8)
 8008684:	2000000c 	.word	0x2000000c

08008688 <memcpy>:
 8008688:	2300      	movs	r3, #0
 800868a:	b510      	push	{r4, lr}
 800868c:	429a      	cmp	r2, r3
 800868e:	d100      	bne.n	8008692 <memcpy+0xa>
 8008690:	bd10      	pop	{r4, pc}
 8008692:	5ccc      	ldrb	r4, [r1, r3]
 8008694:	54c4      	strb	r4, [r0, r3]
 8008696:	3301      	adds	r3, #1
 8008698:	e7f8      	b.n	800868c <memcpy+0x4>

0800869a <memset>:
 800869a:	0003      	movs	r3, r0
 800869c:	1882      	adds	r2, r0, r2
 800869e:	4293      	cmp	r3, r2
 80086a0:	d100      	bne.n	80086a4 <memset+0xa>
 80086a2:	4770      	bx	lr
 80086a4:	7019      	strb	r1, [r3, #0]
 80086a6:	3301      	adds	r3, #1
 80086a8:	e7f9      	b.n	800869e <memset+0x4>
	...

080086ac <_free_r>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	0005      	movs	r5, r0
 80086b0:	2900      	cmp	r1, #0
 80086b2:	d010      	beq.n	80086d6 <_free_r+0x2a>
 80086b4:	1f0c      	subs	r4, r1, #4
 80086b6:	6823      	ldr	r3, [r4, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	da00      	bge.n	80086be <_free_r+0x12>
 80086bc:	18e4      	adds	r4, r4, r3
 80086be:	0028      	movs	r0, r5
 80086c0:	f003 f884 	bl	800b7cc <__malloc_lock>
 80086c4:	4a1d      	ldr	r2, [pc, #116]	; (800873c <_free_r+0x90>)
 80086c6:	6813      	ldr	r3, [r2, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d105      	bne.n	80086d8 <_free_r+0x2c>
 80086cc:	6063      	str	r3, [r4, #4]
 80086ce:	6014      	str	r4, [r2, #0]
 80086d0:	0028      	movs	r0, r5
 80086d2:	f003 f883 	bl	800b7dc <__malloc_unlock>
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
 80086d8:	42a3      	cmp	r3, r4
 80086da:	d908      	bls.n	80086ee <_free_r+0x42>
 80086dc:	6821      	ldr	r1, [r4, #0]
 80086de:	1860      	adds	r0, r4, r1
 80086e0:	4283      	cmp	r3, r0
 80086e2:	d1f3      	bne.n	80086cc <_free_r+0x20>
 80086e4:	6818      	ldr	r0, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	1841      	adds	r1, r0, r1
 80086ea:	6021      	str	r1, [r4, #0]
 80086ec:	e7ee      	b.n	80086cc <_free_r+0x20>
 80086ee:	001a      	movs	r2, r3
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d001      	beq.n	80086fa <_free_r+0x4e>
 80086f6:	42a3      	cmp	r3, r4
 80086f8:	d9f9      	bls.n	80086ee <_free_r+0x42>
 80086fa:	6811      	ldr	r1, [r2, #0]
 80086fc:	1850      	adds	r0, r2, r1
 80086fe:	42a0      	cmp	r0, r4
 8008700:	d10b      	bne.n	800871a <_free_r+0x6e>
 8008702:	6820      	ldr	r0, [r4, #0]
 8008704:	1809      	adds	r1, r1, r0
 8008706:	1850      	adds	r0, r2, r1
 8008708:	6011      	str	r1, [r2, #0]
 800870a:	4283      	cmp	r3, r0
 800870c:	d1e0      	bne.n	80086d0 <_free_r+0x24>
 800870e:	6818      	ldr	r0, [r3, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	1841      	adds	r1, r0, r1
 8008714:	6011      	str	r1, [r2, #0]
 8008716:	6053      	str	r3, [r2, #4]
 8008718:	e7da      	b.n	80086d0 <_free_r+0x24>
 800871a:	42a0      	cmp	r0, r4
 800871c:	d902      	bls.n	8008724 <_free_r+0x78>
 800871e:	230c      	movs	r3, #12
 8008720:	602b      	str	r3, [r5, #0]
 8008722:	e7d5      	b.n	80086d0 <_free_r+0x24>
 8008724:	6821      	ldr	r1, [r4, #0]
 8008726:	1860      	adds	r0, r4, r1
 8008728:	4283      	cmp	r3, r0
 800872a:	d103      	bne.n	8008734 <_free_r+0x88>
 800872c:	6818      	ldr	r0, [r3, #0]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	1841      	adds	r1, r0, r1
 8008732:	6021      	str	r1, [r4, #0]
 8008734:	6063      	str	r3, [r4, #4]
 8008736:	6054      	str	r4, [r2, #4]
 8008738:	e7ca      	b.n	80086d0 <_free_r+0x24>
 800873a:	46c0      	nop			; (mov r8, r8)
 800873c:	200004d8 	.word	0x200004d8

08008740 <sbrk_aligned>:
 8008740:	b570      	push	{r4, r5, r6, lr}
 8008742:	4e0f      	ldr	r6, [pc, #60]	; (8008780 <sbrk_aligned+0x40>)
 8008744:	000d      	movs	r5, r1
 8008746:	6831      	ldr	r1, [r6, #0]
 8008748:	0004      	movs	r4, r0
 800874a:	2900      	cmp	r1, #0
 800874c:	d102      	bne.n	8008754 <sbrk_aligned+0x14>
 800874e:	f000 ff05 	bl	800955c <_sbrk_r>
 8008752:	6030      	str	r0, [r6, #0]
 8008754:	0029      	movs	r1, r5
 8008756:	0020      	movs	r0, r4
 8008758:	f000 ff00 	bl	800955c <_sbrk_r>
 800875c:	1c43      	adds	r3, r0, #1
 800875e:	d00a      	beq.n	8008776 <sbrk_aligned+0x36>
 8008760:	2303      	movs	r3, #3
 8008762:	1cc5      	adds	r5, r0, #3
 8008764:	439d      	bics	r5, r3
 8008766:	42a8      	cmp	r0, r5
 8008768:	d007      	beq.n	800877a <sbrk_aligned+0x3a>
 800876a:	1a29      	subs	r1, r5, r0
 800876c:	0020      	movs	r0, r4
 800876e:	f000 fef5 	bl	800955c <_sbrk_r>
 8008772:	1c43      	adds	r3, r0, #1
 8008774:	d101      	bne.n	800877a <sbrk_aligned+0x3a>
 8008776:	2501      	movs	r5, #1
 8008778:	426d      	negs	r5, r5
 800877a:	0028      	movs	r0, r5
 800877c:	bd70      	pop	{r4, r5, r6, pc}
 800877e:	46c0      	nop			; (mov r8, r8)
 8008780:	200004dc 	.word	0x200004dc

08008784 <_malloc_r>:
 8008784:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008786:	2203      	movs	r2, #3
 8008788:	1ccb      	adds	r3, r1, #3
 800878a:	4393      	bics	r3, r2
 800878c:	3308      	adds	r3, #8
 800878e:	0006      	movs	r6, r0
 8008790:	001f      	movs	r7, r3
 8008792:	2b0c      	cmp	r3, #12
 8008794:	d232      	bcs.n	80087fc <_malloc_r+0x78>
 8008796:	270c      	movs	r7, #12
 8008798:	42b9      	cmp	r1, r7
 800879a:	d831      	bhi.n	8008800 <_malloc_r+0x7c>
 800879c:	0030      	movs	r0, r6
 800879e:	f003 f815 	bl	800b7cc <__malloc_lock>
 80087a2:	4d32      	ldr	r5, [pc, #200]	; (800886c <_malloc_r+0xe8>)
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	001c      	movs	r4, r3
 80087a8:	2c00      	cmp	r4, #0
 80087aa:	d12e      	bne.n	800880a <_malloc_r+0x86>
 80087ac:	0039      	movs	r1, r7
 80087ae:	0030      	movs	r0, r6
 80087b0:	f7ff ffc6 	bl	8008740 <sbrk_aligned>
 80087b4:	0004      	movs	r4, r0
 80087b6:	1c43      	adds	r3, r0, #1
 80087b8:	d11e      	bne.n	80087f8 <_malloc_r+0x74>
 80087ba:	682c      	ldr	r4, [r5, #0]
 80087bc:	0025      	movs	r5, r4
 80087be:	2d00      	cmp	r5, #0
 80087c0:	d14a      	bne.n	8008858 <_malloc_r+0xd4>
 80087c2:	6823      	ldr	r3, [r4, #0]
 80087c4:	0029      	movs	r1, r5
 80087c6:	18e3      	adds	r3, r4, r3
 80087c8:	0030      	movs	r0, r6
 80087ca:	9301      	str	r3, [sp, #4]
 80087cc:	f000 fec6 	bl	800955c <_sbrk_r>
 80087d0:	9b01      	ldr	r3, [sp, #4]
 80087d2:	4283      	cmp	r3, r0
 80087d4:	d143      	bne.n	800885e <_malloc_r+0xda>
 80087d6:	6823      	ldr	r3, [r4, #0]
 80087d8:	3703      	adds	r7, #3
 80087da:	1aff      	subs	r7, r7, r3
 80087dc:	2303      	movs	r3, #3
 80087de:	439f      	bics	r7, r3
 80087e0:	3708      	adds	r7, #8
 80087e2:	2f0c      	cmp	r7, #12
 80087e4:	d200      	bcs.n	80087e8 <_malloc_r+0x64>
 80087e6:	270c      	movs	r7, #12
 80087e8:	0039      	movs	r1, r7
 80087ea:	0030      	movs	r0, r6
 80087ec:	f7ff ffa8 	bl	8008740 <sbrk_aligned>
 80087f0:	1c43      	adds	r3, r0, #1
 80087f2:	d034      	beq.n	800885e <_malloc_r+0xda>
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	19df      	adds	r7, r3, r7
 80087f8:	6027      	str	r7, [r4, #0]
 80087fa:	e013      	b.n	8008824 <_malloc_r+0xa0>
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	dacb      	bge.n	8008798 <_malloc_r+0x14>
 8008800:	230c      	movs	r3, #12
 8008802:	2500      	movs	r5, #0
 8008804:	6033      	str	r3, [r6, #0]
 8008806:	0028      	movs	r0, r5
 8008808:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800880a:	6822      	ldr	r2, [r4, #0]
 800880c:	1bd1      	subs	r1, r2, r7
 800880e:	d420      	bmi.n	8008852 <_malloc_r+0xce>
 8008810:	290b      	cmp	r1, #11
 8008812:	d917      	bls.n	8008844 <_malloc_r+0xc0>
 8008814:	19e2      	adds	r2, r4, r7
 8008816:	6027      	str	r7, [r4, #0]
 8008818:	42a3      	cmp	r3, r4
 800881a:	d111      	bne.n	8008840 <_malloc_r+0xbc>
 800881c:	602a      	str	r2, [r5, #0]
 800881e:	6863      	ldr	r3, [r4, #4]
 8008820:	6011      	str	r1, [r2, #0]
 8008822:	6053      	str	r3, [r2, #4]
 8008824:	0030      	movs	r0, r6
 8008826:	0025      	movs	r5, r4
 8008828:	f002 ffd8 	bl	800b7dc <__malloc_unlock>
 800882c:	2207      	movs	r2, #7
 800882e:	350b      	adds	r5, #11
 8008830:	1d23      	adds	r3, r4, #4
 8008832:	4395      	bics	r5, r2
 8008834:	1aea      	subs	r2, r5, r3
 8008836:	429d      	cmp	r5, r3
 8008838:	d0e5      	beq.n	8008806 <_malloc_r+0x82>
 800883a:	1b5b      	subs	r3, r3, r5
 800883c:	50a3      	str	r3, [r4, r2]
 800883e:	e7e2      	b.n	8008806 <_malloc_r+0x82>
 8008840:	605a      	str	r2, [r3, #4]
 8008842:	e7ec      	b.n	800881e <_malloc_r+0x9a>
 8008844:	6862      	ldr	r2, [r4, #4]
 8008846:	42a3      	cmp	r3, r4
 8008848:	d101      	bne.n	800884e <_malloc_r+0xca>
 800884a:	602a      	str	r2, [r5, #0]
 800884c:	e7ea      	b.n	8008824 <_malloc_r+0xa0>
 800884e:	605a      	str	r2, [r3, #4]
 8008850:	e7e8      	b.n	8008824 <_malloc_r+0xa0>
 8008852:	0023      	movs	r3, r4
 8008854:	6864      	ldr	r4, [r4, #4]
 8008856:	e7a7      	b.n	80087a8 <_malloc_r+0x24>
 8008858:	002c      	movs	r4, r5
 800885a:	686d      	ldr	r5, [r5, #4]
 800885c:	e7af      	b.n	80087be <_malloc_r+0x3a>
 800885e:	230c      	movs	r3, #12
 8008860:	0030      	movs	r0, r6
 8008862:	6033      	str	r3, [r6, #0]
 8008864:	f002 ffba 	bl	800b7dc <__malloc_unlock>
 8008868:	e7cd      	b.n	8008806 <_malloc_r+0x82>
 800886a:	46c0      	nop			; (mov r8, r8)
 800886c:	200004d8 	.word	0x200004d8

08008870 <__cvt>:
 8008870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008872:	001e      	movs	r6, r3
 8008874:	2300      	movs	r3, #0
 8008876:	0014      	movs	r4, r2
 8008878:	b08b      	sub	sp, #44	; 0x2c
 800887a:	429e      	cmp	r6, r3
 800887c:	da04      	bge.n	8008888 <__cvt+0x18>
 800887e:	2180      	movs	r1, #128	; 0x80
 8008880:	0609      	lsls	r1, r1, #24
 8008882:	1873      	adds	r3, r6, r1
 8008884:	001e      	movs	r6, r3
 8008886:	232d      	movs	r3, #45	; 0x2d
 8008888:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800888a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800888c:	7013      	strb	r3, [r2, #0]
 800888e:	2320      	movs	r3, #32
 8008890:	2203      	movs	r2, #3
 8008892:	439f      	bics	r7, r3
 8008894:	2f46      	cmp	r7, #70	; 0x46
 8008896:	d007      	beq.n	80088a8 <__cvt+0x38>
 8008898:	003b      	movs	r3, r7
 800889a:	3b45      	subs	r3, #69	; 0x45
 800889c:	4259      	negs	r1, r3
 800889e:	414b      	adcs	r3, r1
 80088a0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80088a2:	3a01      	subs	r2, #1
 80088a4:	18cb      	adds	r3, r1, r3
 80088a6:	9310      	str	r3, [sp, #64]	; 0x40
 80088a8:	ab09      	add	r3, sp, #36	; 0x24
 80088aa:	9304      	str	r3, [sp, #16]
 80088ac:	ab08      	add	r3, sp, #32
 80088ae:	9303      	str	r3, [sp, #12]
 80088b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80088b2:	9200      	str	r2, [sp, #0]
 80088b4:	9302      	str	r3, [sp, #8]
 80088b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80088b8:	0022      	movs	r2, r4
 80088ba:	9301      	str	r3, [sp, #4]
 80088bc:	0033      	movs	r3, r6
 80088be:	f001 fdd5 	bl	800a46c <_dtoa_r>
 80088c2:	0005      	movs	r5, r0
 80088c4:	2f47      	cmp	r7, #71	; 0x47
 80088c6:	d102      	bne.n	80088ce <__cvt+0x5e>
 80088c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088ca:	07db      	lsls	r3, r3, #31
 80088cc:	d528      	bpl.n	8008920 <__cvt+0xb0>
 80088ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80088d0:	18eb      	adds	r3, r5, r3
 80088d2:	9307      	str	r3, [sp, #28]
 80088d4:	2f46      	cmp	r7, #70	; 0x46
 80088d6:	d114      	bne.n	8008902 <__cvt+0x92>
 80088d8:	782b      	ldrb	r3, [r5, #0]
 80088da:	2b30      	cmp	r3, #48	; 0x30
 80088dc:	d10c      	bne.n	80088f8 <__cvt+0x88>
 80088de:	2200      	movs	r2, #0
 80088e0:	2300      	movs	r3, #0
 80088e2:	0020      	movs	r0, r4
 80088e4:	0031      	movs	r1, r6
 80088e6:	f7f7 fdaf 	bl	8000448 <__aeabi_dcmpeq>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	d104      	bne.n	80088f8 <__cvt+0x88>
 80088ee:	2301      	movs	r3, #1
 80088f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80088f2:	1a9b      	subs	r3, r3, r2
 80088f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088f6:	6013      	str	r3, [r2, #0]
 80088f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80088fa:	9a07      	ldr	r2, [sp, #28]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	18d3      	adds	r3, r2, r3
 8008900:	9307      	str	r3, [sp, #28]
 8008902:	2200      	movs	r2, #0
 8008904:	2300      	movs	r3, #0
 8008906:	0020      	movs	r0, r4
 8008908:	0031      	movs	r1, r6
 800890a:	f7f7 fd9d 	bl	8000448 <__aeabi_dcmpeq>
 800890e:	2800      	cmp	r0, #0
 8008910:	d001      	beq.n	8008916 <__cvt+0xa6>
 8008912:	9b07      	ldr	r3, [sp, #28]
 8008914:	9309      	str	r3, [sp, #36]	; 0x24
 8008916:	2230      	movs	r2, #48	; 0x30
 8008918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800891a:	9907      	ldr	r1, [sp, #28]
 800891c:	428b      	cmp	r3, r1
 800891e:	d306      	bcc.n	800892e <__cvt+0xbe>
 8008920:	0028      	movs	r0, r5
 8008922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008924:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008926:	1b5b      	subs	r3, r3, r5
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	b00b      	add	sp, #44	; 0x2c
 800892c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800892e:	1c59      	adds	r1, r3, #1
 8008930:	9109      	str	r1, [sp, #36]	; 0x24
 8008932:	701a      	strb	r2, [r3, #0]
 8008934:	e7f0      	b.n	8008918 <__cvt+0xa8>

08008936 <__exponent>:
 8008936:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008938:	1c83      	adds	r3, r0, #2
 800893a:	b087      	sub	sp, #28
 800893c:	9303      	str	r3, [sp, #12]
 800893e:	0005      	movs	r5, r0
 8008940:	000c      	movs	r4, r1
 8008942:	232b      	movs	r3, #43	; 0x2b
 8008944:	7002      	strb	r2, [r0, #0]
 8008946:	2900      	cmp	r1, #0
 8008948:	da01      	bge.n	800894e <__exponent+0x18>
 800894a:	424c      	negs	r4, r1
 800894c:	3302      	adds	r3, #2
 800894e:	706b      	strb	r3, [r5, #1]
 8008950:	2c09      	cmp	r4, #9
 8008952:	dd31      	ble.n	80089b8 <__exponent+0x82>
 8008954:	270a      	movs	r7, #10
 8008956:	ab04      	add	r3, sp, #16
 8008958:	1dde      	adds	r6, r3, #7
 800895a:	0020      	movs	r0, r4
 800895c:	0039      	movs	r1, r7
 800895e:	9601      	str	r6, [sp, #4]
 8008960:	f7f7 fd5c 	bl	800041c <__aeabi_idivmod>
 8008964:	3e01      	subs	r6, #1
 8008966:	3130      	adds	r1, #48	; 0x30
 8008968:	0020      	movs	r0, r4
 800896a:	7031      	strb	r1, [r6, #0]
 800896c:	0039      	movs	r1, r7
 800896e:	9402      	str	r4, [sp, #8]
 8008970:	f7f7 fc6e 	bl	8000250 <__divsi3>
 8008974:	9b02      	ldr	r3, [sp, #8]
 8008976:	0004      	movs	r4, r0
 8008978:	2b63      	cmp	r3, #99	; 0x63
 800897a:	dcee      	bgt.n	800895a <__exponent+0x24>
 800897c:	9b01      	ldr	r3, [sp, #4]
 800897e:	3430      	adds	r4, #48	; 0x30
 8008980:	1e9a      	subs	r2, r3, #2
 8008982:	0013      	movs	r3, r2
 8008984:	9903      	ldr	r1, [sp, #12]
 8008986:	7014      	strb	r4, [r2, #0]
 8008988:	a804      	add	r0, sp, #16
 800898a:	3007      	adds	r0, #7
 800898c:	4298      	cmp	r0, r3
 800898e:	d80e      	bhi.n	80089ae <__exponent+0x78>
 8008990:	ab04      	add	r3, sp, #16
 8008992:	3307      	adds	r3, #7
 8008994:	2000      	movs	r0, #0
 8008996:	429a      	cmp	r2, r3
 8008998:	d804      	bhi.n	80089a4 <__exponent+0x6e>
 800899a:	ab04      	add	r3, sp, #16
 800899c:	3009      	adds	r0, #9
 800899e:	18c0      	adds	r0, r0, r3
 80089a0:	9b01      	ldr	r3, [sp, #4]
 80089a2:	1ac0      	subs	r0, r0, r3
 80089a4:	9b03      	ldr	r3, [sp, #12]
 80089a6:	1818      	adds	r0, r3, r0
 80089a8:	1b40      	subs	r0, r0, r5
 80089aa:	b007      	add	sp, #28
 80089ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089ae:	7818      	ldrb	r0, [r3, #0]
 80089b0:	3301      	adds	r3, #1
 80089b2:	7008      	strb	r0, [r1, #0]
 80089b4:	3101      	adds	r1, #1
 80089b6:	e7e7      	b.n	8008988 <__exponent+0x52>
 80089b8:	2330      	movs	r3, #48	; 0x30
 80089ba:	18e4      	adds	r4, r4, r3
 80089bc:	70ab      	strb	r3, [r5, #2]
 80089be:	1d28      	adds	r0, r5, #4
 80089c0:	70ec      	strb	r4, [r5, #3]
 80089c2:	e7f1      	b.n	80089a8 <__exponent+0x72>

080089c4 <_printf_float>:
 80089c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089c6:	b095      	sub	sp, #84	; 0x54
 80089c8:	000c      	movs	r4, r1
 80089ca:	9209      	str	r2, [sp, #36]	; 0x24
 80089cc:	001e      	movs	r6, r3
 80089ce:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80089d0:	0007      	movs	r7, r0
 80089d2:	f002 fed9 	bl	800b788 <_localeconv_r>
 80089d6:	6803      	ldr	r3, [r0, #0]
 80089d8:	0018      	movs	r0, r3
 80089da:	930c      	str	r3, [sp, #48]	; 0x30
 80089dc:	f7f7 fb92 	bl	8000104 <strlen>
 80089e0:	2300      	movs	r3, #0
 80089e2:	9312      	str	r3, [sp, #72]	; 0x48
 80089e4:	7e23      	ldrb	r3, [r4, #24]
 80089e6:	2207      	movs	r2, #7
 80089e8:	930a      	str	r3, [sp, #40]	; 0x28
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	900e      	str	r0, [sp, #56]	; 0x38
 80089ee:	930d      	str	r3, [sp, #52]	; 0x34
 80089f0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80089f2:	682b      	ldr	r3, [r5, #0]
 80089f4:	05c9      	lsls	r1, r1, #23
 80089f6:	d547      	bpl.n	8008a88 <_printf_float+0xc4>
 80089f8:	189b      	adds	r3, r3, r2
 80089fa:	4393      	bics	r3, r2
 80089fc:	001a      	movs	r2, r3
 80089fe:	3208      	adds	r2, #8
 8008a00:	602a      	str	r2, [r5, #0]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	64a2      	str	r2, [r4, #72]	; 0x48
 8008a08:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008a0e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008a10:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a12:	006b      	lsls	r3, r5, #1
 8008a14:	085b      	lsrs	r3, r3, #1
 8008a16:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a18:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008a1a:	4ba7      	ldr	r3, [pc, #668]	; (8008cb8 <_printf_float+0x2f4>)
 8008a1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008a1e:	4252      	negs	r2, r2
 8008a20:	f7fa f926 	bl	8002c70 <__aeabi_dcmpun>
 8008a24:	2800      	cmp	r0, #0
 8008a26:	d131      	bne.n	8008a8c <_printf_float+0xc8>
 8008a28:	2201      	movs	r2, #1
 8008a2a:	4ba3      	ldr	r3, [pc, #652]	; (8008cb8 <_printf_float+0x2f4>)
 8008a2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008a2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008a30:	4252      	negs	r2, r2
 8008a32:	f7f7 fd19 	bl	8000468 <__aeabi_dcmple>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	d128      	bne.n	8008a8c <_printf_float+0xc8>
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	0029      	movs	r1, r5
 8008a40:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008a42:	f7f7 fd07 	bl	8000454 <__aeabi_dcmplt>
 8008a46:	2800      	cmp	r0, #0
 8008a48:	d003      	beq.n	8008a52 <_printf_float+0x8e>
 8008a4a:	0023      	movs	r3, r4
 8008a4c:	222d      	movs	r2, #45	; 0x2d
 8008a4e:	3343      	adds	r3, #67	; 0x43
 8008a50:	701a      	strb	r2, [r3, #0]
 8008a52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a54:	4d99      	ldr	r5, [pc, #612]	; (8008cbc <_printf_float+0x2f8>)
 8008a56:	2b47      	cmp	r3, #71	; 0x47
 8008a58:	d900      	bls.n	8008a5c <_printf_float+0x98>
 8008a5a:	4d99      	ldr	r5, [pc, #612]	; (8008cc0 <_printf_float+0x2fc>)
 8008a5c:	2303      	movs	r3, #3
 8008a5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a60:	6123      	str	r3, [r4, #16]
 8008a62:	3301      	adds	r3, #1
 8008a64:	439a      	bics	r2, r3
 8008a66:	2300      	movs	r3, #0
 8008a68:	6022      	str	r2, [r4, #0]
 8008a6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a6e:	0021      	movs	r1, r4
 8008a70:	0038      	movs	r0, r7
 8008a72:	9600      	str	r6, [sp, #0]
 8008a74:	aa13      	add	r2, sp, #76	; 0x4c
 8008a76:	f000 f9e7 	bl	8008e48 <_printf_common>
 8008a7a:	1c43      	adds	r3, r0, #1
 8008a7c:	d000      	beq.n	8008a80 <_printf_float+0xbc>
 8008a7e:	e0a2      	b.n	8008bc6 <_printf_float+0x202>
 8008a80:	2001      	movs	r0, #1
 8008a82:	4240      	negs	r0, r0
 8008a84:	b015      	add	sp, #84	; 0x54
 8008a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a88:	3307      	adds	r3, #7
 8008a8a:	e7b6      	b.n	80089fa <_printf_float+0x36>
 8008a8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a8e:	002b      	movs	r3, r5
 8008a90:	0010      	movs	r0, r2
 8008a92:	0029      	movs	r1, r5
 8008a94:	f7fa f8ec 	bl	8002c70 <__aeabi_dcmpun>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d00b      	beq.n	8008ab4 <_printf_float+0xf0>
 8008a9c:	2d00      	cmp	r5, #0
 8008a9e:	da03      	bge.n	8008aa8 <_printf_float+0xe4>
 8008aa0:	0023      	movs	r3, r4
 8008aa2:	222d      	movs	r2, #45	; 0x2d
 8008aa4:	3343      	adds	r3, #67	; 0x43
 8008aa6:	701a      	strb	r2, [r3, #0]
 8008aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aaa:	4d86      	ldr	r5, [pc, #536]	; (8008cc4 <_printf_float+0x300>)
 8008aac:	2b47      	cmp	r3, #71	; 0x47
 8008aae:	d9d5      	bls.n	8008a5c <_printf_float+0x98>
 8008ab0:	4d85      	ldr	r5, [pc, #532]	; (8008cc8 <_printf_float+0x304>)
 8008ab2:	e7d3      	b.n	8008a5c <_printf_float+0x98>
 8008ab4:	2220      	movs	r2, #32
 8008ab6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ab8:	6863      	ldr	r3, [r4, #4]
 8008aba:	4391      	bics	r1, r2
 8008abc:	910f      	str	r1, [sp, #60]	; 0x3c
 8008abe:	1c5a      	adds	r2, r3, #1
 8008ac0:	d149      	bne.n	8008b56 <_printf_float+0x192>
 8008ac2:	3307      	adds	r3, #7
 8008ac4:	6063      	str	r3, [r4, #4]
 8008ac6:	2380      	movs	r3, #128	; 0x80
 8008ac8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008aca:	00db      	lsls	r3, r3, #3
 8008acc:	4313      	orrs	r3, r2
 8008ace:	2200      	movs	r2, #0
 8008ad0:	9206      	str	r2, [sp, #24]
 8008ad2:	aa12      	add	r2, sp, #72	; 0x48
 8008ad4:	9205      	str	r2, [sp, #20]
 8008ad6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ad8:	a908      	add	r1, sp, #32
 8008ada:	9204      	str	r2, [sp, #16]
 8008adc:	aa11      	add	r2, sp, #68	; 0x44
 8008ade:	9203      	str	r2, [sp, #12]
 8008ae0:	2223      	movs	r2, #35	; 0x23
 8008ae2:	6023      	str	r3, [r4, #0]
 8008ae4:	9301      	str	r3, [sp, #4]
 8008ae6:	6863      	ldr	r3, [r4, #4]
 8008ae8:	1852      	adds	r2, r2, r1
 8008aea:	9202      	str	r2, [sp, #8]
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	0038      	movs	r0, r7
 8008af0:	002b      	movs	r3, r5
 8008af2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008af4:	f7ff febc 	bl	8008870 <__cvt>
 8008af8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008afa:	0005      	movs	r5, r0
 8008afc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008afe:	2b47      	cmp	r3, #71	; 0x47
 8008b00:	d108      	bne.n	8008b14 <_printf_float+0x150>
 8008b02:	1ccb      	adds	r3, r1, #3
 8008b04:	db02      	blt.n	8008b0c <_printf_float+0x148>
 8008b06:	6863      	ldr	r3, [r4, #4]
 8008b08:	4299      	cmp	r1, r3
 8008b0a:	dd48      	ble.n	8008b9e <_printf_float+0x1da>
 8008b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b0e:	3b02      	subs	r3, #2
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	930a      	str	r3, [sp, #40]	; 0x28
 8008b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b16:	2b65      	cmp	r3, #101	; 0x65
 8008b18:	d824      	bhi.n	8008b64 <_printf_float+0x1a0>
 8008b1a:	0020      	movs	r0, r4
 8008b1c:	001a      	movs	r2, r3
 8008b1e:	3901      	subs	r1, #1
 8008b20:	3050      	adds	r0, #80	; 0x50
 8008b22:	9111      	str	r1, [sp, #68]	; 0x44
 8008b24:	f7ff ff07 	bl	8008936 <__exponent>
 8008b28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b2a:	900b      	str	r0, [sp, #44]	; 0x2c
 8008b2c:	1813      	adds	r3, r2, r0
 8008b2e:	6123      	str	r3, [r4, #16]
 8008b30:	2a01      	cmp	r2, #1
 8008b32:	dc02      	bgt.n	8008b3a <_printf_float+0x176>
 8008b34:	6822      	ldr	r2, [r4, #0]
 8008b36:	07d2      	lsls	r2, r2, #31
 8008b38:	d501      	bpl.n	8008b3e <_printf_float+0x17a>
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	6123      	str	r3, [r4, #16]
 8008b3e:	2323      	movs	r3, #35	; 0x23
 8008b40:	aa08      	add	r2, sp, #32
 8008b42:	189b      	adds	r3, r3, r2
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d100      	bne.n	8008b4c <_printf_float+0x188>
 8008b4a:	e78f      	b.n	8008a6c <_printf_float+0xa8>
 8008b4c:	0023      	movs	r3, r4
 8008b4e:	222d      	movs	r2, #45	; 0x2d
 8008b50:	3343      	adds	r3, #67	; 0x43
 8008b52:	701a      	strb	r2, [r3, #0]
 8008b54:	e78a      	b.n	8008a6c <_printf_float+0xa8>
 8008b56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b58:	2a47      	cmp	r2, #71	; 0x47
 8008b5a:	d1b4      	bne.n	8008ac6 <_printf_float+0x102>
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1b2      	bne.n	8008ac6 <_printf_float+0x102>
 8008b60:	3301      	adds	r3, #1
 8008b62:	e7af      	b.n	8008ac4 <_printf_float+0x100>
 8008b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b66:	2b66      	cmp	r3, #102	; 0x66
 8008b68:	d11b      	bne.n	8008ba2 <_printf_float+0x1de>
 8008b6a:	6863      	ldr	r3, [r4, #4]
 8008b6c:	2900      	cmp	r1, #0
 8008b6e:	dd0d      	ble.n	8008b8c <_printf_float+0x1c8>
 8008b70:	6121      	str	r1, [r4, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d102      	bne.n	8008b7c <_printf_float+0x1b8>
 8008b76:	6822      	ldr	r2, [r4, #0]
 8008b78:	07d2      	lsls	r2, r2, #31
 8008b7a:	d502      	bpl.n	8008b82 <_printf_float+0x1be>
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	1859      	adds	r1, r3, r1
 8008b80:	6121      	str	r1, [r4, #16]
 8008b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b84:	65a3      	str	r3, [r4, #88]	; 0x58
 8008b86:	2300      	movs	r3, #0
 8008b88:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b8a:	e7d8      	b.n	8008b3e <_printf_float+0x17a>
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d103      	bne.n	8008b98 <_printf_float+0x1d4>
 8008b90:	2201      	movs	r2, #1
 8008b92:	6821      	ldr	r1, [r4, #0]
 8008b94:	4211      	tst	r1, r2
 8008b96:	d000      	beq.n	8008b9a <_printf_float+0x1d6>
 8008b98:	1c9a      	adds	r2, r3, #2
 8008b9a:	6122      	str	r2, [r4, #16]
 8008b9c:	e7f1      	b.n	8008b82 <_printf_float+0x1be>
 8008b9e:	2367      	movs	r3, #103	; 0x67
 8008ba0:	930a      	str	r3, [sp, #40]	; 0x28
 8008ba2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ba4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	db06      	blt.n	8008bb8 <_printf_float+0x1f4>
 8008baa:	6822      	ldr	r2, [r4, #0]
 8008bac:	6123      	str	r3, [r4, #16]
 8008bae:	07d2      	lsls	r2, r2, #31
 8008bb0:	d5e7      	bpl.n	8008b82 <_printf_float+0x1be>
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	6123      	str	r3, [r4, #16]
 8008bb6:	e7e4      	b.n	8008b82 <_printf_float+0x1be>
 8008bb8:	2101      	movs	r1, #1
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	dc01      	bgt.n	8008bc2 <_printf_float+0x1fe>
 8008bbe:	1849      	adds	r1, r1, r1
 8008bc0:	1ac9      	subs	r1, r1, r3
 8008bc2:	1852      	adds	r2, r2, r1
 8008bc4:	e7e9      	b.n	8008b9a <_printf_float+0x1d6>
 8008bc6:	6822      	ldr	r2, [r4, #0]
 8008bc8:	0553      	lsls	r3, r2, #21
 8008bca:	d407      	bmi.n	8008bdc <_printf_float+0x218>
 8008bcc:	6923      	ldr	r3, [r4, #16]
 8008bce:	002a      	movs	r2, r5
 8008bd0:	0038      	movs	r0, r7
 8008bd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008bd4:	47b0      	blx	r6
 8008bd6:	1c43      	adds	r3, r0, #1
 8008bd8:	d128      	bne.n	8008c2c <_printf_float+0x268>
 8008bda:	e751      	b.n	8008a80 <_printf_float+0xbc>
 8008bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bde:	2b65      	cmp	r3, #101	; 0x65
 8008be0:	d800      	bhi.n	8008be4 <_printf_float+0x220>
 8008be2:	e0e1      	b.n	8008da8 <_printf_float+0x3e4>
 8008be4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008be6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008be8:	2200      	movs	r2, #0
 8008bea:	2300      	movs	r3, #0
 8008bec:	f7f7 fc2c 	bl	8000448 <__aeabi_dcmpeq>
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	d031      	beq.n	8008c58 <_printf_float+0x294>
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	0038      	movs	r0, r7
 8008bf8:	4a34      	ldr	r2, [pc, #208]	; (8008ccc <_printf_float+0x308>)
 8008bfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008bfc:	47b0      	blx	r6
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d100      	bne.n	8008c04 <_printf_float+0x240>
 8008c02:	e73d      	b.n	8008a80 <_printf_float+0xbc>
 8008c04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	db02      	blt.n	8008c12 <_printf_float+0x24e>
 8008c0c:	6823      	ldr	r3, [r4, #0]
 8008c0e:	07db      	lsls	r3, r3, #31
 8008c10:	d50c      	bpl.n	8008c2c <_printf_float+0x268>
 8008c12:	0038      	movs	r0, r7
 8008c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c1a:	47b0      	blx	r6
 8008c1c:	2500      	movs	r5, #0
 8008c1e:	1c43      	adds	r3, r0, #1
 8008c20:	d100      	bne.n	8008c24 <_printf_float+0x260>
 8008c22:	e72d      	b.n	8008a80 <_printf_float+0xbc>
 8008c24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c26:	3b01      	subs	r3, #1
 8008c28:	42ab      	cmp	r3, r5
 8008c2a:	dc0a      	bgt.n	8008c42 <_printf_float+0x27e>
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	079b      	lsls	r3, r3, #30
 8008c30:	d500      	bpl.n	8008c34 <_printf_float+0x270>
 8008c32:	e106      	b.n	8008e42 <_printf_float+0x47e>
 8008c34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008c36:	68e0      	ldr	r0, [r4, #12]
 8008c38:	4298      	cmp	r0, r3
 8008c3a:	db00      	blt.n	8008c3e <_printf_float+0x27a>
 8008c3c:	e722      	b.n	8008a84 <_printf_float+0xc0>
 8008c3e:	0018      	movs	r0, r3
 8008c40:	e720      	b.n	8008a84 <_printf_float+0xc0>
 8008c42:	0022      	movs	r2, r4
 8008c44:	2301      	movs	r3, #1
 8008c46:	0038      	movs	r0, r7
 8008c48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c4a:	321a      	adds	r2, #26
 8008c4c:	47b0      	blx	r6
 8008c4e:	1c43      	adds	r3, r0, #1
 8008c50:	d100      	bne.n	8008c54 <_printf_float+0x290>
 8008c52:	e715      	b.n	8008a80 <_printf_float+0xbc>
 8008c54:	3501      	adds	r5, #1
 8008c56:	e7e5      	b.n	8008c24 <_printf_float+0x260>
 8008c58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	dc38      	bgt.n	8008cd0 <_printf_float+0x30c>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	0038      	movs	r0, r7
 8008c62:	4a1a      	ldr	r2, [pc, #104]	; (8008ccc <_printf_float+0x308>)
 8008c64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c66:	47b0      	blx	r6
 8008c68:	1c43      	adds	r3, r0, #1
 8008c6a:	d100      	bne.n	8008c6e <_printf_float+0x2aa>
 8008c6c:	e708      	b.n	8008a80 <_printf_float+0xbc>
 8008c6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c72:	4313      	orrs	r3, r2
 8008c74:	d102      	bne.n	8008c7c <_printf_float+0x2b8>
 8008c76:	6823      	ldr	r3, [r4, #0]
 8008c78:	07db      	lsls	r3, r3, #31
 8008c7a:	d5d7      	bpl.n	8008c2c <_printf_float+0x268>
 8008c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c7e:	0038      	movs	r0, r7
 8008c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c84:	47b0      	blx	r6
 8008c86:	1c43      	adds	r3, r0, #1
 8008c88:	d100      	bne.n	8008c8c <_printf_float+0x2c8>
 8008c8a:	e6f9      	b.n	8008a80 <_printf_float+0xbc>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c94:	425b      	negs	r3, r3
 8008c96:	4293      	cmp	r3, r2
 8008c98:	dc01      	bgt.n	8008c9e <_printf_float+0x2da>
 8008c9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c9c:	e797      	b.n	8008bce <_printf_float+0x20a>
 8008c9e:	0022      	movs	r2, r4
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	0038      	movs	r0, r7
 8008ca4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ca6:	321a      	adds	r2, #26
 8008ca8:	47b0      	blx	r6
 8008caa:	1c43      	adds	r3, r0, #1
 8008cac:	d100      	bne.n	8008cb0 <_printf_float+0x2ec>
 8008cae:	e6e7      	b.n	8008a80 <_printf_float+0xbc>
 8008cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	e7eb      	b.n	8008c8e <_printf_float+0x2ca>
 8008cb6:	46c0      	nop			; (mov r8, r8)
 8008cb8:	7fefffff 	.word	0x7fefffff
 8008cbc:	0800d3cc 	.word	0x0800d3cc
 8008cc0:	0800d3d0 	.word	0x0800d3d0
 8008cc4:	0800d3d4 	.word	0x0800d3d4
 8008cc8:	0800d3d8 	.word	0x0800d3d8
 8008ccc:	0800d3dc 	.word	0x0800d3dc
 8008cd0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008cd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008cd4:	920a      	str	r2, [sp, #40]	; 0x28
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	dd00      	ble.n	8008cdc <_printf_float+0x318>
 8008cda:	930a      	str	r3, [sp, #40]	; 0x28
 8008cdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	dc3c      	bgt.n	8008d5c <_printf_float+0x398>
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	930d      	str	r3, [sp, #52]	; 0x34
 8008ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ce8:	43db      	mvns	r3, r3
 8008cea:	17db      	asrs	r3, r3, #31
 8008cec:	930f      	str	r3, [sp, #60]	; 0x3c
 8008cee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008cf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cf6:	4013      	ands	r3, r2
 8008cf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008cfa:	1ad3      	subs	r3, r2, r3
 8008cfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	dc34      	bgt.n	8008d6c <_printf_float+0x3a8>
 8008d02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d06:	4293      	cmp	r3, r2
 8008d08:	db3d      	blt.n	8008d86 <_printf_float+0x3c2>
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	07db      	lsls	r3, r3, #31
 8008d0e:	d43a      	bmi.n	8008d86 <_printf_float+0x3c2>
 8008d10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d14:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008d16:	1ad3      	subs	r3, r2, r3
 8008d18:	1a52      	subs	r2, r2, r1
 8008d1a:	920a      	str	r2, [sp, #40]	; 0x28
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	dd00      	ble.n	8008d22 <_printf_float+0x35e>
 8008d20:	930a      	str	r3, [sp, #40]	; 0x28
 8008d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dc36      	bgt.n	8008d96 <_printf_float+0x3d2>
 8008d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d2a:	2500      	movs	r5, #0
 8008d2c:	43db      	mvns	r3, r3
 8008d2e:	17db      	asrs	r3, r3, #31
 8008d30:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d32:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d38:	1a9b      	subs	r3, r3, r2
 8008d3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d3c:	400a      	ands	r2, r1
 8008d3e:	1a9b      	subs	r3, r3, r2
 8008d40:	42ab      	cmp	r3, r5
 8008d42:	dc00      	bgt.n	8008d46 <_printf_float+0x382>
 8008d44:	e772      	b.n	8008c2c <_printf_float+0x268>
 8008d46:	0022      	movs	r2, r4
 8008d48:	2301      	movs	r3, #1
 8008d4a:	0038      	movs	r0, r7
 8008d4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d4e:	321a      	adds	r2, #26
 8008d50:	47b0      	blx	r6
 8008d52:	1c43      	adds	r3, r0, #1
 8008d54:	d100      	bne.n	8008d58 <_printf_float+0x394>
 8008d56:	e693      	b.n	8008a80 <_printf_float+0xbc>
 8008d58:	3501      	adds	r5, #1
 8008d5a:	e7ea      	b.n	8008d32 <_printf_float+0x36e>
 8008d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d5e:	002a      	movs	r2, r5
 8008d60:	0038      	movs	r0, r7
 8008d62:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d64:	47b0      	blx	r6
 8008d66:	1c43      	adds	r3, r0, #1
 8008d68:	d1bb      	bne.n	8008ce2 <_printf_float+0x31e>
 8008d6a:	e689      	b.n	8008a80 <_printf_float+0xbc>
 8008d6c:	0022      	movs	r2, r4
 8008d6e:	2301      	movs	r3, #1
 8008d70:	0038      	movs	r0, r7
 8008d72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d74:	321a      	adds	r2, #26
 8008d76:	47b0      	blx	r6
 8008d78:	1c43      	adds	r3, r0, #1
 8008d7a:	d100      	bne.n	8008d7e <_printf_float+0x3ba>
 8008d7c:	e680      	b.n	8008a80 <_printf_float+0xbc>
 8008d7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d80:	3301      	adds	r3, #1
 8008d82:	930d      	str	r3, [sp, #52]	; 0x34
 8008d84:	e7b3      	b.n	8008cee <_printf_float+0x32a>
 8008d86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d88:	0038      	movs	r0, r7
 8008d8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d8e:	47b0      	blx	r6
 8008d90:	1c43      	adds	r3, r0, #1
 8008d92:	d1bd      	bne.n	8008d10 <_printf_float+0x34c>
 8008d94:	e674      	b.n	8008a80 <_printf_float+0xbc>
 8008d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d98:	0038      	movs	r0, r7
 8008d9a:	18ea      	adds	r2, r5, r3
 8008d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da0:	47b0      	blx	r6
 8008da2:	1c43      	adds	r3, r0, #1
 8008da4:	d1c0      	bne.n	8008d28 <_printf_float+0x364>
 8008da6:	e66b      	b.n	8008a80 <_printf_float+0xbc>
 8008da8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	dc02      	bgt.n	8008db4 <_printf_float+0x3f0>
 8008dae:	2301      	movs	r3, #1
 8008db0:	421a      	tst	r2, r3
 8008db2:	d034      	beq.n	8008e1e <_printf_float+0x45a>
 8008db4:	2301      	movs	r3, #1
 8008db6:	002a      	movs	r2, r5
 8008db8:	0038      	movs	r0, r7
 8008dba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dbc:	47b0      	blx	r6
 8008dbe:	1c43      	adds	r3, r0, #1
 8008dc0:	d100      	bne.n	8008dc4 <_printf_float+0x400>
 8008dc2:	e65d      	b.n	8008a80 <_printf_float+0xbc>
 8008dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dc6:	0038      	movs	r0, r7
 8008dc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008dca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dcc:	47b0      	blx	r6
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	d100      	bne.n	8008dd4 <_printf_float+0x410>
 8008dd2:	e655      	b.n	8008a80 <_printf_float+0xbc>
 8008dd4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008dd6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2300      	movs	r3, #0
 8008ddc:	f7f7 fb34 	bl	8000448 <__aeabi_dcmpeq>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	d11a      	bne.n	8008e1a <_printf_float+0x456>
 8008de4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008de6:	1c6a      	adds	r2, r5, #1
 8008de8:	3b01      	subs	r3, #1
 8008dea:	0038      	movs	r0, r7
 8008dec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dee:	47b0      	blx	r6
 8008df0:	1c43      	adds	r3, r0, #1
 8008df2:	d10e      	bne.n	8008e12 <_printf_float+0x44e>
 8008df4:	e644      	b.n	8008a80 <_printf_float+0xbc>
 8008df6:	0022      	movs	r2, r4
 8008df8:	2301      	movs	r3, #1
 8008dfa:	0038      	movs	r0, r7
 8008dfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dfe:	321a      	adds	r2, #26
 8008e00:	47b0      	blx	r6
 8008e02:	1c43      	adds	r3, r0, #1
 8008e04:	d100      	bne.n	8008e08 <_printf_float+0x444>
 8008e06:	e63b      	b.n	8008a80 <_printf_float+0xbc>
 8008e08:	3501      	adds	r5, #1
 8008e0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	42ab      	cmp	r3, r5
 8008e10:	dcf1      	bgt.n	8008df6 <_printf_float+0x432>
 8008e12:	0022      	movs	r2, r4
 8008e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e16:	3250      	adds	r2, #80	; 0x50
 8008e18:	e6da      	b.n	8008bd0 <_printf_float+0x20c>
 8008e1a:	2500      	movs	r5, #0
 8008e1c:	e7f5      	b.n	8008e0a <_printf_float+0x446>
 8008e1e:	002a      	movs	r2, r5
 8008e20:	e7e3      	b.n	8008dea <_printf_float+0x426>
 8008e22:	0022      	movs	r2, r4
 8008e24:	2301      	movs	r3, #1
 8008e26:	0038      	movs	r0, r7
 8008e28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e2a:	3219      	adds	r2, #25
 8008e2c:	47b0      	blx	r6
 8008e2e:	1c43      	adds	r3, r0, #1
 8008e30:	d100      	bne.n	8008e34 <_printf_float+0x470>
 8008e32:	e625      	b.n	8008a80 <_printf_float+0xbc>
 8008e34:	3501      	adds	r5, #1
 8008e36:	68e3      	ldr	r3, [r4, #12]
 8008e38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e3a:	1a9b      	subs	r3, r3, r2
 8008e3c:	42ab      	cmp	r3, r5
 8008e3e:	dcf0      	bgt.n	8008e22 <_printf_float+0x45e>
 8008e40:	e6f8      	b.n	8008c34 <_printf_float+0x270>
 8008e42:	2500      	movs	r5, #0
 8008e44:	e7f7      	b.n	8008e36 <_printf_float+0x472>
 8008e46:	46c0      	nop			; (mov r8, r8)

08008e48 <_printf_common>:
 8008e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e4a:	0015      	movs	r5, r2
 8008e4c:	9301      	str	r3, [sp, #4]
 8008e4e:	688a      	ldr	r2, [r1, #8]
 8008e50:	690b      	ldr	r3, [r1, #16]
 8008e52:	000c      	movs	r4, r1
 8008e54:	9000      	str	r0, [sp, #0]
 8008e56:	4293      	cmp	r3, r2
 8008e58:	da00      	bge.n	8008e5c <_printf_common+0x14>
 8008e5a:	0013      	movs	r3, r2
 8008e5c:	0022      	movs	r2, r4
 8008e5e:	602b      	str	r3, [r5, #0]
 8008e60:	3243      	adds	r2, #67	; 0x43
 8008e62:	7812      	ldrb	r2, [r2, #0]
 8008e64:	2a00      	cmp	r2, #0
 8008e66:	d001      	beq.n	8008e6c <_printf_common+0x24>
 8008e68:	3301      	adds	r3, #1
 8008e6a:	602b      	str	r3, [r5, #0]
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	069b      	lsls	r3, r3, #26
 8008e70:	d502      	bpl.n	8008e78 <_printf_common+0x30>
 8008e72:	682b      	ldr	r3, [r5, #0]
 8008e74:	3302      	adds	r3, #2
 8008e76:	602b      	str	r3, [r5, #0]
 8008e78:	6822      	ldr	r2, [r4, #0]
 8008e7a:	2306      	movs	r3, #6
 8008e7c:	0017      	movs	r7, r2
 8008e7e:	401f      	ands	r7, r3
 8008e80:	421a      	tst	r2, r3
 8008e82:	d027      	beq.n	8008ed4 <_printf_common+0x8c>
 8008e84:	0023      	movs	r3, r4
 8008e86:	3343      	adds	r3, #67	; 0x43
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	1e5a      	subs	r2, r3, #1
 8008e8c:	4193      	sbcs	r3, r2
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	0692      	lsls	r2, r2, #26
 8008e92:	d430      	bmi.n	8008ef6 <_printf_common+0xae>
 8008e94:	0022      	movs	r2, r4
 8008e96:	9901      	ldr	r1, [sp, #4]
 8008e98:	9800      	ldr	r0, [sp, #0]
 8008e9a:	9e08      	ldr	r6, [sp, #32]
 8008e9c:	3243      	adds	r2, #67	; 0x43
 8008e9e:	47b0      	blx	r6
 8008ea0:	1c43      	adds	r3, r0, #1
 8008ea2:	d025      	beq.n	8008ef0 <_printf_common+0xa8>
 8008ea4:	2306      	movs	r3, #6
 8008ea6:	6820      	ldr	r0, [r4, #0]
 8008ea8:	682a      	ldr	r2, [r5, #0]
 8008eaa:	68e1      	ldr	r1, [r4, #12]
 8008eac:	2500      	movs	r5, #0
 8008eae:	4003      	ands	r3, r0
 8008eb0:	2b04      	cmp	r3, #4
 8008eb2:	d103      	bne.n	8008ebc <_printf_common+0x74>
 8008eb4:	1a8d      	subs	r5, r1, r2
 8008eb6:	43eb      	mvns	r3, r5
 8008eb8:	17db      	asrs	r3, r3, #31
 8008eba:	401d      	ands	r5, r3
 8008ebc:	68a3      	ldr	r3, [r4, #8]
 8008ebe:	6922      	ldr	r2, [r4, #16]
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	dd01      	ble.n	8008ec8 <_printf_common+0x80>
 8008ec4:	1a9b      	subs	r3, r3, r2
 8008ec6:	18ed      	adds	r5, r5, r3
 8008ec8:	2700      	movs	r7, #0
 8008eca:	42bd      	cmp	r5, r7
 8008ecc:	d120      	bne.n	8008f10 <_printf_common+0xc8>
 8008ece:	2000      	movs	r0, #0
 8008ed0:	e010      	b.n	8008ef4 <_printf_common+0xac>
 8008ed2:	3701      	adds	r7, #1
 8008ed4:	68e3      	ldr	r3, [r4, #12]
 8008ed6:	682a      	ldr	r2, [r5, #0]
 8008ed8:	1a9b      	subs	r3, r3, r2
 8008eda:	42bb      	cmp	r3, r7
 8008edc:	ddd2      	ble.n	8008e84 <_printf_common+0x3c>
 8008ede:	0022      	movs	r2, r4
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	9901      	ldr	r1, [sp, #4]
 8008ee4:	9800      	ldr	r0, [sp, #0]
 8008ee6:	9e08      	ldr	r6, [sp, #32]
 8008ee8:	3219      	adds	r2, #25
 8008eea:	47b0      	blx	r6
 8008eec:	1c43      	adds	r3, r0, #1
 8008eee:	d1f0      	bne.n	8008ed2 <_printf_common+0x8a>
 8008ef0:	2001      	movs	r0, #1
 8008ef2:	4240      	negs	r0, r0
 8008ef4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ef6:	2030      	movs	r0, #48	; 0x30
 8008ef8:	18e1      	adds	r1, r4, r3
 8008efa:	3143      	adds	r1, #67	; 0x43
 8008efc:	7008      	strb	r0, [r1, #0]
 8008efe:	0021      	movs	r1, r4
 8008f00:	1c5a      	adds	r2, r3, #1
 8008f02:	3145      	adds	r1, #69	; 0x45
 8008f04:	7809      	ldrb	r1, [r1, #0]
 8008f06:	18a2      	adds	r2, r4, r2
 8008f08:	3243      	adds	r2, #67	; 0x43
 8008f0a:	3302      	adds	r3, #2
 8008f0c:	7011      	strb	r1, [r2, #0]
 8008f0e:	e7c1      	b.n	8008e94 <_printf_common+0x4c>
 8008f10:	0022      	movs	r2, r4
 8008f12:	2301      	movs	r3, #1
 8008f14:	9901      	ldr	r1, [sp, #4]
 8008f16:	9800      	ldr	r0, [sp, #0]
 8008f18:	9e08      	ldr	r6, [sp, #32]
 8008f1a:	321a      	adds	r2, #26
 8008f1c:	47b0      	blx	r6
 8008f1e:	1c43      	adds	r3, r0, #1
 8008f20:	d0e6      	beq.n	8008ef0 <_printf_common+0xa8>
 8008f22:	3701      	adds	r7, #1
 8008f24:	e7d1      	b.n	8008eca <_printf_common+0x82>
	...

08008f28 <_printf_i>:
 8008f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f2a:	b08b      	sub	sp, #44	; 0x2c
 8008f2c:	9206      	str	r2, [sp, #24]
 8008f2e:	000a      	movs	r2, r1
 8008f30:	3243      	adds	r2, #67	; 0x43
 8008f32:	9307      	str	r3, [sp, #28]
 8008f34:	9005      	str	r0, [sp, #20]
 8008f36:	9204      	str	r2, [sp, #16]
 8008f38:	7e0a      	ldrb	r2, [r1, #24]
 8008f3a:	000c      	movs	r4, r1
 8008f3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f3e:	2a78      	cmp	r2, #120	; 0x78
 8008f40:	d807      	bhi.n	8008f52 <_printf_i+0x2a>
 8008f42:	2a62      	cmp	r2, #98	; 0x62
 8008f44:	d809      	bhi.n	8008f5a <_printf_i+0x32>
 8008f46:	2a00      	cmp	r2, #0
 8008f48:	d100      	bne.n	8008f4c <_printf_i+0x24>
 8008f4a:	e0c1      	b.n	80090d0 <_printf_i+0x1a8>
 8008f4c:	2a58      	cmp	r2, #88	; 0x58
 8008f4e:	d100      	bne.n	8008f52 <_printf_i+0x2a>
 8008f50:	e08c      	b.n	800906c <_printf_i+0x144>
 8008f52:	0026      	movs	r6, r4
 8008f54:	3642      	adds	r6, #66	; 0x42
 8008f56:	7032      	strb	r2, [r6, #0]
 8008f58:	e022      	b.n	8008fa0 <_printf_i+0x78>
 8008f5a:	0010      	movs	r0, r2
 8008f5c:	3863      	subs	r0, #99	; 0x63
 8008f5e:	2815      	cmp	r0, #21
 8008f60:	d8f7      	bhi.n	8008f52 <_printf_i+0x2a>
 8008f62:	f7f7 f8e1 	bl	8000128 <__gnu_thumb1_case_shi>
 8008f66:	0016      	.short	0x0016
 8008f68:	fff6001f 	.word	0xfff6001f
 8008f6c:	fff6fff6 	.word	0xfff6fff6
 8008f70:	001ffff6 	.word	0x001ffff6
 8008f74:	fff6fff6 	.word	0xfff6fff6
 8008f78:	fff6fff6 	.word	0xfff6fff6
 8008f7c:	003600a8 	.word	0x003600a8
 8008f80:	fff6009a 	.word	0xfff6009a
 8008f84:	00b9fff6 	.word	0x00b9fff6
 8008f88:	0036fff6 	.word	0x0036fff6
 8008f8c:	fff6fff6 	.word	0xfff6fff6
 8008f90:	009e      	.short	0x009e
 8008f92:	0026      	movs	r6, r4
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	3642      	adds	r6, #66	; 0x42
 8008f98:	1d11      	adds	r1, r2, #4
 8008f9a:	6019      	str	r1, [r3, #0]
 8008f9c:	6813      	ldr	r3, [r2, #0]
 8008f9e:	7033      	strb	r3, [r6, #0]
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e0a7      	b.n	80090f4 <_printf_i+0x1cc>
 8008fa4:	6808      	ldr	r0, [r1, #0]
 8008fa6:	6819      	ldr	r1, [r3, #0]
 8008fa8:	1d0a      	adds	r2, r1, #4
 8008faa:	0605      	lsls	r5, r0, #24
 8008fac:	d50b      	bpl.n	8008fc6 <_printf_i+0x9e>
 8008fae:	680d      	ldr	r5, [r1, #0]
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	2d00      	cmp	r5, #0
 8008fb4:	da03      	bge.n	8008fbe <_printf_i+0x96>
 8008fb6:	232d      	movs	r3, #45	; 0x2d
 8008fb8:	9a04      	ldr	r2, [sp, #16]
 8008fba:	426d      	negs	r5, r5
 8008fbc:	7013      	strb	r3, [r2, #0]
 8008fbe:	4b61      	ldr	r3, [pc, #388]	; (8009144 <_printf_i+0x21c>)
 8008fc0:	270a      	movs	r7, #10
 8008fc2:	9303      	str	r3, [sp, #12]
 8008fc4:	e01b      	b.n	8008ffe <_printf_i+0xd6>
 8008fc6:	680d      	ldr	r5, [r1, #0]
 8008fc8:	601a      	str	r2, [r3, #0]
 8008fca:	0641      	lsls	r1, r0, #25
 8008fcc:	d5f1      	bpl.n	8008fb2 <_printf_i+0x8a>
 8008fce:	b22d      	sxth	r5, r5
 8008fd0:	e7ef      	b.n	8008fb2 <_printf_i+0x8a>
 8008fd2:	680d      	ldr	r5, [r1, #0]
 8008fd4:	6819      	ldr	r1, [r3, #0]
 8008fd6:	1d08      	adds	r0, r1, #4
 8008fd8:	6018      	str	r0, [r3, #0]
 8008fda:	062e      	lsls	r6, r5, #24
 8008fdc:	d501      	bpl.n	8008fe2 <_printf_i+0xba>
 8008fde:	680d      	ldr	r5, [r1, #0]
 8008fe0:	e003      	b.n	8008fea <_printf_i+0xc2>
 8008fe2:	066d      	lsls	r5, r5, #25
 8008fe4:	d5fb      	bpl.n	8008fde <_printf_i+0xb6>
 8008fe6:	680d      	ldr	r5, [r1, #0]
 8008fe8:	b2ad      	uxth	r5, r5
 8008fea:	4b56      	ldr	r3, [pc, #344]	; (8009144 <_printf_i+0x21c>)
 8008fec:	2708      	movs	r7, #8
 8008fee:	9303      	str	r3, [sp, #12]
 8008ff0:	2a6f      	cmp	r2, #111	; 0x6f
 8008ff2:	d000      	beq.n	8008ff6 <_printf_i+0xce>
 8008ff4:	3702      	adds	r7, #2
 8008ff6:	0023      	movs	r3, r4
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	3343      	adds	r3, #67	; 0x43
 8008ffc:	701a      	strb	r2, [r3, #0]
 8008ffe:	6863      	ldr	r3, [r4, #4]
 8009000:	60a3      	str	r3, [r4, #8]
 8009002:	2b00      	cmp	r3, #0
 8009004:	db03      	blt.n	800900e <_printf_i+0xe6>
 8009006:	2204      	movs	r2, #4
 8009008:	6821      	ldr	r1, [r4, #0]
 800900a:	4391      	bics	r1, r2
 800900c:	6021      	str	r1, [r4, #0]
 800900e:	2d00      	cmp	r5, #0
 8009010:	d102      	bne.n	8009018 <_printf_i+0xf0>
 8009012:	9e04      	ldr	r6, [sp, #16]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00c      	beq.n	8009032 <_printf_i+0x10a>
 8009018:	9e04      	ldr	r6, [sp, #16]
 800901a:	0028      	movs	r0, r5
 800901c:	0039      	movs	r1, r7
 800901e:	f7f7 f913 	bl	8000248 <__aeabi_uidivmod>
 8009022:	9b03      	ldr	r3, [sp, #12]
 8009024:	3e01      	subs	r6, #1
 8009026:	5c5b      	ldrb	r3, [r3, r1]
 8009028:	7033      	strb	r3, [r6, #0]
 800902a:	002b      	movs	r3, r5
 800902c:	0005      	movs	r5, r0
 800902e:	429f      	cmp	r7, r3
 8009030:	d9f3      	bls.n	800901a <_printf_i+0xf2>
 8009032:	2f08      	cmp	r7, #8
 8009034:	d109      	bne.n	800904a <_printf_i+0x122>
 8009036:	6823      	ldr	r3, [r4, #0]
 8009038:	07db      	lsls	r3, r3, #31
 800903a:	d506      	bpl.n	800904a <_printf_i+0x122>
 800903c:	6863      	ldr	r3, [r4, #4]
 800903e:	6922      	ldr	r2, [r4, #16]
 8009040:	4293      	cmp	r3, r2
 8009042:	dc02      	bgt.n	800904a <_printf_i+0x122>
 8009044:	2330      	movs	r3, #48	; 0x30
 8009046:	3e01      	subs	r6, #1
 8009048:	7033      	strb	r3, [r6, #0]
 800904a:	9b04      	ldr	r3, [sp, #16]
 800904c:	1b9b      	subs	r3, r3, r6
 800904e:	6123      	str	r3, [r4, #16]
 8009050:	9b07      	ldr	r3, [sp, #28]
 8009052:	0021      	movs	r1, r4
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	9805      	ldr	r0, [sp, #20]
 8009058:	9b06      	ldr	r3, [sp, #24]
 800905a:	aa09      	add	r2, sp, #36	; 0x24
 800905c:	f7ff fef4 	bl	8008e48 <_printf_common>
 8009060:	1c43      	adds	r3, r0, #1
 8009062:	d14c      	bne.n	80090fe <_printf_i+0x1d6>
 8009064:	2001      	movs	r0, #1
 8009066:	4240      	negs	r0, r0
 8009068:	b00b      	add	sp, #44	; 0x2c
 800906a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800906c:	3145      	adds	r1, #69	; 0x45
 800906e:	700a      	strb	r2, [r1, #0]
 8009070:	4a34      	ldr	r2, [pc, #208]	; (8009144 <_printf_i+0x21c>)
 8009072:	9203      	str	r2, [sp, #12]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	6821      	ldr	r1, [r4, #0]
 8009078:	ca20      	ldmia	r2!, {r5}
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	0608      	lsls	r0, r1, #24
 800907e:	d516      	bpl.n	80090ae <_printf_i+0x186>
 8009080:	07cb      	lsls	r3, r1, #31
 8009082:	d502      	bpl.n	800908a <_printf_i+0x162>
 8009084:	2320      	movs	r3, #32
 8009086:	4319      	orrs	r1, r3
 8009088:	6021      	str	r1, [r4, #0]
 800908a:	2710      	movs	r7, #16
 800908c:	2d00      	cmp	r5, #0
 800908e:	d1b2      	bne.n	8008ff6 <_printf_i+0xce>
 8009090:	2320      	movs	r3, #32
 8009092:	6822      	ldr	r2, [r4, #0]
 8009094:	439a      	bics	r2, r3
 8009096:	6022      	str	r2, [r4, #0]
 8009098:	e7ad      	b.n	8008ff6 <_printf_i+0xce>
 800909a:	2220      	movs	r2, #32
 800909c:	6809      	ldr	r1, [r1, #0]
 800909e:	430a      	orrs	r2, r1
 80090a0:	6022      	str	r2, [r4, #0]
 80090a2:	0022      	movs	r2, r4
 80090a4:	2178      	movs	r1, #120	; 0x78
 80090a6:	3245      	adds	r2, #69	; 0x45
 80090a8:	7011      	strb	r1, [r2, #0]
 80090aa:	4a27      	ldr	r2, [pc, #156]	; (8009148 <_printf_i+0x220>)
 80090ac:	e7e1      	b.n	8009072 <_printf_i+0x14a>
 80090ae:	0648      	lsls	r0, r1, #25
 80090b0:	d5e6      	bpl.n	8009080 <_printf_i+0x158>
 80090b2:	b2ad      	uxth	r5, r5
 80090b4:	e7e4      	b.n	8009080 <_printf_i+0x158>
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	680d      	ldr	r5, [r1, #0]
 80090ba:	1d10      	adds	r0, r2, #4
 80090bc:	6949      	ldr	r1, [r1, #20]
 80090be:	6018      	str	r0, [r3, #0]
 80090c0:	6813      	ldr	r3, [r2, #0]
 80090c2:	062e      	lsls	r6, r5, #24
 80090c4:	d501      	bpl.n	80090ca <_printf_i+0x1a2>
 80090c6:	6019      	str	r1, [r3, #0]
 80090c8:	e002      	b.n	80090d0 <_printf_i+0x1a8>
 80090ca:	066d      	lsls	r5, r5, #25
 80090cc:	d5fb      	bpl.n	80090c6 <_printf_i+0x19e>
 80090ce:	8019      	strh	r1, [r3, #0]
 80090d0:	2300      	movs	r3, #0
 80090d2:	9e04      	ldr	r6, [sp, #16]
 80090d4:	6123      	str	r3, [r4, #16]
 80090d6:	e7bb      	b.n	8009050 <_printf_i+0x128>
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	1d11      	adds	r1, r2, #4
 80090dc:	6019      	str	r1, [r3, #0]
 80090de:	6816      	ldr	r6, [r2, #0]
 80090e0:	2100      	movs	r1, #0
 80090e2:	0030      	movs	r0, r6
 80090e4:	6862      	ldr	r2, [r4, #4]
 80090e6:	f002 fb65 	bl	800b7b4 <memchr>
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d001      	beq.n	80090f2 <_printf_i+0x1ca>
 80090ee:	1b80      	subs	r0, r0, r6
 80090f0:	6060      	str	r0, [r4, #4]
 80090f2:	6863      	ldr	r3, [r4, #4]
 80090f4:	6123      	str	r3, [r4, #16]
 80090f6:	2300      	movs	r3, #0
 80090f8:	9a04      	ldr	r2, [sp, #16]
 80090fa:	7013      	strb	r3, [r2, #0]
 80090fc:	e7a8      	b.n	8009050 <_printf_i+0x128>
 80090fe:	6923      	ldr	r3, [r4, #16]
 8009100:	0032      	movs	r2, r6
 8009102:	9906      	ldr	r1, [sp, #24]
 8009104:	9805      	ldr	r0, [sp, #20]
 8009106:	9d07      	ldr	r5, [sp, #28]
 8009108:	47a8      	blx	r5
 800910a:	1c43      	adds	r3, r0, #1
 800910c:	d0aa      	beq.n	8009064 <_printf_i+0x13c>
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	079b      	lsls	r3, r3, #30
 8009112:	d415      	bmi.n	8009140 <_printf_i+0x218>
 8009114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009116:	68e0      	ldr	r0, [r4, #12]
 8009118:	4298      	cmp	r0, r3
 800911a:	daa5      	bge.n	8009068 <_printf_i+0x140>
 800911c:	0018      	movs	r0, r3
 800911e:	e7a3      	b.n	8009068 <_printf_i+0x140>
 8009120:	0022      	movs	r2, r4
 8009122:	2301      	movs	r3, #1
 8009124:	9906      	ldr	r1, [sp, #24]
 8009126:	9805      	ldr	r0, [sp, #20]
 8009128:	9e07      	ldr	r6, [sp, #28]
 800912a:	3219      	adds	r2, #25
 800912c:	47b0      	blx	r6
 800912e:	1c43      	adds	r3, r0, #1
 8009130:	d098      	beq.n	8009064 <_printf_i+0x13c>
 8009132:	3501      	adds	r5, #1
 8009134:	68e3      	ldr	r3, [r4, #12]
 8009136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009138:	1a9b      	subs	r3, r3, r2
 800913a:	42ab      	cmp	r3, r5
 800913c:	dcf0      	bgt.n	8009120 <_printf_i+0x1f8>
 800913e:	e7e9      	b.n	8009114 <_printf_i+0x1ec>
 8009140:	2500      	movs	r5, #0
 8009142:	e7f7      	b.n	8009134 <_printf_i+0x20c>
 8009144:	0800d3de 	.word	0x0800d3de
 8009148:	0800d3ef 	.word	0x0800d3ef

0800914c <_scanf_float>:
 800914c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800914e:	b08b      	sub	sp, #44	; 0x2c
 8009150:	0015      	movs	r5, r2
 8009152:	9001      	str	r0, [sp, #4]
 8009154:	22ae      	movs	r2, #174	; 0xae
 8009156:	2000      	movs	r0, #0
 8009158:	9306      	str	r3, [sp, #24]
 800915a:	688b      	ldr	r3, [r1, #8]
 800915c:	000e      	movs	r6, r1
 800915e:	1e59      	subs	r1, r3, #1
 8009160:	0052      	lsls	r2, r2, #1
 8009162:	9005      	str	r0, [sp, #20]
 8009164:	4291      	cmp	r1, r2
 8009166:	d905      	bls.n	8009174 <_scanf_float+0x28>
 8009168:	3b5e      	subs	r3, #94	; 0x5e
 800916a:	3bff      	subs	r3, #255	; 0xff
 800916c:	9305      	str	r3, [sp, #20]
 800916e:	235e      	movs	r3, #94	; 0x5e
 8009170:	33ff      	adds	r3, #255	; 0xff
 8009172:	60b3      	str	r3, [r6, #8]
 8009174:	23f0      	movs	r3, #240	; 0xf0
 8009176:	6832      	ldr	r2, [r6, #0]
 8009178:	00db      	lsls	r3, r3, #3
 800917a:	4313      	orrs	r3, r2
 800917c:	6033      	str	r3, [r6, #0]
 800917e:	0033      	movs	r3, r6
 8009180:	2400      	movs	r4, #0
 8009182:	331c      	adds	r3, #28
 8009184:	001f      	movs	r7, r3
 8009186:	9303      	str	r3, [sp, #12]
 8009188:	9402      	str	r4, [sp, #8]
 800918a:	9408      	str	r4, [sp, #32]
 800918c:	9407      	str	r4, [sp, #28]
 800918e:	9400      	str	r4, [sp, #0]
 8009190:	9404      	str	r4, [sp, #16]
 8009192:	68b2      	ldr	r2, [r6, #8]
 8009194:	2a00      	cmp	r2, #0
 8009196:	d00a      	beq.n	80091ae <_scanf_float+0x62>
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	2b4e      	cmp	r3, #78	; 0x4e
 800919e:	d844      	bhi.n	800922a <_scanf_float+0xde>
 80091a0:	0018      	movs	r0, r3
 80091a2:	2b40      	cmp	r3, #64	; 0x40
 80091a4:	d82c      	bhi.n	8009200 <_scanf_float+0xb4>
 80091a6:	382b      	subs	r0, #43	; 0x2b
 80091a8:	b2c1      	uxtb	r1, r0
 80091aa:	290e      	cmp	r1, #14
 80091ac:	d92a      	bls.n	8009204 <_scanf_float+0xb8>
 80091ae:	9b00      	ldr	r3, [sp, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d003      	beq.n	80091bc <_scanf_float+0x70>
 80091b4:	6832      	ldr	r2, [r6, #0]
 80091b6:	4ba4      	ldr	r3, [pc, #656]	; (8009448 <_scanf_float+0x2fc>)
 80091b8:	4013      	ands	r3, r2
 80091ba:	6033      	str	r3, [r6, #0]
 80091bc:	9b02      	ldr	r3, [sp, #8]
 80091be:	3b01      	subs	r3, #1
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d900      	bls.n	80091c6 <_scanf_float+0x7a>
 80091c4:	e0f9      	b.n	80093ba <_scanf_float+0x26e>
 80091c6:	24be      	movs	r4, #190	; 0xbe
 80091c8:	0064      	lsls	r4, r4, #1
 80091ca:	9b03      	ldr	r3, [sp, #12]
 80091cc:	429f      	cmp	r7, r3
 80091ce:	d900      	bls.n	80091d2 <_scanf_float+0x86>
 80091d0:	e0e9      	b.n	80093a6 <_scanf_float+0x25a>
 80091d2:	2301      	movs	r3, #1
 80091d4:	9302      	str	r3, [sp, #8]
 80091d6:	e185      	b.n	80094e4 <_scanf_float+0x398>
 80091d8:	0018      	movs	r0, r3
 80091da:	3861      	subs	r0, #97	; 0x61
 80091dc:	280d      	cmp	r0, #13
 80091de:	d8e6      	bhi.n	80091ae <_scanf_float+0x62>
 80091e0:	f7f6 ffa2 	bl	8000128 <__gnu_thumb1_case_shi>
 80091e4:	ffe50083 	.word	0xffe50083
 80091e8:	ffe5ffe5 	.word	0xffe5ffe5
 80091ec:	00a200b6 	.word	0x00a200b6
 80091f0:	ffe5ffe5 	.word	0xffe5ffe5
 80091f4:	ffe50089 	.word	0xffe50089
 80091f8:	ffe5ffe5 	.word	0xffe5ffe5
 80091fc:	0065ffe5 	.word	0x0065ffe5
 8009200:	3841      	subs	r0, #65	; 0x41
 8009202:	e7eb      	b.n	80091dc <_scanf_float+0x90>
 8009204:	280e      	cmp	r0, #14
 8009206:	d8d2      	bhi.n	80091ae <_scanf_float+0x62>
 8009208:	f7f6 ff8e 	bl	8000128 <__gnu_thumb1_case_shi>
 800920c:	ffd1004b 	.word	0xffd1004b
 8009210:	0098004b 	.word	0x0098004b
 8009214:	0020ffd1 	.word	0x0020ffd1
 8009218:	00400040 	.word	0x00400040
 800921c:	00400040 	.word	0x00400040
 8009220:	00400040 	.word	0x00400040
 8009224:	00400040 	.word	0x00400040
 8009228:	0040      	.short	0x0040
 800922a:	2b6e      	cmp	r3, #110	; 0x6e
 800922c:	d809      	bhi.n	8009242 <_scanf_float+0xf6>
 800922e:	2b60      	cmp	r3, #96	; 0x60
 8009230:	d8d2      	bhi.n	80091d8 <_scanf_float+0x8c>
 8009232:	2b54      	cmp	r3, #84	; 0x54
 8009234:	d07d      	beq.n	8009332 <_scanf_float+0x1e6>
 8009236:	2b59      	cmp	r3, #89	; 0x59
 8009238:	d1b9      	bne.n	80091ae <_scanf_float+0x62>
 800923a:	2c07      	cmp	r4, #7
 800923c:	d1b7      	bne.n	80091ae <_scanf_float+0x62>
 800923e:	2408      	movs	r4, #8
 8009240:	e02c      	b.n	800929c <_scanf_float+0x150>
 8009242:	2b74      	cmp	r3, #116	; 0x74
 8009244:	d075      	beq.n	8009332 <_scanf_float+0x1e6>
 8009246:	2b79      	cmp	r3, #121	; 0x79
 8009248:	d0f7      	beq.n	800923a <_scanf_float+0xee>
 800924a:	e7b0      	b.n	80091ae <_scanf_float+0x62>
 800924c:	6831      	ldr	r1, [r6, #0]
 800924e:	05c8      	lsls	r0, r1, #23
 8009250:	d51c      	bpl.n	800928c <_scanf_float+0x140>
 8009252:	2380      	movs	r3, #128	; 0x80
 8009254:	4399      	bics	r1, r3
 8009256:	9b00      	ldr	r3, [sp, #0]
 8009258:	6031      	str	r1, [r6, #0]
 800925a:	3301      	adds	r3, #1
 800925c:	9300      	str	r3, [sp, #0]
 800925e:	9b05      	ldr	r3, [sp, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d003      	beq.n	800926c <_scanf_float+0x120>
 8009264:	3b01      	subs	r3, #1
 8009266:	3201      	adds	r2, #1
 8009268:	9305      	str	r3, [sp, #20]
 800926a:	60b2      	str	r2, [r6, #8]
 800926c:	68b3      	ldr	r3, [r6, #8]
 800926e:	3b01      	subs	r3, #1
 8009270:	60b3      	str	r3, [r6, #8]
 8009272:	6933      	ldr	r3, [r6, #16]
 8009274:	3301      	adds	r3, #1
 8009276:	6133      	str	r3, [r6, #16]
 8009278:	686b      	ldr	r3, [r5, #4]
 800927a:	3b01      	subs	r3, #1
 800927c:	606b      	str	r3, [r5, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	dc00      	bgt.n	8009284 <_scanf_float+0x138>
 8009282:	e086      	b.n	8009392 <_scanf_float+0x246>
 8009284:	682b      	ldr	r3, [r5, #0]
 8009286:	3301      	adds	r3, #1
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	e782      	b.n	8009192 <_scanf_float+0x46>
 800928c:	9a02      	ldr	r2, [sp, #8]
 800928e:	1912      	adds	r2, r2, r4
 8009290:	2a00      	cmp	r2, #0
 8009292:	d18c      	bne.n	80091ae <_scanf_float+0x62>
 8009294:	4a6d      	ldr	r2, [pc, #436]	; (800944c <_scanf_float+0x300>)
 8009296:	6831      	ldr	r1, [r6, #0]
 8009298:	400a      	ands	r2, r1
 800929a:	6032      	str	r2, [r6, #0]
 800929c:	703b      	strb	r3, [r7, #0]
 800929e:	3701      	adds	r7, #1
 80092a0:	e7e4      	b.n	800926c <_scanf_float+0x120>
 80092a2:	2180      	movs	r1, #128	; 0x80
 80092a4:	6832      	ldr	r2, [r6, #0]
 80092a6:	420a      	tst	r2, r1
 80092a8:	d081      	beq.n	80091ae <_scanf_float+0x62>
 80092aa:	438a      	bics	r2, r1
 80092ac:	e7f5      	b.n	800929a <_scanf_float+0x14e>
 80092ae:	9a02      	ldr	r2, [sp, #8]
 80092b0:	2a00      	cmp	r2, #0
 80092b2:	d10f      	bne.n	80092d4 <_scanf_float+0x188>
 80092b4:	9a00      	ldr	r2, [sp, #0]
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	d10f      	bne.n	80092da <_scanf_float+0x18e>
 80092ba:	6832      	ldr	r2, [r6, #0]
 80092bc:	21e0      	movs	r1, #224	; 0xe0
 80092be:	0010      	movs	r0, r2
 80092c0:	00c9      	lsls	r1, r1, #3
 80092c2:	4008      	ands	r0, r1
 80092c4:	4288      	cmp	r0, r1
 80092c6:	d108      	bne.n	80092da <_scanf_float+0x18e>
 80092c8:	4961      	ldr	r1, [pc, #388]	; (8009450 <_scanf_float+0x304>)
 80092ca:	400a      	ands	r2, r1
 80092cc:	6032      	str	r2, [r6, #0]
 80092ce:	2201      	movs	r2, #1
 80092d0:	9202      	str	r2, [sp, #8]
 80092d2:	e7e3      	b.n	800929c <_scanf_float+0x150>
 80092d4:	9a02      	ldr	r2, [sp, #8]
 80092d6:	2a02      	cmp	r2, #2
 80092d8:	d059      	beq.n	800938e <_scanf_float+0x242>
 80092da:	2c01      	cmp	r4, #1
 80092dc:	d002      	beq.n	80092e4 <_scanf_float+0x198>
 80092de:	2c04      	cmp	r4, #4
 80092e0:	d000      	beq.n	80092e4 <_scanf_float+0x198>
 80092e2:	e764      	b.n	80091ae <_scanf_float+0x62>
 80092e4:	3401      	adds	r4, #1
 80092e6:	b2e4      	uxtb	r4, r4
 80092e8:	e7d8      	b.n	800929c <_scanf_float+0x150>
 80092ea:	9a02      	ldr	r2, [sp, #8]
 80092ec:	2a01      	cmp	r2, #1
 80092ee:	d000      	beq.n	80092f2 <_scanf_float+0x1a6>
 80092f0:	e75d      	b.n	80091ae <_scanf_float+0x62>
 80092f2:	2202      	movs	r2, #2
 80092f4:	e7ec      	b.n	80092d0 <_scanf_float+0x184>
 80092f6:	2c00      	cmp	r4, #0
 80092f8:	d110      	bne.n	800931c <_scanf_float+0x1d0>
 80092fa:	9a00      	ldr	r2, [sp, #0]
 80092fc:	2a00      	cmp	r2, #0
 80092fe:	d000      	beq.n	8009302 <_scanf_float+0x1b6>
 8009300:	e758      	b.n	80091b4 <_scanf_float+0x68>
 8009302:	6832      	ldr	r2, [r6, #0]
 8009304:	21e0      	movs	r1, #224	; 0xe0
 8009306:	0010      	movs	r0, r2
 8009308:	00c9      	lsls	r1, r1, #3
 800930a:	4008      	ands	r0, r1
 800930c:	4288      	cmp	r0, r1
 800930e:	d000      	beq.n	8009312 <_scanf_float+0x1c6>
 8009310:	e754      	b.n	80091bc <_scanf_float+0x70>
 8009312:	494f      	ldr	r1, [pc, #316]	; (8009450 <_scanf_float+0x304>)
 8009314:	3401      	adds	r4, #1
 8009316:	400a      	ands	r2, r1
 8009318:	6032      	str	r2, [r6, #0]
 800931a:	e7bf      	b.n	800929c <_scanf_float+0x150>
 800931c:	21fd      	movs	r1, #253	; 0xfd
 800931e:	1ee2      	subs	r2, r4, #3
 8009320:	420a      	tst	r2, r1
 8009322:	d000      	beq.n	8009326 <_scanf_float+0x1da>
 8009324:	e743      	b.n	80091ae <_scanf_float+0x62>
 8009326:	e7dd      	b.n	80092e4 <_scanf_float+0x198>
 8009328:	2c02      	cmp	r4, #2
 800932a:	d000      	beq.n	800932e <_scanf_float+0x1e2>
 800932c:	e73f      	b.n	80091ae <_scanf_float+0x62>
 800932e:	2403      	movs	r4, #3
 8009330:	e7b4      	b.n	800929c <_scanf_float+0x150>
 8009332:	2c06      	cmp	r4, #6
 8009334:	d000      	beq.n	8009338 <_scanf_float+0x1ec>
 8009336:	e73a      	b.n	80091ae <_scanf_float+0x62>
 8009338:	2407      	movs	r4, #7
 800933a:	e7af      	b.n	800929c <_scanf_float+0x150>
 800933c:	6832      	ldr	r2, [r6, #0]
 800933e:	0591      	lsls	r1, r2, #22
 8009340:	d400      	bmi.n	8009344 <_scanf_float+0x1f8>
 8009342:	e734      	b.n	80091ae <_scanf_float+0x62>
 8009344:	4943      	ldr	r1, [pc, #268]	; (8009454 <_scanf_float+0x308>)
 8009346:	400a      	ands	r2, r1
 8009348:	6032      	str	r2, [r6, #0]
 800934a:	9a00      	ldr	r2, [sp, #0]
 800934c:	9204      	str	r2, [sp, #16]
 800934e:	e7a5      	b.n	800929c <_scanf_float+0x150>
 8009350:	21a0      	movs	r1, #160	; 0xa0
 8009352:	2080      	movs	r0, #128	; 0x80
 8009354:	6832      	ldr	r2, [r6, #0]
 8009356:	00c9      	lsls	r1, r1, #3
 8009358:	4011      	ands	r1, r2
 800935a:	00c0      	lsls	r0, r0, #3
 800935c:	4281      	cmp	r1, r0
 800935e:	d006      	beq.n	800936e <_scanf_float+0x222>
 8009360:	4202      	tst	r2, r0
 8009362:	d100      	bne.n	8009366 <_scanf_float+0x21a>
 8009364:	e723      	b.n	80091ae <_scanf_float+0x62>
 8009366:	9900      	ldr	r1, [sp, #0]
 8009368:	2900      	cmp	r1, #0
 800936a:	d100      	bne.n	800936e <_scanf_float+0x222>
 800936c:	e726      	b.n	80091bc <_scanf_float+0x70>
 800936e:	0591      	lsls	r1, r2, #22
 8009370:	d404      	bmi.n	800937c <_scanf_float+0x230>
 8009372:	9900      	ldr	r1, [sp, #0]
 8009374:	9804      	ldr	r0, [sp, #16]
 8009376:	9708      	str	r7, [sp, #32]
 8009378:	1a09      	subs	r1, r1, r0
 800937a:	9107      	str	r1, [sp, #28]
 800937c:	4934      	ldr	r1, [pc, #208]	; (8009450 <_scanf_float+0x304>)
 800937e:	400a      	ands	r2, r1
 8009380:	21c0      	movs	r1, #192	; 0xc0
 8009382:	0049      	lsls	r1, r1, #1
 8009384:	430a      	orrs	r2, r1
 8009386:	6032      	str	r2, [r6, #0]
 8009388:	2200      	movs	r2, #0
 800938a:	9200      	str	r2, [sp, #0]
 800938c:	e786      	b.n	800929c <_scanf_float+0x150>
 800938e:	2203      	movs	r2, #3
 8009390:	e79e      	b.n	80092d0 <_scanf_float+0x184>
 8009392:	23c0      	movs	r3, #192	; 0xc0
 8009394:	005b      	lsls	r3, r3, #1
 8009396:	0029      	movs	r1, r5
 8009398:	58f3      	ldr	r3, [r6, r3]
 800939a:	9801      	ldr	r0, [sp, #4]
 800939c:	4798      	blx	r3
 800939e:	2800      	cmp	r0, #0
 80093a0:	d100      	bne.n	80093a4 <_scanf_float+0x258>
 80093a2:	e6f6      	b.n	8009192 <_scanf_float+0x46>
 80093a4:	e703      	b.n	80091ae <_scanf_float+0x62>
 80093a6:	3f01      	subs	r7, #1
 80093a8:	5933      	ldr	r3, [r6, r4]
 80093aa:	002a      	movs	r2, r5
 80093ac:	7839      	ldrb	r1, [r7, #0]
 80093ae:	9801      	ldr	r0, [sp, #4]
 80093b0:	4798      	blx	r3
 80093b2:	6933      	ldr	r3, [r6, #16]
 80093b4:	3b01      	subs	r3, #1
 80093b6:	6133      	str	r3, [r6, #16]
 80093b8:	e707      	b.n	80091ca <_scanf_float+0x7e>
 80093ba:	1e63      	subs	r3, r4, #1
 80093bc:	2b06      	cmp	r3, #6
 80093be:	d80e      	bhi.n	80093de <_scanf_float+0x292>
 80093c0:	9702      	str	r7, [sp, #8]
 80093c2:	2c02      	cmp	r4, #2
 80093c4:	d920      	bls.n	8009408 <_scanf_float+0x2bc>
 80093c6:	1be3      	subs	r3, r4, r7
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	9305      	str	r3, [sp, #20]
 80093cc:	9b02      	ldr	r3, [sp, #8]
 80093ce:	9a05      	ldr	r2, [sp, #20]
 80093d0:	189b      	adds	r3, r3, r2
 80093d2:	b2db      	uxtb	r3, r3
 80093d4:	2b03      	cmp	r3, #3
 80093d6:	d827      	bhi.n	8009428 <_scanf_float+0x2dc>
 80093d8:	3c03      	subs	r4, #3
 80093da:	b2e4      	uxtb	r4, r4
 80093dc:	1b3f      	subs	r7, r7, r4
 80093de:	6833      	ldr	r3, [r6, #0]
 80093e0:	05da      	lsls	r2, r3, #23
 80093e2:	d554      	bpl.n	800948e <_scanf_float+0x342>
 80093e4:	055b      	lsls	r3, r3, #21
 80093e6:	d537      	bpl.n	8009458 <_scanf_float+0x30c>
 80093e8:	24be      	movs	r4, #190	; 0xbe
 80093ea:	0064      	lsls	r4, r4, #1
 80093ec:	9b03      	ldr	r3, [sp, #12]
 80093ee:	429f      	cmp	r7, r3
 80093f0:	d800      	bhi.n	80093f4 <_scanf_float+0x2a8>
 80093f2:	e6ee      	b.n	80091d2 <_scanf_float+0x86>
 80093f4:	3f01      	subs	r7, #1
 80093f6:	5933      	ldr	r3, [r6, r4]
 80093f8:	002a      	movs	r2, r5
 80093fa:	7839      	ldrb	r1, [r7, #0]
 80093fc:	9801      	ldr	r0, [sp, #4]
 80093fe:	4798      	blx	r3
 8009400:	6933      	ldr	r3, [r6, #16]
 8009402:	3b01      	subs	r3, #1
 8009404:	6133      	str	r3, [r6, #16]
 8009406:	e7f1      	b.n	80093ec <_scanf_float+0x2a0>
 8009408:	24be      	movs	r4, #190	; 0xbe
 800940a:	0064      	lsls	r4, r4, #1
 800940c:	9b03      	ldr	r3, [sp, #12]
 800940e:	429f      	cmp	r7, r3
 8009410:	d800      	bhi.n	8009414 <_scanf_float+0x2c8>
 8009412:	e6de      	b.n	80091d2 <_scanf_float+0x86>
 8009414:	3f01      	subs	r7, #1
 8009416:	5933      	ldr	r3, [r6, r4]
 8009418:	002a      	movs	r2, r5
 800941a:	7839      	ldrb	r1, [r7, #0]
 800941c:	9801      	ldr	r0, [sp, #4]
 800941e:	4798      	blx	r3
 8009420:	6933      	ldr	r3, [r6, #16]
 8009422:	3b01      	subs	r3, #1
 8009424:	6133      	str	r3, [r6, #16]
 8009426:	e7f1      	b.n	800940c <_scanf_float+0x2c0>
 8009428:	9b02      	ldr	r3, [sp, #8]
 800942a:	002a      	movs	r2, r5
 800942c:	3b01      	subs	r3, #1
 800942e:	7819      	ldrb	r1, [r3, #0]
 8009430:	9302      	str	r3, [sp, #8]
 8009432:	23be      	movs	r3, #190	; 0xbe
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	58f3      	ldr	r3, [r6, r3]
 8009438:	9801      	ldr	r0, [sp, #4]
 800943a:	9309      	str	r3, [sp, #36]	; 0x24
 800943c:	4798      	blx	r3
 800943e:	6933      	ldr	r3, [r6, #16]
 8009440:	3b01      	subs	r3, #1
 8009442:	6133      	str	r3, [r6, #16]
 8009444:	e7c2      	b.n	80093cc <_scanf_float+0x280>
 8009446:	46c0      	nop			; (mov r8, r8)
 8009448:	fffffeff 	.word	0xfffffeff
 800944c:	fffffe7f 	.word	0xfffffe7f
 8009450:	fffff87f 	.word	0xfffff87f
 8009454:	fffffd7f 	.word	0xfffffd7f
 8009458:	6933      	ldr	r3, [r6, #16]
 800945a:	1e7c      	subs	r4, r7, #1
 800945c:	7821      	ldrb	r1, [r4, #0]
 800945e:	3b01      	subs	r3, #1
 8009460:	6133      	str	r3, [r6, #16]
 8009462:	2965      	cmp	r1, #101	; 0x65
 8009464:	d00c      	beq.n	8009480 <_scanf_float+0x334>
 8009466:	2945      	cmp	r1, #69	; 0x45
 8009468:	d00a      	beq.n	8009480 <_scanf_float+0x334>
 800946a:	23be      	movs	r3, #190	; 0xbe
 800946c:	005b      	lsls	r3, r3, #1
 800946e:	58f3      	ldr	r3, [r6, r3]
 8009470:	002a      	movs	r2, r5
 8009472:	9801      	ldr	r0, [sp, #4]
 8009474:	4798      	blx	r3
 8009476:	6933      	ldr	r3, [r6, #16]
 8009478:	1ebc      	subs	r4, r7, #2
 800947a:	3b01      	subs	r3, #1
 800947c:	7821      	ldrb	r1, [r4, #0]
 800947e:	6133      	str	r3, [r6, #16]
 8009480:	23be      	movs	r3, #190	; 0xbe
 8009482:	005b      	lsls	r3, r3, #1
 8009484:	002a      	movs	r2, r5
 8009486:	58f3      	ldr	r3, [r6, r3]
 8009488:	9801      	ldr	r0, [sp, #4]
 800948a:	4798      	blx	r3
 800948c:	0027      	movs	r7, r4
 800948e:	6832      	ldr	r2, [r6, #0]
 8009490:	2310      	movs	r3, #16
 8009492:	0011      	movs	r1, r2
 8009494:	4019      	ands	r1, r3
 8009496:	9102      	str	r1, [sp, #8]
 8009498:	421a      	tst	r2, r3
 800949a:	d158      	bne.n	800954e <_scanf_float+0x402>
 800949c:	23c0      	movs	r3, #192	; 0xc0
 800949e:	7039      	strb	r1, [r7, #0]
 80094a0:	6832      	ldr	r2, [r6, #0]
 80094a2:	00db      	lsls	r3, r3, #3
 80094a4:	4013      	ands	r3, r2
 80094a6:	2280      	movs	r2, #128	; 0x80
 80094a8:	00d2      	lsls	r2, r2, #3
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d11d      	bne.n	80094ea <_scanf_float+0x39e>
 80094ae:	9b04      	ldr	r3, [sp, #16]
 80094b0:	9a00      	ldr	r2, [sp, #0]
 80094b2:	9900      	ldr	r1, [sp, #0]
 80094b4:	1a9a      	subs	r2, r3, r2
 80094b6:	428b      	cmp	r3, r1
 80094b8:	d124      	bne.n	8009504 <_scanf_float+0x3b8>
 80094ba:	2200      	movs	r2, #0
 80094bc:	9903      	ldr	r1, [sp, #12]
 80094be:	9801      	ldr	r0, [sp, #4]
 80094c0:	f000 feae 	bl	800a220 <_strtod_r>
 80094c4:	9b06      	ldr	r3, [sp, #24]
 80094c6:	000d      	movs	r5, r1
 80094c8:	6831      	ldr	r1, [r6, #0]
 80094ca:	0004      	movs	r4, r0
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	078a      	lsls	r2, r1, #30
 80094d0:	d525      	bpl.n	800951e <_scanf_float+0x3d2>
 80094d2:	1d1a      	adds	r2, r3, #4
 80094d4:	9906      	ldr	r1, [sp, #24]
 80094d6:	600a      	str	r2, [r1, #0]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	601c      	str	r4, [r3, #0]
 80094dc:	605d      	str	r5, [r3, #4]
 80094de:	68f3      	ldr	r3, [r6, #12]
 80094e0:	3301      	adds	r3, #1
 80094e2:	60f3      	str	r3, [r6, #12]
 80094e4:	9802      	ldr	r0, [sp, #8]
 80094e6:	b00b      	add	sp, #44	; 0x2c
 80094e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094ea:	9b07      	ldr	r3, [sp, #28]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d0e4      	beq.n	80094ba <_scanf_float+0x36e>
 80094f0:	9b08      	ldr	r3, [sp, #32]
 80094f2:	9a02      	ldr	r2, [sp, #8]
 80094f4:	1c59      	adds	r1, r3, #1
 80094f6:	9801      	ldr	r0, [sp, #4]
 80094f8:	230a      	movs	r3, #10
 80094fa:	f000 ff27 	bl	800a34c <_strtol_r>
 80094fe:	9b07      	ldr	r3, [sp, #28]
 8009500:	9f08      	ldr	r7, [sp, #32]
 8009502:	1ac2      	subs	r2, r0, r3
 8009504:	0033      	movs	r3, r6
 8009506:	3370      	adds	r3, #112	; 0x70
 8009508:	33ff      	adds	r3, #255	; 0xff
 800950a:	429f      	cmp	r7, r3
 800950c:	d302      	bcc.n	8009514 <_scanf_float+0x3c8>
 800950e:	0037      	movs	r7, r6
 8009510:	376f      	adds	r7, #111	; 0x6f
 8009512:	37ff      	adds	r7, #255	; 0xff
 8009514:	0038      	movs	r0, r7
 8009516:	490f      	ldr	r1, [pc, #60]	; (8009554 <_scanf_float+0x408>)
 8009518:	f000 f836 	bl	8009588 <siprintf>
 800951c:	e7cd      	b.n	80094ba <_scanf_float+0x36e>
 800951e:	1d1a      	adds	r2, r3, #4
 8009520:	0749      	lsls	r1, r1, #29
 8009522:	d4d7      	bmi.n	80094d4 <_scanf_float+0x388>
 8009524:	9906      	ldr	r1, [sp, #24]
 8009526:	0020      	movs	r0, r4
 8009528:	600a      	str	r2, [r1, #0]
 800952a:	681f      	ldr	r7, [r3, #0]
 800952c:	0022      	movs	r2, r4
 800952e:	002b      	movs	r3, r5
 8009530:	0029      	movs	r1, r5
 8009532:	f7f9 fb9d 	bl	8002c70 <__aeabi_dcmpun>
 8009536:	2800      	cmp	r0, #0
 8009538:	d004      	beq.n	8009544 <_scanf_float+0x3f8>
 800953a:	4807      	ldr	r0, [pc, #28]	; (8009558 <_scanf_float+0x40c>)
 800953c:	f000 f820 	bl	8009580 <nanf>
 8009540:	6038      	str	r0, [r7, #0]
 8009542:	e7cc      	b.n	80094de <_scanf_float+0x392>
 8009544:	0020      	movs	r0, r4
 8009546:	0029      	movs	r1, r5
 8009548:	f7f9 fc3c 	bl	8002dc4 <__aeabi_d2f>
 800954c:	e7f8      	b.n	8009540 <_scanf_float+0x3f4>
 800954e:	2300      	movs	r3, #0
 8009550:	e640      	b.n	80091d4 <_scanf_float+0x88>
 8009552:	46c0      	nop			; (mov r8, r8)
 8009554:	0800d400 	.word	0x0800d400
 8009558:	0800d708 	.word	0x0800d708

0800955c <_sbrk_r>:
 800955c:	2300      	movs	r3, #0
 800955e:	b570      	push	{r4, r5, r6, lr}
 8009560:	4d06      	ldr	r5, [pc, #24]	; (800957c <_sbrk_r+0x20>)
 8009562:	0004      	movs	r4, r0
 8009564:	0008      	movs	r0, r1
 8009566:	602b      	str	r3, [r5, #0]
 8009568:	f7fa fdf8 	bl	800415c <_sbrk>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	d103      	bne.n	8009578 <_sbrk_r+0x1c>
 8009570:	682b      	ldr	r3, [r5, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d000      	beq.n	8009578 <_sbrk_r+0x1c>
 8009576:	6023      	str	r3, [r4, #0]
 8009578:	bd70      	pop	{r4, r5, r6, pc}
 800957a:	46c0      	nop			; (mov r8, r8)
 800957c:	200004e0 	.word	0x200004e0

08009580 <nanf>:
 8009580:	4800      	ldr	r0, [pc, #0]	; (8009584 <nanf+0x4>)
 8009582:	4770      	bx	lr
 8009584:	7fc00000 	.word	0x7fc00000

08009588 <siprintf>:
 8009588:	b40e      	push	{r1, r2, r3}
 800958a:	b500      	push	{lr}
 800958c:	490b      	ldr	r1, [pc, #44]	; (80095bc <siprintf+0x34>)
 800958e:	b09c      	sub	sp, #112	; 0x70
 8009590:	ab1d      	add	r3, sp, #116	; 0x74
 8009592:	9002      	str	r0, [sp, #8]
 8009594:	9006      	str	r0, [sp, #24]
 8009596:	9107      	str	r1, [sp, #28]
 8009598:	9104      	str	r1, [sp, #16]
 800959a:	4809      	ldr	r0, [pc, #36]	; (80095c0 <siprintf+0x38>)
 800959c:	4909      	ldr	r1, [pc, #36]	; (80095c4 <siprintf+0x3c>)
 800959e:	cb04      	ldmia	r3!, {r2}
 80095a0:	9105      	str	r1, [sp, #20]
 80095a2:	6800      	ldr	r0, [r0, #0]
 80095a4:	a902      	add	r1, sp, #8
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	f002 fe78 	bl	800c29c <_svfiprintf_r>
 80095ac:	2300      	movs	r3, #0
 80095ae:	9a02      	ldr	r2, [sp, #8]
 80095b0:	7013      	strb	r3, [r2, #0]
 80095b2:	b01c      	add	sp, #112	; 0x70
 80095b4:	bc08      	pop	{r3}
 80095b6:	b003      	add	sp, #12
 80095b8:	4718      	bx	r3
 80095ba:	46c0      	nop			; (mov r8, r8)
 80095bc:	7fffffff 	.word	0x7fffffff
 80095c0:	2000000c 	.word	0x2000000c
 80095c4:	ffff0208 	.word	0xffff0208

080095c8 <sulp>:
 80095c8:	b570      	push	{r4, r5, r6, lr}
 80095ca:	0016      	movs	r6, r2
 80095cc:	000d      	movs	r5, r1
 80095ce:	f002 fc91 	bl	800bef4 <__ulp>
 80095d2:	2e00      	cmp	r6, #0
 80095d4:	d00d      	beq.n	80095f2 <sulp+0x2a>
 80095d6:	236b      	movs	r3, #107	; 0x6b
 80095d8:	006a      	lsls	r2, r5, #1
 80095da:	0d52      	lsrs	r2, r2, #21
 80095dc:	1a9b      	subs	r3, r3, r2
 80095de:	2b00      	cmp	r3, #0
 80095e0:	dd07      	ble.n	80095f2 <sulp+0x2a>
 80095e2:	2400      	movs	r4, #0
 80095e4:	4a03      	ldr	r2, [pc, #12]	; (80095f4 <sulp+0x2c>)
 80095e6:	051b      	lsls	r3, r3, #20
 80095e8:	189d      	adds	r5, r3, r2
 80095ea:	002b      	movs	r3, r5
 80095ec:	0022      	movs	r2, r4
 80095ee:	f7f8 fd41 	bl	8002074 <__aeabi_dmul>
 80095f2:	bd70      	pop	{r4, r5, r6, pc}
 80095f4:	3ff00000 	.word	0x3ff00000

080095f8 <_strtod_l>:
 80095f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095fa:	001d      	movs	r5, r3
 80095fc:	2300      	movs	r3, #0
 80095fe:	b0a5      	sub	sp, #148	; 0x94
 8009600:	9320      	str	r3, [sp, #128]	; 0x80
 8009602:	4bac      	ldr	r3, [pc, #688]	; (80098b4 <_strtod_l+0x2bc>)
 8009604:	9005      	str	r0, [sp, #20]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	9108      	str	r1, [sp, #32]
 800960a:	0018      	movs	r0, r3
 800960c:	9307      	str	r3, [sp, #28]
 800960e:	921b      	str	r2, [sp, #108]	; 0x6c
 8009610:	f7f6 fd78 	bl	8000104 <strlen>
 8009614:	2600      	movs	r6, #0
 8009616:	0004      	movs	r4, r0
 8009618:	2700      	movs	r7, #0
 800961a:	9b08      	ldr	r3, [sp, #32]
 800961c:	931f      	str	r3, [sp, #124]	; 0x7c
 800961e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009620:	7813      	ldrb	r3, [r2, #0]
 8009622:	2b2b      	cmp	r3, #43	; 0x2b
 8009624:	d058      	beq.n	80096d8 <_strtod_l+0xe0>
 8009626:	d844      	bhi.n	80096b2 <_strtod_l+0xba>
 8009628:	2b0d      	cmp	r3, #13
 800962a:	d83d      	bhi.n	80096a8 <_strtod_l+0xb0>
 800962c:	2b08      	cmp	r3, #8
 800962e:	d83d      	bhi.n	80096ac <_strtod_l+0xb4>
 8009630:	2b00      	cmp	r3, #0
 8009632:	d047      	beq.n	80096c4 <_strtod_l+0xcc>
 8009634:	2300      	movs	r3, #0
 8009636:	930e      	str	r3, [sp, #56]	; 0x38
 8009638:	2200      	movs	r2, #0
 800963a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800963c:	920a      	str	r2, [sp, #40]	; 0x28
 800963e:	9306      	str	r3, [sp, #24]
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	2b30      	cmp	r3, #48	; 0x30
 8009644:	d000      	beq.n	8009648 <_strtod_l+0x50>
 8009646:	e07f      	b.n	8009748 <_strtod_l+0x150>
 8009648:	9b06      	ldr	r3, [sp, #24]
 800964a:	3220      	adds	r2, #32
 800964c:	785b      	ldrb	r3, [r3, #1]
 800964e:	4393      	bics	r3, r2
 8009650:	2b58      	cmp	r3, #88	; 0x58
 8009652:	d000      	beq.n	8009656 <_strtod_l+0x5e>
 8009654:	e06e      	b.n	8009734 <_strtod_l+0x13c>
 8009656:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009658:	9502      	str	r5, [sp, #8]
 800965a:	9301      	str	r3, [sp, #4]
 800965c:	ab20      	add	r3, sp, #128	; 0x80
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	4a95      	ldr	r2, [pc, #596]	; (80098b8 <_strtod_l+0x2c0>)
 8009662:	ab21      	add	r3, sp, #132	; 0x84
 8009664:	9805      	ldr	r0, [sp, #20]
 8009666:	a91f      	add	r1, sp, #124	; 0x7c
 8009668:	f001 fd84 	bl	800b174 <__gethex>
 800966c:	2307      	movs	r3, #7
 800966e:	0005      	movs	r5, r0
 8009670:	0004      	movs	r4, r0
 8009672:	401d      	ands	r5, r3
 8009674:	4218      	tst	r0, r3
 8009676:	d006      	beq.n	8009686 <_strtod_l+0x8e>
 8009678:	2d06      	cmp	r5, #6
 800967a:	d12f      	bne.n	80096dc <_strtod_l+0xe4>
 800967c:	9b06      	ldr	r3, [sp, #24]
 800967e:	3301      	adds	r3, #1
 8009680:	931f      	str	r3, [sp, #124]	; 0x7c
 8009682:	2300      	movs	r3, #0
 8009684:	930e      	str	r3, [sp, #56]	; 0x38
 8009686:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009688:	2b00      	cmp	r3, #0
 800968a:	d002      	beq.n	8009692 <_strtod_l+0x9a>
 800968c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800968e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009690:	601a      	str	r2, [r3, #0]
 8009692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009694:	2b00      	cmp	r3, #0
 8009696:	d01c      	beq.n	80096d2 <_strtod_l+0xda>
 8009698:	2380      	movs	r3, #128	; 0x80
 800969a:	0032      	movs	r2, r6
 800969c:	061b      	lsls	r3, r3, #24
 800969e:	18fb      	adds	r3, r7, r3
 80096a0:	0010      	movs	r0, r2
 80096a2:	0019      	movs	r1, r3
 80096a4:	b025      	add	sp, #148	; 0x94
 80096a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d1c3      	bne.n	8009634 <_strtod_l+0x3c>
 80096ac:	3201      	adds	r2, #1
 80096ae:	921f      	str	r2, [sp, #124]	; 0x7c
 80096b0:	e7b5      	b.n	800961e <_strtod_l+0x26>
 80096b2:	2b2d      	cmp	r3, #45	; 0x2d
 80096b4:	d1be      	bne.n	8009634 <_strtod_l+0x3c>
 80096b6:	3b2c      	subs	r3, #44	; 0x2c
 80096b8:	930e      	str	r3, [sp, #56]	; 0x38
 80096ba:	1c53      	adds	r3, r2, #1
 80096bc:	931f      	str	r3, [sp, #124]	; 0x7c
 80096be:	7853      	ldrb	r3, [r2, #1]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1b9      	bne.n	8009638 <_strtod_l+0x40>
 80096c4:	9b08      	ldr	r3, [sp, #32]
 80096c6:	931f      	str	r3, [sp, #124]	; 0x7c
 80096c8:	2300      	movs	r3, #0
 80096ca:	930e      	str	r3, [sp, #56]	; 0x38
 80096cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d1dc      	bne.n	800968c <_strtod_l+0x94>
 80096d2:	0032      	movs	r2, r6
 80096d4:	003b      	movs	r3, r7
 80096d6:	e7e3      	b.n	80096a0 <_strtod_l+0xa8>
 80096d8:	2300      	movs	r3, #0
 80096da:	e7ed      	b.n	80096b8 <_strtod_l+0xc0>
 80096dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80096de:	2a00      	cmp	r2, #0
 80096e0:	d007      	beq.n	80096f2 <_strtod_l+0xfa>
 80096e2:	2135      	movs	r1, #53	; 0x35
 80096e4:	a822      	add	r0, sp, #136	; 0x88
 80096e6:	f002 fd06 	bl	800c0f6 <__copybits>
 80096ea:	9920      	ldr	r1, [sp, #128]	; 0x80
 80096ec:	9805      	ldr	r0, [sp, #20]
 80096ee:	f002 f8c1 	bl	800b874 <_Bfree>
 80096f2:	1e68      	subs	r0, r5, #1
 80096f4:	2804      	cmp	r0, #4
 80096f6:	d806      	bhi.n	8009706 <_strtod_l+0x10e>
 80096f8:	f7f6 fd0c 	bl	8000114 <__gnu_thumb1_case_uqi>
 80096fc:	1816030b 	.word	0x1816030b
 8009700:	0b          	.byte	0x0b
 8009701:	00          	.byte	0x00
 8009702:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009704:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8009706:	0723      	lsls	r3, r4, #28
 8009708:	d5bd      	bpl.n	8009686 <_strtod_l+0x8e>
 800970a:	2380      	movs	r3, #128	; 0x80
 800970c:	061b      	lsls	r3, r3, #24
 800970e:	431f      	orrs	r7, r3
 8009710:	e7b9      	b.n	8009686 <_strtod_l+0x8e>
 8009712:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009714:	4a69      	ldr	r2, [pc, #420]	; (80098bc <_strtod_l+0x2c4>)
 8009716:	496a      	ldr	r1, [pc, #424]	; (80098c0 <_strtod_l+0x2c8>)
 8009718:	401a      	ands	r2, r3
 800971a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800971c:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800971e:	185b      	adds	r3, r3, r1
 8009720:	051b      	lsls	r3, r3, #20
 8009722:	431a      	orrs	r2, r3
 8009724:	0017      	movs	r7, r2
 8009726:	e7ee      	b.n	8009706 <_strtod_l+0x10e>
 8009728:	4f66      	ldr	r7, [pc, #408]	; (80098c4 <_strtod_l+0x2cc>)
 800972a:	e7ec      	b.n	8009706 <_strtod_l+0x10e>
 800972c:	2601      	movs	r6, #1
 800972e:	4f66      	ldr	r7, [pc, #408]	; (80098c8 <_strtod_l+0x2d0>)
 8009730:	4276      	negs	r6, r6
 8009732:	e7e8      	b.n	8009706 <_strtod_l+0x10e>
 8009734:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009736:	1c5a      	adds	r2, r3, #1
 8009738:	921f      	str	r2, [sp, #124]	; 0x7c
 800973a:	785b      	ldrb	r3, [r3, #1]
 800973c:	2b30      	cmp	r3, #48	; 0x30
 800973e:	d0f9      	beq.n	8009734 <_strtod_l+0x13c>
 8009740:	2b00      	cmp	r3, #0
 8009742:	d0a0      	beq.n	8009686 <_strtod_l+0x8e>
 8009744:	2301      	movs	r3, #1
 8009746:	930a      	str	r3, [sp, #40]	; 0x28
 8009748:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800974a:	220a      	movs	r2, #10
 800974c:	9310      	str	r3, [sp, #64]	; 0x40
 800974e:	2300      	movs	r3, #0
 8009750:	930f      	str	r3, [sp, #60]	; 0x3c
 8009752:	930b      	str	r3, [sp, #44]	; 0x2c
 8009754:	9309      	str	r3, [sp, #36]	; 0x24
 8009756:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009758:	7805      	ldrb	r5, [r0, #0]
 800975a:	002b      	movs	r3, r5
 800975c:	3b30      	subs	r3, #48	; 0x30
 800975e:	b2d9      	uxtb	r1, r3
 8009760:	2909      	cmp	r1, #9
 8009762:	d927      	bls.n	80097b4 <_strtod_l+0x1bc>
 8009764:	0022      	movs	r2, r4
 8009766:	9907      	ldr	r1, [sp, #28]
 8009768:	f002 fe9e 	bl	800c4a8 <strncmp>
 800976c:	2800      	cmp	r0, #0
 800976e:	d033      	beq.n	80097d8 <_strtod_l+0x1e0>
 8009770:	2000      	movs	r0, #0
 8009772:	002b      	movs	r3, r5
 8009774:	4684      	mov	ip, r0
 8009776:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009778:	900c      	str	r0, [sp, #48]	; 0x30
 800977a:	9206      	str	r2, [sp, #24]
 800977c:	2220      	movs	r2, #32
 800977e:	0019      	movs	r1, r3
 8009780:	4391      	bics	r1, r2
 8009782:	000a      	movs	r2, r1
 8009784:	2100      	movs	r1, #0
 8009786:	9107      	str	r1, [sp, #28]
 8009788:	2a45      	cmp	r2, #69	; 0x45
 800978a:	d000      	beq.n	800978e <_strtod_l+0x196>
 800978c:	e0c5      	b.n	800991a <_strtod_l+0x322>
 800978e:	9b06      	ldr	r3, [sp, #24]
 8009790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009792:	4303      	orrs	r3, r0
 8009794:	4313      	orrs	r3, r2
 8009796:	428b      	cmp	r3, r1
 8009798:	d094      	beq.n	80096c4 <_strtod_l+0xcc>
 800979a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800979c:	9308      	str	r3, [sp, #32]
 800979e:	3301      	adds	r3, #1
 80097a0:	931f      	str	r3, [sp, #124]	; 0x7c
 80097a2:	9b08      	ldr	r3, [sp, #32]
 80097a4:	785b      	ldrb	r3, [r3, #1]
 80097a6:	2b2b      	cmp	r3, #43	; 0x2b
 80097a8:	d076      	beq.n	8009898 <_strtod_l+0x2a0>
 80097aa:	000c      	movs	r4, r1
 80097ac:	2b2d      	cmp	r3, #45	; 0x2d
 80097ae:	d179      	bne.n	80098a4 <_strtod_l+0x2ac>
 80097b0:	2401      	movs	r4, #1
 80097b2:	e072      	b.n	800989a <_strtod_l+0x2a2>
 80097b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097b6:	2908      	cmp	r1, #8
 80097b8:	dc09      	bgt.n	80097ce <_strtod_l+0x1d6>
 80097ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80097bc:	4351      	muls	r1, r2
 80097be:	185b      	adds	r3, r3, r1
 80097c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80097c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097c4:	3001      	adds	r0, #1
 80097c6:	3301      	adds	r3, #1
 80097c8:	9309      	str	r3, [sp, #36]	; 0x24
 80097ca:	901f      	str	r0, [sp, #124]	; 0x7c
 80097cc:	e7c3      	b.n	8009756 <_strtod_l+0x15e>
 80097ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80097d0:	4351      	muls	r1, r2
 80097d2:	185b      	adds	r3, r3, r1
 80097d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80097d6:	e7f4      	b.n	80097c2 <_strtod_l+0x1ca>
 80097d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80097da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097dc:	191c      	adds	r4, r3, r4
 80097de:	941f      	str	r4, [sp, #124]	; 0x7c
 80097e0:	7823      	ldrb	r3, [r4, #0]
 80097e2:	2a00      	cmp	r2, #0
 80097e4:	d039      	beq.n	800985a <_strtod_l+0x262>
 80097e6:	900c      	str	r0, [sp, #48]	; 0x30
 80097e8:	9206      	str	r2, [sp, #24]
 80097ea:	001a      	movs	r2, r3
 80097ec:	3a30      	subs	r2, #48	; 0x30
 80097ee:	2a09      	cmp	r2, #9
 80097f0:	d912      	bls.n	8009818 <_strtod_l+0x220>
 80097f2:	2201      	movs	r2, #1
 80097f4:	4694      	mov	ip, r2
 80097f6:	e7c1      	b.n	800977c <_strtod_l+0x184>
 80097f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80097fa:	3001      	adds	r0, #1
 80097fc:	1c5a      	adds	r2, r3, #1
 80097fe:	921f      	str	r2, [sp, #124]	; 0x7c
 8009800:	785b      	ldrb	r3, [r3, #1]
 8009802:	2b30      	cmp	r3, #48	; 0x30
 8009804:	d0f8      	beq.n	80097f8 <_strtod_l+0x200>
 8009806:	001a      	movs	r2, r3
 8009808:	3a31      	subs	r2, #49	; 0x31
 800980a:	2a08      	cmp	r2, #8
 800980c:	d83f      	bhi.n	800988e <_strtod_l+0x296>
 800980e:	900c      	str	r0, [sp, #48]	; 0x30
 8009810:	2000      	movs	r0, #0
 8009812:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009814:	9006      	str	r0, [sp, #24]
 8009816:	9210      	str	r2, [sp, #64]	; 0x40
 8009818:	001a      	movs	r2, r3
 800981a:	1c41      	adds	r1, r0, #1
 800981c:	3a30      	subs	r2, #48	; 0x30
 800981e:	2b30      	cmp	r3, #48	; 0x30
 8009820:	d015      	beq.n	800984e <_strtod_l+0x256>
 8009822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009824:	185b      	adds	r3, r3, r1
 8009826:	210a      	movs	r1, #10
 8009828:	930c      	str	r3, [sp, #48]	; 0x30
 800982a:	9b06      	ldr	r3, [sp, #24]
 800982c:	18c4      	adds	r4, r0, r3
 800982e:	42a3      	cmp	r3, r4
 8009830:	d115      	bne.n	800985e <_strtod_l+0x266>
 8009832:	9906      	ldr	r1, [sp, #24]
 8009834:	9b06      	ldr	r3, [sp, #24]
 8009836:	3101      	adds	r1, #1
 8009838:	1809      	adds	r1, r1, r0
 800983a:	181b      	adds	r3, r3, r0
 800983c:	9106      	str	r1, [sp, #24]
 800983e:	2b08      	cmp	r3, #8
 8009840:	dc1b      	bgt.n	800987a <_strtod_l+0x282>
 8009842:	230a      	movs	r3, #10
 8009844:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009846:	434b      	muls	r3, r1
 8009848:	2100      	movs	r1, #0
 800984a:	18d3      	adds	r3, r2, r3
 800984c:	930b      	str	r3, [sp, #44]	; 0x2c
 800984e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009850:	0008      	movs	r0, r1
 8009852:	1c5a      	adds	r2, r3, #1
 8009854:	921f      	str	r2, [sp, #124]	; 0x7c
 8009856:	785b      	ldrb	r3, [r3, #1]
 8009858:	e7c7      	b.n	80097ea <_strtod_l+0x1f2>
 800985a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800985c:	e7d1      	b.n	8009802 <_strtod_l+0x20a>
 800985e:	2b08      	cmp	r3, #8
 8009860:	dc04      	bgt.n	800986c <_strtod_l+0x274>
 8009862:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009864:	434d      	muls	r5, r1
 8009866:	950b      	str	r5, [sp, #44]	; 0x2c
 8009868:	3301      	adds	r3, #1
 800986a:	e7e0      	b.n	800982e <_strtod_l+0x236>
 800986c:	1c5d      	adds	r5, r3, #1
 800986e:	2d10      	cmp	r5, #16
 8009870:	dcfa      	bgt.n	8009868 <_strtod_l+0x270>
 8009872:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009874:	434d      	muls	r5, r1
 8009876:	950f      	str	r5, [sp, #60]	; 0x3c
 8009878:	e7f6      	b.n	8009868 <_strtod_l+0x270>
 800987a:	9b06      	ldr	r3, [sp, #24]
 800987c:	2100      	movs	r1, #0
 800987e:	2b10      	cmp	r3, #16
 8009880:	dce5      	bgt.n	800984e <_strtod_l+0x256>
 8009882:	230a      	movs	r3, #10
 8009884:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009886:	4343      	muls	r3, r0
 8009888:	18d3      	adds	r3, r2, r3
 800988a:	930f      	str	r3, [sp, #60]	; 0x3c
 800988c:	e7df      	b.n	800984e <_strtod_l+0x256>
 800988e:	2200      	movs	r2, #0
 8009890:	920c      	str	r2, [sp, #48]	; 0x30
 8009892:	9206      	str	r2, [sp, #24]
 8009894:	3201      	adds	r2, #1
 8009896:	e7ad      	b.n	80097f4 <_strtod_l+0x1fc>
 8009898:	2400      	movs	r4, #0
 800989a:	9b08      	ldr	r3, [sp, #32]
 800989c:	3302      	adds	r3, #2
 800989e:	931f      	str	r3, [sp, #124]	; 0x7c
 80098a0:	9b08      	ldr	r3, [sp, #32]
 80098a2:	789b      	ldrb	r3, [r3, #2]
 80098a4:	001a      	movs	r2, r3
 80098a6:	3a30      	subs	r2, #48	; 0x30
 80098a8:	2a09      	cmp	r2, #9
 80098aa:	d913      	bls.n	80098d4 <_strtod_l+0x2dc>
 80098ac:	9a08      	ldr	r2, [sp, #32]
 80098ae:	921f      	str	r2, [sp, #124]	; 0x7c
 80098b0:	2200      	movs	r2, #0
 80098b2:	e031      	b.n	8009918 <_strtod_l+0x320>
 80098b4:	0800d550 	.word	0x0800d550
 80098b8:	0800d408 	.word	0x0800d408
 80098bc:	ffefffff 	.word	0xffefffff
 80098c0:	00000433 	.word	0x00000433
 80098c4:	7ff00000 	.word	0x7ff00000
 80098c8:	7fffffff 	.word	0x7fffffff
 80098cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80098ce:	1c5a      	adds	r2, r3, #1
 80098d0:	921f      	str	r2, [sp, #124]	; 0x7c
 80098d2:	785b      	ldrb	r3, [r3, #1]
 80098d4:	2b30      	cmp	r3, #48	; 0x30
 80098d6:	d0f9      	beq.n	80098cc <_strtod_l+0x2d4>
 80098d8:	2200      	movs	r2, #0
 80098da:	9207      	str	r2, [sp, #28]
 80098dc:	001a      	movs	r2, r3
 80098de:	3a31      	subs	r2, #49	; 0x31
 80098e0:	2a08      	cmp	r2, #8
 80098e2:	d81a      	bhi.n	800991a <_strtod_l+0x322>
 80098e4:	3b30      	subs	r3, #48	; 0x30
 80098e6:	001a      	movs	r2, r3
 80098e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80098ea:	9307      	str	r3, [sp, #28]
 80098ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80098ee:	1c59      	adds	r1, r3, #1
 80098f0:	911f      	str	r1, [sp, #124]	; 0x7c
 80098f2:	785b      	ldrb	r3, [r3, #1]
 80098f4:	001d      	movs	r5, r3
 80098f6:	3d30      	subs	r5, #48	; 0x30
 80098f8:	2d09      	cmp	r5, #9
 80098fa:	d939      	bls.n	8009970 <_strtod_l+0x378>
 80098fc:	9d07      	ldr	r5, [sp, #28]
 80098fe:	1b49      	subs	r1, r1, r5
 8009900:	4db0      	ldr	r5, [pc, #704]	; (8009bc4 <_strtod_l+0x5cc>)
 8009902:	9507      	str	r5, [sp, #28]
 8009904:	2908      	cmp	r1, #8
 8009906:	dc03      	bgt.n	8009910 <_strtod_l+0x318>
 8009908:	9207      	str	r2, [sp, #28]
 800990a:	42aa      	cmp	r2, r5
 800990c:	dd00      	ble.n	8009910 <_strtod_l+0x318>
 800990e:	9507      	str	r5, [sp, #28]
 8009910:	2c00      	cmp	r4, #0
 8009912:	d002      	beq.n	800991a <_strtod_l+0x322>
 8009914:	9a07      	ldr	r2, [sp, #28]
 8009916:	4252      	negs	r2, r2
 8009918:	9207      	str	r2, [sp, #28]
 800991a:	9a06      	ldr	r2, [sp, #24]
 800991c:	2a00      	cmp	r2, #0
 800991e:	d14b      	bne.n	80099b8 <_strtod_l+0x3c0>
 8009920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009922:	4310      	orrs	r0, r2
 8009924:	d000      	beq.n	8009928 <_strtod_l+0x330>
 8009926:	e6ae      	b.n	8009686 <_strtod_l+0x8e>
 8009928:	4662      	mov	r2, ip
 800992a:	2a00      	cmp	r2, #0
 800992c:	d000      	beq.n	8009930 <_strtod_l+0x338>
 800992e:	e6c9      	b.n	80096c4 <_strtod_l+0xcc>
 8009930:	2b69      	cmp	r3, #105	; 0x69
 8009932:	d025      	beq.n	8009980 <_strtod_l+0x388>
 8009934:	dc21      	bgt.n	800997a <_strtod_l+0x382>
 8009936:	2b49      	cmp	r3, #73	; 0x49
 8009938:	d022      	beq.n	8009980 <_strtod_l+0x388>
 800993a:	2b4e      	cmp	r3, #78	; 0x4e
 800993c:	d000      	beq.n	8009940 <_strtod_l+0x348>
 800993e:	e6c1      	b.n	80096c4 <_strtod_l+0xcc>
 8009940:	49a1      	ldr	r1, [pc, #644]	; (8009bc8 <_strtod_l+0x5d0>)
 8009942:	a81f      	add	r0, sp, #124	; 0x7c
 8009944:	f001 fe64 	bl	800b610 <__match>
 8009948:	2800      	cmp	r0, #0
 800994a:	d100      	bne.n	800994e <_strtod_l+0x356>
 800994c:	e6ba      	b.n	80096c4 <_strtod_l+0xcc>
 800994e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	2b28      	cmp	r3, #40	; 0x28
 8009954:	d12a      	bne.n	80099ac <_strtod_l+0x3b4>
 8009956:	499d      	ldr	r1, [pc, #628]	; (8009bcc <_strtod_l+0x5d4>)
 8009958:	aa22      	add	r2, sp, #136	; 0x88
 800995a:	a81f      	add	r0, sp, #124	; 0x7c
 800995c:	f001 fe6c 	bl	800b638 <__hexnan>
 8009960:	2805      	cmp	r0, #5
 8009962:	d123      	bne.n	80099ac <_strtod_l+0x3b4>
 8009964:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009966:	4a9a      	ldr	r2, [pc, #616]	; (8009bd0 <_strtod_l+0x5d8>)
 8009968:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800996a:	431a      	orrs	r2, r3
 800996c:	0017      	movs	r7, r2
 800996e:	e68a      	b.n	8009686 <_strtod_l+0x8e>
 8009970:	210a      	movs	r1, #10
 8009972:	434a      	muls	r2, r1
 8009974:	18d2      	adds	r2, r2, r3
 8009976:	3a30      	subs	r2, #48	; 0x30
 8009978:	e7b8      	b.n	80098ec <_strtod_l+0x2f4>
 800997a:	2b6e      	cmp	r3, #110	; 0x6e
 800997c:	d0e0      	beq.n	8009940 <_strtod_l+0x348>
 800997e:	e6a1      	b.n	80096c4 <_strtod_l+0xcc>
 8009980:	4994      	ldr	r1, [pc, #592]	; (8009bd4 <_strtod_l+0x5dc>)
 8009982:	a81f      	add	r0, sp, #124	; 0x7c
 8009984:	f001 fe44 	bl	800b610 <__match>
 8009988:	2800      	cmp	r0, #0
 800998a:	d100      	bne.n	800998e <_strtod_l+0x396>
 800998c:	e69a      	b.n	80096c4 <_strtod_l+0xcc>
 800998e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009990:	4991      	ldr	r1, [pc, #580]	; (8009bd8 <_strtod_l+0x5e0>)
 8009992:	3b01      	subs	r3, #1
 8009994:	a81f      	add	r0, sp, #124	; 0x7c
 8009996:	931f      	str	r3, [sp, #124]	; 0x7c
 8009998:	f001 fe3a 	bl	800b610 <__match>
 800999c:	2800      	cmp	r0, #0
 800999e:	d102      	bne.n	80099a6 <_strtod_l+0x3ae>
 80099a0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099a2:	3301      	adds	r3, #1
 80099a4:	931f      	str	r3, [sp, #124]	; 0x7c
 80099a6:	2600      	movs	r6, #0
 80099a8:	4f89      	ldr	r7, [pc, #548]	; (8009bd0 <_strtod_l+0x5d8>)
 80099aa:	e66c      	b.n	8009686 <_strtod_l+0x8e>
 80099ac:	488b      	ldr	r0, [pc, #556]	; (8009bdc <_strtod_l+0x5e4>)
 80099ae:	f002 fd75 	bl	800c49c <nan>
 80099b2:	0006      	movs	r6, r0
 80099b4:	000f      	movs	r7, r1
 80099b6:	e666      	b.n	8009686 <_strtod_l+0x8e>
 80099b8:	9b07      	ldr	r3, [sp, #28]
 80099ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099bc:	1a9b      	subs	r3, r3, r2
 80099be:	930a      	str	r3, [sp, #40]	; 0x28
 80099c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d101      	bne.n	80099ca <_strtod_l+0x3d2>
 80099c6:	9b06      	ldr	r3, [sp, #24]
 80099c8:	9309      	str	r3, [sp, #36]	; 0x24
 80099ca:	9c06      	ldr	r4, [sp, #24]
 80099cc:	2c10      	cmp	r4, #16
 80099ce:	dd00      	ble.n	80099d2 <_strtod_l+0x3da>
 80099d0:	2410      	movs	r4, #16
 80099d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80099d4:	f7f9 f9d0 	bl	8002d78 <__aeabi_ui2d>
 80099d8:	9b06      	ldr	r3, [sp, #24]
 80099da:	0006      	movs	r6, r0
 80099dc:	000f      	movs	r7, r1
 80099de:	2b09      	cmp	r3, #9
 80099e0:	dd15      	ble.n	8009a0e <_strtod_l+0x416>
 80099e2:	0022      	movs	r2, r4
 80099e4:	4b7e      	ldr	r3, [pc, #504]	; (8009be0 <_strtod_l+0x5e8>)
 80099e6:	3a09      	subs	r2, #9
 80099e8:	00d2      	lsls	r2, r2, #3
 80099ea:	189b      	adds	r3, r3, r2
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	f7f8 fb40 	bl	8002074 <__aeabi_dmul>
 80099f4:	0006      	movs	r6, r0
 80099f6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80099f8:	000f      	movs	r7, r1
 80099fa:	f7f9 f9bd 	bl	8002d78 <__aeabi_ui2d>
 80099fe:	0002      	movs	r2, r0
 8009a00:	000b      	movs	r3, r1
 8009a02:	0030      	movs	r0, r6
 8009a04:	0039      	movs	r1, r7
 8009a06:	f7f7 fbf7 	bl	80011f8 <__aeabi_dadd>
 8009a0a:	0006      	movs	r6, r0
 8009a0c:	000f      	movs	r7, r1
 8009a0e:	9b06      	ldr	r3, [sp, #24]
 8009a10:	2b0f      	cmp	r3, #15
 8009a12:	dc39      	bgt.n	8009a88 <_strtod_l+0x490>
 8009a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d100      	bne.n	8009a1c <_strtod_l+0x424>
 8009a1a:	e634      	b.n	8009686 <_strtod_l+0x8e>
 8009a1c:	dd24      	ble.n	8009a68 <_strtod_l+0x470>
 8009a1e:	2b16      	cmp	r3, #22
 8009a20:	dc09      	bgt.n	8009a36 <_strtod_l+0x43e>
 8009a22:	496f      	ldr	r1, [pc, #444]	; (8009be0 <_strtod_l+0x5e8>)
 8009a24:	00db      	lsls	r3, r3, #3
 8009a26:	18c9      	adds	r1, r1, r3
 8009a28:	0032      	movs	r2, r6
 8009a2a:	6808      	ldr	r0, [r1, #0]
 8009a2c:	6849      	ldr	r1, [r1, #4]
 8009a2e:	003b      	movs	r3, r7
 8009a30:	f7f8 fb20 	bl	8002074 <__aeabi_dmul>
 8009a34:	e7bd      	b.n	80099b2 <_strtod_l+0x3ba>
 8009a36:	2325      	movs	r3, #37	; 0x25
 8009a38:	9a06      	ldr	r2, [sp, #24]
 8009a3a:	1a9b      	subs	r3, r3, r2
 8009a3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	db22      	blt.n	8009a88 <_strtod_l+0x490>
 8009a42:	240f      	movs	r4, #15
 8009a44:	9b06      	ldr	r3, [sp, #24]
 8009a46:	4d66      	ldr	r5, [pc, #408]	; (8009be0 <_strtod_l+0x5e8>)
 8009a48:	1ae4      	subs	r4, r4, r3
 8009a4a:	00e1      	lsls	r1, r4, #3
 8009a4c:	1869      	adds	r1, r5, r1
 8009a4e:	0032      	movs	r2, r6
 8009a50:	6808      	ldr	r0, [r1, #0]
 8009a52:	6849      	ldr	r1, [r1, #4]
 8009a54:	003b      	movs	r3, r7
 8009a56:	f7f8 fb0d 	bl	8002074 <__aeabi_dmul>
 8009a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a5c:	1b1c      	subs	r4, r3, r4
 8009a5e:	00e4      	lsls	r4, r4, #3
 8009a60:	192c      	adds	r4, r5, r4
 8009a62:	6822      	ldr	r2, [r4, #0]
 8009a64:	6863      	ldr	r3, [r4, #4]
 8009a66:	e7e3      	b.n	8009a30 <_strtod_l+0x438>
 8009a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a6a:	3316      	adds	r3, #22
 8009a6c:	db0c      	blt.n	8009a88 <_strtod_l+0x490>
 8009a6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a70:	9a07      	ldr	r2, [sp, #28]
 8009a72:	0030      	movs	r0, r6
 8009a74:	1a9a      	subs	r2, r3, r2
 8009a76:	4b5a      	ldr	r3, [pc, #360]	; (8009be0 <_strtod_l+0x5e8>)
 8009a78:	00d2      	lsls	r2, r2, #3
 8009a7a:	189b      	adds	r3, r3, r2
 8009a7c:	0039      	movs	r1, r7
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	f7f7 fef5 	bl	8001870 <__aeabi_ddiv>
 8009a86:	e794      	b.n	80099b2 <_strtod_l+0x3ba>
 8009a88:	9b06      	ldr	r3, [sp, #24]
 8009a8a:	1b1c      	subs	r4, r3, r4
 8009a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a8e:	18e4      	adds	r4, r4, r3
 8009a90:	2c00      	cmp	r4, #0
 8009a92:	dd72      	ble.n	8009b7a <_strtod_l+0x582>
 8009a94:	230f      	movs	r3, #15
 8009a96:	0021      	movs	r1, r4
 8009a98:	4019      	ands	r1, r3
 8009a9a:	421c      	tst	r4, r3
 8009a9c:	d00a      	beq.n	8009ab4 <_strtod_l+0x4bc>
 8009a9e:	00cb      	lsls	r3, r1, #3
 8009aa0:	494f      	ldr	r1, [pc, #316]	; (8009be0 <_strtod_l+0x5e8>)
 8009aa2:	0032      	movs	r2, r6
 8009aa4:	18c9      	adds	r1, r1, r3
 8009aa6:	6808      	ldr	r0, [r1, #0]
 8009aa8:	6849      	ldr	r1, [r1, #4]
 8009aaa:	003b      	movs	r3, r7
 8009aac:	f7f8 fae2 	bl	8002074 <__aeabi_dmul>
 8009ab0:	0006      	movs	r6, r0
 8009ab2:	000f      	movs	r7, r1
 8009ab4:	230f      	movs	r3, #15
 8009ab6:	439c      	bics	r4, r3
 8009ab8:	d04a      	beq.n	8009b50 <_strtod_l+0x558>
 8009aba:	3326      	adds	r3, #38	; 0x26
 8009abc:	33ff      	adds	r3, #255	; 0xff
 8009abe:	429c      	cmp	r4, r3
 8009ac0:	dd22      	ble.n	8009b08 <_strtod_l+0x510>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	9306      	str	r3, [sp, #24]
 8009ac6:	9307      	str	r3, [sp, #28]
 8009ac8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aca:	9309      	str	r3, [sp, #36]	; 0x24
 8009acc:	2322      	movs	r3, #34	; 0x22
 8009ace:	2600      	movs	r6, #0
 8009ad0:	9a05      	ldr	r2, [sp, #20]
 8009ad2:	4f3f      	ldr	r7, [pc, #252]	; (8009bd0 <_strtod_l+0x5d8>)
 8009ad4:	6013      	str	r3, [r2, #0]
 8009ad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ad8:	42b3      	cmp	r3, r6
 8009ada:	d100      	bne.n	8009ade <_strtod_l+0x4e6>
 8009adc:	e5d3      	b.n	8009686 <_strtod_l+0x8e>
 8009ade:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009ae0:	9805      	ldr	r0, [sp, #20]
 8009ae2:	f001 fec7 	bl	800b874 <_Bfree>
 8009ae6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ae8:	9805      	ldr	r0, [sp, #20]
 8009aea:	f001 fec3 	bl	800b874 <_Bfree>
 8009aee:	9907      	ldr	r1, [sp, #28]
 8009af0:	9805      	ldr	r0, [sp, #20]
 8009af2:	f001 febf 	bl	800b874 <_Bfree>
 8009af6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009af8:	9805      	ldr	r0, [sp, #20]
 8009afa:	f001 febb 	bl	800b874 <_Bfree>
 8009afe:	9906      	ldr	r1, [sp, #24]
 8009b00:	9805      	ldr	r0, [sp, #20]
 8009b02:	f001 feb7 	bl	800b874 <_Bfree>
 8009b06:	e5be      	b.n	8009686 <_strtod_l+0x8e>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	0030      	movs	r0, r6
 8009b0c:	0039      	movs	r1, r7
 8009b0e:	4d35      	ldr	r5, [pc, #212]	; (8009be4 <_strtod_l+0x5ec>)
 8009b10:	1124      	asrs	r4, r4, #4
 8009b12:	9308      	str	r3, [sp, #32]
 8009b14:	2c01      	cmp	r4, #1
 8009b16:	dc1e      	bgt.n	8009b56 <_strtod_l+0x55e>
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d001      	beq.n	8009b20 <_strtod_l+0x528>
 8009b1c:	0006      	movs	r6, r0
 8009b1e:	000f      	movs	r7, r1
 8009b20:	4b31      	ldr	r3, [pc, #196]	; (8009be8 <_strtod_l+0x5f0>)
 8009b22:	0032      	movs	r2, r6
 8009b24:	18ff      	adds	r7, r7, r3
 8009b26:	9b08      	ldr	r3, [sp, #32]
 8009b28:	00dd      	lsls	r5, r3, #3
 8009b2a:	4b2e      	ldr	r3, [pc, #184]	; (8009be4 <_strtod_l+0x5ec>)
 8009b2c:	195d      	adds	r5, r3, r5
 8009b2e:	6828      	ldr	r0, [r5, #0]
 8009b30:	6869      	ldr	r1, [r5, #4]
 8009b32:	003b      	movs	r3, r7
 8009b34:	f7f8 fa9e 	bl	8002074 <__aeabi_dmul>
 8009b38:	4b25      	ldr	r3, [pc, #148]	; (8009bd0 <_strtod_l+0x5d8>)
 8009b3a:	4a2c      	ldr	r2, [pc, #176]	; (8009bec <_strtod_l+0x5f4>)
 8009b3c:	0006      	movs	r6, r0
 8009b3e:	400b      	ands	r3, r1
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d8be      	bhi.n	8009ac2 <_strtod_l+0x4ca>
 8009b44:	4a2a      	ldr	r2, [pc, #168]	; (8009bf0 <_strtod_l+0x5f8>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d913      	bls.n	8009b72 <_strtod_l+0x57a>
 8009b4a:	2601      	movs	r6, #1
 8009b4c:	4f29      	ldr	r7, [pc, #164]	; (8009bf4 <_strtod_l+0x5fc>)
 8009b4e:	4276      	negs	r6, r6
 8009b50:	2300      	movs	r3, #0
 8009b52:	9308      	str	r3, [sp, #32]
 8009b54:	e087      	b.n	8009c66 <_strtod_l+0x66e>
 8009b56:	2201      	movs	r2, #1
 8009b58:	4214      	tst	r4, r2
 8009b5a:	d004      	beq.n	8009b66 <_strtod_l+0x56e>
 8009b5c:	682a      	ldr	r2, [r5, #0]
 8009b5e:	686b      	ldr	r3, [r5, #4]
 8009b60:	f7f8 fa88 	bl	8002074 <__aeabi_dmul>
 8009b64:	2301      	movs	r3, #1
 8009b66:	9a08      	ldr	r2, [sp, #32]
 8009b68:	1064      	asrs	r4, r4, #1
 8009b6a:	3201      	adds	r2, #1
 8009b6c:	9208      	str	r2, [sp, #32]
 8009b6e:	3508      	adds	r5, #8
 8009b70:	e7d0      	b.n	8009b14 <_strtod_l+0x51c>
 8009b72:	23d4      	movs	r3, #212	; 0xd4
 8009b74:	049b      	lsls	r3, r3, #18
 8009b76:	18cf      	adds	r7, r1, r3
 8009b78:	e7ea      	b.n	8009b50 <_strtod_l+0x558>
 8009b7a:	2c00      	cmp	r4, #0
 8009b7c:	d0e8      	beq.n	8009b50 <_strtod_l+0x558>
 8009b7e:	4264      	negs	r4, r4
 8009b80:	220f      	movs	r2, #15
 8009b82:	0023      	movs	r3, r4
 8009b84:	4013      	ands	r3, r2
 8009b86:	4214      	tst	r4, r2
 8009b88:	d00a      	beq.n	8009ba0 <_strtod_l+0x5a8>
 8009b8a:	00da      	lsls	r2, r3, #3
 8009b8c:	4b14      	ldr	r3, [pc, #80]	; (8009be0 <_strtod_l+0x5e8>)
 8009b8e:	0030      	movs	r0, r6
 8009b90:	189b      	adds	r3, r3, r2
 8009b92:	0039      	movs	r1, r7
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	f7f7 fe6a 	bl	8001870 <__aeabi_ddiv>
 8009b9c:	0006      	movs	r6, r0
 8009b9e:	000f      	movs	r7, r1
 8009ba0:	1124      	asrs	r4, r4, #4
 8009ba2:	d0d5      	beq.n	8009b50 <_strtod_l+0x558>
 8009ba4:	2c1f      	cmp	r4, #31
 8009ba6:	dd27      	ble.n	8009bf8 <_strtod_l+0x600>
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9306      	str	r3, [sp, #24]
 8009bac:	9307      	str	r3, [sp, #28]
 8009bae:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8009bb2:	2322      	movs	r3, #34	; 0x22
 8009bb4:	9a05      	ldr	r2, [sp, #20]
 8009bb6:	2600      	movs	r6, #0
 8009bb8:	6013      	str	r3, [r2, #0]
 8009bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bbc:	2700      	movs	r7, #0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d18d      	bne.n	8009ade <_strtod_l+0x4e6>
 8009bc2:	e560      	b.n	8009686 <_strtod_l+0x8e>
 8009bc4:	00004e1f 	.word	0x00004e1f
 8009bc8:	0800d3d9 	.word	0x0800d3d9
 8009bcc:	0800d41c 	.word	0x0800d41c
 8009bd0:	7ff00000 	.word	0x7ff00000
 8009bd4:	0800d3d1 	.word	0x0800d3d1
 8009bd8:	0800d45b 	.word	0x0800d45b
 8009bdc:	0800d708 	.word	0x0800d708
 8009be0:	0800d5e8 	.word	0x0800d5e8
 8009be4:	0800d5c0 	.word	0x0800d5c0
 8009be8:	fcb00000 	.word	0xfcb00000
 8009bec:	7ca00000 	.word	0x7ca00000
 8009bf0:	7c900000 	.word	0x7c900000
 8009bf4:	7fefffff 	.word	0x7fefffff
 8009bf8:	2310      	movs	r3, #16
 8009bfa:	0022      	movs	r2, r4
 8009bfc:	401a      	ands	r2, r3
 8009bfe:	9208      	str	r2, [sp, #32]
 8009c00:	421c      	tst	r4, r3
 8009c02:	d001      	beq.n	8009c08 <_strtod_l+0x610>
 8009c04:	335a      	adds	r3, #90	; 0x5a
 8009c06:	9308      	str	r3, [sp, #32]
 8009c08:	0030      	movs	r0, r6
 8009c0a:	0039      	movs	r1, r7
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	4dc5      	ldr	r5, [pc, #788]	; (8009f24 <_strtod_l+0x92c>)
 8009c10:	2201      	movs	r2, #1
 8009c12:	4214      	tst	r4, r2
 8009c14:	d004      	beq.n	8009c20 <_strtod_l+0x628>
 8009c16:	682a      	ldr	r2, [r5, #0]
 8009c18:	686b      	ldr	r3, [r5, #4]
 8009c1a:	f7f8 fa2b 	bl	8002074 <__aeabi_dmul>
 8009c1e:	2301      	movs	r3, #1
 8009c20:	1064      	asrs	r4, r4, #1
 8009c22:	3508      	adds	r5, #8
 8009c24:	2c00      	cmp	r4, #0
 8009c26:	d1f3      	bne.n	8009c10 <_strtod_l+0x618>
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d001      	beq.n	8009c30 <_strtod_l+0x638>
 8009c2c:	0006      	movs	r6, r0
 8009c2e:	000f      	movs	r7, r1
 8009c30:	9b08      	ldr	r3, [sp, #32]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00f      	beq.n	8009c56 <_strtod_l+0x65e>
 8009c36:	236b      	movs	r3, #107	; 0x6b
 8009c38:	007a      	lsls	r2, r7, #1
 8009c3a:	0d52      	lsrs	r2, r2, #21
 8009c3c:	0039      	movs	r1, r7
 8009c3e:	1a9b      	subs	r3, r3, r2
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	dd08      	ble.n	8009c56 <_strtod_l+0x65e>
 8009c44:	2b1f      	cmp	r3, #31
 8009c46:	dc00      	bgt.n	8009c4a <_strtod_l+0x652>
 8009c48:	e124      	b.n	8009e94 <_strtod_l+0x89c>
 8009c4a:	2600      	movs	r6, #0
 8009c4c:	2b34      	cmp	r3, #52	; 0x34
 8009c4e:	dc00      	bgt.n	8009c52 <_strtod_l+0x65a>
 8009c50:	e119      	b.n	8009e86 <_strtod_l+0x88e>
 8009c52:	27dc      	movs	r7, #220	; 0xdc
 8009c54:	04bf      	lsls	r7, r7, #18
 8009c56:	2200      	movs	r2, #0
 8009c58:	2300      	movs	r3, #0
 8009c5a:	0030      	movs	r0, r6
 8009c5c:	0039      	movs	r1, r7
 8009c5e:	f7f6 fbf3 	bl	8000448 <__aeabi_dcmpeq>
 8009c62:	2800      	cmp	r0, #0
 8009c64:	d1a0      	bne.n	8009ba8 <_strtod_l+0x5b0>
 8009c66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c6a:	9300      	str	r3, [sp, #0]
 8009c6c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009c6e:	9b06      	ldr	r3, [sp, #24]
 8009c70:	9805      	ldr	r0, [sp, #20]
 8009c72:	f001 fe67 	bl	800b944 <__s2b>
 8009c76:	900b      	str	r0, [sp, #44]	; 0x2c
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d100      	bne.n	8009c7e <_strtod_l+0x686>
 8009c7c:	e721      	b.n	8009ac2 <_strtod_l+0x4ca>
 8009c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c80:	9907      	ldr	r1, [sp, #28]
 8009c82:	17da      	asrs	r2, r3, #31
 8009c84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c86:	1a5b      	subs	r3, r3, r1
 8009c88:	401a      	ands	r2, r3
 8009c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c8c:	9215      	str	r2, [sp, #84]	; 0x54
 8009c8e:	43db      	mvns	r3, r3
 8009c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c92:	17db      	asrs	r3, r3, #31
 8009c94:	401a      	ands	r2, r3
 8009c96:	2300      	movs	r3, #0
 8009c98:	921a      	str	r2, [sp, #104]	; 0x68
 8009c9a:	9306      	str	r3, [sp, #24]
 8009c9c:	9307      	str	r3, [sp, #28]
 8009c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ca0:	9805      	ldr	r0, [sp, #20]
 8009ca2:	6859      	ldr	r1, [r3, #4]
 8009ca4:	f001 fda2 	bl	800b7ec <_Balloc>
 8009ca8:	9009      	str	r0, [sp, #36]	; 0x24
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d100      	bne.n	8009cb0 <_strtod_l+0x6b8>
 8009cae:	e70d      	b.n	8009acc <_strtod_l+0x4d4>
 8009cb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	310c      	adds	r1, #12
 8009cb8:	1c9a      	adds	r2, r3, #2
 8009cba:	0092      	lsls	r2, r2, #2
 8009cbc:	300c      	adds	r0, #12
 8009cbe:	930c      	str	r3, [sp, #48]	; 0x30
 8009cc0:	f7fe fce2 	bl	8008688 <memcpy>
 8009cc4:	ab22      	add	r3, sp, #136	; 0x88
 8009cc6:	9301      	str	r3, [sp, #4]
 8009cc8:	ab21      	add	r3, sp, #132	; 0x84
 8009cca:	9300      	str	r3, [sp, #0]
 8009ccc:	0032      	movs	r2, r6
 8009cce:	003b      	movs	r3, r7
 8009cd0:	9805      	ldr	r0, [sp, #20]
 8009cd2:	9612      	str	r6, [sp, #72]	; 0x48
 8009cd4:	9713      	str	r7, [sp, #76]	; 0x4c
 8009cd6:	f002 f981 	bl	800bfdc <__d2b>
 8009cda:	9020      	str	r0, [sp, #128]	; 0x80
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d100      	bne.n	8009ce2 <_strtod_l+0x6ea>
 8009ce0:	e6f4      	b.n	8009acc <_strtod_l+0x4d4>
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	9805      	ldr	r0, [sp, #20]
 8009ce6:	f001 fec1 	bl	800ba6c <__i2b>
 8009cea:	9007      	str	r0, [sp, #28]
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d100      	bne.n	8009cf2 <_strtod_l+0x6fa>
 8009cf0:	e6ec      	b.n	8009acc <_strtod_l+0x4d4>
 8009cf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cf4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009cf6:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009cf8:	1ad4      	subs	r4, r2, r3
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	db01      	blt.n	8009d02 <_strtod_l+0x70a>
 8009cfe:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8009d00:	195d      	adds	r5, r3, r5
 8009d02:	9908      	ldr	r1, [sp, #32]
 8009d04:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009d06:	1a5b      	subs	r3, r3, r1
 8009d08:	2136      	movs	r1, #54	; 0x36
 8009d0a:	189b      	adds	r3, r3, r2
 8009d0c:	1a8a      	subs	r2, r1, r2
 8009d0e:	4986      	ldr	r1, [pc, #536]	; (8009f28 <_strtod_l+0x930>)
 8009d10:	2001      	movs	r0, #1
 8009d12:	468c      	mov	ip, r1
 8009d14:	2100      	movs	r1, #0
 8009d16:	3b01      	subs	r3, #1
 8009d18:	9110      	str	r1, [sp, #64]	; 0x40
 8009d1a:	9014      	str	r0, [sp, #80]	; 0x50
 8009d1c:	4563      	cmp	r3, ip
 8009d1e:	da07      	bge.n	8009d30 <_strtod_l+0x738>
 8009d20:	4661      	mov	r1, ip
 8009d22:	1ac9      	subs	r1, r1, r3
 8009d24:	1a52      	subs	r2, r2, r1
 8009d26:	291f      	cmp	r1, #31
 8009d28:	dd00      	ble.n	8009d2c <_strtod_l+0x734>
 8009d2a:	e0b8      	b.n	8009e9e <_strtod_l+0x8a6>
 8009d2c:	4088      	lsls	r0, r1
 8009d2e:	9014      	str	r0, [sp, #80]	; 0x50
 8009d30:	18ab      	adds	r3, r5, r2
 8009d32:	930c      	str	r3, [sp, #48]	; 0x30
 8009d34:	18a4      	adds	r4, r4, r2
 8009d36:	9b08      	ldr	r3, [sp, #32]
 8009d38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d3a:	191c      	adds	r4, r3, r4
 8009d3c:	002b      	movs	r3, r5
 8009d3e:	4295      	cmp	r5, r2
 8009d40:	dd00      	ble.n	8009d44 <_strtod_l+0x74c>
 8009d42:	0013      	movs	r3, r2
 8009d44:	42a3      	cmp	r3, r4
 8009d46:	dd00      	ble.n	8009d4a <_strtod_l+0x752>
 8009d48:	0023      	movs	r3, r4
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	dd04      	ble.n	8009d58 <_strtod_l+0x760>
 8009d4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d50:	1ae4      	subs	r4, r4, r3
 8009d52:	1ad2      	subs	r2, r2, r3
 8009d54:	920c      	str	r2, [sp, #48]	; 0x30
 8009d56:	1aed      	subs	r5, r5, r3
 8009d58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	dd17      	ble.n	8009d8e <_strtod_l+0x796>
 8009d5e:	001a      	movs	r2, r3
 8009d60:	9907      	ldr	r1, [sp, #28]
 8009d62:	9805      	ldr	r0, [sp, #20]
 8009d64:	f001 ff48 	bl	800bbf8 <__pow5mult>
 8009d68:	9007      	str	r0, [sp, #28]
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	d100      	bne.n	8009d70 <_strtod_l+0x778>
 8009d6e:	e6ad      	b.n	8009acc <_strtod_l+0x4d4>
 8009d70:	0001      	movs	r1, r0
 8009d72:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d74:	9805      	ldr	r0, [sp, #20]
 8009d76:	f001 fe8f 	bl	800ba98 <__multiply>
 8009d7a:	900f      	str	r0, [sp, #60]	; 0x3c
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	d100      	bne.n	8009d82 <_strtod_l+0x78a>
 8009d80:	e6a4      	b.n	8009acc <_strtod_l+0x4d4>
 8009d82:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009d84:	9805      	ldr	r0, [sp, #20]
 8009d86:	f001 fd75 	bl	800b874 <_Bfree>
 8009d8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d8c:	9320      	str	r3, [sp, #128]	; 0x80
 8009d8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	dd00      	ble.n	8009d96 <_strtod_l+0x79e>
 8009d94:	e089      	b.n	8009eaa <_strtod_l+0x8b2>
 8009d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	dd08      	ble.n	8009dae <_strtod_l+0x7b6>
 8009d9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009d9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009da0:	9805      	ldr	r0, [sp, #20]
 8009da2:	f001 ff29 	bl	800bbf8 <__pow5mult>
 8009da6:	9009      	str	r0, [sp, #36]	; 0x24
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d100      	bne.n	8009dae <_strtod_l+0x7b6>
 8009dac:	e68e      	b.n	8009acc <_strtod_l+0x4d4>
 8009dae:	2c00      	cmp	r4, #0
 8009db0:	dd08      	ble.n	8009dc4 <_strtod_l+0x7cc>
 8009db2:	0022      	movs	r2, r4
 8009db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009db6:	9805      	ldr	r0, [sp, #20]
 8009db8:	f001 ff7a 	bl	800bcb0 <__lshift>
 8009dbc:	9009      	str	r0, [sp, #36]	; 0x24
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	d100      	bne.n	8009dc4 <_strtod_l+0x7cc>
 8009dc2:	e683      	b.n	8009acc <_strtod_l+0x4d4>
 8009dc4:	2d00      	cmp	r5, #0
 8009dc6:	dd08      	ble.n	8009dda <_strtod_l+0x7e2>
 8009dc8:	002a      	movs	r2, r5
 8009dca:	9907      	ldr	r1, [sp, #28]
 8009dcc:	9805      	ldr	r0, [sp, #20]
 8009dce:	f001 ff6f 	bl	800bcb0 <__lshift>
 8009dd2:	9007      	str	r0, [sp, #28]
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	d100      	bne.n	8009dda <_strtod_l+0x7e2>
 8009dd8:	e678      	b.n	8009acc <_strtod_l+0x4d4>
 8009dda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ddc:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009dde:	9805      	ldr	r0, [sp, #20]
 8009de0:	f001 fff0 	bl	800bdc4 <__mdiff>
 8009de4:	9006      	str	r0, [sp, #24]
 8009de6:	2800      	cmp	r0, #0
 8009de8:	d100      	bne.n	8009dec <_strtod_l+0x7f4>
 8009dea:	e66f      	b.n	8009acc <_strtod_l+0x4d4>
 8009dec:	2200      	movs	r2, #0
 8009dee:	68c3      	ldr	r3, [r0, #12]
 8009df0:	9907      	ldr	r1, [sp, #28]
 8009df2:	60c2      	str	r2, [r0, #12]
 8009df4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009df6:	f001 ffc9 	bl	800bd8c <__mcmp>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	da5f      	bge.n	8009ebe <_strtod_l+0x8c6>
 8009dfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e00:	4333      	orrs	r3, r6
 8009e02:	d000      	beq.n	8009e06 <_strtod_l+0x80e>
 8009e04:	e08a      	b.n	8009f1c <_strtod_l+0x924>
 8009e06:	033b      	lsls	r3, r7, #12
 8009e08:	d000      	beq.n	8009e0c <_strtod_l+0x814>
 8009e0a:	e087      	b.n	8009f1c <_strtod_l+0x924>
 8009e0c:	22d6      	movs	r2, #214	; 0xd6
 8009e0e:	4b47      	ldr	r3, [pc, #284]	; (8009f2c <_strtod_l+0x934>)
 8009e10:	04d2      	lsls	r2, r2, #19
 8009e12:	403b      	ands	r3, r7
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d800      	bhi.n	8009e1a <_strtod_l+0x822>
 8009e18:	e080      	b.n	8009f1c <_strtod_l+0x924>
 8009e1a:	9b06      	ldr	r3, [sp, #24]
 8009e1c:	695b      	ldr	r3, [r3, #20]
 8009e1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d104      	bne.n	8009e2e <_strtod_l+0x836>
 8009e24:	9b06      	ldr	r3, [sp, #24]
 8009e26:	691b      	ldr	r3, [r3, #16]
 8009e28:	930a      	str	r3, [sp, #40]	; 0x28
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	dd76      	ble.n	8009f1c <_strtod_l+0x924>
 8009e2e:	9906      	ldr	r1, [sp, #24]
 8009e30:	2201      	movs	r2, #1
 8009e32:	9805      	ldr	r0, [sp, #20]
 8009e34:	f001 ff3c 	bl	800bcb0 <__lshift>
 8009e38:	9907      	ldr	r1, [sp, #28]
 8009e3a:	9006      	str	r0, [sp, #24]
 8009e3c:	f001 ffa6 	bl	800bd8c <__mcmp>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	dd6b      	ble.n	8009f1c <_strtod_l+0x924>
 8009e44:	9908      	ldr	r1, [sp, #32]
 8009e46:	003b      	movs	r3, r7
 8009e48:	4a38      	ldr	r2, [pc, #224]	; (8009f2c <_strtod_l+0x934>)
 8009e4a:	2900      	cmp	r1, #0
 8009e4c:	d100      	bne.n	8009e50 <_strtod_l+0x858>
 8009e4e:	e092      	b.n	8009f76 <_strtod_l+0x97e>
 8009e50:	0011      	movs	r1, r2
 8009e52:	20d6      	movs	r0, #214	; 0xd6
 8009e54:	4039      	ands	r1, r7
 8009e56:	04c0      	lsls	r0, r0, #19
 8009e58:	4281      	cmp	r1, r0
 8009e5a:	dd00      	ble.n	8009e5e <_strtod_l+0x866>
 8009e5c:	e08b      	b.n	8009f76 <_strtod_l+0x97e>
 8009e5e:	23dc      	movs	r3, #220	; 0xdc
 8009e60:	049b      	lsls	r3, r3, #18
 8009e62:	4299      	cmp	r1, r3
 8009e64:	dc00      	bgt.n	8009e68 <_strtod_l+0x870>
 8009e66:	e6a4      	b.n	8009bb2 <_strtod_l+0x5ba>
 8009e68:	0030      	movs	r0, r6
 8009e6a:	0039      	movs	r1, r7
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	4b30      	ldr	r3, [pc, #192]	; (8009f30 <_strtod_l+0x938>)
 8009e70:	f7f8 f900 	bl	8002074 <__aeabi_dmul>
 8009e74:	0006      	movs	r6, r0
 8009e76:	000f      	movs	r7, r1
 8009e78:	4308      	orrs	r0, r1
 8009e7a:	d000      	beq.n	8009e7e <_strtod_l+0x886>
 8009e7c:	e62f      	b.n	8009ade <_strtod_l+0x4e6>
 8009e7e:	2322      	movs	r3, #34	; 0x22
 8009e80:	9a05      	ldr	r2, [sp, #20]
 8009e82:	6013      	str	r3, [r2, #0]
 8009e84:	e62b      	b.n	8009ade <_strtod_l+0x4e6>
 8009e86:	234b      	movs	r3, #75	; 0x4b
 8009e88:	1a9a      	subs	r2, r3, r2
 8009e8a:	3b4c      	subs	r3, #76	; 0x4c
 8009e8c:	4093      	lsls	r3, r2
 8009e8e:	4019      	ands	r1, r3
 8009e90:	000f      	movs	r7, r1
 8009e92:	e6e0      	b.n	8009c56 <_strtod_l+0x65e>
 8009e94:	2201      	movs	r2, #1
 8009e96:	4252      	negs	r2, r2
 8009e98:	409a      	lsls	r2, r3
 8009e9a:	4016      	ands	r6, r2
 8009e9c:	e6db      	b.n	8009c56 <_strtod_l+0x65e>
 8009e9e:	4925      	ldr	r1, [pc, #148]	; (8009f34 <_strtod_l+0x93c>)
 8009ea0:	1acb      	subs	r3, r1, r3
 8009ea2:	0001      	movs	r1, r0
 8009ea4:	4099      	lsls	r1, r3
 8009ea6:	9110      	str	r1, [sp, #64]	; 0x40
 8009ea8:	e741      	b.n	8009d2e <_strtod_l+0x736>
 8009eaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009eac:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009eae:	9805      	ldr	r0, [sp, #20]
 8009eb0:	f001 fefe 	bl	800bcb0 <__lshift>
 8009eb4:	9020      	str	r0, [sp, #128]	; 0x80
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	d000      	beq.n	8009ebc <_strtod_l+0x8c4>
 8009eba:	e76c      	b.n	8009d96 <_strtod_l+0x79e>
 8009ebc:	e606      	b.n	8009acc <_strtod_l+0x4d4>
 8009ebe:	970c      	str	r7, [sp, #48]	; 0x30
 8009ec0:	2800      	cmp	r0, #0
 8009ec2:	d176      	bne.n	8009fb2 <_strtod_l+0x9ba>
 8009ec4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ec6:	033b      	lsls	r3, r7, #12
 8009ec8:	0b1b      	lsrs	r3, r3, #12
 8009eca:	2a00      	cmp	r2, #0
 8009ecc:	d038      	beq.n	8009f40 <_strtod_l+0x948>
 8009ece:	4a1a      	ldr	r2, [pc, #104]	; (8009f38 <_strtod_l+0x940>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d138      	bne.n	8009f46 <_strtod_l+0x94e>
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	9b08      	ldr	r3, [sp, #32]
 8009ed8:	4252      	negs	r2, r2
 8009eda:	0031      	movs	r1, r6
 8009edc:	0010      	movs	r0, r2
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00b      	beq.n	8009efa <_strtod_l+0x902>
 8009ee2:	24d4      	movs	r4, #212	; 0xd4
 8009ee4:	4b11      	ldr	r3, [pc, #68]	; (8009f2c <_strtod_l+0x934>)
 8009ee6:	0010      	movs	r0, r2
 8009ee8:	403b      	ands	r3, r7
 8009eea:	04e4      	lsls	r4, r4, #19
 8009eec:	42a3      	cmp	r3, r4
 8009eee:	d804      	bhi.n	8009efa <_strtod_l+0x902>
 8009ef0:	306c      	adds	r0, #108	; 0x6c
 8009ef2:	0d1b      	lsrs	r3, r3, #20
 8009ef4:	1ac3      	subs	r3, r0, r3
 8009ef6:	409a      	lsls	r2, r3
 8009ef8:	0010      	movs	r0, r2
 8009efa:	4281      	cmp	r1, r0
 8009efc:	d123      	bne.n	8009f46 <_strtod_l+0x94e>
 8009efe:	4b0f      	ldr	r3, [pc, #60]	; (8009f3c <_strtod_l+0x944>)
 8009f00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d102      	bne.n	8009f0c <_strtod_l+0x914>
 8009f06:	1c4b      	adds	r3, r1, #1
 8009f08:	d100      	bne.n	8009f0c <_strtod_l+0x914>
 8009f0a:	e5df      	b.n	8009acc <_strtod_l+0x4d4>
 8009f0c:	4b07      	ldr	r3, [pc, #28]	; (8009f2c <_strtod_l+0x934>)
 8009f0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f10:	2600      	movs	r6, #0
 8009f12:	401a      	ands	r2, r3
 8009f14:	0013      	movs	r3, r2
 8009f16:	2280      	movs	r2, #128	; 0x80
 8009f18:	0352      	lsls	r2, r2, #13
 8009f1a:	189f      	adds	r7, r3, r2
 8009f1c:	9b08      	ldr	r3, [sp, #32]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1a2      	bne.n	8009e68 <_strtod_l+0x870>
 8009f22:	e5dc      	b.n	8009ade <_strtod_l+0x4e6>
 8009f24:	0800d430 	.word	0x0800d430
 8009f28:	fffffc02 	.word	0xfffffc02
 8009f2c:	7ff00000 	.word	0x7ff00000
 8009f30:	39500000 	.word	0x39500000
 8009f34:	fffffbe2 	.word	0xfffffbe2
 8009f38:	000fffff 	.word	0x000fffff
 8009f3c:	7fefffff 	.word	0x7fefffff
 8009f40:	4333      	orrs	r3, r6
 8009f42:	d100      	bne.n	8009f46 <_strtod_l+0x94e>
 8009f44:	e77e      	b.n	8009e44 <_strtod_l+0x84c>
 8009f46:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d01d      	beq.n	8009f88 <_strtod_l+0x990>
 8009f4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009f50:	4213      	tst	r3, r2
 8009f52:	d0e3      	beq.n	8009f1c <_strtod_l+0x924>
 8009f54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f56:	0030      	movs	r0, r6
 8009f58:	0039      	movs	r1, r7
 8009f5a:	9a08      	ldr	r2, [sp, #32]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d017      	beq.n	8009f90 <_strtod_l+0x998>
 8009f60:	f7ff fb32 	bl	80095c8 <sulp>
 8009f64:	0002      	movs	r2, r0
 8009f66:	000b      	movs	r3, r1
 8009f68:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009f6a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009f6c:	f7f7 f944 	bl	80011f8 <__aeabi_dadd>
 8009f70:	0006      	movs	r6, r0
 8009f72:	000f      	movs	r7, r1
 8009f74:	e7d2      	b.n	8009f1c <_strtod_l+0x924>
 8009f76:	2601      	movs	r6, #1
 8009f78:	4013      	ands	r3, r2
 8009f7a:	4a99      	ldr	r2, [pc, #612]	; (800a1e0 <_strtod_l+0xbe8>)
 8009f7c:	4276      	negs	r6, r6
 8009f7e:	189b      	adds	r3, r3, r2
 8009f80:	4a98      	ldr	r2, [pc, #608]	; (800a1e4 <_strtod_l+0xbec>)
 8009f82:	431a      	orrs	r2, r3
 8009f84:	0017      	movs	r7, r2
 8009f86:	e7c9      	b.n	8009f1c <_strtod_l+0x924>
 8009f88:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f8a:	4233      	tst	r3, r6
 8009f8c:	d0c6      	beq.n	8009f1c <_strtod_l+0x924>
 8009f8e:	e7e1      	b.n	8009f54 <_strtod_l+0x95c>
 8009f90:	f7ff fb1a 	bl	80095c8 <sulp>
 8009f94:	0002      	movs	r2, r0
 8009f96:	000b      	movs	r3, r1
 8009f98:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009f9a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009f9c:	f7f8 fad6 	bl	800254c <__aeabi_dsub>
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	0006      	movs	r6, r0
 8009fa6:	000f      	movs	r7, r1
 8009fa8:	f7f6 fa4e 	bl	8000448 <__aeabi_dcmpeq>
 8009fac:	2800      	cmp	r0, #0
 8009fae:	d0b5      	beq.n	8009f1c <_strtod_l+0x924>
 8009fb0:	e5ff      	b.n	8009bb2 <_strtod_l+0x5ba>
 8009fb2:	9907      	ldr	r1, [sp, #28]
 8009fb4:	9806      	ldr	r0, [sp, #24]
 8009fb6:	f002 f875 	bl	800c0a4 <__ratio>
 8009fba:	2380      	movs	r3, #128	; 0x80
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	05db      	lsls	r3, r3, #23
 8009fc0:	0004      	movs	r4, r0
 8009fc2:	000d      	movs	r5, r1
 8009fc4:	f7f6 fa50 	bl	8000468 <__aeabi_dcmple>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d075      	beq.n	800a0b8 <_strtod_l+0xac0>
 8009fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d047      	beq.n	800a062 <_strtod_l+0xa6a>
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	4c84      	ldr	r4, [pc, #528]	; (800a1e8 <_strtod_l+0xbf0>)
 8009fd6:	2500      	movs	r5, #0
 8009fd8:	9310      	str	r3, [sp, #64]	; 0x40
 8009fda:	9411      	str	r4, [sp, #68]	; 0x44
 8009fdc:	4c82      	ldr	r4, [pc, #520]	; (800a1e8 <_strtod_l+0xbf0>)
 8009fde:	4a83      	ldr	r2, [pc, #524]	; (800a1ec <_strtod_l+0xbf4>)
 8009fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fe2:	4013      	ands	r3, r2
 8009fe4:	9314      	str	r3, [sp, #80]	; 0x50
 8009fe6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009fe8:	4b81      	ldr	r3, [pc, #516]	; (800a1f0 <_strtod_l+0xbf8>)
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d000      	beq.n	8009ff0 <_strtod_l+0x9f8>
 8009fee:	e0ac      	b.n	800a14a <_strtod_l+0xb52>
 8009ff0:	4a80      	ldr	r2, [pc, #512]	; (800a1f4 <_strtod_l+0xbfc>)
 8009ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ff4:	4694      	mov	ip, r2
 8009ff6:	4463      	add	r3, ip
 8009ff8:	001f      	movs	r7, r3
 8009ffa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009ffc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ffe:	0030      	movs	r0, r6
 800a000:	0039      	movs	r1, r7
 800a002:	920c      	str	r2, [sp, #48]	; 0x30
 800a004:	930d      	str	r3, [sp, #52]	; 0x34
 800a006:	f001 ff75 	bl	800bef4 <__ulp>
 800a00a:	0002      	movs	r2, r0
 800a00c:	000b      	movs	r3, r1
 800a00e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a010:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a012:	f7f8 f82f 	bl	8002074 <__aeabi_dmul>
 800a016:	0032      	movs	r2, r6
 800a018:	003b      	movs	r3, r7
 800a01a:	f7f7 f8ed 	bl	80011f8 <__aeabi_dadd>
 800a01e:	4a73      	ldr	r2, [pc, #460]	; (800a1ec <_strtod_l+0xbf4>)
 800a020:	4b75      	ldr	r3, [pc, #468]	; (800a1f8 <_strtod_l+0xc00>)
 800a022:	0006      	movs	r6, r0
 800a024:	400a      	ands	r2, r1
 800a026:	429a      	cmp	r2, r3
 800a028:	d95e      	bls.n	800a0e8 <_strtod_l+0xaf0>
 800a02a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a02c:	4b73      	ldr	r3, [pc, #460]	; (800a1fc <_strtod_l+0xc04>)
 800a02e:	429a      	cmp	r2, r3
 800a030:	d103      	bne.n	800a03a <_strtod_l+0xa42>
 800a032:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a034:	3301      	adds	r3, #1
 800a036:	d100      	bne.n	800a03a <_strtod_l+0xa42>
 800a038:	e548      	b.n	8009acc <_strtod_l+0x4d4>
 800a03a:	2601      	movs	r6, #1
 800a03c:	4f6f      	ldr	r7, [pc, #444]	; (800a1fc <_strtod_l+0xc04>)
 800a03e:	4276      	negs	r6, r6
 800a040:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a042:	9805      	ldr	r0, [sp, #20]
 800a044:	f001 fc16 	bl	800b874 <_Bfree>
 800a048:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a04a:	9805      	ldr	r0, [sp, #20]
 800a04c:	f001 fc12 	bl	800b874 <_Bfree>
 800a050:	9907      	ldr	r1, [sp, #28]
 800a052:	9805      	ldr	r0, [sp, #20]
 800a054:	f001 fc0e 	bl	800b874 <_Bfree>
 800a058:	9906      	ldr	r1, [sp, #24]
 800a05a:	9805      	ldr	r0, [sp, #20]
 800a05c:	f001 fc0a 	bl	800b874 <_Bfree>
 800a060:	e61d      	b.n	8009c9e <_strtod_l+0x6a6>
 800a062:	2e00      	cmp	r6, #0
 800a064:	d11c      	bne.n	800a0a0 <_strtod_l+0xaa8>
 800a066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a068:	031b      	lsls	r3, r3, #12
 800a06a:	d11f      	bne.n	800a0ac <_strtod_l+0xab4>
 800a06c:	2200      	movs	r2, #0
 800a06e:	0020      	movs	r0, r4
 800a070:	0029      	movs	r1, r5
 800a072:	4b5d      	ldr	r3, [pc, #372]	; (800a1e8 <_strtod_l+0xbf0>)
 800a074:	f7f6 f9ee 	bl	8000454 <__aeabi_dcmplt>
 800a078:	2800      	cmp	r0, #0
 800a07a:	d11a      	bne.n	800a0b2 <_strtod_l+0xaba>
 800a07c:	0020      	movs	r0, r4
 800a07e:	0029      	movs	r1, r5
 800a080:	2200      	movs	r2, #0
 800a082:	4b5f      	ldr	r3, [pc, #380]	; (800a200 <_strtod_l+0xc08>)
 800a084:	f7f7 fff6 	bl	8002074 <__aeabi_dmul>
 800a088:	0005      	movs	r5, r0
 800a08a:	000c      	movs	r4, r1
 800a08c:	2380      	movs	r3, #128	; 0x80
 800a08e:	061b      	lsls	r3, r3, #24
 800a090:	18e3      	adds	r3, r4, r3
 800a092:	951c      	str	r5, [sp, #112]	; 0x70
 800a094:	931d      	str	r3, [sp, #116]	; 0x74
 800a096:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a098:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a09a:	9210      	str	r2, [sp, #64]	; 0x40
 800a09c:	9311      	str	r3, [sp, #68]	; 0x44
 800a09e:	e79e      	b.n	8009fde <_strtod_l+0x9e6>
 800a0a0:	2e01      	cmp	r6, #1
 800a0a2:	d103      	bne.n	800a0ac <_strtod_l+0xab4>
 800a0a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d100      	bne.n	800a0ac <_strtod_l+0xab4>
 800a0aa:	e582      	b.n	8009bb2 <_strtod_l+0x5ba>
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	4c55      	ldr	r4, [pc, #340]	; (800a204 <_strtod_l+0xc0c>)
 800a0b0:	e791      	b.n	8009fd6 <_strtod_l+0x9de>
 800a0b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a0b4:	4c52      	ldr	r4, [pc, #328]	; (800a200 <_strtod_l+0xc08>)
 800a0b6:	e7e9      	b.n	800a08c <_strtod_l+0xa94>
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	0020      	movs	r0, r4
 800a0bc:	0029      	movs	r1, r5
 800a0be:	4b50      	ldr	r3, [pc, #320]	; (800a200 <_strtod_l+0xc08>)
 800a0c0:	f7f7 ffd8 	bl	8002074 <__aeabi_dmul>
 800a0c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a0c6:	0005      	movs	r5, r0
 800a0c8:	000b      	movs	r3, r1
 800a0ca:	000c      	movs	r4, r1
 800a0cc:	2a00      	cmp	r2, #0
 800a0ce:	d107      	bne.n	800a0e0 <_strtod_l+0xae8>
 800a0d0:	2280      	movs	r2, #128	; 0x80
 800a0d2:	0612      	lsls	r2, r2, #24
 800a0d4:	188b      	adds	r3, r1, r2
 800a0d6:	9016      	str	r0, [sp, #88]	; 0x58
 800a0d8:	9317      	str	r3, [sp, #92]	; 0x5c
 800a0da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a0dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0de:	e7dc      	b.n	800a09a <_strtod_l+0xaa2>
 800a0e0:	0002      	movs	r2, r0
 800a0e2:	9216      	str	r2, [sp, #88]	; 0x58
 800a0e4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a0e6:	e7f8      	b.n	800a0da <_strtod_l+0xae2>
 800a0e8:	23d4      	movs	r3, #212	; 0xd4
 800a0ea:	049b      	lsls	r3, r3, #18
 800a0ec:	18cf      	adds	r7, r1, r3
 800a0ee:	9b08      	ldr	r3, [sp, #32]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1a5      	bne.n	800a040 <_strtod_l+0xa48>
 800a0f4:	4b3d      	ldr	r3, [pc, #244]	; (800a1ec <_strtod_l+0xbf4>)
 800a0f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a0f8:	403b      	ands	r3, r7
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d1a0      	bne.n	800a040 <_strtod_l+0xa48>
 800a0fe:	0028      	movs	r0, r5
 800a100:	0021      	movs	r1, r4
 800a102:	f7f6 fa47 	bl	8000594 <__aeabi_d2lz>
 800a106:	f7f6 fa81 	bl	800060c <__aeabi_l2d>
 800a10a:	0002      	movs	r2, r0
 800a10c:	000b      	movs	r3, r1
 800a10e:	0028      	movs	r0, r5
 800a110:	0021      	movs	r1, r4
 800a112:	f7f8 fa1b 	bl	800254c <__aeabi_dsub>
 800a116:	033b      	lsls	r3, r7, #12
 800a118:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a11a:	0b1b      	lsrs	r3, r3, #12
 800a11c:	4333      	orrs	r3, r6
 800a11e:	4313      	orrs	r3, r2
 800a120:	0004      	movs	r4, r0
 800a122:	000d      	movs	r5, r1
 800a124:	4a38      	ldr	r2, [pc, #224]	; (800a208 <_strtod_l+0xc10>)
 800a126:	2b00      	cmp	r3, #0
 800a128:	d055      	beq.n	800a1d6 <_strtod_l+0xbde>
 800a12a:	4b38      	ldr	r3, [pc, #224]	; (800a20c <_strtod_l+0xc14>)
 800a12c:	f7f6 f992 	bl	8000454 <__aeabi_dcmplt>
 800a130:	2800      	cmp	r0, #0
 800a132:	d000      	beq.n	800a136 <_strtod_l+0xb3e>
 800a134:	e4d3      	b.n	8009ade <_strtod_l+0x4e6>
 800a136:	0020      	movs	r0, r4
 800a138:	0029      	movs	r1, r5
 800a13a:	4a35      	ldr	r2, [pc, #212]	; (800a210 <_strtod_l+0xc18>)
 800a13c:	4b30      	ldr	r3, [pc, #192]	; (800a200 <_strtod_l+0xc08>)
 800a13e:	f7f6 f99d 	bl	800047c <__aeabi_dcmpgt>
 800a142:	2800      	cmp	r0, #0
 800a144:	d100      	bne.n	800a148 <_strtod_l+0xb50>
 800a146:	e77b      	b.n	800a040 <_strtod_l+0xa48>
 800a148:	e4c9      	b.n	8009ade <_strtod_l+0x4e6>
 800a14a:	9b08      	ldr	r3, [sp, #32]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d02b      	beq.n	800a1a8 <_strtod_l+0xbb0>
 800a150:	23d4      	movs	r3, #212	; 0xd4
 800a152:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a154:	04db      	lsls	r3, r3, #19
 800a156:	429a      	cmp	r2, r3
 800a158:	d826      	bhi.n	800a1a8 <_strtod_l+0xbb0>
 800a15a:	0028      	movs	r0, r5
 800a15c:	0021      	movs	r1, r4
 800a15e:	4a2d      	ldr	r2, [pc, #180]	; (800a214 <_strtod_l+0xc1c>)
 800a160:	4b2d      	ldr	r3, [pc, #180]	; (800a218 <_strtod_l+0xc20>)
 800a162:	f7f6 f981 	bl	8000468 <__aeabi_dcmple>
 800a166:	2800      	cmp	r0, #0
 800a168:	d017      	beq.n	800a19a <_strtod_l+0xba2>
 800a16a:	0028      	movs	r0, r5
 800a16c:	0021      	movs	r1, r4
 800a16e:	f7f6 f9f3 	bl	8000558 <__aeabi_d2uiz>
 800a172:	2800      	cmp	r0, #0
 800a174:	d100      	bne.n	800a178 <_strtod_l+0xb80>
 800a176:	3001      	adds	r0, #1
 800a178:	f7f8 fdfe 	bl	8002d78 <__aeabi_ui2d>
 800a17c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a17e:	0005      	movs	r5, r0
 800a180:	000b      	movs	r3, r1
 800a182:	000c      	movs	r4, r1
 800a184:	2a00      	cmp	r2, #0
 800a186:	d122      	bne.n	800a1ce <_strtod_l+0xbd6>
 800a188:	2280      	movs	r2, #128	; 0x80
 800a18a:	0612      	lsls	r2, r2, #24
 800a18c:	188b      	adds	r3, r1, r2
 800a18e:	9018      	str	r0, [sp, #96]	; 0x60
 800a190:	9319      	str	r3, [sp, #100]	; 0x64
 800a192:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a194:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a196:	9210      	str	r2, [sp, #64]	; 0x40
 800a198:	9311      	str	r3, [sp, #68]	; 0x44
 800a19a:	22d6      	movs	r2, #214	; 0xd6
 800a19c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a19e:	04d2      	lsls	r2, r2, #19
 800a1a0:	189b      	adds	r3, r3, r2
 800a1a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a1a4:	1a9b      	subs	r3, r3, r2
 800a1a6:	9311      	str	r3, [sp, #68]	; 0x44
 800a1a8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a1ac:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800a1ae:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a1b0:	f001 fea0 	bl	800bef4 <__ulp>
 800a1b4:	0002      	movs	r2, r0
 800a1b6:	000b      	movs	r3, r1
 800a1b8:	0030      	movs	r0, r6
 800a1ba:	0039      	movs	r1, r7
 800a1bc:	f7f7 ff5a 	bl	8002074 <__aeabi_dmul>
 800a1c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a1c4:	f7f7 f818 	bl	80011f8 <__aeabi_dadd>
 800a1c8:	0006      	movs	r6, r0
 800a1ca:	000f      	movs	r7, r1
 800a1cc:	e78f      	b.n	800a0ee <_strtod_l+0xaf6>
 800a1ce:	0002      	movs	r2, r0
 800a1d0:	9218      	str	r2, [sp, #96]	; 0x60
 800a1d2:	9319      	str	r3, [sp, #100]	; 0x64
 800a1d4:	e7dd      	b.n	800a192 <_strtod_l+0xb9a>
 800a1d6:	4b11      	ldr	r3, [pc, #68]	; (800a21c <_strtod_l+0xc24>)
 800a1d8:	f7f6 f93c 	bl	8000454 <__aeabi_dcmplt>
 800a1dc:	e7b1      	b.n	800a142 <_strtod_l+0xb4a>
 800a1de:	46c0      	nop			; (mov r8, r8)
 800a1e0:	fff00000 	.word	0xfff00000
 800a1e4:	000fffff 	.word	0x000fffff
 800a1e8:	3ff00000 	.word	0x3ff00000
 800a1ec:	7ff00000 	.word	0x7ff00000
 800a1f0:	7fe00000 	.word	0x7fe00000
 800a1f4:	fcb00000 	.word	0xfcb00000
 800a1f8:	7c9fffff 	.word	0x7c9fffff
 800a1fc:	7fefffff 	.word	0x7fefffff
 800a200:	3fe00000 	.word	0x3fe00000
 800a204:	bff00000 	.word	0xbff00000
 800a208:	94a03595 	.word	0x94a03595
 800a20c:	3fdfffff 	.word	0x3fdfffff
 800a210:	35afe535 	.word	0x35afe535
 800a214:	ffc00000 	.word	0xffc00000
 800a218:	41dfffff 	.word	0x41dfffff
 800a21c:	3fcfffff 	.word	0x3fcfffff

0800a220 <_strtod_r>:
 800a220:	b510      	push	{r4, lr}
 800a222:	4b02      	ldr	r3, [pc, #8]	; (800a22c <_strtod_r+0xc>)
 800a224:	f7ff f9e8 	bl	80095f8 <_strtod_l>
 800a228:	bd10      	pop	{r4, pc}
 800a22a:	46c0      	nop			; (mov r8, r8)
 800a22c:	20000074 	.word	0x20000074

0800a230 <_strtol_l.constprop.0>:
 800a230:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a232:	b087      	sub	sp, #28
 800a234:	001e      	movs	r6, r3
 800a236:	9005      	str	r0, [sp, #20]
 800a238:	9101      	str	r1, [sp, #4]
 800a23a:	9202      	str	r2, [sp, #8]
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d045      	beq.n	800a2cc <_strtol_l.constprop.0+0x9c>
 800a240:	000b      	movs	r3, r1
 800a242:	2e24      	cmp	r6, #36	; 0x24
 800a244:	d842      	bhi.n	800a2cc <_strtol_l.constprop.0+0x9c>
 800a246:	4a3f      	ldr	r2, [pc, #252]	; (800a344 <_strtol_l.constprop.0+0x114>)
 800a248:	2108      	movs	r1, #8
 800a24a:	4694      	mov	ip, r2
 800a24c:	001a      	movs	r2, r3
 800a24e:	4660      	mov	r0, ip
 800a250:	7814      	ldrb	r4, [r2, #0]
 800a252:	3301      	adds	r3, #1
 800a254:	5d00      	ldrb	r0, [r0, r4]
 800a256:	001d      	movs	r5, r3
 800a258:	0007      	movs	r7, r0
 800a25a:	400f      	ands	r7, r1
 800a25c:	4208      	tst	r0, r1
 800a25e:	d1f5      	bne.n	800a24c <_strtol_l.constprop.0+0x1c>
 800a260:	2c2d      	cmp	r4, #45	; 0x2d
 800a262:	d13a      	bne.n	800a2da <_strtol_l.constprop.0+0xaa>
 800a264:	2701      	movs	r7, #1
 800a266:	781c      	ldrb	r4, [r3, #0]
 800a268:	1c95      	adds	r5, r2, #2
 800a26a:	2e00      	cmp	r6, #0
 800a26c:	d065      	beq.n	800a33a <_strtol_l.constprop.0+0x10a>
 800a26e:	2e10      	cmp	r6, #16
 800a270:	d109      	bne.n	800a286 <_strtol_l.constprop.0+0x56>
 800a272:	2c30      	cmp	r4, #48	; 0x30
 800a274:	d107      	bne.n	800a286 <_strtol_l.constprop.0+0x56>
 800a276:	2220      	movs	r2, #32
 800a278:	782b      	ldrb	r3, [r5, #0]
 800a27a:	4393      	bics	r3, r2
 800a27c:	2b58      	cmp	r3, #88	; 0x58
 800a27e:	d157      	bne.n	800a330 <_strtol_l.constprop.0+0x100>
 800a280:	2610      	movs	r6, #16
 800a282:	786c      	ldrb	r4, [r5, #1]
 800a284:	3502      	adds	r5, #2
 800a286:	4b30      	ldr	r3, [pc, #192]	; (800a348 <_strtol_l.constprop.0+0x118>)
 800a288:	0031      	movs	r1, r6
 800a28a:	18fb      	adds	r3, r7, r3
 800a28c:	0018      	movs	r0, r3
 800a28e:	9303      	str	r3, [sp, #12]
 800a290:	f7f5 ffda 	bl	8000248 <__aeabi_uidivmod>
 800a294:	2300      	movs	r3, #0
 800a296:	2201      	movs	r2, #1
 800a298:	4684      	mov	ip, r0
 800a29a:	0018      	movs	r0, r3
 800a29c:	9104      	str	r1, [sp, #16]
 800a29e:	4252      	negs	r2, r2
 800a2a0:	0021      	movs	r1, r4
 800a2a2:	3930      	subs	r1, #48	; 0x30
 800a2a4:	2909      	cmp	r1, #9
 800a2a6:	d81d      	bhi.n	800a2e4 <_strtol_l.constprop.0+0xb4>
 800a2a8:	000c      	movs	r4, r1
 800a2aa:	42a6      	cmp	r6, r4
 800a2ac:	dd28      	ble.n	800a300 <_strtol_l.constprop.0+0xd0>
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	db24      	blt.n	800a2fc <_strtol_l.constprop.0+0xcc>
 800a2b2:	0013      	movs	r3, r2
 800a2b4:	4584      	cmp	ip, r0
 800a2b6:	d306      	bcc.n	800a2c6 <_strtol_l.constprop.0+0x96>
 800a2b8:	d102      	bne.n	800a2c0 <_strtol_l.constprop.0+0x90>
 800a2ba:	9904      	ldr	r1, [sp, #16]
 800a2bc:	42a1      	cmp	r1, r4
 800a2be:	db02      	blt.n	800a2c6 <_strtol_l.constprop.0+0x96>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	4370      	muls	r0, r6
 800a2c4:	1820      	adds	r0, r4, r0
 800a2c6:	782c      	ldrb	r4, [r5, #0]
 800a2c8:	3501      	adds	r5, #1
 800a2ca:	e7e9      	b.n	800a2a0 <_strtol_l.constprop.0+0x70>
 800a2cc:	f7fe f9a8 	bl	8008620 <__errno>
 800a2d0:	2316      	movs	r3, #22
 800a2d2:	6003      	str	r3, [r0, #0]
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	b007      	add	sp, #28
 800a2d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2da:	2c2b      	cmp	r4, #43	; 0x2b
 800a2dc:	d1c5      	bne.n	800a26a <_strtol_l.constprop.0+0x3a>
 800a2de:	781c      	ldrb	r4, [r3, #0]
 800a2e0:	1c95      	adds	r5, r2, #2
 800a2e2:	e7c2      	b.n	800a26a <_strtol_l.constprop.0+0x3a>
 800a2e4:	0021      	movs	r1, r4
 800a2e6:	3941      	subs	r1, #65	; 0x41
 800a2e8:	2919      	cmp	r1, #25
 800a2ea:	d801      	bhi.n	800a2f0 <_strtol_l.constprop.0+0xc0>
 800a2ec:	3c37      	subs	r4, #55	; 0x37
 800a2ee:	e7dc      	b.n	800a2aa <_strtol_l.constprop.0+0x7a>
 800a2f0:	0021      	movs	r1, r4
 800a2f2:	3961      	subs	r1, #97	; 0x61
 800a2f4:	2919      	cmp	r1, #25
 800a2f6:	d803      	bhi.n	800a300 <_strtol_l.constprop.0+0xd0>
 800a2f8:	3c57      	subs	r4, #87	; 0x57
 800a2fa:	e7d6      	b.n	800a2aa <_strtol_l.constprop.0+0x7a>
 800a2fc:	0013      	movs	r3, r2
 800a2fe:	e7e2      	b.n	800a2c6 <_strtol_l.constprop.0+0x96>
 800a300:	2b00      	cmp	r3, #0
 800a302:	da09      	bge.n	800a318 <_strtol_l.constprop.0+0xe8>
 800a304:	2322      	movs	r3, #34	; 0x22
 800a306:	9a05      	ldr	r2, [sp, #20]
 800a308:	9803      	ldr	r0, [sp, #12]
 800a30a:	6013      	str	r3, [r2, #0]
 800a30c:	9b02      	ldr	r3, [sp, #8]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d0e1      	beq.n	800a2d6 <_strtol_l.constprop.0+0xa6>
 800a312:	1e6b      	subs	r3, r5, #1
 800a314:	9301      	str	r3, [sp, #4]
 800a316:	e007      	b.n	800a328 <_strtol_l.constprop.0+0xf8>
 800a318:	2f00      	cmp	r7, #0
 800a31a:	d000      	beq.n	800a31e <_strtol_l.constprop.0+0xee>
 800a31c:	4240      	negs	r0, r0
 800a31e:	9a02      	ldr	r2, [sp, #8]
 800a320:	2a00      	cmp	r2, #0
 800a322:	d0d8      	beq.n	800a2d6 <_strtol_l.constprop.0+0xa6>
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1f4      	bne.n	800a312 <_strtol_l.constprop.0+0xe2>
 800a328:	9b02      	ldr	r3, [sp, #8]
 800a32a:	9a01      	ldr	r2, [sp, #4]
 800a32c:	601a      	str	r2, [r3, #0]
 800a32e:	e7d2      	b.n	800a2d6 <_strtol_l.constprop.0+0xa6>
 800a330:	2430      	movs	r4, #48	; 0x30
 800a332:	2e00      	cmp	r6, #0
 800a334:	d1a7      	bne.n	800a286 <_strtol_l.constprop.0+0x56>
 800a336:	3608      	adds	r6, #8
 800a338:	e7a5      	b.n	800a286 <_strtol_l.constprop.0+0x56>
 800a33a:	2c30      	cmp	r4, #48	; 0x30
 800a33c:	d09b      	beq.n	800a276 <_strtol_l.constprop.0+0x46>
 800a33e:	260a      	movs	r6, #10
 800a340:	e7a1      	b.n	800a286 <_strtol_l.constprop.0+0x56>
 800a342:	46c0      	nop			; (mov r8, r8)
 800a344:	0800d2c5 	.word	0x0800d2c5
 800a348:	7fffffff 	.word	0x7fffffff

0800a34c <_strtol_r>:
 800a34c:	b510      	push	{r4, lr}
 800a34e:	f7ff ff6f 	bl	800a230 <_strtol_l.constprop.0>
 800a352:	bd10      	pop	{r4, pc}

0800a354 <quorem>:
 800a354:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a356:	0006      	movs	r6, r0
 800a358:	690b      	ldr	r3, [r1, #16]
 800a35a:	6932      	ldr	r2, [r6, #16]
 800a35c:	b087      	sub	sp, #28
 800a35e:	2000      	movs	r0, #0
 800a360:	9103      	str	r1, [sp, #12]
 800a362:	429a      	cmp	r2, r3
 800a364:	db65      	blt.n	800a432 <quorem+0xde>
 800a366:	3b01      	subs	r3, #1
 800a368:	009c      	lsls	r4, r3, #2
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	000b      	movs	r3, r1
 800a36e:	3314      	adds	r3, #20
 800a370:	9305      	str	r3, [sp, #20]
 800a372:	191b      	adds	r3, r3, r4
 800a374:	9304      	str	r3, [sp, #16]
 800a376:	0033      	movs	r3, r6
 800a378:	3314      	adds	r3, #20
 800a37a:	9302      	str	r3, [sp, #8]
 800a37c:	191c      	adds	r4, r3, r4
 800a37e:	9b04      	ldr	r3, [sp, #16]
 800a380:	6827      	ldr	r7, [r4, #0]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	0038      	movs	r0, r7
 800a386:	1c5d      	adds	r5, r3, #1
 800a388:	0029      	movs	r1, r5
 800a38a:	9301      	str	r3, [sp, #4]
 800a38c:	f7f5 fed6 	bl	800013c <__udivsi3>
 800a390:	9001      	str	r0, [sp, #4]
 800a392:	42af      	cmp	r7, r5
 800a394:	d324      	bcc.n	800a3e0 <quorem+0x8c>
 800a396:	2500      	movs	r5, #0
 800a398:	46ac      	mov	ip, r5
 800a39a:	9802      	ldr	r0, [sp, #8]
 800a39c:	9f05      	ldr	r7, [sp, #20]
 800a39e:	cf08      	ldmia	r7!, {r3}
 800a3a0:	9a01      	ldr	r2, [sp, #4]
 800a3a2:	b299      	uxth	r1, r3
 800a3a4:	4351      	muls	r1, r2
 800a3a6:	0c1b      	lsrs	r3, r3, #16
 800a3a8:	4353      	muls	r3, r2
 800a3aa:	1949      	adds	r1, r1, r5
 800a3ac:	0c0a      	lsrs	r2, r1, #16
 800a3ae:	189b      	adds	r3, r3, r2
 800a3b0:	6802      	ldr	r2, [r0, #0]
 800a3b2:	b289      	uxth	r1, r1
 800a3b4:	b292      	uxth	r2, r2
 800a3b6:	4462      	add	r2, ip
 800a3b8:	1a52      	subs	r2, r2, r1
 800a3ba:	6801      	ldr	r1, [r0, #0]
 800a3bc:	0c1d      	lsrs	r5, r3, #16
 800a3be:	0c09      	lsrs	r1, r1, #16
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	1acb      	subs	r3, r1, r3
 800a3c4:	1411      	asrs	r1, r2, #16
 800a3c6:	185b      	adds	r3, r3, r1
 800a3c8:	1419      	asrs	r1, r3, #16
 800a3ca:	b292      	uxth	r2, r2
 800a3cc:	041b      	lsls	r3, r3, #16
 800a3ce:	431a      	orrs	r2, r3
 800a3d0:	9b04      	ldr	r3, [sp, #16]
 800a3d2:	468c      	mov	ip, r1
 800a3d4:	c004      	stmia	r0!, {r2}
 800a3d6:	42bb      	cmp	r3, r7
 800a3d8:	d2e1      	bcs.n	800a39e <quorem+0x4a>
 800a3da:	6823      	ldr	r3, [r4, #0]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d030      	beq.n	800a442 <quorem+0xee>
 800a3e0:	0030      	movs	r0, r6
 800a3e2:	9903      	ldr	r1, [sp, #12]
 800a3e4:	f001 fcd2 	bl	800bd8c <__mcmp>
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	db21      	blt.n	800a430 <quorem+0xdc>
 800a3ec:	0030      	movs	r0, r6
 800a3ee:	2400      	movs	r4, #0
 800a3f0:	9b01      	ldr	r3, [sp, #4]
 800a3f2:	9903      	ldr	r1, [sp, #12]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	9301      	str	r3, [sp, #4]
 800a3f8:	3014      	adds	r0, #20
 800a3fa:	3114      	adds	r1, #20
 800a3fc:	6803      	ldr	r3, [r0, #0]
 800a3fe:	c920      	ldmia	r1!, {r5}
 800a400:	b29a      	uxth	r2, r3
 800a402:	1914      	adds	r4, r2, r4
 800a404:	b2aa      	uxth	r2, r5
 800a406:	1aa2      	subs	r2, r4, r2
 800a408:	0c1b      	lsrs	r3, r3, #16
 800a40a:	0c2d      	lsrs	r5, r5, #16
 800a40c:	1414      	asrs	r4, r2, #16
 800a40e:	1b5b      	subs	r3, r3, r5
 800a410:	191b      	adds	r3, r3, r4
 800a412:	141c      	asrs	r4, r3, #16
 800a414:	b292      	uxth	r2, r2
 800a416:	041b      	lsls	r3, r3, #16
 800a418:	4313      	orrs	r3, r2
 800a41a:	c008      	stmia	r0!, {r3}
 800a41c:	9b04      	ldr	r3, [sp, #16]
 800a41e:	428b      	cmp	r3, r1
 800a420:	d2ec      	bcs.n	800a3fc <quorem+0xa8>
 800a422:	9b00      	ldr	r3, [sp, #0]
 800a424:	9a02      	ldr	r2, [sp, #8]
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	18d3      	adds	r3, r2, r3
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	2a00      	cmp	r2, #0
 800a42e:	d015      	beq.n	800a45c <quorem+0x108>
 800a430:	9801      	ldr	r0, [sp, #4]
 800a432:	b007      	add	sp, #28
 800a434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a436:	6823      	ldr	r3, [r4, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d106      	bne.n	800a44a <quorem+0xf6>
 800a43c:	9b00      	ldr	r3, [sp, #0]
 800a43e:	3b01      	subs	r3, #1
 800a440:	9300      	str	r3, [sp, #0]
 800a442:	9b02      	ldr	r3, [sp, #8]
 800a444:	3c04      	subs	r4, #4
 800a446:	42a3      	cmp	r3, r4
 800a448:	d3f5      	bcc.n	800a436 <quorem+0xe2>
 800a44a:	9b00      	ldr	r3, [sp, #0]
 800a44c:	6133      	str	r3, [r6, #16]
 800a44e:	e7c7      	b.n	800a3e0 <quorem+0x8c>
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	2a00      	cmp	r2, #0
 800a454:	d106      	bne.n	800a464 <quorem+0x110>
 800a456:	9a00      	ldr	r2, [sp, #0]
 800a458:	3a01      	subs	r2, #1
 800a45a:	9200      	str	r2, [sp, #0]
 800a45c:	9a02      	ldr	r2, [sp, #8]
 800a45e:	3b04      	subs	r3, #4
 800a460:	429a      	cmp	r2, r3
 800a462:	d3f5      	bcc.n	800a450 <quorem+0xfc>
 800a464:	9b00      	ldr	r3, [sp, #0]
 800a466:	6133      	str	r3, [r6, #16]
 800a468:	e7e2      	b.n	800a430 <quorem+0xdc>
	...

0800a46c <_dtoa_r>:
 800a46c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a46e:	b09d      	sub	sp, #116	; 0x74
 800a470:	9202      	str	r2, [sp, #8]
 800a472:	9303      	str	r3, [sp, #12]
 800a474:	9b02      	ldr	r3, [sp, #8]
 800a476:	9c03      	ldr	r4, [sp, #12]
 800a478:	9308      	str	r3, [sp, #32]
 800a47a:	9409      	str	r4, [sp, #36]	; 0x24
 800a47c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a47e:	0007      	movs	r7, r0
 800a480:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a482:	2c00      	cmp	r4, #0
 800a484:	d10e      	bne.n	800a4a4 <_dtoa_r+0x38>
 800a486:	2010      	movs	r0, #16
 800a488:	f7fe f8f4 	bl	8008674 <malloc>
 800a48c:	1e02      	subs	r2, r0, #0
 800a48e:	6278      	str	r0, [r7, #36]	; 0x24
 800a490:	d104      	bne.n	800a49c <_dtoa_r+0x30>
 800a492:	21ea      	movs	r1, #234	; 0xea
 800a494:	4bc7      	ldr	r3, [pc, #796]	; (800a7b4 <_dtoa_r+0x348>)
 800a496:	48c8      	ldr	r0, [pc, #800]	; (800a7b8 <_dtoa_r+0x34c>)
 800a498:	f002 f826 	bl	800c4e8 <__assert_func>
 800a49c:	6044      	str	r4, [r0, #4]
 800a49e:	6084      	str	r4, [r0, #8]
 800a4a0:	6004      	str	r4, [r0, #0]
 800a4a2:	60c4      	str	r4, [r0, #12]
 800a4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a6:	6819      	ldr	r1, [r3, #0]
 800a4a8:	2900      	cmp	r1, #0
 800a4aa:	d00a      	beq.n	800a4c2 <_dtoa_r+0x56>
 800a4ac:	685a      	ldr	r2, [r3, #4]
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	4093      	lsls	r3, r2
 800a4b2:	604a      	str	r2, [r1, #4]
 800a4b4:	608b      	str	r3, [r1, #8]
 800a4b6:	0038      	movs	r0, r7
 800a4b8:	f001 f9dc 	bl	800b874 <_Bfree>
 800a4bc:	2200      	movs	r2, #0
 800a4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4c0:	601a      	str	r2, [r3, #0]
 800a4c2:	9b03      	ldr	r3, [sp, #12]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	da20      	bge.n	800a50a <_dtoa_r+0x9e>
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	602b      	str	r3, [r5, #0]
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	005b      	lsls	r3, r3, #1
 800a4d0:	085b      	lsrs	r3, r3, #1
 800a4d2:	9309      	str	r3, [sp, #36]	; 0x24
 800a4d4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a4d6:	4bb9      	ldr	r3, [pc, #740]	; (800a7bc <_dtoa_r+0x350>)
 800a4d8:	4ab8      	ldr	r2, [pc, #736]	; (800a7bc <_dtoa_r+0x350>)
 800a4da:	402b      	ands	r3, r5
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d117      	bne.n	800a510 <_dtoa_r+0xa4>
 800a4e0:	4bb7      	ldr	r3, [pc, #732]	; (800a7c0 <_dtoa_r+0x354>)
 800a4e2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a4e4:	0328      	lsls	r0, r5, #12
 800a4e6:	6013      	str	r3, [r2, #0]
 800a4e8:	9b02      	ldr	r3, [sp, #8]
 800a4ea:	0b00      	lsrs	r0, r0, #12
 800a4ec:	4318      	orrs	r0, r3
 800a4ee:	d101      	bne.n	800a4f4 <_dtoa_r+0x88>
 800a4f0:	f000 fdbf 	bl	800b072 <_dtoa_r+0xc06>
 800a4f4:	48b3      	ldr	r0, [pc, #716]	; (800a7c4 <_dtoa_r+0x358>)
 800a4f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a4f8:	9006      	str	r0, [sp, #24]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d002      	beq.n	800a504 <_dtoa_r+0x98>
 800a4fe:	4bb2      	ldr	r3, [pc, #712]	; (800a7c8 <_dtoa_r+0x35c>)
 800a500:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a502:	6013      	str	r3, [r2, #0]
 800a504:	9806      	ldr	r0, [sp, #24]
 800a506:	b01d      	add	sp, #116	; 0x74
 800a508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a50a:	2300      	movs	r3, #0
 800a50c:	602b      	str	r3, [r5, #0]
 800a50e:	e7e1      	b.n	800a4d4 <_dtoa_r+0x68>
 800a510:	9b08      	ldr	r3, [sp, #32]
 800a512:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a514:	9312      	str	r3, [sp, #72]	; 0x48
 800a516:	9413      	str	r4, [sp, #76]	; 0x4c
 800a518:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a51a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a51c:	2200      	movs	r2, #0
 800a51e:	2300      	movs	r3, #0
 800a520:	f7f5 ff92 	bl	8000448 <__aeabi_dcmpeq>
 800a524:	1e04      	subs	r4, r0, #0
 800a526:	d009      	beq.n	800a53c <_dtoa_r+0xd0>
 800a528:	2301      	movs	r3, #1
 800a52a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	4ba7      	ldr	r3, [pc, #668]	; (800a7cc <_dtoa_r+0x360>)
 800a530:	9306      	str	r3, [sp, #24]
 800a532:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a534:	2b00      	cmp	r3, #0
 800a536:	d0e5      	beq.n	800a504 <_dtoa_r+0x98>
 800a538:	4ba5      	ldr	r3, [pc, #660]	; (800a7d0 <_dtoa_r+0x364>)
 800a53a:	e7e1      	b.n	800a500 <_dtoa_r+0x94>
 800a53c:	ab1a      	add	r3, sp, #104	; 0x68
 800a53e:	9301      	str	r3, [sp, #4]
 800a540:	ab1b      	add	r3, sp, #108	; 0x6c
 800a542:	9300      	str	r3, [sp, #0]
 800a544:	0038      	movs	r0, r7
 800a546:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a548:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a54a:	f001 fd47 	bl	800bfdc <__d2b>
 800a54e:	006e      	lsls	r6, r5, #1
 800a550:	9005      	str	r0, [sp, #20]
 800a552:	0d76      	lsrs	r6, r6, #21
 800a554:	d100      	bne.n	800a558 <_dtoa_r+0xec>
 800a556:	e07c      	b.n	800a652 <_dtoa_r+0x1e6>
 800a558:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a55a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a55c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a55e:	4a9d      	ldr	r2, [pc, #628]	; (800a7d4 <_dtoa_r+0x368>)
 800a560:	031b      	lsls	r3, r3, #12
 800a562:	0b1b      	lsrs	r3, r3, #12
 800a564:	431a      	orrs	r2, r3
 800a566:	0011      	movs	r1, r2
 800a568:	4b9b      	ldr	r3, [pc, #620]	; (800a7d8 <_dtoa_r+0x36c>)
 800a56a:	9418      	str	r4, [sp, #96]	; 0x60
 800a56c:	18f6      	adds	r6, r6, r3
 800a56e:	2200      	movs	r2, #0
 800a570:	4b9a      	ldr	r3, [pc, #616]	; (800a7dc <_dtoa_r+0x370>)
 800a572:	f7f7 ffeb 	bl	800254c <__aeabi_dsub>
 800a576:	4a9a      	ldr	r2, [pc, #616]	; (800a7e0 <_dtoa_r+0x374>)
 800a578:	4b9a      	ldr	r3, [pc, #616]	; (800a7e4 <_dtoa_r+0x378>)
 800a57a:	f7f7 fd7b 	bl	8002074 <__aeabi_dmul>
 800a57e:	4a9a      	ldr	r2, [pc, #616]	; (800a7e8 <_dtoa_r+0x37c>)
 800a580:	4b9a      	ldr	r3, [pc, #616]	; (800a7ec <_dtoa_r+0x380>)
 800a582:	f7f6 fe39 	bl	80011f8 <__aeabi_dadd>
 800a586:	0004      	movs	r4, r0
 800a588:	0030      	movs	r0, r6
 800a58a:	000d      	movs	r5, r1
 800a58c:	f7f8 fbc4 	bl	8002d18 <__aeabi_i2d>
 800a590:	4a97      	ldr	r2, [pc, #604]	; (800a7f0 <_dtoa_r+0x384>)
 800a592:	4b98      	ldr	r3, [pc, #608]	; (800a7f4 <_dtoa_r+0x388>)
 800a594:	f7f7 fd6e 	bl	8002074 <__aeabi_dmul>
 800a598:	0002      	movs	r2, r0
 800a59a:	000b      	movs	r3, r1
 800a59c:	0020      	movs	r0, r4
 800a59e:	0029      	movs	r1, r5
 800a5a0:	f7f6 fe2a 	bl	80011f8 <__aeabi_dadd>
 800a5a4:	0004      	movs	r4, r0
 800a5a6:	000d      	movs	r5, r1
 800a5a8:	f7f8 fb80 	bl	8002cac <__aeabi_d2iz>
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	9002      	str	r0, [sp, #8]
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	0020      	movs	r0, r4
 800a5b4:	0029      	movs	r1, r5
 800a5b6:	f7f5 ff4d 	bl	8000454 <__aeabi_dcmplt>
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d00b      	beq.n	800a5d6 <_dtoa_r+0x16a>
 800a5be:	9802      	ldr	r0, [sp, #8]
 800a5c0:	f7f8 fbaa 	bl	8002d18 <__aeabi_i2d>
 800a5c4:	002b      	movs	r3, r5
 800a5c6:	0022      	movs	r2, r4
 800a5c8:	f7f5 ff3e 	bl	8000448 <__aeabi_dcmpeq>
 800a5cc:	4243      	negs	r3, r0
 800a5ce:	4158      	adcs	r0, r3
 800a5d0:	9b02      	ldr	r3, [sp, #8]
 800a5d2:	1a1b      	subs	r3, r3, r0
 800a5d4:	9302      	str	r3, [sp, #8]
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	9316      	str	r3, [sp, #88]	; 0x58
 800a5da:	9b02      	ldr	r3, [sp, #8]
 800a5dc:	2b16      	cmp	r3, #22
 800a5de:	d80f      	bhi.n	800a600 <_dtoa_r+0x194>
 800a5e0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a5e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a5e4:	00da      	lsls	r2, r3, #3
 800a5e6:	4b84      	ldr	r3, [pc, #528]	; (800a7f8 <_dtoa_r+0x38c>)
 800a5e8:	189b      	adds	r3, r3, r2
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	f7f5 ff31 	bl	8000454 <__aeabi_dcmplt>
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d049      	beq.n	800a68a <_dtoa_r+0x21e>
 800a5f6:	9b02      	ldr	r3, [sp, #8]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	9302      	str	r3, [sp, #8]
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	9316      	str	r3, [sp, #88]	; 0x58
 800a600:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a602:	1b9e      	subs	r6, r3, r6
 800a604:	2300      	movs	r3, #0
 800a606:	930a      	str	r3, [sp, #40]	; 0x28
 800a608:	0033      	movs	r3, r6
 800a60a:	3b01      	subs	r3, #1
 800a60c:	930d      	str	r3, [sp, #52]	; 0x34
 800a60e:	d504      	bpl.n	800a61a <_dtoa_r+0x1ae>
 800a610:	2301      	movs	r3, #1
 800a612:	1b9b      	subs	r3, r3, r6
 800a614:	930a      	str	r3, [sp, #40]	; 0x28
 800a616:	2300      	movs	r3, #0
 800a618:	930d      	str	r3, [sp, #52]	; 0x34
 800a61a:	9b02      	ldr	r3, [sp, #8]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	db36      	blt.n	800a68e <_dtoa_r+0x222>
 800a620:	9a02      	ldr	r2, [sp, #8]
 800a622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a624:	4694      	mov	ip, r2
 800a626:	4463      	add	r3, ip
 800a628:	930d      	str	r3, [sp, #52]	; 0x34
 800a62a:	2300      	movs	r3, #0
 800a62c:	9215      	str	r2, [sp, #84]	; 0x54
 800a62e:	930e      	str	r3, [sp, #56]	; 0x38
 800a630:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a632:	2401      	movs	r4, #1
 800a634:	2b09      	cmp	r3, #9
 800a636:	d864      	bhi.n	800a702 <_dtoa_r+0x296>
 800a638:	2b05      	cmp	r3, #5
 800a63a:	dd02      	ble.n	800a642 <_dtoa_r+0x1d6>
 800a63c:	2400      	movs	r4, #0
 800a63e:	3b04      	subs	r3, #4
 800a640:	9322      	str	r3, [sp, #136]	; 0x88
 800a642:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a644:	1e98      	subs	r0, r3, #2
 800a646:	2803      	cmp	r0, #3
 800a648:	d864      	bhi.n	800a714 <_dtoa_r+0x2a8>
 800a64a:	f7f5 fd63 	bl	8000114 <__gnu_thumb1_case_uqi>
 800a64e:	3829      	.short	0x3829
 800a650:	5836      	.short	0x5836
 800a652:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a654:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a656:	189e      	adds	r6, r3, r2
 800a658:	4b68      	ldr	r3, [pc, #416]	; (800a7fc <_dtoa_r+0x390>)
 800a65a:	18f2      	adds	r2, r6, r3
 800a65c:	2a20      	cmp	r2, #32
 800a65e:	dd0f      	ble.n	800a680 <_dtoa_r+0x214>
 800a660:	2340      	movs	r3, #64	; 0x40
 800a662:	1a9b      	subs	r3, r3, r2
 800a664:	409d      	lsls	r5, r3
 800a666:	4b66      	ldr	r3, [pc, #408]	; (800a800 <_dtoa_r+0x394>)
 800a668:	9802      	ldr	r0, [sp, #8]
 800a66a:	18f3      	adds	r3, r6, r3
 800a66c:	40d8      	lsrs	r0, r3
 800a66e:	4328      	orrs	r0, r5
 800a670:	f7f8 fb82 	bl	8002d78 <__aeabi_ui2d>
 800a674:	2301      	movs	r3, #1
 800a676:	4c63      	ldr	r4, [pc, #396]	; (800a804 <_dtoa_r+0x398>)
 800a678:	3e01      	subs	r6, #1
 800a67a:	1909      	adds	r1, r1, r4
 800a67c:	9318      	str	r3, [sp, #96]	; 0x60
 800a67e:	e776      	b.n	800a56e <_dtoa_r+0x102>
 800a680:	2320      	movs	r3, #32
 800a682:	9802      	ldr	r0, [sp, #8]
 800a684:	1a9b      	subs	r3, r3, r2
 800a686:	4098      	lsls	r0, r3
 800a688:	e7f2      	b.n	800a670 <_dtoa_r+0x204>
 800a68a:	9016      	str	r0, [sp, #88]	; 0x58
 800a68c:	e7b8      	b.n	800a600 <_dtoa_r+0x194>
 800a68e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a690:	9a02      	ldr	r2, [sp, #8]
 800a692:	1a9b      	subs	r3, r3, r2
 800a694:	930a      	str	r3, [sp, #40]	; 0x28
 800a696:	4253      	negs	r3, r2
 800a698:	930e      	str	r3, [sp, #56]	; 0x38
 800a69a:	2300      	movs	r3, #0
 800a69c:	9315      	str	r3, [sp, #84]	; 0x54
 800a69e:	e7c7      	b.n	800a630 <_dtoa_r+0x1c4>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a6a6:	930c      	str	r3, [sp, #48]	; 0x30
 800a6a8:	9307      	str	r3, [sp, #28]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	dc13      	bgt.n	800a6d6 <_dtoa_r+0x26a>
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	001a      	movs	r2, r3
 800a6b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a6b4:	9307      	str	r3, [sp, #28]
 800a6b6:	9223      	str	r2, [sp, #140]	; 0x8c
 800a6b8:	e00d      	b.n	800a6d6 <_dtoa_r+0x26a>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e7f1      	b.n	800a6a2 <_dtoa_r+0x236>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a6c2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6c4:	4694      	mov	ip, r2
 800a6c6:	9b02      	ldr	r3, [sp, #8]
 800a6c8:	4463      	add	r3, ip
 800a6ca:	930c      	str	r3, [sp, #48]	; 0x30
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	9307      	str	r3, [sp, #28]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	dc00      	bgt.n	800a6d6 <_dtoa_r+0x26a>
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a6da:	6042      	str	r2, [r0, #4]
 800a6dc:	3204      	adds	r2, #4
 800a6de:	0015      	movs	r5, r2
 800a6e0:	3514      	adds	r5, #20
 800a6e2:	6841      	ldr	r1, [r0, #4]
 800a6e4:	429d      	cmp	r5, r3
 800a6e6:	d919      	bls.n	800a71c <_dtoa_r+0x2b0>
 800a6e8:	0038      	movs	r0, r7
 800a6ea:	f001 f87f 	bl	800b7ec <_Balloc>
 800a6ee:	9006      	str	r0, [sp, #24]
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	d117      	bne.n	800a724 <_dtoa_r+0x2b8>
 800a6f4:	21d5      	movs	r1, #213	; 0xd5
 800a6f6:	0002      	movs	r2, r0
 800a6f8:	4b43      	ldr	r3, [pc, #268]	; (800a808 <_dtoa_r+0x39c>)
 800a6fa:	0049      	lsls	r1, r1, #1
 800a6fc:	e6cb      	b.n	800a496 <_dtoa_r+0x2a>
 800a6fe:	2301      	movs	r3, #1
 800a700:	e7de      	b.n	800a6c0 <_dtoa_r+0x254>
 800a702:	2300      	movs	r3, #0
 800a704:	940f      	str	r4, [sp, #60]	; 0x3c
 800a706:	9322      	str	r3, [sp, #136]	; 0x88
 800a708:	3b01      	subs	r3, #1
 800a70a:	930c      	str	r3, [sp, #48]	; 0x30
 800a70c:	9307      	str	r3, [sp, #28]
 800a70e:	2200      	movs	r2, #0
 800a710:	3313      	adds	r3, #19
 800a712:	e7d0      	b.n	800a6b6 <_dtoa_r+0x24a>
 800a714:	2301      	movs	r3, #1
 800a716:	930f      	str	r3, [sp, #60]	; 0x3c
 800a718:	3b02      	subs	r3, #2
 800a71a:	e7f6      	b.n	800a70a <_dtoa_r+0x29e>
 800a71c:	3101      	adds	r1, #1
 800a71e:	6041      	str	r1, [r0, #4]
 800a720:	0052      	lsls	r2, r2, #1
 800a722:	e7dc      	b.n	800a6de <_dtoa_r+0x272>
 800a724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a726:	9a06      	ldr	r2, [sp, #24]
 800a728:	601a      	str	r2, [r3, #0]
 800a72a:	9b07      	ldr	r3, [sp, #28]
 800a72c:	2b0e      	cmp	r3, #14
 800a72e:	d900      	bls.n	800a732 <_dtoa_r+0x2c6>
 800a730:	e0eb      	b.n	800a90a <_dtoa_r+0x49e>
 800a732:	2c00      	cmp	r4, #0
 800a734:	d100      	bne.n	800a738 <_dtoa_r+0x2cc>
 800a736:	e0e8      	b.n	800a90a <_dtoa_r+0x49e>
 800a738:	9b02      	ldr	r3, [sp, #8]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	dd68      	ble.n	800a810 <_dtoa_r+0x3a4>
 800a73e:	001a      	movs	r2, r3
 800a740:	210f      	movs	r1, #15
 800a742:	4b2d      	ldr	r3, [pc, #180]	; (800a7f8 <_dtoa_r+0x38c>)
 800a744:	400a      	ands	r2, r1
 800a746:	00d2      	lsls	r2, r2, #3
 800a748:	189b      	adds	r3, r3, r2
 800a74a:	681d      	ldr	r5, [r3, #0]
 800a74c:	685e      	ldr	r6, [r3, #4]
 800a74e:	9b02      	ldr	r3, [sp, #8]
 800a750:	111c      	asrs	r4, r3, #4
 800a752:	2302      	movs	r3, #2
 800a754:	9310      	str	r3, [sp, #64]	; 0x40
 800a756:	9b02      	ldr	r3, [sp, #8]
 800a758:	05db      	lsls	r3, r3, #23
 800a75a:	d50b      	bpl.n	800a774 <_dtoa_r+0x308>
 800a75c:	4b2b      	ldr	r3, [pc, #172]	; (800a80c <_dtoa_r+0x3a0>)
 800a75e:	400c      	ands	r4, r1
 800a760:	6a1a      	ldr	r2, [r3, #32]
 800a762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a764:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a766:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a768:	f7f7 f882 	bl	8001870 <__aeabi_ddiv>
 800a76c:	2303      	movs	r3, #3
 800a76e:	9008      	str	r0, [sp, #32]
 800a770:	9109      	str	r1, [sp, #36]	; 0x24
 800a772:	9310      	str	r3, [sp, #64]	; 0x40
 800a774:	4b25      	ldr	r3, [pc, #148]	; (800a80c <_dtoa_r+0x3a0>)
 800a776:	9314      	str	r3, [sp, #80]	; 0x50
 800a778:	2c00      	cmp	r4, #0
 800a77a:	d108      	bne.n	800a78e <_dtoa_r+0x322>
 800a77c:	9808      	ldr	r0, [sp, #32]
 800a77e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a780:	002a      	movs	r2, r5
 800a782:	0033      	movs	r3, r6
 800a784:	f7f7 f874 	bl	8001870 <__aeabi_ddiv>
 800a788:	9008      	str	r0, [sp, #32]
 800a78a:	9109      	str	r1, [sp, #36]	; 0x24
 800a78c:	e05c      	b.n	800a848 <_dtoa_r+0x3dc>
 800a78e:	2301      	movs	r3, #1
 800a790:	421c      	tst	r4, r3
 800a792:	d00b      	beq.n	800a7ac <_dtoa_r+0x340>
 800a794:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a796:	0028      	movs	r0, r5
 800a798:	3301      	adds	r3, #1
 800a79a:	9310      	str	r3, [sp, #64]	; 0x40
 800a79c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a79e:	0031      	movs	r1, r6
 800a7a0:	681a      	ldr	r2, [r3, #0]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	f7f7 fc66 	bl	8002074 <__aeabi_dmul>
 800a7a8:	0005      	movs	r5, r0
 800a7aa:	000e      	movs	r6, r1
 800a7ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a7ae:	1064      	asrs	r4, r4, #1
 800a7b0:	3308      	adds	r3, #8
 800a7b2:	e7e0      	b.n	800a776 <_dtoa_r+0x30a>
 800a7b4:	0800d465 	.word	0x0800d465
 800a7b8:	0800d47c 	.word	0x0800d47c
 800a7bc:	7ff00000 	.word	0x7ff00000
 800a7c0:	0000270f 	.word	0x0000270f
 800a7c4:	0800d461 	.word	0x0800d461
 800a7c8:	0800d464 	.word	0x0800d464
 800a7cc:	0800d3dc 	.word	0x0800d3dc
 800a7d0:	0800d3dd 	.word	0x0800d3dd
 800a7d4:	3ff00000 	.word	0x3ff00000
 800a7d8:	fffffc01 	.word	0xfffffc01
 800a7dc:	3ff80000 	.word	0x3ff80000
 800a7e0:	636f4361 	.word	0x636f4361
 800a7e4:	3fd287a7 	.word	0x3fd287a7
 800a7e8:	8b60c8b3 	.word	0x8b60c8b3
 800a7ec:	3fc68a28 	.word	0x3fc68a28
 800a7f0:	509f79fb 	.word	0x509f79fb
 800a7f4:	3fd34413 	.word	0x3fd34413
 800a7f8:	0800d5e8 	.word	0x0800d5e8
 800a7fc:	00000432 	.word	0x00000432
 800a800:	00000412 	.word	0x00000412
 800a804:	fe100000 	.word	0xfe100000
 800a808:	0800d4d7 	.word	0x0800d4d7
 800a80c:	0800d5c0 	.word	0x0800d5c0
 800a810:	2302      	movs	r3, #2
 800a812:	9310      	str	r3, [sp, #64]	; 0x40
 800a814:	9b02      	ldr	r3, [sp, #8]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d016      	beq.n	800a848 <_dtoa_r+0x3dc>
 800a81a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a81c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a81e:	425c      	negs	r4, r3
 800a820:	230f      	movs	r3, #15
 800a822:	4ab6      	ldr	r2, [pc, #728]	; (800aafc <_dtoa_r+0x690>)
 800a824:	4023      	ands	r3, r4
 800a826:	00db      	lsls	r3, r3, #3
 800a828:	18d3      	adds	r3, r2, r3
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	f7f7 fc21 	bl	8002074 <__aeabi_dmul>
 800a832:	2601      	movs	r6, #1
 800a834:	2300      	movs	r3, #0
 800a836:	9008      	str	r0, [sp, #32]
 800a838:	9109      	str	r1, [sp, #36]	; 0x24
 800a83a:	4db1      	ldr	r5, [pc, #708]	; (800ab00 <_dtoa_r+0x694>)
 800a83c:	1124      	asrs	r4, r4, #4
 800a83e:	2c00      	cmp	r4, #0
 800a840:	d000      	beq.n	800a844 <_dtoa_r+0x3d8>
 800a842:	e094      	b.n	800a96e <_dtoa_r+0x502>
 800a844:	2b00      	cmp	r3, #0
 800a846:	d19f      	bne.n	800a788 <_dtoa_r+0x31c>
 800a848:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d100      	bne.n	800a850 <_dtoa_r+0x3e4>
 800a84e:	e09b      	b.n	800a988 <_dtoa_r+0x51c>
 800a850:	9c08      	ldr	r4, [sp, #32]
 800a852:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a854:	2200      	movs	r2, #0
 800a856:	0020      	movs	r0, r4
 800a858:	0029      	movs	r1, r5
 800a85a:	4baa      	ldr	r3, [pc, #680]	; (800ab04 <_dtoa_r+0x698>)
 800a85c:	f7f5 fdfa 	bl	8000454 <__aeabi_dcmplt>
 800a860:	2800      	cmp	r0, #0
 800a862:	d100      	bne.n	800a866 <_dtoa_r+0x3fa>
 800a864:	e090      	b.n	800a988 <_dtoa_r+0x51c>
 800a866:	9b07      	ldr	r3, [sp, #28]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d100      	bne.n	800a86e <_dtoa_r+0x402>
 800a86c:	e08c      	b.n	800a988 <_dtoa_r+0x51c>
 800a86e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a870:	2b00      	cmp	r3, #0
 800a872:	dd46      	ble.n	800a902 <_dtoa_r+0x496>
 800a874:	9b02      	ldr	r3, [sp, #8]
 800a876:	2200      	movs	r2, #0
 800a878:	0020      	movs	r0, r4
 800a87a:	0029      	movs	r1, r5
 800a87c:	1e5e      	subs	r6, r3, #1
 800a87e:	4ba2      	ldr	r3, [pc, #648]	; (800ab08 <_dtoa_r+0x69c>)
 800a880:	f7f7 fbf8 	bl	8002074 <__aeabi_dmul>
 800a884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a886:	9008      	str	r0, [sp, #32]
 800a888:	9109      	str	r1, [sp, #36]	; 0x24
 800a88a:	3301      	adds	r3, #1
 800a88c:	9310      	str	r3, [sp, #64]	; 0x40
 800a88e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a890:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a892:	9c08      	ldr	r4, [sp, #32]
 800a894:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a896:	9314      	str	r3, [sp, #80]	; 0x50
 800a898:	f7f8 fa3e 	bl	8002d18 <__aeabi_i2d>
 800a89c:	0022      	movs	r2, r4
 800a89e:	002b      	movs	r3, r5
 800a8a0:	f7f7 fbe8 	bl	8002074 <__aeabi_dmul>
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	4b99      	ldr	r3, [pc, #612]	; (800ab0c <_dtoa_r+0x6a0>)
 800a8a8:	f7f6 fca6 	bl	80011f8 <__aeabi_dadd>
 800a8ac:	9010      	str	r0, [sp, #64]	; 0x40
 800a8ae:	9111      	str	r1, [sp, #68]	; 0x44
 800a8b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a8b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8b4:	9208      	str	r2, [sp, #32]
 800a8b6:	9309      	str	r3, [sp, #36]	; 0x24
 800a8b8:	4a95      	ldr	r2, [pc, #596]	; (800ab10 <_dtoa_r+0x6a4>)
 800a8ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8bc:	4694      	mov	ip, r2
 800a8be:	4463      	add	r3, ip
 800a8c0:	9317      	str	r3, [sp, #92]	; 0x5c
 800a8c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a8c4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d161      	bne.n	800a98e <_dtoa_r+0x522>
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	0020      	movs	r0, r4
 800a8ce:	0029      	movs	r1, r5
 800a8d0:	4b90      	ldr	r3, [pc, #576]	; (800ab14 <_dtoa_r+0x6a8>)
 800a8d2:	f7f7 fe3b 	bl	800254c <__aeabi_dsub>
 800a8d6:	9a08      	ldr	r2, [sp, #32]
 800a8d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a8da:	0004      	movs	r4, r0
 800a8dc:	000d      	movs	r5, r1
 800a8de:	f7f5 fdcd 	bl	800047c <__aeabi_dcmpgt>
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	d000      	beq.n	800a8e8 <_dtoa_r+0x47c>
 800a8e6:	e2af      	b.n	800ae48 <_dtoa_r+0x9dc>
 800a8e8:	488b      	ldr	r0, [pc, #556]	; (800ab18 <_dtoa_r+0x6ac>)
 800a8ea:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a8ec:	4684      	mov	ip, r0
 800a8ee:	4461      	add	r1, ip
 800a8f0:	000b      	movs	r3, r1
 800a8f2:	0020      	movs	r0, r4
 800a8f4:	0029      	movs	r1, r5
 800a8f6:	9a08      	ldr	r2, [sp, #32]
 800a8f8:	f7f5 fdac 	bl	8000454 <__aeabi_dcmplt>
 800a8fc:	2800      	cmp	r0, #0
 800a8fe:	d000      	beq.n	800a902 <_dtoa_r+0x496>
 800a900:	e29f      	b.n	800ae42 <_dtoa_r+0x9d6>
 800a902:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a904:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a906:	9308      	str	r3, [sp, #32]
 800a908:	9409      	str	r4, [sp, #36]	; 0x24
 800a90a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	da00      	bge.n	800a912 <_dtoa_r+0x4a6>
 800a910:	e172      	b.n	800abf8 <_dtoa_r+0x78c>
 800a912:	9a02      	ldr	r2, [sp, #8]
 800a914:	2a0e      	cmp	r2, #14
 800a916:	dd00      	ble.n	800a91a <_dtoa_r+0x4ae>
 800a918:	e16e      	b.n	800abf8 <_dtoa_r+0x78c>
 800a91a:	4b78      	ldr	r3, [pc, #480]	; (800aafc <_dtoa_r+0x690>)
 800a91c:	00d2      	lsls	r2, r2, #3
 800a91e:	189b      	adds	r3, r3, r2
 800a920:	685c      	ldr	r4, [r3, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	930a      	str	r3, [sp, #40]	; 0x28
 800a926:	940b      	str	r4, [sp, #44]	; 0x2c
 800a928:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	db00      	blt.n	800a930 <_dtoa_r+0x4c4>
 800a92e:	e0f7      	b.n	800ab20 <_dtoa_r+0x6b4>
 800a930:	9b07      	ldr	r3, [sp, #28]
 800a932:	2b00      	cmp	r3, #0
 800a934:	dd00      	ble.n	800a938 <_dtoa_r+0x4cc>
 800a936:	e0f3      	b.n	800ab20 <_dtoa_r+0x6b4>
 800a938:	d000      	beq.n	800a93c <_dtoa_r+0x4d0>
 800a93a:	e282      	b.n	800ae42 <_dtoa_r+0x9d6>
 800a93c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a93e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a940:	2200      	movs	r2, #0
 800a942:	4b74      	ldr	r3, [pc, #464]	; (800ab14 <_dtoa_r+0x6a8>)
 800a944:	f7f7 fb96 	bl	8002074 <__aeabi_dmul>
 800a948:	9a08      	ldr	r2, [sp, #32]
 800a94a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a94c:	f7f5 fda0 	bl	8000490 <__aeabi_dcmpge>
 800a950:	9e07      	ldr	r6, [sp, #28]
 800a952:	0035      	movs	r5, r6
 800a954:	2800      	cmp	r0, #0
 800a956:	d000      	beq.n	800a95a <_dtoa_r+0x4ee>
 800a958:	e259      	b.n	800ae0e <_dtoa_r+0x9a2>
 800a95a:	9b06      	ldr	r3, [sp, #24]
 800a95c:	9a06      	ldr	r2, [sp, #24]
 800a95e:	3301      	adds	r3, #1
 800a960:	9308      	str	r3, [sp, #32]
 800a962:	2331      	movs	r3, #49	; 0x31
 800a964:	7013      	strb	r3, [r2, #0]
 800a966:	9b02      	ldr	r3, [sp, #8]
 800a968:	3301      	adds	r3, #1
 800a96a:	9302      	str	r3, [sp, #8]
 800a96c:	e254      	b.n	800ae18 <_dtoa_r+0x9ac>
 800a96e:	4234      	tst	r4, r6
 800a970:	d007      	beq.n	800a982 <_dtoa_r+0x516>
 800a972:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a974:	3301      	adds	r3, #1
 800a976:	9310      	str	r3, [sp, #64]	; 0x40
 800a978:	682a      	ldr	r2, [r5, #0]
 800a97a:	686b      	ldr	r3, [r5, #4]
 800a97c:	f7f7 fb7a 	bl	8002074 <__aeabi_dmul>
 800a980:	0033      	movs	r3, r6
 800a982:	1064      	asrs	r4, r4, #1
 800a984:	3508      	adds	r5, #8
 800a986:	e75a      	b.n	800a83e <_dtoa_r+0x3d2>
 800a988:	9e02      	ldr	r6, [sp, #8]
 800a98a:	9b07      	ldr	r3, [sp, #28]
 800a98c:	e780      	b.n	800a890 <_dtoa_r+0x424>
 800a98e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a990:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a992:	1e5a      	subs	r2, r3, #1
 800a994:	4b59      	ldr	r3, [pc, #356]	; (800aafc <_dtoa_r+0x690>)
 800a996:	00d2      	lsls	r2, r2, #3
 800a998:	189b      	adds	r3, r3, r2
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	685b      	ldr	r3, [r3, #4]
 800a99e:	2900      	cmp	r1, #0
 800a9a0:	d051      	beq.n	800aa46 <_dtoa_r+0x5da>
 800a9a2:	2000      	movs	r0, #0
 800a9a4:	495d      	ldr	r1, [pc, #372]	; (800ab1c <_dtoa_r+0x6b0>)
 800a9a6:	f7f6 ff63 	bl	8001870 <__aeabi_ddiv>
 800a9aa:	9a08      	ldr	r2, [sp, #32]
 800a9ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ae:	f7f7 fdcd 	bl	800254c <__aeabi_dsub>
 800a9b2:	9a06      	ldr	r2, [sp, #24]
 800a9b4:	9b06      	ldr	r3, [sp, #24]
 800a9b6:	4694      	mov	ip, r2
 800a9b8:	9317      	str	r3, [sp, #92]	; 0x5c
 800a9ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a9bc:	9010      	str	r0, [sp, #64]	; 0x40
 800a9be:	9111      	str	r1, [sp, #68]	; 0x44
 800a9c0:	4463      	add	r3, ip
 800a9c2:	9319      	str	r3, [sp, #100]	; 0x64
 800a9c4:	0029      	movs	r1, r5
 800a9c6:	0020      	movs	r0, r4
 800a9c8:	f7f8 f970 	bl	8002cac <__aeabi_d2iz>
 800a9cc:	9014      	str	r0, [sp, #80]	; 0x50
 800a9ce:	f7f8 f9a3 	bl	8002d18 <__aeabi_i2d>
 800a9d2:	0002      	movs	r2, r0
 800a9d4:	000b      	movs	r3, r1
 800a9d6:	0020      	movs	r0, r4
 800a9d8:	0029      	movs	r1, r5
 800a9da:	f7f7 fdb7 	bl	800254c <__aeabi_dsub>
 800a9de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a9e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	9308      	str	r3, [sp, #32]
 800a9e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a9e8:	0004      	movs	r4, r0
 800a9ea:	3330      	adds	r3, #48	; 0x30
 800a9ec:	7013      	strb	r3, [r2, #0]
 800a9ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a9f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9f2:	000d      	movs	r5, r1
 800a9f4:	f7f5 fd2e 	bl	8000454 <__aeabi_dcmplt>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	d175      	bne.n	800aae8 <_dtoa_r+0x67c>
 800a9fc:	0022      	movs	r2, r4
 800a9fe:	002b      	movs	r3, r5
 800aa00:	2000      	movs	r0, #0
 800aa02:	4940      	ldr	r1, [pc, #256]	; (800ab04 <_dtoa_r+0x698>)
 800aa04:	f7f7 fda2 	bl	800254c <__aeabi_dsub>
 800aa08:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa0c:	f7f5 fd22 	bl	8000454 <__aeabi_dcmplt>
 800aa10:	2800      	cmp	r0, #0
 800aa12:	d000      	beq.n	800aa16 <_dtoa_r+0x5aa>
 800aa14:	e0d2      	b.n	800abbc <_dtoa_r+0x750>
 800aa16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa18:	9a08      	ldr	r2, [sp, #32]
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d100      	bne.n	800aa20 <_dtoa_r+0x5b4>
 800aa1e:	e770      	b.n	800a902 <_dtoa_r+0x496>
 800aa20:	9810      	ldr	r0, [sp, #64]	; 0x40
 800aa22:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aa24:	2200      	movs	r2, #0
 800aa26:	4b38      	ldr	r3, [pc, #224]	; (800ab08 <_dtoa_r+0x69c>)
 800aa28:	f7f7 fb24 	bl	8002074 <__aeabi_dmul>
 800aa2c:	4b36      	ldr	r3, [pc, #216]	; (800ab08 <_dtoa_r+0x69c>)
 800aa2e:	9010      	str	r0, [sp, #64]	; 0x40
 800aa30:	9111      	str	r1, [sp, #68]	; 0x44
 800aa32:	2200      	movs	r2, #0
 800aa34:	0020      	movs	r0, r4
 800aa36:	0029      	movs	r1, r5
 800aa38:	f7f7 fb1c 	bl	8002074 <__aeabi_dmul>
 800aa3c:	9b08      	ldr	r3, [sp, #32]
 800aa3e:	0004      	movs	r4, r0
 800aa40:	000d      	movs	r5, r1
 800aa42:	9317      	str	r3, [sp, #92]	; 0x5c
 800aa44:	e7be      	b.n	800a9c4 <_dtoa_r+0x558>
 800aa46:	9808      	ldr	r0, [sp, #32]
 800aa48:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa4a:	f7f7 fb13 	bl	8002074 <__aeabi_dmul>
 800aa4e:	9a06      	ldr	r2, [sp, #24]
 800aa50:	9b06      	ldr	r3, [sp, #24]
 800aa52:	4694      	mov	ip, r2
 800aa54:	9308      	str	r3, [sp, #32]
 800aa56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa58:	9010      	str	r0, [sp, #64]	; 0x40
 800aa5a:	9111      	str	r1, [sp, #68]	; 0x44
 800aa5c:	4463      	add	r3, ip
 800aa5e:	9319      	str	r3, [sp, #100]	; 0x64
 800aa60:	0029      	movs	r1, r5
 800aa62:	0020      	movs	r0, r4
 800aa64:	f7f8 f922 	bl	8002cac <__aeabi_d2iz>
 800aa68:	9017      	str	r0, [sp, #92]	; 0x5c
 800aa6a:	f7f8 f955 	bl	8002d18 <__aeabi_i2d>
 800aa6e:	0002      	movs	r2, r0
 800aa70:	000b      	movs	r3, r1
 800aa72:	0020      	movs	r0, r4
 800aa74:	0029      	movs	r1, r5
 800aa76:	f7f7 fd69 	bl	800254c <__aeabi_dsub>
 800aa7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa7c:	9a08      	ldr	r2, [sp, #32]
 800aa7e:	3330      	adds	r3, #48	; 0x30
 800aa80:	7013      	strb	r3, [r2, #0]
 800aa82:	0013      	movs	r3, r2
 800aa84:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aa86:	3301      	adds	r3, #1
 800aa88:	0004      	movs	r4, r0
 800aa8a:	000d      	movs	r5, r1
 800aa8c:	9308      	str	r3, [sp, #32]
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d12c      	bne.n	800aaec <_dtoa_r+0x680>
 800aa92:	9810      	ldr	r0, [sp, #64]	; 0x40
 800aa94:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aa96:	9a06      	ldr	r2, [sp, #24]
 800aa98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa9a:	4694      	mov	ip, r2
 800aa9c:	4463      	add	r3, ip
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	9308      	str	r3, [sp, #32]
 800aaa2:	4b1e      	ldr	r3, [pc, #120]	; (800ab1c <_dtoa_r+0x6b0>)
 800aaa4:	f7f6 fba8 	bl	80011f8 <__aeabi_dadd>
 800aaa8:	0002      	movs	r2, r0
 800aaaa:	000b      	movs	r3, r1
 800aaac:	0020      	movs	r0, r4
 800aaae:	0029      	movs	r1, r5
 800aab0:	f7f5 fce4 	bl	800047c <__aeabi_dcmpgt>
 800aab4:	2800      	cmp	r0, #0
 800aab6:	d000      	beq.n	800aaba <_dtoa_r+0x64e>
 800aab8:	e080      	b.n	800abbc <_dtoa_r+0x750>
 800aaba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aabc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aabe:	2000      	movs	r0, #0
 800aac0:	4916      	ldr	r1, [pc, #88]	; (800ab1c <_dtoa_r+0x6b0>)
 800aac2:	f7f7 fd43 	bl	800254c <__aeabi_dsub>
 800aac6:	0002      	movs	r2, r0
 800aac8:	000b      	movs	r3, r1
 800aaca:	0020      	movs	r0, r4
 800aacc:	0029      	movs	r1, r5
 800aace:	f7f5 fcc1 	bl	8000454 <__aeabi_dcmplt>
 800aad2:	2800      	cmp	r0, #0
 800aad4:	d100      	bne.n	800aad8 <_dtoa_r+0x66c>
 800aad6:	e714      	b.n	800a902 <_dtoa_r+0x496>
 800aad8:	9b08      	ldr	r3, [sp, #32]
 800aada:	001a      	movs	r2, r3
 800aadc:	3a01      	subs	r2, #1
 800aade:	9208      	str	r2, [sp, #32]
 800aae0:	7812      	ldrb	r2, [r2, #0]
 800aae2:	2a30      	cmp	r2, #48	; 0x30
 800aae4:	d0f8      	beq.n	800aad8 <_dtoa_r+0x66c>
 800aae6:	9308      	str	r3, [sp, #32]
 800aae8:	9602      	str	r6, [sp, #8]
 800aaea:	e055      	b.n	800ab98 <_dtoa_r+0x72c>
 800aaec:	2200      	movs	r2, #0
 800aaee:	4b06      	ldr	r3, [pc, #24]	; (800ab08 <_dtoa_r+0x69c>)
 800aaf0:	f7f7 fac0 	bl	8002074 <__aeabi_dmul>
 800aaf4:	0004      	movs	r4, r0
 800aaf6:	000d      	movs	r5, r1
 800aaf8:	e7b2      	b.n	800aa60 <_dtoa_r+0x5f4>
 800aafa:	46c0      	nop			; (mov r8, r8)
 800aafc:	0800d5e8 	.word	0x0800d5e8
 800ab00:	0800d5c0 	.word	0x0800d5c0
 800ab04:	3ff00000 	.word	0x3ff00000
 800ab08:	40240000 	.word	0x40240000
 800ab0c:	401c0000 	.word	0x401c0000
 800ab10:	fcc00000 	.word	0xfcc00000
 800ab14:	40140000 	.word	0x40140000
 800ab18:	7cc00000 	.word	0x7cc00000
 800ab1c:	3fe00000 	.word	0x3fe00000
 800ab20:	9b07      	ldr	r3, [sp, #28]
 800ab22:	9e06      	ldr	r6, [sp, #24]
 800ab24:	3b01      	subs	r3, #1
 800ab26:	199b      	adds	r3, r3, r6
 800ab28:	930c      	str	r3, [sp, #48]	; 0x30
 800ab2a:	9c08      	ldr	r4, [sp, #32]
 800ab2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ab2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab32:	0020      	movs	r0, r4
 800ab34:	0029      	movs	r1, r5
 800ab36:	f7f6 fe9b 	bl	8001870 <__aeabi_ddiv>
 800ab3a:	f7f8 f8b7 	bl	8002cac <__aeabi_d2iz>
 800ab3e:	9007      	str	r0, [sp, #28]
 800ab40:	f7f8 f8ea 	bl	8002d18 <__aeabi_i2d>
 800ab44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab48:	f7f7 fa94 	bl	8002074 <__aeabi_dmul>
 800ab4c:	0002      	movs	r2, r0
 800ab4e:	000b      	movs	r3, r1
 800ab50:	0020      	movs	r0, r4
 800ab52:	0029      	movs	r1, r5
 800ab54:	f7f7 fcfa 	bl	800254c <__aeabi_dsub>
 800ab58:	0033      	movs	r3, r6
 800ab5a:	9a07      	ldr	r2, [sp, #28]
 800ab5c:	3601      	adds	r6, #1
 800ab5e:	3230      	adds	r2, #48	; 0x30
 800ab60:	701a      	strb	r2, [r3, #0]
 800ab62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab64:	9608      	str	r6, [sp, #32]
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d139      	bne.n	800abde <_dtoa_r+0x772>
 800ab6a:	0002      	movs	r2, r0
 800ab6c:	000b      	movs	r3, r1
 800ab6e:	f7f6 fb43 	bl	80011f8 <__aeabi_dadd>
 800ab72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab76:	0004      	movs	r4, r0
 800ab78:	000d      	movs	r5, r1
 800ab7a:	f7f5 fc7f 	bl	800047c <__aeabi_dcmpgt>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	d11b      	bne.n	800abba <_dtoa_r+0x74e>
 800ab82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab86:	0020      	movs	r0, r4
 800ab88:	0029      	movs	r1, r5
 800ab8a:	f7f5 fc5d 	bl	8000448 <__aeabi_dcmpeq>
 800ab8e:	2800      	cmp	r0, #0
 800ab90:	d002      	beq.n	800ab98 <_dtoa_r+0x72c>
 800ab92:	9b07      	ldr	r3, [sp, #28]
 800ab94:	07db      	lsls	r3, r3, #31
 800ab96:	d410      	bmi.n	800abba <_dtoa_r+0x74e>
 800ab98:	0038      	movs	r0, r7
 800ab9a:	9905      	ldr	r1, [sp, #20]
 800ab9c:	f000 fe6a 	bl	800b874 <_Bfree>
 800aba0:	2300      	movs	r3, #0
 800aba2:	9a08      	ldr	r2, [sp, #32]
 800aba4:	9802      	ldr	r0, [sp, #8]
 800aba6:	7013      	strb	r3, [r2, #0]
 800aba8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800abaa:	3001      	adds	r0, #1
 800abac:	6018      	str	r0, [r3, #0]
 800abae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d100      	bne.n	800abb6 <_dtoa_r+0x74a>
 800abb4:	e4a6      	b.n	800a504 <_dtoa_r+0x98>
 800abb6:	601a      	str	r2, [r3, #0]
 800abb8:	e4a4      	b.n	800a504 <_dtoa_r+0x98>
 800abba:	9e02      	ldr	r6, [sp, #8]
 800abbc:	9b08      	ldr	r3, [sp, #32]
 800abbe:	9308      	str	r3, [sp, #32]
 800abc0:	3b01      	subs	r3, #1
 800abc2:	781a      	ldrb	r2, [r3, #0]
 800abc4:	2a39      	cmp	r2, #57	; 0x39
 800abc6:	d106      	bne.n	800abd6 <_dtoa_r+0x76a>
 800abc8:	9a06      	ldr	r2, [sp, #24]
 800abca:	429a      	cmp	r2, r3
 800abcc:	d1f7      	bne.n	800abbe <_dtoa_r+0x752>
 800abce:	2230      	movs	r2, #48	; 0x30
 800abd0:	9906      	ldr	r1, [sp, #24]
 800abd2:	3601      	adds	r6, #1
 800abd4:	700a      	strb	r2, [r1, #0]
 800abd6:	781a      	ldrb	r2, [r3, #0]
 800abd8:	3201      	adds	r2, #1
 800abda:	701a      	strb	r2, [r3, #0]
 800abdc:	e784      	b.n	800aae8 <_dtoa_r+0x67c>
 800abde:	2200      	movs	r2, #0
 800abe0:	4baa      	ldr	r3, [pc, #680]	; (800ae8c <_dtoa_r+0xa20>)
 800abe2:	f7f7 fa47 	bl	8002074 <__aeabi_dmul>
 800abe6:	2200      	movs	r2, #0
 800abe8:	2300      	movs	r3, #0
 800abea:	0004      	movs	r4, r0
 800abec:	000d      	movs	r5, r1
 800abee:	f7f5 fc2b 	bl	8000448 <__aeabi_dcmpeq>
 800abf2:	2800      	cmp	r0, #0
 800abf4:	d09b      	beq.n	800ab2e <_dtoa_r+0x6c2>
 800abf6:	e7cf      	b.n	800ab98 <_dtoa_r+0x72c>
 800abf8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800abfa:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800abfc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800abfe:	2d00      	cmp	r5, #0
 800ac00:	d012      	beq.n	800ac28 <_dtoa_r+0x7bc>
 800ac02:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ac04:	2a01      	cmp	r2, #1
 800ac06:	dc66      	bgt.n	800acd6 <_dtoa_r+0x86a>
 800ac08:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ac0a:	2a00      	cmp	r2, #0
 800ac0c:	d05d      	beq.n	800acca <_dtoa_r+0x85e>
 800ac0e:	4aa0      	ldr	r2, [pc, #640]	; (800ae90 <_dtoa_r+0xa24>)
 800ac10:	189b      	adds	r3, r3, r2
 800ac12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac14:	2101      	movs	r1, #1
 800ac16:	18d2      	adds	r2, r2, r3
 800ac18:	920a      	str	r2, [sp, #40]	; 0x28
 800ac1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac1c:	0038      	movs	r0, r7
 800ac1e:	18d3      	adds	r3, r2, r3
 800ac20:	930d      	str	r3, [sp, #52]	; 0x34
 800ac22:	f000 ff23 	bl	800ba6c <__i2b>
 800ac26:	0005      	movs	r5, r0
 800ac28:	2c00      	cmp	r4, #0
 800ac2a:	dd0e      	ble.n	800ac4a <_dtoa_r+0x7de>
 800ac2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	dd0b      	ble.n	800ac4a <_dtoa_r+0x7de>
 800ac32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac34:	0023      	movs	r3, r4
 800ac36:	4294      	cmp	r4, r2
 800ac38:	dd00      	ble.n	800ac3c <_dtoa_r+0x7d0>
 800ac3a:	0013      	movs	r3, r2
 800ac3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac3e:	1ae4      	subs	r4, r4, r3
 800ac40:	1ad2      	subs	r2, r2, r3
 800ac42:	920a      	str	r2, [sp, #40]	; 0x28
 800ac44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	930d      	str	r3, [sp, #52]	; 0x34
 800ac4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d01f      	beq.n	800ac90 <_dtoa_r+0x824>
 800ac50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d054      	beq.n	800ad00 <_dtoa_r+0x894>
 800ac56:	2e00      	cmp	r6, #0
 800ac58:	dd11      	ble.n	800ac7e <_dtoa_r+0x812>
 800ac5a:	0029      	movs	r1, r5
 800ac5c:	0032      	movs	r2, r6
 800ac5e:	0038      	movs	r0, r7
 800ac60:	f000 ffca 	bl	800bbf8 <__pow5mult>
 800ac64:	9a05      	ldr	r2, [sp, #20]
 800ac66:	0001      	movs	r1, r0
 800ac68:	0005      	movs	r5, r0
 800ac6a:	0038      	movs	r0, r7
 800ac6c:	f000 ff14 	bl	800ba98 <__multiply>
 800ac70:	9905      	ldr	r1, [sp, #20]
 800ac72:	9014      	str	r0, [sp, #80]	; 0x50
 800ac74:	0038      	movs	r0, r7
 800ac76:	f000 fdfd 	bl	800b874 <_Bfree>
 800ac7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac7c:	9305      	str	r3, [sp, #20]
 800ac7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac80:	1b9a      	subs	r2, r3, r6
 800ac82:	42b3      	cmp	r3, r6
 800ac84:	d004      	beq.n	800ac90 <_dtoa_r+0x824>
 800ac86:	0038      	movs	r0, r7
 800ac88:	9905      	ldr	r1, [sp, #20]
 800ac8a:	f000 ffb5 	bl	800bbf8 <__pow5mult>
 800ac8e:	9005      	str	r0, [sp, #20]
 800ac90:	2101      	movs	r1, #1
 800ac92:	0038      	movs	r0, r7
 800ac94:	f000 feea 	bl	800ba6c <__i2b>
 800ac98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac9a:	0006      	movs	r6, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	dd31      	ble.n	800ad04 <_dtoa_r+0x898>
 800aca0:	001a      	movs	r2, r3
 800aca2:	0001      	movs	r1, r0
 800aca4:	0038      	movs	r0, r7
 800aca6:	f000 ffa7 	bl	800bbf8 <__pow5mult>
 800acaa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800acac:	0006      	movs	r6, r0
 800acae:	2b01      	cmp	r3, #1
 800acb0:	dd2d      	ble.n	800ad0e <_dtoa_r+0x8a2>
 800acb2:	2300      	movs	r3, #0
 800acb4:	930e      	str	r3, [sp, #56]	; 0x38
 800acb6:	6933      	ldr	r3, [r6, #16]
 800acb8:	3303      	adds	r3, #3
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	18f3      	adds	r3, r6, r3
 800acbe:	6858      	ldr	r0, [r3, #4]
 800acc0:	f000 fe8c 	bl	800b9dc <__hi0bits>
 800acc4:	2320      	movs	r3, #32
 800acc6:	1a18      	subs	r0, r3, r0
 800acc8:	e039      	b.n	800ad3e <_dtoa_r+0x8d2>
 800acca:	2336      	movs	r3, #54	; 0x36
 800accc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800acce:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800acd0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800acd2:	1a9b      	subs	r3, r3, r2
 800acd4:	e79d      	b.n	800ac12 <_dtoa_r+0x7a6>
 800acd6:	9b07      	ldr	r3, [sp, #28]
 800acd8:	1e5e      	subs	r6, r3, #1
 800acda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acdc:	42b3      	cmp	r3, r6
 800acde:	db07      	blt.n	800acf0 <_dtoa_r+0x884>
 800ace0:	1b9e      	subs	r6, r3, r6
 800ace2:	9b07      	ldr	r3, [sp, #28]
 800ace4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	da93      	bge.n	800ac12 <_dtoa_r+0x7a6>
 800acea:	1ae4      	subs	r4, r4, r3
 800acec:	2300      	movs	r3, #0
 800acee:	e790      	b.n	800ac12 <_dtoa_r+0x7a6>
 800acf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acf2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800acf4:	1af3      	subs	r3, r6, r3
 800acf6:	18d3      	adds	r3, r2, r3
 800acf8:	960e      	str	r6, [sp, #56]	; 0x38
 800acfa:	9315      	str	r3, [sp, #84]	; 0x54
 800acfc:	2600      	movs	r6, #0
 800acfe:	e7f0      	b.n	800ace2 <_dtoa_r+0x876>
 800ad00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad02:	e7c0      	b.n	800ac86 <_dtoa_r+0x81a>
 800ad04:	2300      	movs	r3, #0
 800ad06:	930e      	str	r3, [sp, #56]	; 0x38
 800ad08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	dc13      	bgt.n	800ad36 <_dtoa_r+0x8ca>
 800ad0e:	2300      	movs	r3, #0
 800ad10:	930e      	str	r3, [sp, #56]	; 0x38
 800ad12:	9b08      	ldr	r3, [sp, #32]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d10e      	bne.n	800ad36 <_dtoa_r+0x8ca>
 800ad18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad1a:	031b      	lsls	r3, r3, #12
 800ad1c:	d10b      	bne.n	800ad36 <_dtoa_r+0x8ca>
 800ad1e:	4b5d      	ldr	r3, [pc, #372]	; (800ae94 <_dtoa_r+0xa28>)
 800ad20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad22:	4213      	tst	r3, r2
 800ad24:	d007      	beq.n	800ad36 <_dtoa_r+0x8ca>
 800ad26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad28:	3301      	adds	r3, #1
 800ad2a:	930a      	str	r3, [sp, #40]	; 0x28
 800ad2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad2e:	3301      	adds	r3, #1
 800ad30:	930d      	str	r3, [sp, #52]	; 0x34
 800ad32:	2301      	movs	r3, #1
 800ad34:	930e      	str	r3, [sp, #56]	; 0x38
 800ad36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad38:	2001      	movs	r0, #1
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d1bb      	bne.n	800acb6 <_dtoa_r+0x84a>
 800ad3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad40:	221f      	movs	r2, #31
 800ad42:	1818      	adds	r0, r3, r0
 800ad44:	0003      	movs	r3, r0
 800ad46:	4013      	ands	r3, r2
 800ad48:	4210      	tst	r0, r2
 800ad4a:	d046      	beq.n	800adda <_dtoa_r+0x96e>
 800ad4c:	3201      	adds	r2, #1
 800ad4e:	1ad2      	subs	r2, r2, r3
 800ad50:	2a04      	cmp	r2, #4
 800ad52:	dd3f      	ble.n	800add4 <_dtoa_r+0x968>
 800ad54:	221c      	movs	r2, #28
 800ad56:	1ad3      	subs	r3, r2, r3
 800ad58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad5a:	18e4      	adds	r4, r4, r3
 800ad5c:	18d2      	adds	r2, r2, r3
 800ad5e:	920a      	str	r2, [sp, #40]	; 0x28
 800ad60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ad62:	18d3      	adds	r3, r2, r3
 800ad64:	930d      	str	r3, [sp, #52]	; 0x34
 800ad66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	dd05      	ble.n	800ad78 <_dtoa_r+0x90c>
 800ad6c:	001a      	movs	r2, r3
 800ad6e:	0038      	movs	r0, r7
 800ad70:	9905      	ldr	r1, [sp, #20]
 800ad72:	f000 ff9d 	bl	800bcb0 <__lshift>
 800ad76:	9005      	str	r0, [sp, #20]
 800ad78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	dd05      	ble.n	800ad8a <_dtoa_r+0x91e>
 800ad7e:	0031      	movs	r1, r6
 800ad80:	001a      	movs	r2, r3
 800ad82:	0038      	movs	r0, r7
 800ad84:	f000 ff94 	bl	800bcb0 <__lshift>
 800ad88:	0006      	movs	r6, r0
 800ad8a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d026      	beq.n	800adde <_dtoa_r+0x972>
 800ad90:	0031      	movs	r1, r6
 800ad92:	9805      	ldr	r0, [sp, #20]
 800ad94:	f000 fffa 	bl	800bd8c <__mcmp>
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	da20      	bge.n	800adde <_dtoa_r+0x972>
 800ad9c:	9b02      	ldr	r3, [sp, #8]
 800ad9e:	220a      	movs	r2, #10
 800ada0:	3b01      	subs	r3, #1
 800ada2:	9302      	str	r3, [sp, #8]
 800ada4:	0038      	movs	r0, r7
 800ada6:	2300      	movs	r3, #0
 800ada8:	9905      	ldr	r1, [sp, #20]
 800adaa:	f000 fd87 	bl	800b8bc <__multadd>
 800adae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800adb0:	9005      	str	r0, [sp, #20]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d100      	bne.n	800adb8 <_dtoa_r+0x94c>
 800adb6:	e166      	b.n	800b086 <_dtoa_r+0xc1a>
 800adb8:	2300      	movs	r3, #0
 800adba:	0029      	movs	r1, r5
 800adbc:	220a      	movs	r2, #10
 800adbe:	0038      	movs	r0, r7
 800adc0:	f000 fd7c 	bl	800b8bc <__multadd>
 800adc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adc6:	0005      	movs	r5, r0
 800adc8:	2b00      	cmp	r3, #0
 800adca:	dc47      	bgt.n	800ae5c <_dtoa_r+0x9f0>
 800adcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800adce:	2b02      	cmp	r3, #2
 800add0:	dc0d      	bgt.n	800adee <_dtoa_r+0x982>
 800add2:	e043      	b.n	800ae5c <_dtoa_r+0x9f0>
 800add4:	2a04      	cmp	r2, #4
 800add6:	d0c6      	beq.n	800ad66 <_dtoa_r+0x8fa>
 800add8:	0013      	movs	r3, r2
 800adda:	331c      	adds	r3, #28
 800addc:	e7bc      	b.n	800ad58 <_dtoa_r+0x8ec>
 800adde:	9b07      	ldr	r3, [sp, #28]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	dc35      	bgt.n	800ae50 <_dtoa_r+0x9e4>
 800ade4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ade6:	2b02      	cmp	r3, #2
 800ade8:	dd32      	ble.n	800ae50 <_dtoa_r+0x9e4>
 800adea:	9b07      	ldr	r3, [sp, #28]
 800adec:	930c      	str	r3, [sp, #48]	; 0x30
 800adee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d10c      	bne.n	800ae0e <_dtoa_r+0x9a2>
 800adf4:	0031      	movs	r1, r6
 800adf6:	2205      	movs	r2, #5
 800adf8:	0038      	movs	r0, r7
 800adfa:	f000 fd5f 	bl	800b8bc <__multadd>
 800adfe:	0006      	movs	r6, r0
 800ae00:	0001      	movs	r1, r0
 800ae02:	9805      	ldr	r0, [sp, #20]
 800ae04:	f000 ffc2 	bl	800bd8c <__mcmp>
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	dd00      	ble.n	800ae0e <_dtoa_r+0x9a2>
 800ae0c:	e5a5      	b.n	800a95a <_dtoa_r+0x4ee>
 800ae0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae10:	43db      	mvns	r3, r3
 800ae12:	9302      	str	r3, [sp, #8]
 800ae14:	9b06      	ldr	r3, [sp, #24]
 800ae16:	9308      	str	r3, [sp, #32]
 800ae18:	2400      	movs	r4, #0
 800ae1a:	0031      	movs	r1, r6
 800ae1c:	0038      	movs	r0, r7
 800ae1e:	f000 fd29 	bl	800b874 <_Bfree>
 800ae22:	2d00      	cmp	r5, #0
 800ae24:	d100      	bne.n	800ae28 <_dtoa_r+0x9bc>
 800ae26:	e6b7      	b.n	800ab98 <_dtoa_r+0x72c>
 800ae28:	2c00      	cmp	r4, #0
 800ae2a:	d005      	beq.n	800ae38 <_dtoa_r+0x9cc>
 800ae2c:	42ac      	cmp	r4, r5
 800ae2e:	d003      	beq.n	800ae38 <_dtoa_r+0x9cc>
 800ae30:	0021      	movs	r1, r4
 800ae32:	0038      	movs	r0, r7
 800ae34:	f000 fd1e 	bl	800b874 <_Bfree>
 800ae38:	0029      	movs	r1, r5
 800ae3a:	0038      	movs	r0, r7
 800ae3c:	f000 fd1a 	bl	800b874 <_Bfree>
 800ae40:	e6aa      	b.n	800ab98 <_dtoa_r+0x72c>
 800ae42:	2600      	movs	r6, #0
 800ae44:	0035      	movs	r5, r6
 800ae46:	e7e2      	b.n	800ae0e <_dtoa_r+0x9a2>
 800ae48:	9602      	str	r6, [sp, #8]
 800ae4a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800ae4c:	0035      	movs	r5, r6
 800ae4e:	e584      	b.n	800a95a <_dtoa_r+0x4ee>
 800ae50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d100      	bne.n	800ae58 <_dtoa_r+0x9ec>
 800ae56:	e0ce      	b.n	800aff6 <_dtoa_r+0xb8a>
 800ae58:	9b07      	ldr	r3, [sp, #28]
 800ae5a:	930c      	str	r3, [sp, #48]	; 0x30
 800ae5c:	2c00      	cmp	r4, #0
 800ae5e:	dd05      	ble.n	800ae6c <_dtoa_r+0xa00>
 800ae60:	0029      	movs	r1, r5
 800ae62:	0022      	movs	r2, r4
 800ae64:	0038      	movs	r0, r7
 800ae66:	f000 ff23 	bl	800bcb0 <__lshift>
 800ae6a:	0005      	movs	r5, r0
 800ae6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae6e:	0028      	movs	r0, r5
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d022      	beq.n	800aeba <_dtoa_r+0xa4e>
 800ae74:	0038      	movs	r0, r7
 800ae76:	6869      	ldr	r1, [r5, #4]
 800ae78:	f000 fcb8 	bl	800b7ec <_Balloc>
 800ae7c:	1e04      	subs	r4, r0, #0
 800ae7e:	d10f      	bne.n	800aea0 <_dtoa_r+0xa34>
 800ae80:	0002      	movs	r2, r0
 800ae82:	4b05      	ldr	r3, [pc, #20]	; (800ae98 <_dtoa_r+0xa2c>)
 800ae84:	4905      	ldr	r1, [pc, #20]	; (800ae9c <_dtoa_r+0xa30>)
 800ae86:	f7ff fb06 	bl	800a496 <_dtoa_r+0x2a>
 800ae8a:	46c0      	nop			; (mov r8, r8)
 800ae8c:	40240000 	.word	0x40240000
 800ae90:	00000433 	.word	0x00000433
 800ae94:	7ff00000 	.word	0x7ff00000
 800ae98:	0800d4d7 	.word	0x0800d4d7
 800ae9c:	000002ea 	.word	0x000002ea
 800aea0:	0029      	movs	r1, r5
 800aea2:	692b      	ldr	r3, [r5, #16]
 800aea4:	310c      	adds	r1, #12
 800aea6:	1c9a      	adds	r2, r3, #2
 800aea8:	0092      	lsls	r2, r2, #2
 800aeaa:	300c      	adds	r0, #12
 800aeac:	f7fd fbec 	bl	8008688 <memcpy>
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	0021      	movs	r1, r4
 800aeb4:	0038      	movs	r0, r7
 800aeb6:	f000 fefb 	bl	800bcb0 <__lshift>
 800aeba:	9b06      	ldr	r3, [sp, #24]
 800aebc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aebe:	930a      	str	r3, [sp, #40]	; 0x28
 800aec0:	3b01      	subs	r3, #1
 800aec2:	189b      	adds	r3, r3, r2
 800aec4:	2201      	movs	r2, #1
 800aec6:	002c      	movs	r4, r5
 800aec8:	0005      	movs	r5, r0
 800aeca:	9314      	str	r3, [sp, #80]	; 0x50
 800aecc:	9b08      	ldr	r3, [sp, #32]
 800aece:	4013      	ands	r3, r2
 800aed0:	930f      	str	r3, [sp, #60]	; 0x3c
 800aed2:	0031      	movs	r1, r6
 800aed4:	9805      	ldr	r0, [sp, #20]
 800aed6:	f7ff fa3d 	bl	800a354 <quorem>
 800aeda:	0003      	movs	r3, r0
 800aedc:	0021      	movs	r1, r4
 800aede:	3330      	adds	r3, #48	; 0x30
 800aee0:	900d      	str	r0, [sp, #52]	; 0x34
 800aee2:	9805      	ldr	r0, [sp, #20]
 800aee4:	9307      	str	r3, [sp, #28]
 800aee6:	f000 ff51 	bl	800bd8c <__mcmp>
 800aeea:	002a      	movs	r2, r5
 800aeec:	900e      	str	r0, [sp, #56]	; 0x38
 800aeee:	0031      	movs	r1, r6
 800aef0:	0038      	movs	r0, r7
 800aef2:	f000 ff67 	bl	800bdc4 <__mdiff>
 800aef6:	68c3      	ldr	r3, [r0, #12]
 800aef8:	9008      	str	r0, [sp, #32]
 800aefa:	9310      	str	r3, [sp, #64]	; 0x40
 800aefc:	2301      	movs	r3, #1
 800aefe:	930c      	str	r3, [sp, #48]	; 0x30
 800af00:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af02:	2b00      	cmp	r3, #0
 800af04:	d104      	bne.n	800af10 <_dtoa_r+0xaa4>
 800af06:	0001      	movs	r1, r0
 800af08:	9805      	ldr	r0, [sp, #20]
 800af0a:	f000 ff3f 	bl	800bd8c <__mcmp>
 800af0e:	900c      	str	r0, [sp, #48]	; 0x30
 800af10:	0038      	movs	r0, r7
 800af12:	9908      	ldr	r1, [sp, #32]
 800af14:	f000 fcae 	bl	800b874 <_Bfree>
 800af18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af1c:	3301      	adds	r3, #1
 800af1e:	9308      	str	r3, [sp, #32]
 800af20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af22:	4313      	orrs	r3, r2
 800af24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af26:	4313      	orrs	r3, r2
 800af28:	d10c      	bne.n	800af44 <_dtoa_r+0xad8>
 800af2a:	9b07      	ldr	r3, [sp, #28]
 800af2c:	2b39      	cmp	r3, #57	; 0x39
 800af2e:	d026      	beq.n	800af7e <_dtoa_r+0xb12>
 800af30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af32:	2b00      	cmp	r3, #0
 800af34:	dd02      	ble.n	800af3c <_dtoa_r+0xad0>
 800af36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af38:	3331      	adds	r3, #49	; 0x31
 800af3a:	9307      	str	r3, [sp, #28]
 800af3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af3e:	9a07      	ldr	r2, [sp, #28]
 800af40:	701a      	strb	r2, [r3, #0]
 800af42:	e76a      	b.n	800ae1a <_dtoa_r+0x9ae>
 800af44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af46:	2b00      	cmp	r3, #0
 800af48:	db04      	blt.n	800af54 <_dtoa_r+0xae8>
 800af4a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800af4c:	4313      	orrs	r3, r2
 800af4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af50:	4313      	orrs	r3, r2
 800af52:	d11f      	bne.n	800af94 <_dtoa_r+0xb28>
 800af54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af56:	2b00      	cmp	r3, #0
 800af58:	ddf0      	ble.n	800af3c <_dtoa_r+0xad0>
 800af5a:	9905      	ldr	r1, [sp, #20]
 800af5c:	2201      	movs	r2, #1
 800af5e:	0038      	movs	r0, r7
 800af60:	f000 fea6 	bl	800bcb0 <__lshift>
 800af64:	0031      	movs	r1, r6
 800af66:	9005      	str	r0, [sp, #20]
 800af68:	f000 ff10 	bl	800bd8c <__mcmp>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	dc03      	bgt.n	800af78 <_dtoa_r+0xb0c>
 800af70:	d1e4      	bne.n	800af3c <_dtoa_r+0xad0>
 800af72:	9b07      	ldr	r3, [sp, #28]
 800af74:	07db      	lsls	r3, r3, #31
 800af76:	d5e1      	bpl.n	800af3c <_dtoa_r+0xad0>
 800af78:	9b07      	ldr	r3, [sp, #28]
 800af7a:	2b39      	cmp	r3, #57	; 0x39
 800af7c:	d1db      	bne.n	800af36 <_dtoa_r+0xaca>
 800af7e:	2339      	movs	r3, #57	; 0x39
 800af80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af82:	7013      	strb	r3, [r2, #0]
 800af84:	9b08      	ldr	r3, [sp, #32]
 800af86:	9308      	str	r3, [sp, #32]
 800af88:	3b01      	subs	r3, #1
 800af8a:	781a      	ldrb	r2, [r3, #0]
 800af8c:	2a39      	cmp	r2, #57	; 0x39
 800af8e:	d068      	beq.n	800b062 <_dtoa_r+0xbf6>
 800af90:	3201      	adds	r2, #1
 800af92:	e7d5      	b.n	800af40 <_dtoa_r+0xad4>
 800af94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af96:	2b00      	cmp	r3, #0
 800af98:	dd07      	ble.n	800afaa <_dtoa_r+0xb3e>
 800af9a:	9b07      	ldr	r3, [sp, #28]
 800af9c:	2b39      	cmp	r3, #57	; 0x39
 800af9e:	d0ee      	beq.n	800af7e <_dtoa_r+0xb12>
 800afa0:	9b07      	ldr	r3, [sp, #28]
 800afa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afa4:	3301      	adds	r3, #1
 800afa6:	7013      	strb	r3, [r2, #0]
 800afa8:	e737      	b.n	800ae1a <_dtoa_r+0x9ae>
 800afaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afac:	9a07      	ldr	r2, [sp, #28]
 800afae:	701a      	strb	r2, [r3, #0]
 800afb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d03e      	beq.n	800b036 <_dtoa_r+0xbca>
 800afb8:	2300      	movs	r3, #0
 800afba:	220a      	movs	r2, #10
 800afbc:	9905      	ldr	r1, [sp, #20]
 800afbe:	0038      	movs	r0, r7
 800afc0:	f000 fc7c 	bl	800b8bc <__multadd>
 800afc4:	2300      	movs	r3, #0
 800afc6:	9005      	str	r0, [sp, #20]
 800afc8:	220a      	movs	r2, #10
 800afca:	0021      	movs	r1, r4
 800afcc:	0038      	movs	r0, r7
 800afce:	42ac      	cmp	r4, r5
 800afd0:	d106      	bne.n	800afe0 <_dtoa_r+0xb74>
 800afd2:	f000 fc73 	bl	800b8bc <__multadd>
 800afd6:	0004      	movs	r4, r0
 800afd8:	0005      	movs	r5, r0
 800afda:	9b08      	ldr	r3, [sp, #32]
 800afdc:	930a      	str	r3, [sp, #40]	; 0x28
 800afde:	e778      	b.n	800aed2 <_dtoa_r+0xa66>
 800afe0:	f000 fc6c 	bl	800b8bc <__multadd>
 800afe4:	0029      	movs	r1, r5
 800afe6:	0004      	movs	r4, r0
 800afe8:	2300      	movs	r3, #0
 800afea:	220a      	movs	r2, #10
 800afec:	0038      	movs	r0, r7
 800afee:	f000 fc65 	bl	800b8bc <__multadd>
 800aff2:	0005      	movs	r5, r0
 800aff4:	e7f1      	b.n	800afda <_dtoa_r+0xb6e>
 800aff6:	9b07      	ldr	r3, [sp, #28]
 800aff8:	930c      	str	r3, [sp, #48]	; 0x30
 800affa:	2400      	movs	r4, #0
 800affc:	0031      	movs	r1, r6
 800affe:	9805      	ldr	r0, [sp, #20]
 800b000:	f7ff f9a8 	bl	800a354 <quorem>
 800b004:	9b06      	ldr	r3, [sp, #24]
 800b006:	3030      	adds	r0, #48	; 0x30
 800b008:	5518      	strb	r0, [r3, r4]
 800b00a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b00c:	3401      	adds	r4, #1
 800b00e:	9007      	str	r0, [sp, #28]
 800b010:	42a3      	cmp	r3, r4
 800b012:	dd07      	ble.n	800b024 <_dtoa_r+0xbb8>
 800b014:	2300      	movs	r3, #0
 800b016:	220a      	movs	r2, #10
 800b018:	0038      	movs	r0, r7
 800b01a:	9905      	ldr	r1, [sp, #20]
 800b01c:	f000 fc4e 	bl	800b8bc <__multadd>
 800b020:	9005      	str	r0, [sp, #20]
 800b022:	e7eb      	b.n	800affc <_dtoa_r+0xb90>
 800b024:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b026:	2001      	movs	r0, #1
 800b028:	2b00      	cmp	r3, #0
 800b02a:	dd00      	ble.n	800b02e <_dtoa_r+0xbc2>
 800b02c:	0018      	movs	r0, r3
 800b02e:	2400      	movs	r4, #0
 800b030:	9b06      	ldr	r3, [sp, #24]
 800b032:	181b      	adds	r3, r3, r0
 800b034:	9308      	str	r3, [sp, #32]
 800b036:	9905      	ldr	r1, [sp, #20]
 800b038:	2201      	movs	r2, #1
 800b03a:	0038      	movs	r0, r7
 800b03c:	f000 fe38 	bl	800bcb0 <__lshift>
 800b040:	0031      	movs	r1, r6
 800b042:	9005      	str	r0, [sp, #20]
 800b044:	f000 fea2 	bl	800bd8c <__mcmp>
 800b048:	2800      	cmp	r0, #0
 800b04a:	dc9b      	bgt.n	800af84 <_dtoa_r+0xb18>
 800b04c:	d102      	bne.n	800b054 <_dtoa_r+0xbe8>
 800b04e:	9b07      	ldr	r3, [sp, #28]
 800b050:	07db      	lsls	r3, r3, #31
 800b052:	d497      	bmi.n	800af84 <_dtoa_r+0xb18>
 800b054:	9b08      	ldr	r3, [sp, #32]
 800b056:	9308      	str	r3, [sp, #32]
 800b058:	3b01      	subs	r3, #1
 800b05a:	781a      	ldrb	r2, [r3, #0]
 800b05c:	2a30      	cmp	r2, #48	; 0x30
 800b05e:	d0fa      	beq.n	800b056 <_dtoa_r+0xbea>
 800b060:	e6db      	b.n	800ae1a <_dtoa_r+0x9ae>
 800b062:	9a06      	ldr	r2, [sp, #24]
 800b064:	429a      	cmp	r2, r3
 800b066:	d18e      	bne.n	800af86 <_dtoa_r+0xb1a>
 800b068:	9b02      	ldr	r3, [sp, #8]
 800b06a:	3301      	adds	r3, #1
 800b06c:	9302      	str	r3, [sp, #8]
 800b06e:	2331      	movs	r3, #49	; 0x31
 800b070:	e799      	b.n	800afa6 <_dtoa_r+0xb3a>
 800b072:	4b09      	ldr	r3, [pc, #36]	; (800b098 <_dtoa_r+0xc2c>)
 800b074:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b076:	9306      	str	r3, [sp, #24]
 800b078:	4b08      	ldr	r3, [pc, #32]	; (800b09c <_dtoa_r+0xc30>)
 800b07a:	2a00      	cmp	r2, #0
 800b07c:	d001      	beq.n	800b082 <_dtoa_r+0xc16>
 800b07e:	f7ff fa3f 	bl	800a500 <_dtoa_r+0x94>
 800b082:	f7ff fa3f 	bl	800a504 <_dtoa_r+0x98>
 800b086:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b088:	2b00      	cmp	r3, #0
 800b08a:	dcb6      	bgt.n	800affa <_dtoa_r+0xb8e>
 800b08c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b08e:	2b02      	cmp	r3, #2
 800b090:	dd00      	ble.n	800b094 <_dtoa_r+0xc28>
 800b092:	e6ac      	b.n	800adee <_dtoa_r+0x982>
 800b094:	e7b1      	b.n	800affa <_dtoa_r+0xb8e>
 800b096:	46c0      	nop			; (mov r8, r8)
 800b098:	0800d458 	.word	0x0800d458
 800b09c:	0800d460 	.word	0x0800d460

0800b0a0 <rshift>:
 800b0a0:	0002      	movs	r2, r0
 800b0a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0a4:	6904      	ldr	r4, [r0, #16]
 800b0a6:	3214      	adds	r2, #20
 800b0a8:	0013      	movs	r3, r2
 800b0aa:	b085      	sub	sp, #20
 800b0ac:	114f      	asrs	r7, r1, #5
 800b0ae:	42bc      	cmp	r4, r7
 800b0b0:	dd31      	ble.n	800b116 <rshift+0x76>
 800b0b2:	00bb      	lsls	r3, r7, #2
 800b0b4:	18d3      	adds	r3, r2, r3
 800b0b6:	261f      	movs	r6, #31
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	000b      	movs	r3, r1
 800b0bc:	00a5      	lsls	r5, r4, #2
 800b0be:	4033      	ands	r3, r6
 800b0c0:	1955      	adds	r5, r2, r5
 800b0c2:	9302      	str	r3, [sp, #8]
 800b0c4:	4231      	tst	r1, r6
 800b0c6:	d10c      	bne.n	800b0e2 <rshift+0x42>
 800b0c8:	0016      	movs	r6, r2
 800b0ca:	9901      	ldr	r1, [sp, #4]
 800b0cc:	428d      	cmp	r5, r1
 800b0ce:	d838      	bhi.n	800b142 <rshift+0xa2>
 800b0d0:	9901      	ldr	r1, [sp, #4]
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	3903      	subs	r1, #3
 800b0d6:	428d      	cmp	r5, r1
 800b0d8:	d301      	bcc.n	800b0de <rshift+0x3e>
 800b0da:	1be3      	subs	r3, r4, r7
 800b0dc:	009b      	lsls	r3, r3, #2
 800b0de:	18d3      	adds	r3, r2, r3
 800b0e0:	e019      	b.n	800b116 <rshift+0x76>
 800b0e2:	2120      	movs	r1, #32
 800b0e4:	9b02      	ldr	r3, [sp, #8]
 800b0e6:	9e01      	ldr	r6, [sp, #4]
 800b0e8:	1acb      	subs	r3, r1, r3
 800b0ea:	9303      	str	r3, [sp, #12]
 800b0ec:	ce02      	ldmia	r6!, {r1}
 800b0ee:	9b02      	ldr	r3, [sp, #8]
 800b0f0:	4694      	mov	ip, r2
 800b0f2:	40d9      	lsrs	r1, r3
 800b0f4:	9100      	str	r1, [sp, #0]
 800b0f6:	42b5      	cmp	r5, r6
 800b0f8:	d816      	bhi.n	800b128 <rshift+0x88>
 800b0fa:	9e01      	ldr	r6, [sp, #4]
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	3601      	adds	r6, #1
 800b100:	42b5      	cmp	r5, r6
 800b102:	d302      	bcc.n	800b10a <rshift+0x6a>
 800b104:	1be3      	subs	r3, r4, r7
 800b106:	009b      	lsls	r3, r3, #2
 800b108:	3b04      	subs	r3, #4
 800b10a:	9900      	ldr	r1, [sp, #0]
 800b10c:	18d3      	adds	r3, r2, r3
 800b10e:	6019      	str	r1, [r3, #0]
 800b110:	2900      	cmp	r1, #0
 800b112:	d000      	beq.n	800b116 <rshift+0x76>
 800b114:	3304      	adds	r3, #4
 800b116:	1a99      	subs	r1, r3, r2
 800b118:	1089      	asrs	r1, r1, #2
 800b11a:	6101      	str	r1, [r0, #16]
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d101      	bne.n	800b124 <rshift+0x84>
 800b120:	2300      	movs	r3, #0
 800b122:	6143      	str	r3, [r0, #20]
 800b124:	b005      	add	sp, #20
 800b126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b128:	6833      	ldr	r3, [r6, #0]
 800b12a:	9903      	ldr	r1, [sp, #12]
 800b12c:	408b      	lsls	r3, r1
 800b12e:	9900      	ldr	r1, [sp, #0]
 800b130:	4319      	orrs	r1, r3
 800b132:	4663      	mov	r3, ip
 800b134:	c302      	stmia	r3!, {r1}
 800b136:	469c      	mov	ip, r3
 800b138:	ce02      	ldmia	r6!, {r1}
 800b13a:	9b02      	ldr	r3, [sp, #8]
 800b13c:	40d9      	lsrs	r1, r3
 800b13e:	9100      	str	r1, [sp, #0]
 800b140:	e7d9      	b.n	800b0f6 <rshift+0x56>
 800b142:	c908      	ldmia	r1!, {r3}
 800b144:	c608      	stmia	r6!, {r3}
 800b146:	e7c1      	b.n	800b0cc <rshift+0x2c>

0800b148 <__hexdig_fun>:
 800b148:	0002      	movs	r2, r0
 800b14a:	3a30      	subs	r2, #48	; 0x30
 800b14c:	0003      	movs	r3, r0
 800b14e:	2a09      	cmp	r2, #9
 800b150:	d802      	bhi.n	800b158 <__hexdig_fun+0x10>
 800b152:	3b20      	subs	r3, #32
 800b154:	b2d8      	uxtb	r0, r3
 800b156:	4770      	bx	lr
 800b158:	0002      	movs	r2, r0
 800b15a:	3a61      	subs	r2, #97	; 0x61
 800b15c:	2a05      	cmp	r2, #5
 800b15e:	d801      	bhi.n	800b164 <__hexdig_fun+0x1c>
 800b160:	3b47      	subs	r3, #71	; 0x47
 800b162:	e7f7      	b.n	800b154 <__hexdig_fun+0xc>
 800b164:	001a      	movs	r2, r3
 800b166:	3a41      	subs	r2, #65	; 0x41
 800b168:	2000      	movs	r0, #0
 800b16a:	2a05      	cmp	r2, #5
 800b16c:	d8f3      	bhi.n	800b156 <__hexdig_fun+0xe>
 800b16e:	3b27      	subs	r3, #39	; 0x27
 800b170:	e7f0      	b.n	800b154 <__hexdig_fun+0xc>
	...

0800b174 <__gethex>:
 800b174:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b176:	b08d      	sub	sp, #52	; 0x34
 800b178:	930a      	str	r3, [sp, #40]	; 0x28
 800b17a:	4bbf      	ldr	r3, [pc, #764]	; (800b478 <__gethex+0x304>)
 800b17c:	9005      	str	r0, [sp, #20]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	9109      	str	r1, [sp, #36]	; 0x24
 800b182:	0018      	movs	r0, r3
 800b184:	9202      	str	r2, [sp, #8]
 800b186:	9307      	str	r3, [sp, #28]
 800b188:	f7f4 ffbc 	bl	8000104 <strlen>
 800b18c:	2202      	movs	r2, #2
 800b18e:	9b07      	ldr	r3, [sp, #28]
 800b190:	4252      	negs	r2, r2
 800b192:	181b      	adds	r3, r3, r0
 800b194:	3b01      	subs	r3, #1
 800b196:	781b      	ldrb	r3, [r3, #0]
 800b198:	9003      	str	r0, [sp, #12]
 800b19a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b19e:	6819      	ldr	r1, [r3, #0]
 800b1a0:	1c8b      	adds	r3, r1, #2
 800b1a2:	1a52      	subs	r2, r2, r1
 800b1a4:	18d1      	adds	r1, r2, r3
 800b1a6:	9301      	str	r3, [sp, #4]
 800b1a8:	9108      	str	r1, [sp, #32]
 800b1aa:	9901      	ldr	r1, [sp, #4]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	7808      	ldrb	r0, [r1, #0]
 800b1b0:	2830      	cmp	r0, #48	; 0x30
 800b1b2:	d0f7      	beq.n	800b1a4 <__gethex+0x30>
 800b1b4:	f7ff ffc8 	bl	800b148 <__hexdig_fun>
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	001c      	movs	r4, r3
 800b1bc:	9304      	str	r3, [sp, #16]
 800b1be:	4298      	cmp	r0, r3
 800b1c0:	d11f      	bne.n	800b202 <__gethex+0x8e>
 800b1c2:	9a03      	ldr	r2, [sp, #12]
 800b1c4:	9907      	ldr	r1, [sp, #28]
 800b1c6:	9801      	ldr	r0, [sp, #4]
 800b1c8:	f001 f96e 	bl	800c4a8 <strncmp>
 800b1cc:	0007      	movs	r7, r0
 800b1ce:	42a0      	cmp	r0, r4
 800b1d0:	d000      	beq.n	800b1d4 <__gethex+0x60>
 800b1d2:	e06b      	b.n	800b2ac <__gethex+0x138>
 800b1d4:	9b01      	ldr	r3, [sp, #4]
 800b1d6:	9a03      	ldr	r2, [sp, #12]
 800b1d8:	5c98      	ldrb	r0, [r3, r2]
 800b1da:	189d      	adds	r5, r3, r2
 800b1dc:	f7ff ffb4 	bl	800b148 <__hexdig_fun>
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	9304      	str	r3, [sp, #16]
 800b1e4:	42a0      	cmp	r0, r4
 800b1e6:	d030      	beq.n	800b24a <__gethex+0xd6>
 800b1e8:	9501      	str	r5, [sp, #4]
 800b1ea:	9b01      	ldr	r3, [sp, #4]
 800b1ec:	7818      	ldrb	r0, [r3, #0]
 800b1ee:	2830      	cmp	r0, #48	; 0x30
 800b1f0:	d009      	beq.n	800b206 <__gethex+0x92>
 800b1f2:	f7ff ffa9 	bl	800b148 <__hexdig_fun>
 800b1f6:	4242      	negs	r2, r0
 800b1f8:	4142      	adcs	r2, r0
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	002c      	movs	r4, r5
 800b1fe:	9204      	str	r2, [sp, #16]
 800b200:	9308      	str	r3, [sp, #32]
 800b202:	9d01      	ldr	r5, [sp, #4]
 800b204:	e004      	b.n	800b210 <__gethex+0x9c>
 800b206:	9b01      	ldr	r3, [sp, #4]
 800b208:	3301      	adds	r3, #1
 800b20a:	9301      	str	r3, [sp, #4]
 800b20c:	e7ed      	b.n	800b1ea <__gethex+0x76>
 800b20e:	3501      	adds	r5, #1
 800b210:	7828      	ldrb	r0, [r5, #0]
 800b212:	f7ff ff99 	bl	800b148 <__hexdig_fun>
 800b216:	1e07      	subs	r7, r0, #0
 800b218:	d1f9      	bne.n	800b20e <__gethex+0x9a>
 800b21a:	0028      	movs	r0, r5
 800b21c:	9a03      	ldr	r2, [sp, #12]
 800b21e:	9907      	ldr	r1, [sp, #28]
 800b220:	f001 f942 	bl	800c4a8 <strncmp>
 800b224:	2800      	cmp	r0, #0
 800b226:	d10e      	bne.n	800b246 <__gethex+0xd2>
 800b228:	2c00      	cmp	r4, #0
 800b22a:	d107      	bne.n	800b23c <__gethex+0xc8>
 800b22c:	9b03      	ldr	r3, [sp, #12]
 800b22e:	18ed      	adds	r5, r5, r3
 800b230:	002c      	movs	r4, r5
 800b232:	7828      	ldrb	r0, [r5, #0]
 800b234:	f7ff ff88 	bl	800b148 <__hexdig_fun>
 800b238:	2800      	cmp	r0, #0
 800b23a:	d102      	bne.n	800b242 <__gethex+0xce>
 800b23c:	1b64      	subs	r4, r4, r5
 800b23e:	00a7      	lsls	r7, r4, #2
 800b240:	e003      	b.n	800b24a <__gethex+0xd6>
 800b242:	3501      	adds	r5, #1
 800b244:	e7f5      	b.n	800b232 <__gethex+0xbe>
 800b246:	2c00      	cmp	r4, #0
 800b248:	d1f8      	bne.n	800b23c <__gethex+0xc8>
 800b24a:	2220      	movs	r2, #32
 800b24c:	782b      	ldrb	r3, [r5, #0]
 800b24e:	002e      	movs	r6, r5
 800b250:	4393      	bics	r3, r2
 800b252:	2b50      	cmp	r3, #80	; 0x50
 800b254:	d11d      	bne.n	800b292 <__gethex+0x11e>
 800b256:	786b      	ldrb	r3, [r5, #1]
 800b258:	2b2b      	cmp	r3, #43	; 0x2b
 800b25a:	d02c      	beq.n	800b2b6 <__gethex+0x142>
 800b25c:	2b2d      	cmp	r3, #45	; 0x2d
 800b25e:	d02e      	beq.n	800b2be <__gethex+0x14a>
 800b260:	2300      	movs	r3, #0
 800b262:	1c6e      	adds	r6, r5, #1
 800b264:	9306      	str	r3, [sp, #24]
 800b266:	7830      	ldrb	r0, [r6, #0]
 800b268:	f7ff ff6e 	bl	800b148 <__hexdig_fun>
 800b26c:	1e43      	subs	r3, r0, #1
 800b26e:	b2db      	uxtb	r3, r3
 800b270:	2b18      	cmp	r3, #24
 800b272:	d82b      	bhi.n	800b2cc <__gethex+0x158>
 800b274:	3810      	subs	r0, #16
 800b276:	0004      	movs	r4, r0
 800b278:	7870      	ldrb	r0, [r6, #1]
 800b27a:	f7ff ff65 	bl	800b148 <__hexdig_fun>
 800b27e:	1e43      	subs	r3, r0, #1
 800b280:	b2db      	uxtb	r3, r3
 800b282:	3601      	adds	r6, #1
 800b284:	2b18      	cmp	r3, #24
 800b286:	d91c      	bls.n	800b2c2 <__gethex+0x14e>
 800b288:	9b06      	ldr	r3, [sp, #24]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d000      	beq.n	800b290 <__gethex+0x11c>
 800b28e:	4264      	negs	r4, r4
 800b290:	193f      	adds	r7, r7, r4
 800b292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b294:	601e      	str	r6, [r3, #0]
 800b296:	9b04      	ldr	r3, [sp, #16]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d019      	beq.n	800b2d0 <__gethex+0x15c>
 800b29c:	2600      	movs	r6, #0
 800b29e:	9b08      	ldr	r3, [sp, #32]
 800b2a0:	42b3      	cmp	r3, r6
 800b2a2:	d100      	bne.n	800b2a6 <__gethex+0x132>
 800b2a4:	3606      	adds	r6, #6
 800b2a6:	0030      	movs	r0, r6
 800b2a8:	b00d      	add	sp, #52	; 0x34
 800b2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	2700      	movs	r7, #0
 800b2b0:	9d01      	ldr	r5, [sp, #4]
 800b2b2:	9304      	str	r3, [sp, #16]
 800b2b4:	e7c9      	b.n	800b24a <__gethex+0xd6>
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	9306      	str	r3, [sp, #24]
 800b2ba:	1cae      	adds	r6, r5, #2
 800b2bc:	e7d3      	b.n	800b266 <__gethex+0xf2>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e7fa      	b.n	800b2b8 <__gethex+0x144>
 800b2c2:	230a      	movs	r3, #10
 800b2c4:	435c      	muls	r4, r3
 800b2c6:	1824      	adds	r4, r4, r0
 800b2c8:	3c10      	subs	r4, #16
 800b2ca:	e7d5      	b.n	800b278 <__gethex+0x104>
 800b2cc:	002e      	movs	r6, r5
 800b2ce:	e7e0      	b.n	800b292 <__gethex+0x11e>
 800b2d0:	9b01      	ldr	r3, [sp, #4]
 800b2d2:	9904      	ldr	r1, [sp, #16]
 800b2d4:	1aeb      	subs	r3, r5, r3
 800b2d6:	3b01      	subs	r3, #1
 800b2d8:	2b07      	cmp	r3, #7
 800b2da:	dc0a      	bgt.n	800b2f2 <__gethex+0x17e>
 800b2dc:	9805      	ldr	r0, [sp, #20]
 800b2de:	f000 fa85 	bl	800b7ec <_Balloc>
 800b2e2:	1e04      	subs	r4, r0, #0
 800b2e4:	d108      	bne.n	800b2f8 <__gethex+0x184>
 800b2e6:	0002      	movs	r2, r0
 800b2e8:	21de      	movs	r1, #222	; 0xde
 800b2ea:	4b64      	ldr	r3, [pc, #400]	; (800b47c <__gethex+0x308>)
 800b2ec:	4864      	ldr	r0, [pc, #400]	; (800b480 <__gethex+0x30c>)
 800b2ee:	f001 f8fb 	bl	800c4e8 <__assert_func>
 800b2f2:	3101      	adds	r1, #1
 800b2f4:	105b      	asrs	r3, r3, #1
 800b2f6:	e7ef      	b.n	800b2d8 <__gethex+0x164>
 800b2f8:	0003      	movs	r3, r0
 800b2fa:	3314      	adds	r3, #20
 800b2fc:	9304      	str	r3, [sp, #16]
 800b2fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b300:	2300      	movs	r3, #0
 800b302:	001e      	movs	r6, r3
 800b304:	9306      	str	r3, [sp, #24]
 800b306:	9b01      	ldr	r3, [sp, #4]
 800b308:	42ab      	cmp	r3, r5
 800b30a:	d340      	bcc.n	800b38e <__gethex+0x21a>
 800b30c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b30e:	9b04      	ldr	r3, [sp, #16]
 800b310:	c540      	stmia	r5!, {r6}
 800b312:	1aed      	subs	r5, r5, r3
 800b314:	10ad      	asrs	r5, r5, #2
 800b316:	0030      	movs	r0, r6
 800b318:	6125      	str	r5, [r4, #16]
 800b31a:	f000 fb5f 	bl	800b9dc <__hi0bits>
 800b31e:	9b02      	ldr	r3, [sp, #8]
 800b320:	016d      	lsls	r5, r5, #5
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	1a2e      	subs	r6, r5, r0
 800b326:	9301      	str	r3, [sp, #4]
 800b328:	429e      	cmp	r6, r3
 800b32a:	dd5a      	ble.n	800b3e2 <__gethex+0x26e>
 800b32c:	1af6      	subs	r6, r6, r3
 800b32e:	0031      	movs	r1, r6
 800b330:	0020      	movs	r0, r4
 800b332:	f000 ff01 	bl	800c138 <__any_on>
 800b336:	1e05      	subs	r5, r0, #0
 800b338:	d016      	beq.n	800b368 <__gethex+0x1f4>
 800b33a:	2501      	movs	r5, #1
 800b33c:	211f      	movs	r1, #31
 800b33e:	0028      	movs	r0, r5
 800b340:	1e73      	subs	r3, r6, #1
 800b342:	4019      	ands	r1, r3
 800b344:	4088      	lsls	r0, r1
 800b346:	0001      	movs	r1, r0
 800b348:	115a      	asrs	r2, r3, #5
 800b34a:	9804      	ldr	r0, [sp, #16]
 800b34c:	0092      	lsls	r2, r2, #2
 800b34e:	5812      	ldr	r2, [r2, r0]
 800b350:	420a      	tst	r2, r1
 800b352:	d009      	beq.n	800b368 <__gethex+0x1f4>
 800b354:	42ab      	cmp	r3, r5
 800b356:	dd06      	ble.n	800b366 <__gethex+0x1f2>
 800b358:	0020      	movs	r0, r4
 800b35a:	1eb1      	subs	r1, r6, #2
 800b35c:	f000 feec 	bl	800c138 <__any_on>
 800b360:	3502      	adds	r5, #2
 800b362:	2800      	cmp	r0, #0
 800b364:	d100      	bne.n	800b368 <__gethex+0x1f4>
 800b366:	2502      	movs	r5, #2
 800b368:	0031      	movs	r1, r6
 800b36a:	0020      	movs	r0, r4
 800b36c:	f7ff fe98 	bl	800b0a0 <rshift>
 800b370:	19bf      	adds	r7, r7, r6
 800b372:	9b02      	ldr	r3, [sp, #8]
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	9303      	str	r3, [sp, #12]
 800b378:	42bb      	cmp	r3, r7
 800b37a:	da42      	bge.n	800b402 <__gethex+0x28e>
 800b37c:	0021      	movs	r1, r4
 800b37e:	9805      	ldr	r0, [sp, #20]
 800b380:	f000 fa78 	bl	800b874 <_Bfree>
 800b384:	2300      	movs	r3, #0
 800b386:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b388:	26a3      	movs	r6, #163	; 0xa3
 800b38a:	6013      	str	r3, [r2, #0]
 800b38c:	e78b      	b.n	800b2a6 <__gethex+0x132>
 800b38e:	1e6b      	subs	r3, r5, #1
 800b390:	9308      	str	r3, [sp, #32]
 800b392:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	4293      	cmp	r3, r2
 800b398:	d014      	beq.n	800b3c4 <__gethex+0x250>
 800b39a:	9b06      	ldr	r3, [sp, #24]
 800b39c:	2b20      	cmp	r3, #32
 800b39e:	d104      	bne.n	800b3aa <__gethex+0x236>
 800b3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3a2:	c340      	stmia	r3!, {r6}
 800b3a4:	2600      	movs	r6, #0
 800b3a6:	9309      	str	r3, [sp, #36]	; 0x24
 800b3a8:	9606      	str	r6, [sp, #24]
 800b3aa:	9b08      	ldr	r3, [sp, #32]
 800b3ac:	7818      	ldrb	r0, [r3, #0]
 800b3ae:	f7ff fecb 	bl	800b148 <__hexdig_fun>
 800b3b2:	230f      	movs	r3, #15
 800b3b4:	4018      	ands	r0, r3
 800b3b6:	9b06      	ldr	r3, [sp, #24]
 800b3b8:	9d08      	ldr	r5, [sp, #32]
 800b3ba:	4098      	lsls	r0, r3
 800b3bc:	3304      	adds	r3, #4
 800b3be:	4306      	orrs	r6, r0
 800b3c0:	9306      	str	r3, [sp, #24]
 800b3c2:	e7a0      	b.n	800b306 <__gethex+0x192>
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	9a03      	ldr	r2, [sp, #12]
 800b3c8:	1a9d      	subs	r5, r3, r2
 800b3ca:	9b08      	ldr	r3, [sp, #32]
 800b3cc:	195d      	adds	r5, r3, r5
 800b3ce:	9b01      	ldr	r3, [sp, #4]
 800b3d0:	429d      	cmp	r5, r3
 800b3d2:	d3e2      	bcc.n	800b39a <__gethex+0x226>
 800b3d4:	0028      	movs	r0, r5
 800b3d6:	9907      	ldr	r1, [sp, #28]
 800b3d8:	f001 f866 	bl	800c4a8 <strncmp>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d1dc      	bne.n	800b39a <__gethex+0x226>
 800b3e0:	e791      	b.n	800b306 <__gethex+0x192>
 800b3e2:	9b01      	ldr	r3, [sp, #4]
 800b3e4:	2500      	movs	r5, #0
 800b3e6:	429e      	cmp	r6, r3
 800b3e8:	dac3      	bge.n	800b372 <__gethex+0x1fe>
 800b3ea:	1b9e      	subs	r6, r3, r6
 800b3ec:	0021      	movs	r1, r4
 800b3ee:	0032      	movs	r2, r6
 800b3f0:	9805      	ldr	r0, [sp, #20]
 800b3f2:	f000 fc5d 	bl	800bcb0 <__lshift>
 800b3f6:	0003      	movs	r3, r0
 800b3f8:	3314      	adds	r3, #20
 800b3fa:	0004      	movs	r4, r0
 800b3fc:	1bbf      	subs	r7, r7, r6
 800b3fe:	9304      	str	r3, [sp, #16]
 800b400:	e7b7      	b.n	800b372 <__gethex+0x1fe>
 800b402:	9b02      	ldr	r3, [sp, #8]
 800b404:	685e      	ldr	r6, [r3, #4]
 800b406:	42be      	cmp	r6, r7
 800b408:	dd71      	ble.n	800b4ee <__gethex+0x37a>
 800b40a:	9b01      	ldr	r3, [sp, #4]
 800b40c:	1bf6      	subs	r6, r6, r7
 800b40e:	42b3      	cmp	r3, r6
 800b410:	dc38      	bgt.n	800b484 <__gethex+0x310>
 800b412:	9b02      	ldr	r3, [sp, #8]
 800b414:	68db      	ldr	r3, [r3, #12]
 800b416:	2b02      	cmp	r3, #2
 800b418:	d026      	beq.n	800b468 <__gethex+0x2f4>
 800b41a:	2b03      	cmp	r3, #3
 800b41c:	d028      	beq.n	800b470 <__gethex+0x2fc>
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d119      	bne.n	800b456 <__gethex+0x2e2>
 800b422:	9b01      	ldr	r3, [sp, #4]
 800b424:	42b3      	cmp	r3, r6
 800b426:	d116      	bne.n	800b456 <__gethex+0x2e2>
 800b428:	2b01      	cmp	r3, #1
 800b42a:	d10d      	bne.n	800b448 <__gethex+0x2d4>
 800b42c:	9b02      	ldr	r3, [sp, #8]
 800b42e:	2662      	movs	r6, #98	; 0x62
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	9301      	str	r3, [sp, #4]
 800b434:	9a01      	ldr	r2, [sp, #4]
 800b436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b438:	601a      	str	r2, [r3, #0]
 800b43a:	2301      	movs	r3, #1
 800b43c:	9a04      	ldr	r2, [sp, #16]
 800b43e:	6123      	str	r3, [r4, #16]
 800b440:	6013      	str	r3, [r2, #0]
 800b442:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b444:	601c      	str	r4, [r3, #0]
 800b446:	e72e      	b.n	800b2a6 <__gethex+0x132>
 800b448:	9901      	ldr	r1, [sp, #4]
 800b44a:	0020      	movs	r0, r4
 800b44c:	3901      	subs	r1, #1
 800b44e:	f000 fe73 	bl	800c138 <__any_on>
 800b452:	2800      	cmp	r0, #0
 800b454:	d1ea      	bne.n	800b42c <__gethex+0x2b8>
 800b456:	0021      	movs	r1, r4
 800b458:	9805      	ldr	r0, [sp, #20]
 800b45a:	f000 fa0b 	bl	800b874 <_Bfree>
 800b45e:	2300      	movs	r3, #0
 800b460:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b462:	2650      	movs	r6, #80	; 0x50
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	e71e      	b.n	800b2a6 <__gethex+0x132>
 800b468:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d1f3      	bne.n	800b456 <__gethex+0x2e2>
 800b46e:	e7dd      	b.n	800b42c <__gethex+0x2b8>
 800b470:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b472:	2b00      	cmp	r3, #0
 800b474:	d1da      	bne.n	800b42c <__gethex+0x2b8>
 800b476:	e7ee      	b.n	800b456 <__gethex+0x2e2>
 800b478:	0800d550 	.word	0x0800d550
 800b47c:	0800d4d7 	.word	0x0800d4d7
 800b480:	0800d4e8 	.word	0x0800d4e8
 800b484:	1e77      	subs	r7, r6, #1
 800b486:	2d00      	cmp	r5, #0
 800b488:	d12f      	bne.n	800b4ea <__gethex+0x376>
 800b48a:	2f00      	cmp	r7, #0
 800b48c:	d004      	beq.n	800b498 <__gethex+0x324>
 800b48e:	0039      	movs	r1, r7
 800b490:	0020      	movs	r0, r4
 800b492:	f000 fe51 	bl	800c138 <__any_on>
 800b496:	0005      	movs	r5, r0
 800b498:	231f      	movs	r3, #31
 800b49a:	117a      	asrs	r2, r7, #5
 800b49c:	401f      	ands	r7, r3
 800b49e:	3b1e      	subs	r3, #30
 800b4a0:	40bb      	lsls	r3, r7
 800b4a2:	9904      	ldr	r1, [sp, #16]
 800b4a4:	0092      	lsls	r2, r2, #2
 800b4a6:	5852      	ldr	r2, [r2, r1]
 800b4a8:	421a      	tst	r2, r3
 800b4aa:	d001      	beq.n	800b4b0 <__gethex+0x33c>
 800b4ac:	2302      	movs	r3, #2
 800b4ae:	431d      	orrs	r5, r3
 800b4b0:	9b01      	ldr	r3, [sp, #4]
 800b4b2:	0031      	movs	r1, r6
 800b4b4:	1b9b      	subs	r3, r3, r6
 800b4b6:	2602      	movs	r6, #2
 800b4b8:	0020      	movs	r0, r4
 800b4ba:	9301      	str	r3, [sp, #4]
 800b4bc:	f7ff fdf0 	bl	800b0a0 <rshift>
 800b4c0:	9b02      	ldr	r3, [sp, #8]
 800b4c2:	685f      	ldr	r7, [r3, #4]
 800b4c4:	2d00      	cmp	r5, #0
 800b4c6:	d041      	beq.n	800b54c <__gethex+0x3d8>
 800b4c8:	9b02      	ldr	r3, [sp, #8]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	2b02      	cmp	r3, #2
 800b4ce:	d010      	beq.n	800b4f2 <__gethex+0x37e>
 800b4d0:	2b03      	cmp	r3, #3
 800b4d2:	d012      	beq.n	800b4fa <__gethex+0x386>
 800b4d4:	2b01      	cmp	r3, #1
 800b4d6:	d106      	bne.n	800b4e6 <__gethex+0x372>
 800b4d8:	07aa      	lsls	r2, r5, #30
 800b4da:	d504      	bpl.n	800b4e6 <__gethex+0x372>
 800b4dc:	9a04      	ldr	r2, [sp, #16]
 800b4de:	6810      	ldr	r0, [r2, #0]
 800b4e0:	4305      	orrs	r5, r0
 800b4e2:	421d      	tst	r5, r3
 800b4e4:	d10c      	bne.n	800b500 <__gethex+0x38c>
 800b4e6:	2310      	movs	r3, #16
 800b4e8:	e02f      	b.n	800b54a <__gethex+0x3d6>
 800b4ea:	2501      	movs	r5, #1
 800b4ec:	e7d4      	b.n	800b498 <__gethex+0x324>
 800b4ee:	2601      	movs	r6, #1
 800b4f0:	e7e8      	b.n	800b4c4 <__gethex+0x350>
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b4f6:	1a9b      	subs	r3, r3, r2
 800b4f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800b4fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d0f2      	beq.n	800b4e6 <__gethex+0x372>
 800b500:	6923      	ldr	r3, [r4, #16]
 800b502:	2000      	movs	r0, #0
 800b504:	9303      	str	r3, [sp, #12]
 800b506:	009b      	lsls	r3, r3, #2
 800b508:	9304      	str	r3, [sp, #16]
 800b50a:	0023      	movs	r3, r4
 800b50c:	9a04      	ldr	r2, [sp, #16]
 800b50e:	3314      	adds	r3, #20
 800b510:	1899      	adds	r1, r3, r2
 800b512:	681a      	ldr	r2, [r3, #0]
 800b514:	1c55      	adds	r5, r2, #1
 800b516:	d01e      	beq.n	800b556 <__gethex+0x3e2>
 800b518:	3201      	adds	r2, #1
 800b51a:	601a      	str	r2, [r3, #0]
 800b51c:	0023      	movs	r3, r4
 800b51e:	3314      	adds	r3, #20
 800b520:	2e02      	cmp	r6, #2
 800b522:	d140      	bne.n	800b5a6 <__gethex+0x432>
 800b524:	9a02      	ldr	r2, [sp, #8]
 800b526:	9901      	ldr	r1, [sp, #4]
 800b528:	6812      	ldr	r2, [r2, #0]
 800b52a:	3a01      	subs	r2, #1
 800b52c:	428a      	cmp	r2, r1
 800b52e:	d10b      	bne.n	800b548 <__gethex+0x3d4>
 800b530:	114a      	asrs	r2, r1, #5
 800b532:	211f      	movs	r1, #31
 800b534:	9801      	ldr	r0, [sp, #4]
 800b536:	0092      	lsls	r2, r2, #2
 800b538:	4001      	ands	r1, r0
 800b53a:	2001      	movs	r0, #1
 800b53c:	0005      	movs	r5, r0
 800b53e:	408d      	lsls	r5, r1
 800b540:	58d3      	ldr	r3, [r2, r3]
 800b542:	422b      	tst	r3, r5
 800b544:	d000      	beq.n	800b548 <__gethex+0x3d4>
 800b546:	2601      	movs	r6, #1
 800b548:	2320      	movs	r3, #32
 800b54a:	431e      	orrs	r6, r3
 800b54c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b54e:	601c      	str	r4, [r3, #0]
 800b550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b552:	601f      	str	r7, [r3, #0]
 800b554:	e6a7      	b.n	800b2a6 <__gethex+0x132>
 800b556:	c301      	stmia	r3!, {r0}
 800b558:	4299      	cmp	r1, r3
 800b55a:	d8da      	bhi.n	800b512 <__gethex+0x39e>
 800b55c:	9b03      	ldr	r3, [sp, #12]
 800b55e:	68a2      	ldr	r2, [r4, #8]
 800b560:	4293      	cmp	r3, r2
 800b562:	db17      	blt.n	800b594 <__gethex+0x420>
 800b564:	6863      	ldr	r3, [r4, #4]
 800b566:	9805      	ldr	r0, [sp, #20]
 800b568:	1c59      	adds	r1, r3, #1
 800b56a:	f000 f93f 	bl	800b7ec <_Balloc>
 800b56e:	1e05      	subs	r5, r0, #0
 800b570:	d103      	bne.n	800b57a <__gethex+0x406>
 800b572:	0002      	movs	r2, r0
 800b574:	2184      	movs	r1, #132	; 0x84
 800b576:	4b1c      	ldr	r3, [pc, #112]	; (800b5e8 <__gethex+0x474>)
 800b578:	e6b8      	b.n	800b2ec <__gethex+0x178>
 800b57a:	0021      	movs	r1, r4
 800b57c:	6923      	ldr	r3, [r4, #16]
 800b57e:	310c      	adds	r1, #12
 800b580:	1c9a      	adds	r2, r3, #2
 800b582:	0092      	lsls	r2, r2, #2
 800b584:	300c      	adds	r0, #12
 800b586:	f7fd f87f 	bl	8008688 <memcpy>
 800b58a:	0021      	movs	r1, r4
 800b58c:	9805      	ldr	r0, [sp, #20]
 800b58e:	f000 f971 	bl	800b874 <_Bfree>
 800b592:	002c      	movs	r4, r5
 800b594:	6923      	ldr	r3, [r4, #16]
 800b596:	1c5a      	adds	r2, r3, #1
 800b598:	6122      	str	r2, [r4, #16]
 800b59a:	2201      	movs	r2, #1
 800b59c:	3304      	adds	r3, #4
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	18e3      	adds	r3, r4, r3
 800b5a2:	605a      	str	r2, [r3, #4]
 800b5a4:	e7ba      	b.n	800b51c <__gethex+0x3a8>
 800b5a6:	6922      	ldr	r2, [r4, #16]
 800b5a8:	9903      	ldr	r1, [sp, #12]
 800b5aa:	428a      	cmp	r2, r1
 800b5ac:	dd09      	ble.n	800b5c2 <__gethex+0x44e>
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	0020      	movs	r0, r4
 800b5b2:	f7ff fd75 	bl	800b0a0 <rshift>
 800b5b6:	9b02      	ldr	r3, [sp, #8]
 800b5b8:	3701      	adds	r7, #1
 800b5ba:	689b      	ldr	r3, [r3, #8]
 800b5bc:	42bb      	cmp	r3, r7
 800b5be:	dac2      	bge.n	800b546 <__gethex+0x3d2>
 800b5c0:	e6dc      	b.n	800b37c <__gethex+0x208>
 800b5c2:	221f      	movs	r2, #31
 800b5c4:	9d01      	ldr	r5, [sp, #4]
 800b5c6:	9901      	ldr	r1, [sp, #4]
 800b5c8:	2601      	movs	r6, #1
 800b5ca:	4015      	ands	r5, r2
 800b5cc:	4211      	tst	r1, r2
 800b5ce:	d0bb      	beq.n	800b548 <__gethex+0x3d4>
 800b5d0:	9a04      	ldr	r2, [sp, #16]
 800b5d2:	189b      	adds	r3, r3, r2
 800b5d4:	3b04      	subs	r3, #4
 800b5d6:	6818      	ldr	r0, [r3, #0]
 800b5d8:	f000 fa00 	bl	800b9dc <__hi0bits>
 800b5dc:	2320      	movs	r3, #32
 800b5de:	1b5d      	subs	r5, r3, r5
 800b5e0:	42a8      	cmp	r0, r5
 800b5e2:	dbe4      	blt.n	800b5ae <__gethex+0x43a>
 800b5e4:	e7b0      	b.n	800b548 <__gethex+0x3d4>
 800b5e6:	46c0      	nop			; (mov r8, r8)
 800b5e8:	0800d4d7 	.word	0x0800d4d7

0800b5ec <L_shift>:
 800b5ec:	2308      	movs	r3, #8
 800b5ee:	b570      	push	{r4, r5, r6, lr}
 800b5f0:	2520      	movs	r5, #32
 800b5f2:	1a9a      	subs	r2, r3, r2
 800b5f4:	0092      	lsls	r2, r2, #2
 800b5f6:	1aad      	subs	r5, r5, r2
 800b5f8:	6843      	ldr	r3, [r0, #4]
 800b5fa:	6806      	ldr	r6, [r0, #0]
 800b5fc:	001c      	movs	r4, r3
 800b5fe:	40ac      	lsls	r4, r5
 800b600:	40d3      	lsrs	r3, r2
 800b602:	4334      	orrs	r4, r6
 800b604:	6004      	str	r4, [r0, #0]
 800b606:	6043      	str	r3, [r0, #4]
 800b608:	3004      	adds	r0, #4
 800b60a:	4288      	cmp	r0, r1
 800b60c:	d3f4      	bcc.n	800b5f8 <L_shift+0xc>
 800b60e:	bd70      	pop	{r4, r5, r6, pc}

0800b610 <__match>:
 800b610:	b530      	push	{r4, r5, lr}
 800b612:	6803      	ldr	r3, [r0, #0]
 800b614:	780c      	ldrb	r4, [r1, #0]
 800b616:	3301      	adds	r3, #1
 800b618:	2c00      	cmp	r4, #0
 800b61a:	d102      	bne.n	800b622 <__match+0x12>
 800b61c:	6003      	str	r3, [r0, #0]
 800b61e:	2001      	movs	r0, #1
 800b620:	bd30      	pop	{r4, r5, pc}
 800b622:	781a      	ldrb	r2, [r3, #0]
 800b624:	0015      	movs	r5, r2
 800b626:	3d41      	subs	r5, #65	; 0x41
 800b628:	2d19      	cmp	r5, #25
 800b62a:	d800      	bhi.n	800b62e <__match+0x1e>
 800b62c:	3220      	adds	r2, #32
 800b62e:	3101      	adds	r1, #1
 800b630:	42a2      	cmp	r2, r4
 800b632:	d0ef      	beq.n	800b614 <__match+0x4>
 800b634:	2000      	movs	r0, #0
 800b636:	e7f3      	b.n	800b620 <__match+0x10>

0800b638 <__hexnan>:
 800b638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b63a:	680b      	ldr	r3, [r1, #0]
 800b63c:	b08b      	sub	sp, #44	; 0x2c
 800b63e:	9201      	str	r2, [sp, #4]
 800b640:	9901      	ldr	r1, [sp, #4]
 800b642:	115a      	asrs	r2, r3, #5
 800b644:	0092      	lsls	r2, r2, #2
 800b646:	188a      	adds	r2, r1, r2
 800b648:	9202      	str	r2, [sp, #8]
 800b64a:	0019      	movs	r1, r3
 800b64c:	221f      	movs	r2, #31
 800b64e:	4011      	ands	r1, r2
 800b650:	9008      	str	r0, [sp, #32]
 800b652:	9106      	str	r1, [sp, #24]
 800b654:	4213      	tst	r3, r2
 800b656:	d002      	beq.n	800b65e <__hexnan+0x26>
 800b658:	9b02      	ldr	r3, [sp, #8]
 800b65a:	3304      	adds	r3, #4
 800b65c:	9302      	str	r3, [sp, #8]
 800b65e:	9b02      	ldr	r3, [sp, #8]
 800b660:	2500      	movs	r5, #0
 800b662:	1f1e      	subs	r6, r3, #4
 800b664:	0037      	movs	r7, r6
 800b666:	0034      	movs	r4, r6
 800b668:	9b08      	ldr	r3, [sp, #32]
 800b66a:	6035      	str	r5, [r6, #0]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	9507      	str	r5, [sp, #28]
 800b670:	9305      	str	r3, [sp, #20]
 800b672:	9503      	str	r5, [sp, #12]
 800b674:	9b05      	ldr	r3, [sp, #20]
 800b676:	3301      	adds	r3, #1
 800b678:	9309      	str	r3, [sp, #36]	; 0x24
 800b67a:	9b05      	ldr	r3, [sp, #20]
 800b67c:	785b      	ldrb	r3, [r3, #1]
 800b67e:	9304      	str	r3, [sp, #16]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d028      	beq.n	800b6d6 <__hexnan+0x9e>
 800b684:	9804      	ldr	r0, [sp, #16]
 800b686:	f7ff fd5f 	bl	800b148 <__hexdig_fun>
 800b68a:	2800      	cmp	r0, #0
 800b68c:	d154      	bne.n	800b738 <__hexnan+0x100>
 800b68e:	9b04      	ldr	r3, [sp, #16]
 800b690:	2b20      	cmp	r3, #32
 800b692:	d819      	bhi.n	800b6c8 <__hexnan+0x90>
 800b694:	9b03      	ldr	r3, [sp, #12]
 800b696:	9a07      	ldr	r2, [sp, #28]
 800b698:	4293      	cmp	r3, r2
 800b69a:	dd12      	ble.n	800b6c2 <__hexnan+0x8a>
 800b69c:	42bc      	cmp	r4, r7
 800b69e:	d206      	bcs.n	800b6ae <__hexnan+0x76>
 800b6a0:	2d07      	cmp	r5, #7
 800b6a2:	dc04      	bgt.n	800b6ae <__hexnan+0x76>
 800b6a4:	002a      	movs	r2, r5
 800b6a6:	0039      	movs	r1, r7
 800b6a8:	0020      	movs	r0, r4
 800b6aa:	f7ff ff9f 	bl	800b5ec <L_shift>
 800b6ae:	9b01      	ldr	r3, [sp, #4]
 800b6b0:	2508      	movs	r5, #8
 800b6b2:	429c      	cmp	r4, r3
 800b6b4:	d905      	bls.n	800b6c2 <__hexnan+0x8a>
 800b6b6:	1f27      	subs	r7, r4, #4
 800b6b8:	2500      	movs	r5, #0
 800b6ba:	003c      	movs	r4, r7
 800b6bc:	9b03      	ldr	r3, [sp, #12]
 800b6be:	603d      	str	r5, [r7, #0]
 800b6c0:	9307      	str	r3, [sp, #28]
 800b6c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6c4:	9305      	str	r3, [sp, #20]
 800b6c6:	e7d5      	b.n	800b674 <__hexnan+0x3c>
 800b6c8:	9b04      	ldr	r3, [sp, #16]
 800b6ca:	2b29      	cmp	r3, #41	; 0x29
 800b6cc:	d159      	bne.n	800b782 <__hexnan+0x14a>
 800b6ce:	9b05      	ldr	r3, [sp, #20]
 800b6d0:	9a08      	ldr	r2, [sp, #32]
 800b6d2:	3302      	adds	r3, #2
 800b6d4:	6013      	str	r3, [r2, #0]
 800b6d6:	9b03      	ldr	r3, [sp, #12]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d052      	beq.n	800b782 <__hexnan+0x14a>
 800b6dc:	42bc      	cmp	r4, r7
 800b6de:	d206      	bcs.n	800b6ee <__hexnan+0xb6>
 800b6e0:	2d07      	cmp	r5, #7
 800b6e2:	dc04      	bgt.n	800b6ee <__hexnan+0xb6>
 800b6e4:	002a      	movs	r2, r5
 800b6e6:	0039      	movs	r1, r7
 800b6e8:	0020      	movs	r0, r4
 800b6ea:	f7ff ff7f 	bl	800b5ec <L_shift>
 800b6ee:	9b01      	ldr	r3, [sp, #4]
 800b6f0:	429c      	cmp	r4, r3
 800b6f2:	d935      	bls.n	800b760 <__hexnan+0x128>
 800b6f4:	001a      	movs	r2, r3
 800b6f6:	0023      	movs	r3, r4
 800b6f8:	cb02      	ldmia	r3!, {r1}
 800b6fa:	c202      	stmia	r2!, {r1}
 800b6fc:	429e      	cmp	r6, r3
 800b6fe:	d2fb      	bcs.n	800b6f8 <__hexnan+0xc0>
 800b700:	9b02      	ldr	r3, [sp, #8]
 800b702:	1c61      	adds	r1, r4, #1
 800b704:	1eda      	subs	r2, r3, #3
 800b706:	2304      	movs	r3, #4
 800b708:	4291      	cmp	r1, r2
 800b70a:	d805      	bhi.n	800b718 <__hexnan+0xe0>
 800b70c:	9b02      	ldr	r3, [sp, #8]
 800b70e:	3b04      	subs	r3, #4
 800b710:	1b1b      	subs	r3, r3, r4
 800b712:	089b      	lsrs	r3, r3, #2
 800b714:	3301      	adds	r3, #1
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	9a01      	ldr	r2, [sp, #4]
 800b71a:	18d3      	adds	r3, r2, r3
 800b71c:	2200      	movs	r2, #0
 800b71e:	c304      	stmia	r3!, {r2}
 800b720:	429e      	cmp	r6, r3
 800b722:	d2fc      	bcs.n	800b71e <__hexnan+0xe6>
 800b724:	6833      	ldr	r3, [r6, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d104      	bne.n	800b734 <__hexnan+0xfc>
 800b72a:	9b01      	ldr	r3, [sp, #4]
 800b72c:	429e      	cmp	r6, r3
 800b72e:	d126      	bne.n	800b77e <__hexnan+0x146>
 800b730:	2301      	movs	r3, #1
 800b732:	6033      	str	r3, [r6, #0]
 800b734:	2005      	movs	r0, #5
 800b736:	e025      	b.n	800b784 <__hexnan+0x14c>
 800b738:	9b03      	ldr	r3, [sp, #12]
 800b73a:	3501      	adds	r5, #1
 800b73c:	3301      	adds	r3, #1
 800b73e:	9303      	str	r3, [sp, #12]
 800b740:	2d08      	cmp	r5, #8
 800b742:	dd06      	ble.n	800b752 <__hexnan+0x11a>
 800b744:	9b01      	ldr	r3, [sp, #4]
 800b746:	429c      	cmp	r4, r3
 800b748:	d9bb      	bls.n	800b6c2 <__hexnan+0x8a>
 800b74a:	2300      	movs	r3, #0
 800b74c:	2501      	movs	r5, #1
 800b74e:	3c04      	subs	r4, #4
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	220f      	movs	r2, #15
 800b754:	6823      	ldr	r3, [r4, #0]
 800b756:	4010      	ands	r0, r2
 800b758:	011b      	lsls	r3, r3, #4
 800b75a:	4318      	orrs	r0, r3
 800b75c:	6020      	str	r0, [r4, #0]
 800b75e:	e7b0      	b.n	800b6c2 <__hexnan+0x8a>
 800b760:	9b06      	ldr	r3, [sp, #24]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d0de      	beq.n	800b724 <__hexnan+0xec>
 800b766:	2120      	movs	r1, #32
 800b768:	9a06      	ldr	r2, [sp, #24]
 800b76a:	9b02      	ldr	r3, [sp, #8]
 800b76c:	1a89      	subs	r1, r1, r2
 800b76e:	2201      	movs	r2, #1
 800b770:	4252      	negs	r2, r2
 800b772:	40ca      	lsrs	r2, r1
 800b774:	3b04      	subs	r3, #4
 800b776:	6819      	ldr	r1, [r3, #0]
 800b778:	400a      	ands	r2, r1
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	e7d2      	b.n	800b724 <__hexnan+0xec>
 800b77e:	3e04      	subs	r6, #4
 800b780:	e7d0      	b.n	800b724 <__hexnan+0xec>
 800b782:	2004      	movs	r0, #4
 800b784:	b00b      	add	sp, #44	; 0x2c
 800b786:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b788 <_localeconv_r>:
 800b788:	4800      	ldr	r0, [pc, #0]	; (800b78c <_localeconv_r+0x4>)
 800b78a:	4770      	bx	lr
 800b78c:	20000164 	.word	0x20000164

0800b790 <__ascii_mbtowc>:
 800b790:	b082      	sub	sp, #8
 800b792:	2900      	cmp	r1, #0
 800b794:	d100      	bne.n	800b798 <__ascii_mbtowc+0x8>
 800b796:	a901      	add	r1, sp, #4
 800b798:	1e10      	subs	r0, r2, #0
 800b79a:	d006      	beq.n	800b7aa <__ascii_mbtowc+0x1a>
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d006      	beq.n	800b7ae <__ascii_mbtowc+0x1e>
 800b7a0:	7813      	ldrb	r3, [r2, #0]
 800b7a2:	600b      	str	r3, [r1, #0]
 800b7a4:	7810      	ldrb	r0, [r2, #0]
 800b7a6:	1e43      	subs	r3, r0, #1
 800b7a8:	4198      	sbcs	r0, r3
 800b7aa:	b002      	add	sp, #8
 800b7ac:	4770      	bx	lr
 800b7ae:	2002      	movs	r0, #2
 800b7b0:	4240      	negs	r0, r0
 800b7b2:	e7fa      	b.n	800b7aa <__ascii_mbtowc+0x1a>

0800b7b4 <memchr>:
 800b7b4:	b2c9      	uxtb	r1, r1
 800b7b6:	1882      	adds	r2, r0, r2
 800b7b8:	4290      	cmp	r0, r2
 800b7ba:	d101      	bne.n	800b7c0 <memchr+0xc>
 800b7bc:	2000      	movs	r0, #0
 800b7be:	4770      	bx	lr
 800b7c0:	7803      	ldrb	r3, [r0, #0]
 800b7c2:	428b      	cmp	r3, r1
 800b7c4:	d0fb      	beq.n	800b7be <memchr+0xa>
 800b7c6:	3001      	adds	r0, #1
 800b7c8:	e7f6      	b.n	800b7b8 <memchr+0x4>
	...

0800b7cc <__malloc_lock>:
 800b7cc:	b510      	push	{r4, lr}
 800b7ce:	4802      	ldr	r0, [pc, #8]	; (800b7d8 <__malloc_lock+0xc>)
 800b7d0:	f000 feb9 	bl	800c546 <__retarget_lock_acquire_recursive>
 800b7d4:	bd10      	pop	{r4, pc}
 800b7d6:	46c0      	nop			; (mov r8, r8)
 800b7d8:	200004e4 	.word	0x200004e4

0800b7dc <__malloc_unlock>:
 800b7dc:	b510      	push	{r4, lr}
 800b7de:	4802      	ldr	r0, [pc, #8]	; (800b7e8 <__malloc_unlock+0xc>)
 800b7e0:	f000 feb2 	bl	800c548 <__retarget_lock_release_recursive>
 800b7e4:	bd10      	pop	{r4, pc}
 800b7e6:	46c0      	nop			; (mov r8, r8)
 800b7e8:	200004e4 	.word	0x200004e4

0800b7ec <_Balloc>:
 800b7ec:	b570      	push	{r4, r5, r6, lr}
 800b7ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b7f0:	0006      	movs	r6, r0
 800b7f2:	000c      	movs	r4, r1
 800b7f4:	2d00      	cmp	r5, #0
 800b7f6:	d10e      	bne.n	800b816 <_Balloc+0x2a>
 800b7f8:	2010      	movs	r0, #16
 800b7fa:	f7fc ff3b 	bl	8008674 <malloc>
 800b7fe:	1e02      	subs	r2, r0, #0
 800b800:	6270      	str	r0, [r6, #36]	; 0x24
 800b802:	d104      	bne.n	800b80e <_Balloc+0x22>
 800b804:	2166      	movs	r1, #102	; 0x66
 800b806:	4b19      	ldr	r3, [pc, #100]	; (800b86c <_Balloc+0x80>)
 800b808:	4819      	ldr	r0, [pc, #100]	; (800b870 <_Balloc+0x84>)
 800b80a:	f000 fe6d 	bl	800c4e8 <__assert_func>
 800b80e:	6045      	str	r5, [r0, #4]
 800b810:	6085      	str	r5, [r0, #8]
 800b812:	6005      	str	r5, [r0, #0]
 800b814:	60c5      	str	r5, [r0, #12]
 800b816:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800b818:	68eb      	ldr	r3, [r5, #12]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d013      	beq.n	800b846 <_Balloc+0x5a>
 800b81e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b820:	00a2      	lsls	r2, r4, #2
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	189b      	adds	r3, r3, r2
 800b826:	6818      	ldr	r0, [r3, #0]
 800b828:	2800      	cmp	r0, #0
 800b82a:	d118      	bne.n	800b85e <_Balloc+0x72>
 800b82c:	2101      	movs	r1, #1
 800b82e:	000d      	movs	r5, r1
 800b830:	40a5      	lsls	r5, r4
 800b832:	1d6a      	adds	r2, r5, #5
 800b834:	0030      	movs	r0, r6
 800b836:	0092      	lsls	r2, r2, #2
 800b838:	f000 fca1 	bl	800c17e <_calloc_r>
 800b83c:	2800      	cmp	r0, #0
 800b83e:	d00c      	beq.n	800b85a <_Balloc+0x6e>
 800b840:	6044      	str	r4, [r0, #4]
 800b842:	6085      	str	r5, [r0, #8]
 800b844:	e00d      	b.n	800b862 <_Balloc+0x76>
 800b846:	2221      	movs	r2, #33	; 0x21
 800b848:	2104      	movs	r1, #4
 800b84a:	0030      	movs	r0, r6
 800b84c:	f000 fc97 	bl	800c17e <_calloc_r>
 800b850:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b852:	60e8      	str	r0, [r5, #12]
 800b854:	68db      	ldr	r3, [r3, #12]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d1e1      	bne.n	800b81e <_Balloc+0x32>
 800b85a:	2000      	movs	r0, #0
 800b85c:	bd70      	pop	{r4, r5, r6, pc}
 800b85e:	6802      	ldr	r2, [r0, #0]
 800b860:	601a      	str	r2, [r3, #0]
 800b862:	2300      	movs	r3, #0
 800b864:	6103      	str	r3, [r0, #16]
 800b866:	60c3      	str	r3, [r0, #12]
 800b868:	e7f8      	b.n	800b85c <_Balloc+0x70>
 800b86a:	46c0      	nop			; (mov r8, r8)
 800b86c:	0800d465 	.word	0x0800d465
 800b870:	0800d564 	.word	0x0800d564

0800b874 <_Bfree>:
 800b874:	b570      	push	{r4, r5, r6, lr}
 800b876:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b878:	0005      	movs	r5, r0
 800b87a:	000c      	movs	r4, r1
 800b87c:	2e00      	cmp	r6, #0
 800b87e:	d10e      	bne.n	800b89e <_Bfree+0x2a>
 800b880:	2010      	movs	r0, #16
 800b882:	f7fc fef7 	bl	8008674 <malloc>
 800b886:	1e02      	subs	r2, r0, #0
 800b888:	6268      	str	r0, [r5, #36]	; 0x24
 800b88a:	d104      	bne.n	800b896 <_Bfree+0x22>
 800b88c:	218a      	movs	r1, #138	; 0x8a
 800b88e:	4b09      	ldr	r3, [pc, #36]	; (800b8b4 <_Bfree+0x40>)
 800b890:	4809      	ldr	r0, [pc, #36]	; (800b8b8 <_Bfree+0x44>)
 800b892:	f000 fe29 	bl	800c4e8 <__assert_func>
 800b896:	6046      	str	r6, [r0, #4]
 800b898:	6086      	str	r6, [r0, #8]
 800b89a:	6006      	str	r6, [r0, #0]
 800b89c:	60c6      	str	r6, [r0, #12]
 800b89e:	2c00      	cmp	r4, #0
 800b8a0:	d007      	beq.n	800b8b2 <_Bfree+0x3e>
 800b8a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b8a4:	6862      	ldr	r2, [r4, #4]
 800b8a6:	68db      	ldr	r3, [r3, #12]
 800b8a8:	0092      	lsls	r2, r2, #2
 800b8aa:	189b      	adds	r3, r3, r2
 800b8ac:	681a      	ldr	r2, [r3, #0]
 800b8ae:	6022      	str	r2, [r4, #0]
 800b8b0:	601c      	str	r4, [r3, #0]
 800b8b2:	bd70      	pop	{r4, r5, r6, pc}
 800b8b4:	0800d465 	.word	0x0800d465
 800b8b8:	0800d564 	.word	0x0800d564

0800b8bc <__multadd>:
 800b8bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8be:	000e      	movs	r6, r1
 800b8c0:	9001      	str	r0, [sp, #4]
 800b8c2:	000c      	movs	r4, r1
 800b8c4:	001d      	movs	r5, r3
 800b8c6:	2000      	movs	r0, #0
 800b8c8:	690f      	ldr	r7, [r1, #16]
 800b8ca:	3614      	adds	r6, #20
 800b8cc:	6833      	ldr	r3, [r6, #0]
 800b8ce:	3001      	adds	r0, #1
 800b8d0:	b299      	uxth	r1, r3
 800b8d2:	4351      	muls	r1, r2
 800b8d4:	0c1b      	lsrs	r3, r3, #16
 800b8d6:	4353      	muls	r3, r2
 800b8d8:	1949      	adds	r1, r1, r5
 800b8da:	0c0d      	lsrs	r5, r1, #16
 800b8dc:	195b      	adds	r3, r3, r5
 800b8de:	0c1d      	lsrs	r5, r3, #16
 800b8e0:	b289      	uxth	r1, r1
 800b8e2:	041b      	lsls	r3, r3, #16
 800b8e4:	185b      	adds	r3, r3, r1
 800b8e6:	c608      	stmia	r6!, {r3}
 800b8e8:	4287      	cmp	r7, r0
 800b8ea:	dcef      	bgt.n	800b8cc <__multadd+0x10>
 800b8ec:	2d00      	cmp	r5, #0
 800b8ee:	d022      	beq.n	800b936 <__multadd+0x7a>
 800b8f0:	68a3      	ldr	r3, [r4, #8]
 800b8f2:	42bb      	cmp	r3, r7
 800b8f4:	dc19      	bgt.n	800b92a <__multadd+0x6e>
 800b8f6:	6863      	ldr	r3, [r4, #4]
 800b8f8:	9801      	ldr	r0, [sp, #4]
 800b8fa:	1c59      	adds	r1, r3, #1
 800b8fc:	f7ff ff76 	bl	800b7ec <_Balloc>
 800b900:	1e06      	subs	r6, r0, #0
 800b902:	d105      	bne.n	800b910 <__multadd+0x54>
 800b904:	0002      	movs	r2, r0
 800b906:	21b5      	movs	r1, #181	; 0xb5
 800b908:	4b0c      	ldr	r3, [pc, #48]	; (800b93c <__multadd+0x80>)
 800b90a:	480d      	ldr	r0, [pc, #52]	; (800b940 <__multadd+0x84>)
 800b90c:	f000 fdec 	bl	800c4e8 <__assert_func>
 800b910:	0021      	movs	r1, r4
 800b912:	6923      	ldr	r3, [r4, #16]
 800b914:	310c      	adds	r1, #12
 800b916:	1c9a      	adds	r2, r3, #2
 800b918:	0092      	lsls	r2, r2, #2
 800b91a:	300c      	adds	r0, #12
 800b91c:	f7fc feb4 	bl	8008688 <memcpy>
 800b920:	0021      	movs	r1, r4
 800b922:	9801      	ldr	r0, [sp, #4]
 800b924:	f7ff ffa6 	bl	800b874 <_Bfree>
 800b928:	0034      	movs	r4, r6
 800b92a:	1d3b      	adds	r3, r7, #4
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	18e3      	adds	r3, r4, r3
 800b930:	605d      	str	r5, [r3, #4]
 800b932:	1c7b      	adds	r3, r7, #1
 800b934:	6123      	str	r3, [r4, #16]
 800b936:	0020      	movs	r0, r4
 800b938:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b93a:	46c0      	nop			; (mov r8, r8)
 800b93c:	0800d4d7 	.word	0x0800d4d7
 800b940:	0800d564 	.word	0x0800d564

0800b944 <__s2b>:
 800b944:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b946:	0006      	movs	r6, r0
 800b948:	0018      	movs	r0, r3
 800b94a:	000c      	movs	r4, r1
 800b94c:	3008      	adds	r0, #8
 800b94e:	2109      	movs	r1, #9
 800b950:	9301      	str	r3, [sp, #4]
 800b952:	0015      	movs	r5, r2
 800b954:	f7f4 fc7c 	bl	8000250 <__divsi3>
 800b958:	2301      	movs	r3, #1
 800b95a:	2100      	movs	r1, #0
 800b95c:	4283      	cmp	r3, r0
 800b95e:	db0a      	blt.n	800b976 <__s2b+0x32>
 800b960:	0030      	movs	r0, r6
 800b962:	f7ff ff43 	bl	800b7ec <_Balloc>
 800b966:	1e01      	subs	r1, r0, #0
 800b968:	d108      	bne.n	800b97c <__s2b+0x38>
 800b96a:	0002      	movs	r2, r0
 800b96c:	4b19      	ldr	r3, [pc, #100]	; (800b9d4 <__s2b+0x90>)
 800b96e:	481a      	ldr	r0, [pc, #104]	; (800b9d8 <__s2b+0x94>)
 800b970:	31ce      	adds	r1, #206	; 0xce
 800b972:	f000 fdb9 	bl	800c4e8 <__assert_func>
 800b976:	005b      	lsls	r3, r3, #1
 800b978:	3101      	adds	r1, #1
 800b97a:	e7ef      	b.n	800b95c <__s2b+0x18>
 800b97c:	9b08      	ldr	r3, [sp, #32]
 800b97e:	6143      	str	r3, [r0, #20]
 800b980:	2301      	movs	r3, #1
 800b982:	6103      	str	r3, [r0, #16]
 800b984:	2d09      	cmp	r5, #9
 800b986:	dd18      	ble.n	800b9ba <__s2b+0x76>
 800b988:	0023      	movs	r3, r4
 800b98a:	3309      	adds	r3, #9
 800b98c:	001f      	movs	r7, r3
 800b98e:	9300      	str	r3, [sp, #0]
 800b990:	1964      	adds	r4, r4, r5
 800b992:	783b      	ldrb	r3, [r7, #0]
 800b994:	220a      	movs	r2, #10
 800b996:	0030      	movs	r0, r6
 800b998:	3b30      	subs	r3, #48	; 0x30
 800b99a:	f7ff ff8f 	bl	800b8bc <__multadd>
 800b99e:	3701      	adds	r7, #1
 800b9a0:	0001      	movs	r1, r0
 800b9a2:	42a7      	cmp	r7, r4
 800b9a4:	d1f5      	bne.n	800b992 <__s2b+0x4e>
 800b9a6:	002c      	movs	r4, r5
 800b9a8:	9b00      	ldr	r3, [sp, #0]
 800b9aa:	3c08      	subs	r4, #8
 800b9ac:	191c      	adds	r4, r3, r4
 800b9ae:	002f      	movs	r7, r5
 800b9b0:	9b01      	ldr	r3, [sp, #4]
 800b9b2:	429f      	cmp	r7, r3
 800b9b4:	db04      	blt.n	800b9c0 <__s2b+0x7c>
 800b9b6:	0008      	movs	r0, r1
 800b9b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b9ba:	2509      	movs	r5, #9
 800b9bc:	340a      	adds	r4, #10
 800b9be:	e7f6      	b.n	800b9ae <__s2b+0x6a>
 800b9c0:	1b63      	subs	r3, r4, r5
 800b9c2:	5ddb      	ldrb	r3, [r3, r7]
 800b9c4:	220a      	movs	r2, #10
 800b9c6:	0030      	movs	r0, r6
 800b9c8:	3b30      	subs	r3, #48	; 0x30
 800b9ca:	f7ff ff77 	bl	800b8bc <__multadd>
 800b9ce:	3701      	adds	r7, #1
 800b9d0:	0001      	movs	r1, r0
 800b9d2:	e7ed      	b.n	800b9b0 <__s2b+0x6c>
 800b9d4:	0800d4d7 	.word	0x0800d4d7
 800b9d8:	0800d564 	.word	0x0800d564

0800b9dc <__hi0bits>:
 800b9dc:	0003      	movs	r3, r0
 800b9de:	0c02      	lsrs	r2, r0, #16
 800b9e0:	2000      	movs	r0, #0
 800b9e2:	4282      	cmp	r2, r0
 800b9e4:	d101      	bne.n	800b9ea <__hi0bits+0xe>
 800b9e6:	041b      	lsls	r3, r3, #16
 800b9e8:	3010      	adds	r0, #16
 800b9ea:	0e1a      	lsrs	r2, r3, #24
 800b9ec:	d101      	bne.n	800b9f2 <__hi0bits+0x16>
 800b9ee:	3008      	adds	r0, #8
 800b9f0:	021b      	lsls	r3, r3, #8
 800b9f2:	0f1a      	lsrs	r2, r3, #28
 800b9f4:	d101      	bne.n	800b9fa <__hi0bits+0x1e>
 800b9f6:	3004      	adds	r0, #4
 800b9f8:	011b      	lsls	r3, r3, #4
 800b9fa:	0f9a      	lsrs	r2, r3, #30
 800b9fc:	d101      	bne.n	800ba02 <__hi0bits+0x26>
 800b9fe:	3002      	adds	r0, #2
 800ba00:	009b      	lsls	r3, r3, #2
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	db03      	blt.n	800ba0e <__hi0bits+0x32>
 800ba06:	3001      	adds	r0, #1
 800ba08:	005b      	lsls	r3, r3, #1
 800ba0a:	d400      	bmi.n	800ba0e <__hi0bits+0x32>
 800ba0c:	2020      	movs	r0, #32
 800ba0e:	4770      	bx	lr

0800ba10 <__lo0bits>:
 800ba10:	6803      	ldr	r3, [r0, #0]
 800ba12:	0002      	movs	r2, r0
 800ba14:	2107      	movs	r1, #7
 800ba16:	0018      	movs	r0, r3
 800ba18:	4008      	ands	r0, r1
 800ba1a:	420b      	tst	r3, r1
 800ba1c:	d00d      	beq.n	800ba3a <__lo0bits+0x2a>
 800ba1e:	3906      	subs	r1, #6
 800ba20:	2000      	movs	r0, #0
 800ba22:	420b      	tst	r3, r1
 800ba24:	d105      	bne.n	800ba32 <__lo0bits+0x22>
 800ba26:	3002      	adds	r0, #2
 800ba28:	4203      	tst	r3, r0
 800ba2a:	d003      	beq.n	800ba34 <__lo0bits+0x24>
 800ba2c:	40cb      	lsrs	r3, r1
 800ba2e:	0008      	movs	r0, r1
 800ba30:	6013      	str	r3, [r2, #0]
 800ba32:	4770      	bx	lr
 800ba34:	089b      	lsrs	r3, r3, #2
 800ba36:	6013      	str	r3, [r2, #0]
 800ba38:	e7fb      	b.n	800ba32 <__lo0bits+0x22>
 800ba3a:	b299      	uxth	r1, r3
 800ba3c:	2900      	cmp	r1, #0
 800ba3e:	d101      	bne.n	800ba44 <__lo0bits+0x34>
 800ba40:	2010      	movs	r0, #16
 800ba42:	0c1b      	lsrs	r3, r3, #16
 800ba44:	b2d9      	uxtb	r1, r3
 800ba46:	2900      	cmp	r1, #0
 800ba48:	d101      	bne.n	800ba4e <__lo0bits+0x3e>
 800ba4a:	3008      	adds	r0, #8
 800ba4c:	0a1b      	lsrs	r3, r3, #8
 800ba4e:	0719      	lsls	r1, r3, #28
 800ba50:	d101      	bne.n	800ba56 <__lo0bits+0x46>
 800ba52:	3004      	adds	r0, #4
 800ba54:	091b      	lsrs	r3, r3, #4
 800ba56:	0799      	lsls	r1, r3, #30
 800ba58:	d101      	bne.n	800ba5e <__lo0bits+0x4e>
 800ba5a:	3002      	adds	r0, #2
 800ba5c:	089b      	lsrs	r3, r3, #2
 800ba5e:	07d9      	lsls	r1, r3, #31
 800ba60:	d4e9      	bmi.n	800ba36 <__lo0bits+0x26>
 800ba62:	3001      	adds	r0, #1
 800ba64:	085b      	lsrs	r3, r3, #1
 800ba66:	d1e6      	bne.n	800ba36 <__lo0bits+0x26>
 800ba68:	2020      	movs	r0, #32
 800ba6a:	e7e2      	b.n	800ba32 <__lo0bits+0x22>

0800ba6c <__i2b>:
 800ba6c:	b510      	push	{r4, lr}
 800ba6e:	000c      	movs	r4, r1
 800ba70:	2101      	movs	r1, #1
 800ba72:	f7ff febb 	bl	800b7ec <_Balloc>
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d106      	bne.n	800ba88 <__i2b+0x1c>
 800ba7a:	21a0      	movs	r1, #160	; 0xa0
 800ba7c:	0002      	movs	r2, r0
 800ba7e:	4b04      	ldr	r3, [pc, #16]	; (800ba90 <__i2b+0x24>)
 800ba80:	4804      	ldr	r0, [pc, #16]	; (800ba94 <__i2b+0x28>)
 800ba82:	0049      	lsls	r1, r1, #1
 800ba84:	f000 fd30 	bl	800c4e8 <__assert_func>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	6144      	str	r4, [r0, #20]
 800ba8c:	6103      	str	r3, [r0, #16]
 800ba8e:	bd10      	pop	{r4, pc}
 800ba90:	0800d4d7 	.word	0x0800d4d7
 800ba94:	0800d564 	.word	0x0800d564

0800ba98 <__multiply>:
 800ba98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba9a:	690b      	ldr	r3, [r1, #16]
 800ba9c:	0014      	movs	r4, r2
 800ba9e:	6912      	ldr	r2, [r2, #16]
 800baa0:	000d      	movs	r5, r1
 800baa2:	b089      	sub	sp, #36	; 0x24
 800baa4:	4293      	cmp	r3, r2
 800baa6:	da01      	bge.n	800baac <__multiply+0x14>
 800baa8:	0025      	movs	r5, r4
 800baaa:	000c      	movs	r4, r1
 800baac:	692f      	ldr	r7, [r5, #16]
 800baae:	6926      	ldr	r6, [r4, #16]
 800bab0:	6869      	ldr	r1, [r5, #4]
 800bab2:	19bb      	adds	r3, r7, r6
 800bab4:	9302      	str	r3, [sp, #8]
 800bab6:	68ab      	ldr	r3, [r5, #8]
 800bab8:	19ba      	adds	r2, r7, r6
 800baba:	4293      	cmp	r3, r2
 800babc:	da00      	bge.n	800bac0 <__multiply+0x28>
 800babe:	3101      	adds	r1, #1
 800bac0:	f7ff fe94 	bl	800b7ec <_Balloc>
 800bac4:	9001      	str	r0, [sp, #4]
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d106      	bne.n	800bad8 <__multiply+0x40>
 800baca:	215e      	movs	r1, #94	; 0x5e
 800bacc:	0002      	movs	r2, r0
 800bace:	4b48      	ldr	r3, [pc, #288]	; (800bbf0 <__multiply+0x158>)
 800bad0:	4848      	ldr	r0, [pc, #288]	; (800bbf4 <__multiply+0x15c>)
 800bad2:	31ff      	adds	r1, #255	; 0xff
 800bad4:	f000 fd08 	bl	800c4e8 <__assert_func>
 800bad8:	9b01      	ldr	r3, [sp, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	3314      	adds	r3, #20
 800bade:	469c      	mov	ip, r3
 800bae0:	19bb      	adds	r3, r7, r6
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	4463      	add	r3, ip
 800bae6:	9303      	str	r3, [sp, #12]
 800bae8:	4663      	mov	r3, ip
 800baea:	9903      	ldr	r1, [sp, #12]
 800baec:	428b      	cmp	r3, r1
 800baee:	d32c      	bcc.n	800bb4a <__multiply+0xb2>
 800baf0:	002b      	movs	r3, r5
 800baf2:	0022      	movs	r2, r4
 800baf4:	3314      	adds	r3, #20
 800baf6:	00bf      	lsls	r7, r7, #2
 800baf8:	3214      	adds	r2, #20
 800bafa:	9306      	str	r3, [sp, #24]
 800bafc:	00b6      	lsls	r6, r6, #2
 800bafe:	19db      	adds	r3, r3, r7
 800bb00:	9304      	str	r3, [sp, #16]
 800bb02:	1993      	adds	r3, r2, r6
 800bb04:	9307      	str	r3, [sp, #28]
 800bb06:	2304      	movs	r3, #4
 800bb08:	9305      	str	r3, [sp, #20]
 800bb0a:	002b      	movs	r3, r5
 800bb0c:	9904      	ldr	r1, [sp, #16]
 800bb0e:	3315      	adds	r3, #21
 800bb10:	9200      	str	r2, [sp, #0]
 800bb12:	4299      	cmp	r1, r3
 800bb14:	d305      	bcc.n	800bb22 <__multiply+0x8a>
 800bb16:	1b4b      	subs	r3, r1, r5
 800bb18:	3b15      	subs	r3, #21
 800bb1a:	089b      	lsrs	r3, r3, #2
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	009b      	lsls	r3, r3, #2
 800bb20:	9305      	str	r3, [sp, #20]
 800bb22:	9b07      	ldr	r3, [sp, #28]
 800bb24:	9a00      	ldr	r2, [sp, #0]
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d311      	bcc.n	800bb4e <__multiply+0xb6>
 800bb2a:	9b02      	ldr	r3, [sp, #8]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	dd06      	ble.n	800bb3e <__multiply+0xa6>
 800bb30:	9b03      	ldr	r3, [sp, #12]
 800bb32:	3b04      	subs	r3, #4
 800bb34:	9303      	str	r3, [sp, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	9300      	str	r3, [sp, #0]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d053      	beq.n	800bbe6 <__multiply+0x14e>
 800bb3e:	9b01      	ldr	r3, [sp, #4]
 800bb40:	9a02      	ldr	r2, [sp, #8]
 800bb42:	0018      	movs	r0, r3
 800bb44:	611a      	str	r2, [r3, #16]
 800bb46:	b009      	add	sp, #36	; 0x24
 800bb48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb4a:	c304      	stmia	r3!, {r2}
 800bb4c:	e7cd      	b.n	800baea <__multiply+0x52>
 800bb4e:	9b00      	ldr	r3, [sp, #0]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	b298      	uxth	r0, r3
 800bb54:	2800      	cmp	r0, #0
 800bb56:	d01b      	beq.n	800bb90 <__multiply+0xf8>
 800bb58:	4667      	mov	r7, ip
 800bb5a:	2400      	movs	r4, #0
 800bb5c:	9e06      	ldr	r6, [sp, #24]
 800bb5e:	ce02      	ldmia	r6!, {r1}
 800bb60:	683a      	ldr	r2, [r7, #0]
 800bb62:	b28b      	uxth	r3, r1
 800bb64:	4343      	muls	r3, r0
 800bb66:	b292      	uxth	r2, r2
 800bb68:	189b      	adds	r3, r3, r2
 800bb6a:	191b      	adds	r3, r3, r4
 800bb6c:	0c0c      	lsrs	r4, r1, #16
 800bb6e:	4344      	muls	r4, r0
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	0c11      	lsrs	r1, r2, #16
 800bb74:	1861      	adds	r1, r4, r1
 800bb76:	0c1c      	lsrs	r4, r3, #16
 800bb78:	1909      	adds	r1, r1, r4
 800bb7a:	0c0c      	lsrs	r4, r1, #16
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	0409      	lsls	r1, r1, #16
 800bb80:	430b      	orrs	r3, r1
 800bb82:	c708      	stmia	r7!, {r3}
 800bb84:	9b04      	ldr	r3, [sp, #16]
 800bb86:	42b3      	cmp	r3, r6
 800bb88:	d8e9      	bhi.n	800bb5e <__multiply+0xc6>
 800bb8a:	4663      	mov	r3, ip
 800bb8c:	9a05      	ldr	r2, [sp, #20]
 800bb8e:	509c      	str	r4, [r3, r2]
 800bb90:	9b00      	ldr	r3, [sp, #0]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	0c1e      	lsrs	r6, r3, #16
 800bb96:	d020      	beq.n	800bbda <__multiply+0x142>
 800bb98:	4663      	mov	r3, ip
 800bb9a:	002c      	movs	r4, r5
 800bb9c:	4660      	mov	r0, ip
 800bb9e:	2700      	movs	r7, #0
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	3414      	adds	r4, #20
 800bba4:	6822      	ldr	r2, [r4, #0]
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	b291      	uxth	r1, r2
 800bbaa:	4371      	muls	r1, r6
 800bbac:	6802      	ldr	r2, [r0, #0]
 800bbae:	0c12      	lsrs	r2, r2, #16
 800bbb0:	1889      	adds	r1, r1, r2
 800bbb2:	19cf      	adds	r7, r1, r7
 800bbb4:	0439      	lsls	r1, r7, #16
 800bbb6:	430b      	orrs	r3, r1
 800bbb8:	6003      	str	r3, [r0, #0]
 800bbba:	cc02      	ldmia	r4!, {r1}
 800bbbc:	6843      	ldr	r3, [r0, #4]
 800bbbe:	0c09      	lsrs	r1, r1, #16
 800bbc0:	4371      	muls	r1, r6
 800bbc2:	b29b      	uxth	r3, r3
 800bbc4:	0c3f      	lsrs	r7, r7, #16
 800bbc6:	18cb      	adds	r3, r1, r3
 800bbc8:	9a04      	ldr	r2, [sp, #16]
 800bbca:	19db      	adds	r3, r3, r7
 800bbcc:	0c1f      	lsrs	r7, r3, #16
 800bbce:	3004      	adds	r0, #4
 800bbd0:	42a2      	cmp	r2, r4
 800bbd2:	d8e7      	bhi.n	800bba4 <__multiply+0x10c>
 800bbd4:	4662      	mov	r2, ip
 800bbd6:	9905      	ldr	r1, [sp, #20]
 800bbd8:	5053      	str	r3, [r2, r1]
 800bbda:	9b00      	ldr	r3, [sp, #0]
 800bbdc:	3304      	adds	r3, #4
 800bbde:	9300      	str	r3, [sp, #0]
 800bbe0:	2304      	movs	r3, #4
 800bbe2:	449c      	add	ip, r3
 800bbe4:	e79d      	b.n	800bb22 <__multiply+0x8a>
 800bbe6:	9b02      	ldr	r3, [sp, #8]
 800bbe8:	3b01      	subs	r3, #1
 800bbea:	9302      	str	r3, [sp, #8]
 800bbec:	e79d      	b.n	800bb2a <__multiply+0x92>
 800bbee:	46c0      	nop			; (mov r8, r8)
 800bbf0:	0800d4d7 	.word	0x0800d4d7
 800bbf4:	0800d564 	.word	0x0800d564

0800bbf8 <__pow5mult>:
 800bbf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbfa:	2303      	movs	r3, #3
 800bbfc:	0015      	movs	r5, r2
 800bbfe:	0007      	movs	r7, r0
 800bc00:	000e      	movs	r6, r1
 800bc02:	401a      	ands	r2, r3
 800bc04:	421d      	tst	r5, r3
 800bc06:	d008      	beq.n	800bc1a <__pow5mult+0x22>
 800bc08:	4925      	ldr	r1, [pc, #148]	; (800bca0 <__pow5mult+0xa8>)
 800bc0a:	3a01      	subs	r2, #1
 800bc0c:	0092      	lsls	r2, r2, #2
 800bc0e:	5852      	ldr	r2, [r2, r1]
 800bc10:	2300      	movs	r3, #0
 800bc12:	0031      	movs	r1, r6
 800bc14:	f7ff fe52 	bl	800b8bc <__multadd>
 800bc18:	0006      	movs	r6, r0
 800bc1a:	10ad      	asrs	r5, r5, #2
 800bc1c:	d03d      	beq.n	800bc9a <__pow5mult+0xa2>
 800bc1e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800bc20:	2c00      	cmp	r4, #0
 800bc22:	d10f      	bne.n	800bc44 <__pow5mult+0x4c>
 800bc24:	2010      	movs	r0, #16
 800bc26:	f7fc fd25 	bl	8008674 <malloc>
 800bc2a:	1e02      	subs	r2, r0, #0
 800bc2c:	6278      	str	r0, [r7, #36]	; 0x24
 800bc2e:	d105      	bne.n	800bc3c <__pow5mult+0x44>
 800bc30:	21d7      	movs	r1, #215	; 0xd7
 800bc32:	4b1c      	ldr	r3, [pc, #112]	; (800bca4 <__pow5mult+0xac>)
 800bc34:	481c      	ldr	r0, [pc, #112]	; (800bca8 <__pow5mult+0xb0>)
 800bc36:	0049      	lsls	r1, r1, #1
 800bc38:	f000 fc56 	bl	800c4e8 <__assert_func>
 800bc3c:	6044      	str	r4, [r0, #4]
 800bc3e:	6084      	str	r4, [r0, #8]
 800bc40:	6004      	str	r4, [r0, #0]
 800bc42:	60c4      	str	r4, [r0, #12]
 800bc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc46:	689c      	ldr	r4, [r3, #8]
 800bc48:	9301      	str	r3, [sp, #4]
 800bc4a:	2c00      	cmp	r4, #0
 800bc4c:	d108      	bne.n	800bc60 <__pow5mult+0x68>
 800bc4e:	0038      	movs	r0, r7
 800bc50:	4916      	ldr	r1, [pc, #88]	; (800bcac <__pow5mult+0xb4>)
 800bc52:	f7ff ff0b 	bl	800ba6c <__i2b>
 800bc56:	9b01      	ldr	r3, [sp, #4]
 800bc58:	0004      	movs	r4, r0
 800bc5a:	6098      	str	r0, [r3, #8]
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	6003      	str	r3, [r0, #0]
 800bc60:	2301      	movs	r3, #1
 800bc62:	421d      	tst	r5, r3
 800bc64:	d00a      	beq.n	800bc7c <__pow5mult+0x84>
 800bc66:	0031      	movs	r1, r6
 800bc68:	0022      	movs	r2, r4
 800bc6a:	0038      	movs	r0, r7
 800bc6c:	f7ff ff14 	bl	800ba98 <__multiply>
 800bc70:	0031      	movs	r1, r6
 800bc72:	9001      	str	r0, [sp, #4]
 800bc74:	0038      	movs	r0, r7
 800bc76:	f7ff fdfd 	bl	800b874 <_Bfree>
 800bc7a:	9e01      	ldr	r6, [sp, #4]
 800bc7c:	106d      	asrs	r5, r5, #1
 800bc7e:	d00c      	beq.n	800bc9a <__pow5mult+0xa2>
 800bc80:	6820      	ldr	r0, [r4, #0]
 800bc82:	2800      	cmp	r0, #0
 800bc84:	d107      	bne.n	800bc96 <__pow5mult+0x9e>
 800bc86:	0022      	movs	r2, r4
 800bc88:	0021      	movs	r1, r4
 800bc8a:	0038      	movs	r0, r7
 800bc8c:	f7ff ff04 	bl	800ba98 <__multiply>
 800bc90:	2300      	movs	r3, #0
 800bc92:	6020      	str	r0, [r4, #0]
 800bc94:	6003      	str	r3, [r0, #0]
 800bc96:	0004      	movs	r4, r0
 800bc98:	e7e2      	b.n	800bc60 <__pow5mult+0x68>
 800bc9a:	0030      	movs	r0, r6
 800bc9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc9e:	46c0      	nop			; (mov r8, r8)
 800bca0:	0800d6b0 	.word	0x0800d6b0
 800bca4:	0800d465 	.word	0x0800d465
 800bca8:	0800d564 	.word	0x0800d564
 800bcac:	00000271 	.word	0x00000271

0800bcb0 <__lshift>:
 800bcb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcb2:	000c      	movs	r4, r1
 800bcb4:	0017      	movs	r7, r2
 800bcb6:	6923      	ldr	r3, [r4, #16]
 800bcb8:	1155      	asrs	r5, r2, #5
 800bcba:	b087      	sub	sp, #28
 800bcbc:	18eb      	adds	r3, r5, r3
 800bcbe:	9302      	str	r3, [sp, #8]
 800bcc0:	3301      	adds	r3, #1
 800bcc2:	9301      	str	r3, [sp, #4]
 800bcc4:	6849      	ldr	r1, [r1, #4]
 800bcc6:	68a3      	ldr	r3, [r4, #8]
 800bcc8:	9004      	str	r0, [sp, #16]
 800bcca:	9a01      	ldr	r2, [sp, #4]
 800bccc:	4293      	cmp	r3, r2
 800bcce:	db10      	blt.n	800bcf2 <__lshift+0x42>
 800bcd0:	9804      	ldr	r0, [sp, #16]
 800bcd2:	f7ff fd8b 	bl	800b7ec <_Balloc>
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	0002      	movs	r2, r0
 800bcda:	0006      	movs	r6, r0
 800bcdc:	0019      	movs	r1, r3
 800bcde:	3214      	adds	r2, #20
 800bce0:	4298      	cmp	r0, r3
 800bce2:	d10c      	bne.n	800bcfe <__lshift+0x4e>
 800bce4:	21da      	movs	r1, #218	; 0xda
 800bce6:	0002      	movs	r2, r0
 800bce8:	4b26      	ldr	r3, [pc, #152]	; (800bd84 <__lshift+0xd4>)
 800bcea:	4827      	ldr	r0, [pc, #156]	; (800bd88 <__lshift+0xd8>)
 800bcec:	31ff      	adds	r1, #255	; 0xff
 800bcee:	f000 fbfb 	bl	800c4e8 <__assert_func>
 800bcf2:	3101      	adds	r1, #1
 800bcf4:	005b      	lsls	r3, r3, #1
 800bcf6:	e7e8      	b.n	800bcca <__lshift+0x1a>
 800bcf8:	0098      	lsls	r0, r3, #2
 800bcfa:	5011      	str	r1, [r2, r0]
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	42ab      	cmp	r3, r5
 800bd00:	dbfa      	blt.n	800bcf8 <__lshift+0x48>
 800bd02:	43eb      	mvns	r3, r5
 800bd04:	17db      	asrs	r3, r3, #31
 800bd06:	401d      	ands	r5, r3
 800bd08:	211f      	movs	r1, #31
 800bd0a:	0023      	movs	r3, r4
 800bd0c:	0038      	movs	r0, r7
 800bd0e:	00ad      	lsls	r5, r5, #2
 800bd10:	1955      	adds	r5, r2, r5
 800bd12:	6922      	ldr	r2, [r4, #16]
 800bd14:	3314      	adds	r3, #20
 800bd16:	0092      	lsls	r2, r2, #2
 800bd18:	4008      	ands	r0, r1
 800bd1a:	4684      	mov	ip, r0
 800bd1c:	189a      	adds	r2, r3, r2
 800bd1e:	420f      	tst	r7, r1
 800bd20:	d02a      	beq.n	800bd78 <__lshift+0xc8>
 800bd22:	3101      	adds	r1, #1
 800bd24:	1a09      	subs	r1, r1, r0
 800bd26:	9105      	str	r1, [sp, #20]
 800bd28:	2100      	movs	r1, #0
 800bd2a:	9503      	str	r5, [sp, #12]
 800bd2c:	4667      	mov	r7, ip
 800bd2e:	6818      	ldr	r0, [r3, #0]
 800bd30:	40b8      	lsls	r0, r7
 800bd32:	4301      	orrs	r1, r0
 800bd34:	9803      	ldr	r0, [sp, #12]
 800bd36:	c002      	stmia	r0!, {r1}
 800bd38:	cb02      	ldmia	r3!, {r1}
 800bd3a:	9003      	str	r0, [sp, #12]
 800bd3c:	9805      	ldr	r0, [sp, #20]
 800bd3e:	40c1      	lsrs	r1, r0
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d8f3      	bhi.n	800bd2c <__lshift+0x7c>
 800bd44:	0020      	movs	r0, r4
 800bd46:	3015      	adds	r0, #21
 800bd48:	2304      	movs	r3, #4
 800bd4a:	4282      	cmp	r2, r0
 800bd4c:	d304      	bcc.n	800bd58 <__lshift+0xa8>
 800bd4e:	1b13      	subs	r3, r2, r4
 800bd50:	3b15      	subs	r3, #21
 800bd52:	089b      	lsrs	r3, r3, #2
 800bd54:	3301      	adds	r3, #1
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	50e9      	str	r1, [r5, r3]
 800bd5a:	2900      	cmp	r1, #0
 800bd5c:	d002      	beq.n	800bd64 <__lshift+0xb4>
 800bd5e:	9b02      	ldr	r3, [sp, #8]
 800bd60:	3302      	adds	r3, #2
 800bd62:	9301      	str	r3, [sp, #4]
 800bd64:	9b01      	ldr	r3, [sp, #4]
 800bd66:	9804      	ldr	r0, [sp, #16]
 800bd68:	3b01      	subs	r3, #1
 800bd6a:	0021      	movs	r1, r4
 800bd6c:	6133      	str	r3, [r6, #16]
 800bd6e:	f7ff fd81 	bl	800b874 <_Bfree>
 800bd72:	0030      	movs	r0, r6
 800bd74:	b007      	add	sp, #28
 800bd76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd78:	cb02      	ldmia	r3!, {r1}
 800bd7a:	c502      	stmia	r5!, {r1}
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	d8fb      	bhi.n	800bd78 <__lshift+0xc8>
 800bd80:	e7f0      	b.n	800bd64 <__lshift+0xb4>
 800bd82:	46c0      	nop			; (mov r8, r8)
 800bd84:	0800d4d7 	.word	0x0800d4d7
 800bd88:	0800d564 	.word	0x0800d564

0800bd8c <__mcmp>:
 800bd8c:	6902      	ldr	r2, [r0, #16]
 800bd8e:	690b      	ldr	r3, [r1, #16]
 800bd90:	b530      	push	{r4, r5, lr}
 800bd92:	0004      	movs	r4, r0
 800bd94:	1ad0      	subs	r0, r2, r3
 800bd96:	429a      	cmp	r2, r3
 800bd98:	d10d      	bne.n	800bdb6 <__mcmp+0x2a>
 800bd9a:	009b      	lsls	r3, r3, #2
 800bd9c:	3414      	adds	r4, #20
 800bd9e:	3114      	adds	r1, #20
 800bda0:	18e2      	adds	r2, r4, r3
 800bda2:	18c9      	adds	r1, r1, r3
 800bda4:	3a04      	subs	r2, #4
 800bda6:	3904      	subs	r1, #4
 800bda8:	6815      	ldr	r5, [r2, #0]
 800bdaa:	680b      	ldr	r3, [r1, #0]
 800bdac:	429d      	cmp	r5, r3
 800bdae:	d003      	beq.n	800bdb8 <__mcmp+0x2c>
 800bdb0:	2001      	movs	r0, #1
 800bdb2:	429d      	cmp	r5, r3
 800bdb4:	d303      	bcc.n	800bdbe <__mcmp+0x32>
 800bdb6:	bd30      	pop	{r4, r5, pc}
 800bdb8:	4294      	cmp	r4, r2
 800bdba:	d3f3      	bcc.n	800bda4 <__mcmp+0x18>
 800bdbc:	e7fb      	b.n	800bdb6 <__mcmp+0x2a>
 800bdbe:	4240      	negs	r0, r0
 800bdc0:	e7f9      	b.n	800bdb6 <__mcmp+0x2a>
	...

0800bdc4 <__mdiff>:
 800bdc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdc6:	000e      	movs	r6, r1
 800bdc8:	0007      	movs	r7, r0
 800bdca:	0011      	movs	r1, r2
 800bdcc:	0030      	movs	r0, r6
 800bdce:	b087      	sub	sp, #28
 800bdd0:	0014      	movs	r4, r2
 800bdd2:	f7ff ffdb 	bl	800bd8c <__mcmp>
 800bdd6:	1e05      	subs	r5, r0, #0
 800bdd8:	d110      	bne.n	800bdfc <__mdiff+0x38>
 800bdda:	0001      	movs	r1, r0
 800bddc:	0038      	movs	r0, r7
 800bdde:	f7ff fd05 	bl	800b7ec <_Balloc>
 800bde2:	1e02      	subs	r2, r0, #0
 800bde4:	d104      	bne.n	800bdf0 <__mdiff+0x2c>
 800bde6:	4b40      	ldr	r3, [pc, #256]	; (800bee8 <__mdiff+0x124>)
 800bde8:	4940      	ldr	r1, [pc, #256]	; (800beec <__mdiff+0x128>)
 800bdea:	4841      	ldr	r0, [pc, #260]	; (800bef0 <__mdiff+0x12c>)
 800bdec:	f000 fb7c 	bl	800c4e8 <__assert_func>
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	6145      	str	r5, [r0, #20]
 800bdf4:	6103      	str	r3, [r0, #16]
 800bdf6:	0010      	movs	r0, r2
 800bdf8:	b007      	add	sp, #28
 800bdfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	9301      	str	r3, [sp, #4]
 800be00:	2800      	cmp	r0, #0
 800be02:	db04      	blt.n	800be0e <__mdiff+0x4a>
 800be04:	0023      	movs	r3, r4
 800be06:	0034      	movs	r4, r6
 800be08:	001e      	movs	r6, r3
 800be0a:	2300      	movs	r3, #0
 800be0c:	9301      	str	r3, [sp, #4]
 800be0e:	0038      	movs	r0, r7
 800be10:	6861      	ldr	r1, [r4, #4]
 800be12:	f7ff fceb 	bl	800b7ec <_Balloc>
 800be16:	1e02      	subs	r2, r0, #0
 800be18:	d103      	bne.n	800be22 <__mdiff+0x5e>
 800be1a:	2190      	movs	r1, #144	; 0x90
 800be1c:	4b32      	ldr	r3, [pc, #200]	; (800bee8 <__mdiff+0x124>)
 800be1e:	0089      	lsls	r1, r1, #2
 800be20:	e7e3      	b.n	800bdea <__mdiff+0x26>
 800be22:	9b01      	ldr	r3, [sp, #4]
 800be24:	2700      	movs	r7, #0
 800be26:	60c3      	str	r3, [r0, #12]
 800be28:	6920      	ldr	r0, [r4, #16]
 800be2a:	3414      	adds	r4, #20
 800be2c:	9401      	str	r4, [sp, #4]
 800be2e:	9b01      	ldr	r3, [sp, #4]
 800be30:	0084      	lsls	r4, r0, #2
 800be32:	191b      	adds	r3, r3, r4
 800be34:	0034      	movs	r4, r6
 800be36:	9302      	str	r3, [sp, #8]
 800be38:	6933      	ldr	r3, [r6, #16]
 800be3a:	3414      	adds	r4, #20
 800be3c:	0099      	lsls	r1, r3, #2
 800be3e:	1863      	adds	r3, r4, r1
 800be40:	9303      	str	r3, [sp, #12]
 800be42:	0013      	movs	r3, r2
 800be44:	3314      	adds	r3, #20
 800be46:	469c      	mov	ip, r3
 800be48:	9305      	str	r3, [sp, #20]
 800be4a:	9b01      	ldr	r3, [sp, #4]
 800be4c:	9304      	str	r3, [sp, #16]
 800be4e:	9b04      	ldr	r3, [sp, #16]
 800be50:	cc02      	ldmia	r4!, {r1}
 800be52:	cb20      	ldmia	r3!, {r5}
 800be54:	9304      	str	r3, [sp, #16]
 800be56:	b2ab      	uxth	r3, r5
 800be58:	19df      	adds	r7, r3, r7
 800be5a:	b28b      	uxth	r3, r1
 800be5c:	1afb      	subs	r3, r7, r3
 800be5e:	0c09      	lsrs	r1, r1, #16
 800be60:	0c2d      	lsrs	r5, r5, #16
 800be62:	1a6d      	subs	r5, r5, r1
 800be64:	1419      	asrs	r1, r3, #16
 800be66:	186d      	adds	r5, r5, r1
 800be68:	4661      	mov	r1, ip
 800be6a:	142f      	asrs	r7, r5, #16
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	042d      	lsls	r5, r5, #16
 800be70:	432b      	orrs	r3, r5
 800be72:	c108      	stmia	r1!, {r3}
 800be74:	9b03      	ldr	r3, [sp, #12]
 800be76:	468c      	mov	ip, r1
 800be78:	42a3      	cmp	r3, r4
 800be7a:	d8e8      	bhi.n	800be4e <__mdiff+0x8a>
 800be7c:	0031      	movs	r1, r6
 800be7e:	9c03      	ldr	r4, [sp, #12]
 800be80:	3115      	adds	r1, #21
 800be82:	2304      	movs	r3, #4
 800be84:	428c      	cmp	r4, r1
 800be86:	d304      	bcc.n	800be92 <__mdiff+0xce>
 800be88:	1ba3      	subs	r3, r4, r6
 800be8a:	3b15      	subs	r3, #21
 800be8c:	089b      	lsrs	r3, r3, #2
 800be8e:	3301      	adds	r3, #1
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	9901      	ldr	r1, [sp, #4]
 800be94:	18cc      	adds	r4, r1, r3
 800be96:	9905      	ldr	r1, [sp, #20]
 800be98:	0026      	movs	r6, r4
 800be9a:	18cb      	adds	r3, r1, r3
 800be9c:	469c      	mov	ip, r3
 800be9e:	9902      	ldr	r1, [sp, #8]
 800bea0:	428e      	cmp	r6, r1
 800bea2:	d310      	bcc.n	800bec6 <__mdiff+0x102>
 800bea4:	9e02      	ldr	r6, [sp, #8]
 800bea6:	1ee1      	subs	r1, r4, #3
 800bea8:	2500      	movs	r5, #0
 800beaa:	428e      	cmp	r6, r1
 800beac:	d304      	bcc.n	800beb8 <__mdiff+0xf4>
 800beae:	0031      	movs	r1, r6
 800beb0:	3103      	adds	r1, #3
 800beb2:	1b0c      	subs	r4, r1, r4
 800beb4:	08a4      	lsrs	r4, r4, #2
 800beb6:	00a5      	lsls	r5, r4, #2
 800beb8:	195b      	adds	r3, r3, r5
 800beba:	3b04      	subs	r3, #4
 800bebc:	6819      	ldr	r1, [r3, #0]
 800bebe:	2900      	cmp	r1, #0
 800bec0:	d00f      	beq.n	800bee2 <__mdiff+0x11e>
 800bec2:	6110      	str	r0, [r2, #16]
 800bec4:	e797      	b.n	800bdf6 <__mdiff+0x32>
 800bec6:	ce02      	ldmia	r6!, {r1}
 800bec8:	b28d      	uxth	r5, r1
 800beca:	19ed      	adds	r5, r5, r7
 800becc:	0c0f      	lsrs	r7, r1, #16
 800bece:	1429      	asrs	r1, r5, #16
 800bed0:	1879      	adds	r1, r7, r1
 800bed2:	140f      	asrs	r7, r1, #16
 800bed4:	b2ad      	uxth	r5, r5
 800bed6:	0409      	lsls	r1, r1, #16
 800bed8:	430d      	orrs	r5, r1
 800beda:	4661      	mov	r1, ip
 800bedc:	c120      	stmia	r1!, {r5}
 800bede:	468c      	mov	ip, r1
 800bee0:	e7dd      	b.n	800be9e <__mdiff+0xda>
 800bee2:	3801      	subs	r0, #1
 800bee4:	e7e9      	b.n	800beba <__mdiff+0xf6>
 800bee6:	46c0      	nop			; (mov r8, r8)
 800bee8:	0800d4d7 	.word	0x0800d4d7
 800beec:	00000232 	.word	0x00000232
 800bef0:	0800d564 	.word	0x0800d564

0800bef4 <__ulp>:
 800bef4:	4b0f      	ldr	r3, [pc, #60]	; (800bf34 <__ulp+0x40>)
 800bef6:	4019      	ands	r1, r3
 800bef8:	4b0f      	ldr	r3, [pc, #60]	; (800bf38 <__ulp+0x44>)
 800befa:	18c9      	adds	r1, r1, r3
 800befc:	2900      	cmp	r1, #0
 800befe:	dd04      	ble.n	800bf0a <__ulp+0x16>
 800bf00:	2200      	movs	r2, #0
 800bf02:	000b      	movs	r3, r1
 800bf04:	0010      	movs	r0, r2
 800bf06:	0019      	movs	r1, r3
 800bf08:	4770      	bx	lr
 800bf0a:	4249      	negs	r1, r1
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	2300      	movs	r3, #0
 800bf10:	1509      	asrs	r1, r1, #20
 800bf12:	2913      	cmp	r1, #19
 800bf14:	dc04      	bgt.n	800bf20 <__ulp+0x2c>
 800bf16:	2080      	movs	r0, #128	; 0x80
 800bf18:	0300      	lsls	r0, r0, #12
 800bf1a:	4108      	asrs	r0, r1
 800bf1c:	0003      	movs	r3, r0
 800bf1e:	e7f1      	b.n	800bf04 <__ulp+0x10>
 800bf20:	3914      	subs	r1, #20
 800bf22:	2001      	movs	r0, #1
 800bf24:	291e      	cmp	r1, #30
 800bf26:	dc02      	bgt.n	800bf2e <__ulp+0x3a>
 800bf28:	2080      	movs	r0, #128	; 0x80
 800bf2a:	0600      	lsls	r0, r0, #24
 800bf2c:	40c8      	lsrs	r0, r1
 800bf2e:	0002      	movs	r2, r0
 800bf30:	e7e8      	b.n	800bf04 <__ulp+0x10>
 800bf32:	46c0      	nop			; (mov r8, r8)
 800bf34:	7ff00000 	.word	0x7ff00000
 800bf38:	fcc00000 	.word	0xfcc00000

0800bf3c <__b2d>:
 800bf3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf3e:	0006      	movs	r6, r0
 800bf40:	6903      	ldr	r3, [r0, #16]
 800bf42:	3614      	adds	r6, #20
 800bf44:	009b      	lsls	r3, r3, #2
 800bf46:	18f3      	adds	r3, r6, r3
 800bf48:	1f1d      	subs	r5, r3, #4
 800bf4a:	682c      	ldr	r4, [r5, #0]
 800bf4c:	000f      	movs	r7, r1
 800bf4e:	0020      	movs	r0, r4
 800bf50:	9301      	str	r3, [sp, #4]
 800bf52:	f7ff fd43 	bl	800b9dc <__hi0bits>
 800bf56:	2320      	movs	r3, #32
 800bf58:	1a1b      	subs	r3, r3, r0
 800bf5a:	491f      	ldr	r1, [pc, #124]	; (800bfd8 <__b2d+0x9c>)
 800bf5c:	603b      	str	r3, [r7, #0]
 800bf5e:	280a      	cmp	r0, #10
 800bf60:	dc16      	bgt.n	800bf90 <__b2d+0x54>
 800bf62:	230b      	movs	r3, #11
 800bf64:	0027      	movs	r7, r4
 800bf66:	1a1b      	subs	r3, r3, r0
 800bf68:	40df      	lsrs	r7, r3
 800bf6a:	4339      	orrs	r1, r7
 800bf6c:	469c      	mov	ip, r3
 800bf6e:	000b      	movs	r3, r1
 800bf70:	2100      	movs	r1, #0
 800bf72:	42ae      	cmp	r6, r5
 800bf74:	d202      	bcs.n	800bf7c <__b2d+0x40>
 800bf76:	9901      	ldr	r1, [sp, #4]
 800bf78:	3908      	subs	r1, #8
 800bf7a:	6809      	ldr	r1, [r1, #0]
 800bf7c:	3015      	adds	r0, #21
 800bf7e:	4084      	lsls	r4, r0
 800bf80:	4660      	mov	r0, ip
 800bf82:	40c1      	lsrs	r1, r0
 800bf84:	430c      	orrs	r4, r1
 800bf86:	0022      	movs	r2, r4
 800bf88:	0010      	movs	r0, r2
 800bf8a:	0019      	movs	r1, r3
 800bf8c:	b003      	add	sp, #12
 800bf8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf90:	2700      	movs	r7, #0
 800bf92:	42ae      	cmp	r6, r5
 800bf94:	d202      	bcs.n	800bf9c <__b2d+0x60>
 800bf96:	9d01      	ldr	r5, [sp, #4]
 800bf98:	3d08      	subs	r5, #8
 800bf9a:	682f      	ldr	r7, [r5, #0]
 800bf9c:	230b      	movs	r3, #11
 800bf9e:	425b      	negs	r3, r3
 800bfa0:	469c      	mov	ip, r3
 800bfa2:	4484      	add	ip, r0
 800bfa4:	280b      	cmp	r0, #11
 800bfa6:	d013      	beq.n	800bfd0 <__b2d+0x94>
 800bfa8:	4663      	mov	r3, ip
 800bfaa:	2020      	movs	r0, #32
 800bfac:	409c      	lsls	r4, r3
 800bfae:	1ac0      	subs	r0, r0, r3
 800bfb0:	003b      	movs	r3, r7
 800bfb2:	40c3      	lsrs	r3, r0
 800bfb4:	431c      	orrs	r4, r3
 800bfb6:	4321      	orrs	r1, r4
 800bfb8:	000b      	movs	r3, r1
 800bfba:	2100      	movs	r1, #0
 800bfbc:	42b5      	cmp	r5, r6
 800bfbe:	d901      	bls.n	800bfc4 <__b2d+0x88>
 800bfc0:	3d04      	subs	r5, #4
 800bfc2:	6829      	ldr	r1, [r5, #0]
 800bfc4:	4664      	mov	r4, ip
 800bfc6:	40c1      	lsrs	r1, r0
 800bfc8:	40a7      	lsls	r7, r4
 800bfca:	430f      	orrs	r7, r1
 800bfcc:	003a      	movs	r2, r7
 800bfce:	e7db      	b.n	800bf88 <__b2d+0x4c>
 800bfd0:	4321      	orrs	r1, r4
 800bfd2:	000b      	movs	r3, r1
 800bfd4:	e7fa      	b.n	800bfcc <__b2d+0x90>
 800bfd6:	46c0      	nop			; (mov r8, r8)
 800bfd8:	3ff00000 	.word	0x3ff00000

0800bfdc <__d2b>:
 800bfdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfde:	2101      	movs	r1, #1
 800bfe0:	0014      	movs	r4, r2
 800bfe2:	001e      	movs	r6, r3
 800bfe4:	9f08      	ldr	r7, [sp, #32]
 800bfe6:	f7ff fc01 	bl	800b7ec <_Balloc>
 800bfea:	1e05      	subs	r5, r0, #0
 800bfec:	d105      	bne.n	800bffa <__d2b+0x1e>
 800bfee:	0002      	movs	r2, r0
 800bff0:	4b26      	ldr	r3, [pc, #152]	; (800c08c <__d2b+0xb0>)
 800bff2:	4927      	ldr	r1, [pc, #156]	; (800c090 <__d2b+0xb4>)
 800bff4:	4827      	ldr	r0, [pc, #156]	; (800c094 <__d2b+0xb8>)
 800bff6:	f000 fa77 	bl	800c4e8 <__assert_func>
 800bffa:	0333      	lsls	r3, r6, #12
 800bffc:	0076      	lsls	r6, r6, #1
 800bffe:	0b1b      	lsrs	r3, r3, #12
 800c000:	0d76      	lsrs	r6, r6, #21
 800c002:	d124      	bne.n	800c04e <__d2b+0x72>
 800c004:	9301      	str	r3, [sp, #4]
 800c006:	2c00      	cmp	r4, #0
 800c008:	d027      	beq.n	800c05a <__d2b+0x7e>
 800c00a:	4668      	mov	r0, sp
 800c00c:	9400      	str	r4, [sp, #0]
 800c00e:	f7ff fcff 	bl	800ba10 <__lo0bits>
 800c012:	9c00      	ldr	r4, [sp, #0]
 800c014:	2800      	cmp	r0, #0
 800c016:	d01e      	beq.n	800c056 <__d2b+0x7a>
 800c018:	9b01      	ldr	r3, [sp, #4]
 800c01a:	2120      	movs	r1, #32
 800c01c:	001a      	movs	r2, r3
 800c01e:	1a09      	subs	r1, r1, r0
 800c020:	408a      	lsls	r2, r1
 800c022:	40c3      	lsrs	r3, r0
 800c024:	4322      	orrs	r2, r4
 800c026:	616a      	str	r2, [r5, #20]
 800c028:	9301      	str	r3, [sp, #4]
 800c02a:	9c01      	ldr	r4, [sp, #4]
 800c02c:	61ac      	str	r4, [r5, #24]
 800c02e:	1e63      	subs	r3, r4, #1
 800c030:	419c      	sbcs	r4, r3
 800c032:	3401      	adds	r4, #1
 800c034:	612c      	str	r4, [r5, #16]
 800c036:	2e00      	cmp	r6, #0
 800c038:	d018      	beq.n	800c06c <__d2b+0x90>
 800c03a:	4b17      	ldr	r3, [pc, #92]	; (800c098 <__d2b+0xbc>)
 800c03c:	18f6      	adds	r6, r6, r3
 800c03e:	2335      	movs	r3, #53	; 0x35
 800c040:	1836      	adds	r6, r6, r0
 800c042:	1a18      	subs	r0, r3, r0
 800c044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c046:	603e      	str	r6, [r7, #0]
 800c048:	6018      	str	r0, [r3, #0]
 800c04a:	0028      	movs	r0, r5
 800c04c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c04e:	2280      	movs	r2, #128	; 0x80
 800c050:	0352      	lsls	r2, r2, #13
 800c052:	4313      	orrs	r3, r2
 800c054:	e7d6      	b.n	800c004 <__d2b+0x28>
 800c056:	616c      	str	r4, [r5, #20]
 800c058:	e7e7      	b.n	800c02a <__d2b+0x4e>
 800c05a:	a801      	add	r0, sp, #4
 800c05c:	f7ff fcd8 	bl	800ba10 <__lo0bits>
 800c060:	2401      	movs	r4, #1
 800c062:	9b01      	ldr	r3, [sp, #4]
 800c064:	612c      	str	r4, [r5, #16]
 800c066:	616b      	str	r3, [r5, #20]
 800c068:	3020      	adds	r0, #32
 800c06a:	e7e4      	b.n	800c036 <__d2b+0x5a>
 800c06c:	4b0b      	ldr	r3, [pc, #44]	; (800c09c <__d2b+0xc0>)
 800c06e:	18c0      	adds	r0, r0, r3
 800c070:	4b0b      	ldr	r3, [pc, #44]	; (800c0a0 <__d2b+0xc4>)
 800c072:	6038      	str	r0, [r7, #0]
 800c074:	18e3      	adds	r3, r4, r3
 800c076:	009b      	lsls	r3, r3, #2
 800c078:	18eb      	adds	r3, r5, r3
 800c07a:	6958      	ldr	r0, [r3, #20]
 800c07c:	f7ff fcae 	bl	800b9dc <__hi0bits>
 800c080:	0164      	lsls	r4, r4, #5
 800c082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c084:	1a24      	subs	r4, r4, r0
 800c086:	601c      	str	r4, [r3, #0]
 800c088:	e7df      	b.n	800c04a <__d2b+0x6e>
 800c08a:	46c0      	nop			; (mov r8, r8)
 800c08c:	0800d4d7 	.word	0x0800d4d7
 800c090:	0000030a 	.word	0x0000030a
 800c094:	0800d564 	.word	0x0800d564
 800c098:	fffffbcd 	.word	0xfffffbcd
 800c09c:	fffffbce 	.word	0xfffffbce
 800c0a0:	3fffffff 	.word	0x3fffffff

0800c0a4 <__ratio>:
 800c0a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0a6:	b087      	sub	sp, #28
 800c0a8:	000f      	movs	r7, r1
 800c0aa:	a904      	add	r1, sp, #16
 800c0ac:	0006      	movs	r6, r0
 800c0ae:	f7ff ff45 	bl	800bf3c <__b2d>
 800c0b2:	9000      	str	r0, [sp, #0]
 800c0b4:	9101      	str	r1, [sp, #4]
 800c0b6:	9c00      	ldr	r4, [sp, #0]
 800c0b8:	9d01      	ldr	r5, [sp, #4]
 800c0ba:	0038      	movs	r0, r7
 800c0bc:	a905      	add	r1, sp, #20
 800c0be:	f7ff ff3d 	bl	800bf3c <__b2d>
 800c0c2:	9002      	str	r0, [sp, #8]
 800c0c4:	9103      	str	r1, [sp, #12]
 800c0c6:	9a02      	ldr	r2, [sp, #8]
 800c0c8:	9b03      	ldr	r3, [sp, #12]
 800c0ca:	6931      	ldr	r1, [r6, #16]
 800c0cc:	6938      	ldr	r0, [r7, #16]
 800c0ce:	9e05      	ldr	r6, [sp, #20]
 800c0d0:	1a08      	subs	r0, r1, r0
 800c0d2:	9904      	ldr	r1, [sp, #16]
 800c0d4:	0140      	lsls	r0, r0, #5
 800c0d6:	1b89      	subs	r1, r1, r6
 800c0d8:	1841      	adds	r1, r0, r1
 800c0da:	0508      	lsls	r0, r1, #20
 800c0dc:	2900      	cmp	r1, #0
 800c0de:	dd07      	ble.n	800c0f0 <__ratio+0x4c>
 800c0e0:	9901      	ldr	r1, [sp, #4]
 800c0e2:	1845      	adds	r5, r0, r1
 800c0e4:	0020      	movs	r0, r4
 800c0e6:	0029      	movs	r1, r5
 800c0e8:	f7f5 fbc2 	bl	8001870 <__aeabi_ddiv>
 800c0ec:	b007      	add	sp, #28
 800c0ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0f0:	9903      	ldr	r1, [sp, #12]
 800c0f2:	1a0b      	subs	r3, r1, r0
 800c0f4:	e7f6      	b.n	800c0e4 <__ratio+0x40>

0800c0f6 <__copybits>:
 800c0f6:	b570      	push	{r4, r5, r6, lr}
 800c0f8:	0014      	movs	r4, r2
 800c0fa:	0005      	movs	r5, r0
 800c0fc:	3901      	subs	r1, #1
 800c0fe:	6913      	ldr	r3, [r2, #16]
 800c100:	1149      	asrs	r1, r1, #5
 800c102:	3101      	adds	r1, #1
 800c104:	0089      	lsls	r1, r1, #2
 800c106:	3414      	adds	r4, #20
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	1841      	adds	r1, r0, r1
 800c10c:	18e3      	adds	r3, r4, r3
 800c10e:	42a3      	cmp	r3, r4
 800c110:	d80d      	bhi.n	800c12e <__copybits+0x38>
 800c112:	0014      	movs	r4, r2
 800c114:	3411      	adds	r4, #17
 800c116:	2500      	movs	r5, #0
 800c118:	429c      	cmp	r4, r3
 800c11a:	d803      	bhi.n	800c124 <__copybits+0x2e>
 800c11c:	1a9b      	subs	r3, r3, r2
 800c11e:	3b11      	subs	r3, #17
 800c120:	089b      	lsrs	r3, r3, #2
 800c122:	009d      	lsls	r5, r3, #2
 800c124:	2300      	movs	r3, #0
 800c126:	1940      	adds	r0, r0, r5
 800c128:	4281      	cmp	r1, r0
 800c12a:	d803      	bhi.n	800c134 <__copybits+0x3e>
 800c12c:	bd70      	pop	{r4, r5, r6, pc}
 800c12e:	cc40      	ldmia	r4!, {r6}
 800c130:	c540      	stmia	r5!, {r6}
 800c132:	e7ec      	b.n	800c10e <__copybits+0x18>
 800c134:	c008      	stmia	r0!, {r3}
 800c136:	e7f7      	b.n	800c128 <__copybits+0x32>

0800c138 <__any_on>:
 800c138:	0002      	movs	r2, r0
 800c13a:	6900      	ldr	r0, [r0, #16]
 800c13c:	b510      	push	{r4, lr}
 800c13e:	3214      	adds	r2, #20
 800c140:	114b      	asrs	r3, r1, #5
 800c142:	4298      	cmp	r0, r3
 800c144:	db13      	blt.n	800c16e <__any_on+0x36>
 800c146:	dd0c      	ble.n	800c162 <__any_on+0x2a>
 800c148:	241f      	movs	r4, #31
 800c14a:	0008      	movs	r0, r1
 800c14c:	4020      	ands	r0, r4
 800c14e:	4221      	tst	r1, r4
 800c150:	d007      	beq.n	800c162 <__any_on+0x2a>
 800c152:	0099      	lsls	r1, r3, #2
 800c154:	588c      	ldr	r4, [r1, r2]
 800c156:	0021      	movs	r1, r4
 800c158:	40c1      	lsrs	r1, r0
 800c15a:	4081      	lsls	r1, r0
 800c15c:	2001      	movs	r0, #1
 800c15e:	428c      	cmp	r4, r1
 800c160:	d104      	bne.n	800c16c <__any_on+0x34>
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	18d3      	adds	r3, r2, r3
 800c166:	4293      	cmp	r3, r2
 800c168:	d803      	bhi.n	800c172 <__any_on+0x3a>
 800c16a:	2000      	movs	r0, #0
 800c16c:	bd10      	pop	{r4, pc}
 800c16e:	0003      	movs	r3, r0
 800c170:	e7f7      	b.n	800c162 <__any_on+0x2a>
 800c172:	3b04      	subs	r3, #4
 800c174:	6819      	ldr	r1, [r3, #0]
 800c176:	2900      	cmp	r1, #0
 800c178:	d0f5      	beq.n	800c166 <__any_on+0x2e>
 800c17a:	2001      	movs	r0, #1
 800c17c:	e7f6      	b.n	800c16c <__any_on+0x34>

0800c17e <_calloc_r>:
 800c17e:	b570      	push	{r4, r5, r6, lr}
 800c180:	0c13      	lsrs	r3, r2, #16
 800c182:	0c0d      	lsrs	r5, r1, #16
 800c184:	d11e      	bne.n	800c1c4 <_calloc_r+0x46>
 800c186:	2b00      	cmp	r3, #0
 800c188:	d10c      	bne.n	800c1a4 <_calloc_r+0x26>
 800c18a:	b289      	uxth	r1, r1
 800c18c:	b294      	uxth	r4, r2
 800c18e:	434c      	muls	r4, r1
 800c190:	0021      	movs	r1, r4
 800c192:	f7fc faf7 	bl	8008784 <_malloc_r>
 800c196:	1e05      	subs	r5, r0, #0
 800c198:	d01b      	beq.n	800c1d2 <_calloc_r+0x54>
 800c19a:	0022      	movs	r2, r4
 800c19c:	2100      	movs	r1, #0
 800c19e:	f7fc fa7c 	bl	800869a <memset>
 800c1a2:	e016      	b.n	800c1d2 <_calloc_r+0x54>
 800c1a4:	1c1d      	adds	r5, r3, #0
 800c1a6:	1c0b      	adds	r3, r1, #0
 800c1a8:	b292      	uxth	r2, r2
 800c1aa:	b289      	uxth	r1, r1
 800c1ac:	b29c      	uxth	r4, r3
 800c1ae:	4351      	muls	r1, r2
 800c1b0:	b2ab      	uxth	r3, r5
 800c1b2:	4363      	muls	r3, r4
 800c1b4:	0c0c      	lsrs	r4, r1, #16
 800c1b6:	191c      	adds	r4, r3, r4
 800c1b8:	0c22      	lsrs	r2, r4, #16
 800c1ba:	d107      	bne.n	800c1cc <_calloc_r+0x4e>
 800c1bc:	0424      	lsls	r4, r4, #16
 800c1be:	b289      	uxth	r1, r1
 800c1c0:	430c      	orrs	r4, r1
 800c1c2:	e7e5      	b.n	800c190 <_calloc_r+0x12>
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d101      	bne.n	800c1cc <_calloc_r+0x4e>
 800c1c8:	1c13      	adds	r3, r2, #0
 800c1ca:	e7ed      	b.n	800c1a8 <_calloc_r+0x2a>
 800c1cc:	230c      	movs	r3, #12
 800c1ce:	2500      	movs	r5, #0
 800c1d0:	6003      	str	r3, [r0, #0]
 800c1d2:	0028      	movs	r0, r5
 800c1d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1d8 <__ssputs_r>:
 800c1d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1da:	688e      	ldr	r6, [r1, #8]
 800c1dc:	b085      	sub	sp, #20
 800c1de:	0007      	movs	r7, r0
 800c1e0:	000c      	movs	r4, r1
 800c1e2:	9203      	str	r2, [sp, #12]
 800c1e4:	9301      	str	r3, [sp, #4]
 800c1e6:	429e      	cmp	r6, r3
 800c1e8:	d83c      	bhi.n	800c264 <__ssputs_r+0x8c>
 800c1ea:	2390      	movs	r3, #144	; 0x90
 800c1ec:	898a      	ldrh	r2, [r1, #12]
 800c1ee:	00db      	lsls	r3, r3, #3
 800c1f0:	421a      	tst	r2, r3
 800c1f2:	d034      	beq.n	800c25e <__ssputs_r+0x86>
 800c1f4:	6909      	ldr	r1, [r1, #16]
 800c1f6:	6823      	ldr	r3, [r4, #0]
 800c1f8:	6960      	ldr	r0, [r4, #20]
 800c1fa:	1a5b      	subs	r3, r3, r1
 800c1fc:	9302      	str	r3, [sp, #8]
 800c1fe:	2303      	movs	r3, #3
 800c200:	4343      	muls	r3, r0
 800c202:	0fdd      	lsrs	r5, r3, #31
 800c204:	18ed      	adds	r5, r5, r3
 800c206:	9b01      	ldr	r3, [sp, #4]
 800c208:	9802      	ldr	r0, [sp, #8]
 800c20a:	3301      	adds	r3, #1
 800c20c:	181b      	adds	r3, r3, r0
 800c20e:	106d      	asrs	r5, r5, #1
 800c210:	42ab      	cmp	r3, r5
 800c212:	d900      	bls.n	800c216 <__ssputs_r+0x3e>
 800c214:	001d      	movs	r5, r3
 800c216:	0553      	lsls	r3, r2, #21
 800c218:	d532      	bpl.n	800c280 <__ssputs_r+0xa8>
 800c21a:	0029      	movs	r1, r5
 800c21c:	0038      	movs	r0, r7
 800c21e:	f7fc fab1 	bl	8008784 <_malloc_r>
 800c222:	1e06      	subs	r6, r0, #0
 800c224:	d109      	bne.n	800c23a <__ssputs_r+0x62>
 800c226:	230c      	movs	r3, #12
 800c228:	603b      	str	r3, [r7, #0]
 800c22a:	2340      	movs	r3, #64	; 0x40
 800c22c:	2001      	movs	r0, #1
 800c22e:	89a2      	ldrh	r2, [r4, #12]
 800c230:	4240      	negs	r0, r0
 800c232:	4313      	orrs	r3, r2
 800c234:	81a3      	strh	r3, [r4, #12]
 800c236:	b005      	add	sp, #20
 800c238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c23a:	9a02      	ldr	r2, [sp, #8]
 800c23c:	6921      	ldr	r1, [r4, #16]
 800c23e:	f7fc fa23 	bl	8008688 <memcpy>
 800c242:	89a3      	ldrh	r3, [r4, #12]
 800c244:	4a14      	ldr	r2, [pc, #80]	; (800c298 <__ssputs_r+0xc0>)
 800c246:	401a      	ands	r2, r3
 800c248:	2380      	movs	r3, #128	; 0x80
 800c24a:	4313      	orrs	r3, r2
 800c24c:	81a3      	strh	r3, [r4, #12]
 800c24e:	9b02      	ldr	r3, [sp, #8]
 800c250:	6126      	str	r6, [r4, #16]
 800c252:	18f6      	adds	r6, r6, r3
 800c254:	6026      	str	r6, [r4, #0]
 800c256:	6165      	str	r5, [r4, #20]
 800c258:	9e01      	ldr	r6, [sp, #4]
 800c25a:	1aed      	subs	r5, r5, r3
 800c25c:	60a5      	str	r5, [r4, #8]
 800c25e:	9b01      	ldr	r3, [sp, #4]
 800c260:	429e      	cmp	r6, r3
 800c262:	d900      	bls.n	800c266 <__ssputs_r+0x8e>
 800c264:	9e01      	ldr	r6, [sp, #4]
 800c266:	0032      	movs	r2, r6
 800c268:	9903      	ldr	r1, [sp, #12]
 800c26a:	6820      	ldr	r0, [r4, #0]
 800c26c:	f000 f96d 	bl	800c54a <memmove>
 800c270:	68a3      	ldr	r3, [r4, #8]
 800c272:	2000      	movs	r0, #0
 800c274:	1b9b      	subs	r3, r3, r6
 800c276:	60a3      	str	r3, [r4, #8]
 800c278:	6823      	ldr	r3, [r4, #0]
 800c27a:	199e      	adds	r6, r3, r6
 800c27c:	6026      	str	r6, [r4, #0]
 800c27e:	e7da      	b.n	800c236 <__ssputs_r+0x5e>
 800c280:	002a      	movs	r2, r5
 800c282:	0038      	movs	r0, r7
 800c284:	f000 f974 	bl	800c570 <_realloc_r>
 800c288:	1e06      	subs	r6, r0, #0
 800c28a:	d1e0      	bne.n	800c24e <__ssputs_r+0x76>
 800c28c:	0038      	movs	r0, r7
 800c28e:	6921      	ldr	r1, [r4, #16]
 800c290:	f7fc fa0c 	bl	80086ac <_free_r>
 800c294:	e7c7      	b.n	800c226 <__ssputs_r+0x4e>
 800c296:	46c0      	nop			; (mov r8, r8)
 800c298:	fffffb7f 	.word	0xfffffb7f

0800c29c <_svfiprintf_r>:
 800c29c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c29e:	b0a1      	sub	sp, #132	; 0x84
 800c2a0:	9003      	str	r0, [sp, #12]
 800c2a2:	001d      	movs	r5, r3
 800c2a4:	898b      	ldrh	r3, [r1, #12]
 800c2a6:	000f      	movs	r7, r1
 800c2a8:	0016      	movs	r6, r2
 800c2aa:	061b      	lsls	r3, r3, #24
 800c2ac:	d511      	bpl.n	800c2d2 <_svfiprintf_r+0x36>
 800c2ae:	690b      	ldr	r3, [r1, #16]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d10e      	bne.n	800c2d2 <_svfiprintf_r+0x36>
 800c2b4:	2140      	movs	r1, #64	; 0x40
 800c2b6:	f7fc fa65 	bl	8008784 <_malloc_r>
 800c2ba:	6038      	str	r0, [r7, #0]
 800c2bc:	6138      	str	r0, [r7, #16]
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	d105      	bne.n	800c2ce <_svfiprintf_r+0x32>
 800c2c2:	230c      	movs	r3, #12
 800c2c4:	9a03      	ldr	r2, [sp, #12]
 800c2c6:	3801      	subs	r0, #1
 800c2c8:	6013      	str	r3, [r2, #0]
 800c2ca:	b021      	add	sp, #132	; 0x84
 800c2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ce:	2340      	movs	r3, #64	; 0x40
 800c2d0:	617b      	str	r3, [r7, #20]
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	ac08      	add	r4, sp, #32
 800c2d6:	6163      	str	r3, [r4, #20]
 800c2d8:	3320      	adds	r3, #32
 800c2da:	7663      	strb	r3, [r4, #25]
 800c2dc:	3310      	adds	r3, #16
 800c2de:	76a3      	strb	r3, [r4, #26]
 800c2e0:	9507      	str	r5, [sp, #28]
 800c2e2:	0035      	movs	r5, r6
 800c2e4:	782b      	ldrb	r3, [r5, #0]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d001      	beq.n	800c2ee <_svfiprintf_r+0x52>
 800c2ea:	2b25      	cmp	r3, #37	; 0x25
 800c2ec:	d147      	bne.n	800c37e <_svfiprintf_r+0xe2>
 800c2ee:	1bab      	subs	r3, r5, r6
 800c2f0:	9305      	str	r3, [sp, #20]
 800c2f2:	42b5      	cmp	r5, r6
 800c2f4:	d00c      	beq.n	800c310 <_svfiprintf_r+0x74>
 800c2f6:	0032      	movs	r2, r6
 800c2f8:	0039      	movs	r1, r7
 800c2fa:	9803      	ldr	r0, [sp, #12]
 800c2fc:	f7ff ff6c 	bl	800c1d8 <__ssputs_r>
 800c300:	1c43      	adds	r3, r0, #1
 800c302:	d100      	bne.n	800c306 <_svfiprintf_r+0x6a>
 800c304:	e0ae      	b.n	800c464 <_svfiprintf_r+0x1c8>
 800c306:	6962      	ldr	r2, [r4, #20]
 800c308:	9b05      	ldr	r3, [sp, #20]
 800c30a:	4694      	mov	ip, r2
 800c30c:	4463      	add	r3, ip
 800c30e:	6163      	str	r3, [r4, #20]
 800c310:	782b      	ldrb	r3, [r5, #0]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d100      	bne.n	800c318 <_svfiprintf_r+0x7c>
 800c316:	e0a5      	b.n	800c464 <_svfiprintf_r+0x1c8>
 800c318:	2201      	movs	r2, #1
 800c31a:	2300      	movs	r3, #0
 800c31c:	4252      	negs	r2, r2
 800c31e:	6062      	str	r2, [r4, #4]
 800c320:	a904      	add	r1, sp, #16
 800c322:	3254      	adds	r2, #84	; 0x54
 800c324:	1852      	adds	r2, r2, r1
 800c326:	1c6e      	adds	r6, r5, #1
 800c328:	6023      	str	r3, [r4, #0]
 800c32a:	60e3      	str	r3, [r4, #12]
 800c32c:	60a3      	str	r3, [r4, #8]
 800c32e:	7013      	strb	r3, [r2, #0]
 800c330:	65a3      	str	r3, [r4, #88]	; 0x58
 800c332:	2205      	movs	r2, #5
 800c334:	7831      	ldrb	r1, [r6, #0]
 800c336:	4854      	ldr	r0, [pc, #336]	; (800c488 <_svfiprintf_r+0x1ec>)
 800c338:	f7ff fa3c 	bl	800b7b4 <memchr>
 800c33c:	1c75      	adds	r5, r6, #1
 800c33e:	2800      	cmp	r0, #0
 800c340:	d11f      	bne.n	800c382 <_svfiprintf_r+0xe6>
 800c342:	6822      	ldr	r2, [r4, #0]
 800c344:	06d3      	lsls	r3, r2, #27
 800c346:	d504      	bpl.n	800c352 <_svfiprintf_r+0xb6>
 800c348:	2353      	movs	r3, #83	; 0x53
 800c34a:	a904      	add	r1, sp, #16
 800c34c:	185b      	adds	r3, r3, r1
 800c34e:	2120      	movs	r1, #32
 800c350:	7019      	strb	r1, [r3, #0]
 800c352:	0713      	lsls	r3, r2, #28
 800c354:	d504      	bpl.n	800c360 <_svfiprintf_r+0xc4>
 800c356:	2353      	movs	r3, #83	; 0x53
 800c358:	a904      	add	r1, sp, #16
 800c35a:	185b      	adds	r3, r3, r1
 800c35c:	212b      	movs	r1, #43	; 0x2b
 800c35e:	7019      	strb	r1, [r3, #0]
 800c360:	7833      	ldrb	r3, [r6, #0]
 800c362:	2b2a      	cmp	r3, #42	; 0x2a
 800c364:	d016      	beq.n	800c394 <_svfiprintf_r+0xf8>
 800c366:	0035      	movs	r5, r6
 800c368:	2100      	movs	r1, #0
 800c36a:	200a      	movs	r0, #10
 800c36c:	68e3      	ldr	r3, [r4, #12]
 800c36e:	782a      	ldrb	r2, [r5, #0]
 800c370:	1c6e      	adds	r6, r5, #1
 800c372:	3a30      	subs	r2, #48	; 0x30
 800c374:	2a09      	cmp	r2, #9
 800c376:	d94e      	bls.n	800c416 <_svfiprintf_r+0x17a>
 800c378:	2900      	cmp	r1, #0
 800c37a:	d111      	bne.n	800c3a0 <_svfiprintf_r+0x104>
 800c37c:	e017      	b.n	800c3ae <_svfiprintf_r+0x112>
 800c37e:	3501      	adds	r5, #1
 800c380:	e7b0      	b.n	800c2e4 <_svfiprintf_r+0x48>
 800c382:	4b41      	ldr	r3, [pc, #260]	; (800c488 <_svfiprintf_r+0x1ec>)
 800c384:	6822      	ldr	r2, [r4, #0]
 800c386:	1ac0      	subs	r0, r0, r3
 800c388:	2301      	movs	r3, #1
 800c38a:	4083      	lsls	r3, r0
 800c38c:	4313      	orrs	r3, r2
 800c38e:	002e      	movs	r6, r5
 800c390:	6023      	str	r3, [r4, #0]
 800c392:	e7ce      	b.n	800c332 <_svfiprintf_r+0x96>
 800c394:	9b07      	ldr	r3, [sp, #28]
 800c396:	1d19      	adds	r1, r3, #4
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	9107      	str	r1, [sp, #28]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	db01      	blt.n	800c3a4 <_svfiprintf_r+0x108>
 800c3a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3a2:	e004      	b.n	800c3ae <_svfiprintf_r+0x112>
 800c3a4:	425b      	negs	r3, r3
 800c3a6:	60e3      	str	r3, [r4, #12]
 800c3a8:	2302      	movs	r3, #2
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	6023      	str	r3, [r4, #0]
 800c3ae:	782b      	ldrb	r3, [r5, #0]
 800c3b0:	2b2e      	cmp	r3, #46	; 0x2e
 800c3b2:	d10a      	bne.n	800c3ca <_svfiprintf_r+0x12e>
 800c3b4:	786b      	ldrb	r3, [r5, #1]
 800c3b6:	2b2a      	cmp	r3, #42	; 0x2a
 800c3b8:	d135      	bne.n	800c426 <_svfiprintf_r+0x18a>
 800c3ba:	9b07      	ldr	r3, [sp, #28]
 800c3bc:	3502      	adds	r5, #2
 800c3be:	1d1a      	adds	r2, r3, #4
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	9207      	str	r2, [sp, #28]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	db2b      	blt.n	800c420 <_svfiprintf_r+0x184>
 800c3c8:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ca:	4e30      	ldr	r6, [pc, #192]	; (800c48c <_svfiprintf_r+0x1f0>)
 800c3cc:	2203      	movs	r2, #3
 800c3ce:	0030      	movs	r0, r6
 800c3d0:	7829      	ldrb	r1, [r5, #0]
 800c3d2:	f7ff f9ef 	bl	800b7b4 <memchr>
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	d006      	beq.n	800c3e8 <_svfiprintf_r+0x14c>
 800c3da:	2340      	movs	r3, #64	; 0x40
 800c3dc:	1b80      	subs	r0, r0, r6
 800c3de:	4083      	lsls	r3, r0
 800c3e0:	6822      	ldr	r2, [r4, #0]
 800c3e2:	3501      	adds	r5, #1
 800c3e4:	4313      	orrs	r3, r2
 800c3e6:	6023      	str	r3, [r4, #0]
 800c3e8:	7829      	ldrb	r1, [r5, #0]
 800c3ea:	2206      	movs	r2, #6
 800c3ec:	4828      	ldr	r0, [pc, #160]	; (800c490 <_svfiprintf_r+0x1f4>)
 800c3ee:	1c6e      	adds	r6, r5, #1
 800c3f0:	7621      	strb	r1, [r4, #24]
 800c3f2:	f7ff f9df 	bl	800b7b4 <memchr>
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	d03c      	beq.n	800c474 <_svfiprintf_r+0x1d8>
 800c3fa:	4b26      	ldr	r3, [pc, #152]	; (800c494 <_svfiprintf_r+0x1f8>)
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d125      	bne.n	800c44c <_svfiprintf_r+0x1b0>
 800c400:	2207      	movs	r2, #7
 800c402:	9b07      	ldr	r3, [sp, #28]
 800c404:	3307      	adds	r3, #7
 800c406:	4393      	bics	r3, r2
 800c408:	3308      	adds	r3, #8
 800c40a:	9307      	str	r3, [sp, #28]
 800c40c:	6963      	ldr	r3, [r4, #20]
 800c40e:	9a04      	ldr	r2, [sp, #16]
 800c410:	189b      	adds	r3, r3, r2
 800c412:	6163      	str	r3, [r4, #20]
 800c414:	e765      	b.n	800c2e2 <_svfiprintf_r+0x46>
 800c416:	4343      	muls	r3, r0
 800c418:	0035      	movs	r5, r6
 800c41a:	2101      	movs	r1, #1
 800c41c:	189b      	adds	r3, r3, r2
 800c41e:	e7a6      	b.n	800c36e <_svfiprintf_r+0xd2>
 800c420:	2301      	movs	r3, #1
 800c422:	425b      	negs	r3, r3
 800c424:	e7d0      	b.n	800c3c8 <_svfiprintf_r+0x12c>
 800c426:	2300      	movs	r3, #0
 800c428:	200a      	movs	r0, #10
 800c42a:	001a      	movs	r2, r3
 800c42c:	3501      	adds	r5, #1
 800c42e:	6063      	str	r3, [r4, #4]
 800c430:	7829      	ldrb	r1, [r5, #0]
 800c432:	1c6e      	adds	r6, r5, #1
 800c434:	3930      	subs	r1, #48	; 0x30
 800c436:	2909      	cmp	r1, #9
 800c438:	d903      	bls.n	800c442 <_svfiprintf_r+0x1a6>
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d0c5      	beq.n	800c3ca <_svfiprintf_r+0x12e>
 800c43e:	9209      	str	r2, [sp, #36]	; 0x24
 800c440:	e7c3      	b.n	800c3ca <_svfiprintf_r+0x12e>
 800c442:	4342      	muls	r2, r0
 800c444:	0035      	movs	r5, r6
 800c446:	2301      	movs	r3, #1
 800c448:	1852      	adds	r2, r2, r1
 800c44a:	e7f1      	b.n	800c430 <_svfiprintf_r+0x194>
 800c44c:	ab07      	add	r3, sp, #28
 800c44e:	9300      	str	r3, [sp, #0]
 800c450:	003a      	movs	r2, r7
 800c452:	0021      	movs	r1, r4
 800c454:	4b10      	ldr	r3, [pc, #64]	; (800c498 <_svfiprintf_r+0x1fc>)
 800c456:	9803      	ldr	r0, [sp, #12]
 800c458:	f7fc fab4 	bl	80089c4 <_printf_float>
 800c45c:	9004      	str	r0, [sp, #16]
 800c45e:	9b04      	ldr	r3, [sp, #16]
 800c460:	3301      	adds	r3, #1
 800c462:	d1d3      	bne.n	800c40c <_svfiprintf_r+0x170>
 800c464:	89bb      	ldrh	r3, [r7, #12]
 800c466:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c468:	065b      	lsls	r3, r3, #25
 800c46a:	d400      	bmi.n	800c46e <_svfiprintf_r+0x1d2>
 800c46c:	e72d      	b.n	800c2ca <_svfiprintf_r+0x2e>
 800c46e:	2001      	movs	r0, #1
 800c470:	4240      	negs	r0, r0
 800c472:	e72a      	b.n	800c2ca <_svfiprintf_r+0x2e>
 800c474:	ab07      	add	r3, sp, #28
 800c476:	9300      	str	r3, [sp, #0]
 800c478:	003a      	movs	r2, r7
 800c47a:	0021      	movs	r1, r4
 800c47c:	4b06      	ldr	r3, [pc, #24]	; (800c498 <_svfiprintf_r+0x1fc>)
 800c47e:	9803      	ldr	r0, [sp, #12]
 800c480:	f7fc fd52 	bl	8008f28 <_printf_i>
 800c484:	e7ea      	b.n	800c45c <_svfiprintf_r+0x1c0>
 800c486:	46c0      	nop			; (mov r8, r8)
 800c488:	0800d6bc 	.word	0x0800d6bc
 800c48c:	0800d6c2 	.word	0x0800d6c2
 800c490:	0800d6c6 	.word	0x0800d6c6
 800c494:	080089c5 	.word	0x080089c5
 800c498:	0800c1d9 	.word	0x0800c1d9

0800c49c <nan>:
 800c49c:	2000      	movs	r0, #0
 800c49e:	4901      	ldr	r1, [pc, #4]	; (800c4a4 <nan+0x8>)
 800c4a0:	4770      	bx	lr
 800c4a2:	46c0      	nop			; (mov r8, r8)
 800c4a4:	7ff80000 	.word	0x7ff80000

0800c4a8 <strncmp>:
 800c4a8:	b530      	push	{r4, r5, lr}
 800c4aa:	0005      	movs	r5, r0
 800c4ac:	1e10      	subs	r0, r2, #0
 800c4ae:	d008      	beq.n	800c4c2 <strncmp+0x1a>
 800c4b0:	2400      	movs	r4, #0
 800c4b2:	3a01      	subs	r2, #1
 800c4b4:	5d2b      	ldrb	r3, [r5, r4]
 800c4b6:	5d08      	ldrb	r0, [r1, r4]
 800c4b8:	4283      	cmp	r3, r0
 800c4ba:	d101      	bne.n	800c4c0 <strncmp+0x18>
 800c4bc:	4294      	cmp	r4, r2
 800c4be:	d101      	bne.n	800c4c4 <strncmp+0x1c>
 800c4c0:	1a18      	subs	r0, r3, r0
 800c4c2:	bd30      	pop	{r4, r5, pc}
 800c4c4:	3401      	adds	r4, #1
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d1f4      	bne.n	800c4b4 <strncmp+0xc>
 800c4ca:	e7f9      	b.n	800c4c0 <strncmp+0x18>

0800c4cc <__ascii_wctomb>:
 800c4cc:	0003      	movs	r3, r0
 800c4ce:	1e08      	subs	r0, r1, #0
 800c4d0:	d005      	beq.n	800c4de <__ascii_wctomb+0x12>
 800c4d2:	2aff      	cmp	r2, #255	; 0xff
 800c4d4:	d904      	bls.n	800c4e0 <__ascii_wctomb+0x14>
 800c4d6:	228a      	movs	r2, #138	; 0x8a
 800c4d8:	2001      	movs	r0, #1
 800c4da:	601a      	str	r2, [r3, #0]
 800c4dc:	4240      	negs	r0, r0
 800c4de:	4770      	bx	lr
 800c4e0:	2001      	movs	r0, #1
 800c4e2:	700a      	strb	r2, [r1, #0]
 800c4e4:	e7fb      	b.n	800c4de <__ascii_wctomb+0x12>
	...

0800c4e8 <__assert_func>:
 800c4e8:	b530      	push	{r4, r5, lr}
 800c4ea:	0014      	movs	r4, r2
 800c4ec:	001a      	movs	r2, r3
 800c4ee:	4b09      	ldr	r3, [pc, #36]	; (800c514 <__assert_func+0x2c>)
 800c4f0:	0005      	movs	r5, r0
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	b085      	sub	sp, #20
 800c4f6:	68d8      	ldr	r0, [r3, #12]
 800c4f8:	4b07      	ldr	r3, [pc, #28]	; (800c518 <__assert_func+0x30>)
 800c4fa:	2c00      	cmp	r4, #0
 800c4fc:	d101      	bne.n	800c502 <__assert_func+0x1a>
 800c4fe:	4b07      	ldr	r3, [pc, #28]	; (800c51c <__assert_func+0x34>)
 800c500:	001c      	movs	r4, r3
 800c502:	9301      	str	r3, [sp, #4]
 800c504:	9100      	str	r1, [sp, #0]
 800c506:	002b      	movs	r3, r5
 800c508:	4905      	ldr	r1, [pc, #20]	; (800c520 <__assert_func+0x38>)
 800c50a:	9402      	str	r4, [sp, #8]
 800c50c:	f000 f80a 	bl	800c524 <fiprintf>
 800c510:	f000 fa8c 	bl	800ca2c <abort>
 800c514:	2000000c 	.word	0x2000000c
 800c518:	0800d6cd 	.word	0x0800d6cd
 800c51c:	0800d708 	.word	0x0800d708
 800c520:	0800d6da 	.word	0x0800d6da

0800c524 <fiprintf>:
 800c524:	b40e      	push	{r1, r2, r3}
 800c526:	b503      	push	{r0, r1, lr}
 800c528:	0001      	movs	r1, r0
 800c52a:	ab03      	add	r3, sp, #12
 800c52c:	4804      	ldr	r0, [pc, #16]	; (800c540 <fiprintf+0x1c>)
 800c52e:	cb04      	ldmia	r3!, {r2}
 800c530:	6800      	ldr	r0, [r0, #0]
 800c532:	9301      	str	r3, [sp, #4]
 800c534:	f000 f872 	bl	800c61c <_vfiprintf_r>
 800c538:	b002      	add	sp, #8
 800c53a:	bc08      	pop	{r3}
 800c53c:	b003      	add	sp, #12
 800c53e:	4718      	bx	r3
 800c540:	2000000c 	.word	0x2000000c

0800c544 <__retarget_lock_init_recursive>:
 800c544:	4770      	bx	lr

0800c546 <__retarget_lock_acquire_recursive>:
 800c546:	4770      	bx	lr

0800c548 <__retarget_lock_release_recursive>:
 800c548:	4770      	bx	lr

0800c54a <memmove>:
 800c54a:	b510      	push	{r4, lr}
 800c54c:	4288      	cmp	r0, r1
 800c54e:	d902      	bls.n	800c556 <memmove+0xc>
 800c550:	188b      	adds	r3, r1, r2
 800c552:	4298      	cmp	r0, r3
 800c554:	d303      	bcc.n	800c55e <memmove+0x14>
 800c556:	2300      	movs	r3, #0
 800c558:	e007      	b.n	800c56a <memmove+0x20>
 800c55a:	5c8b      	ldrb	r3, [r1, r2]
 800c55c:	5483      	strb	r3, [r0, r2]
 800c55e:	3a01      	subs	r2, #1
 800c560:	d2fb      	bcs.n	800c55a <memmove+0x10>
 800c562:	bd10      	pop	{r4, pc}
 800c564:	5ccc      	ldrb	r4, [r1, r3]
 800c566:	54c4      	strb	r4, [r0, r3]
 800c568:	3301      	adds	r3, #1
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d1fa      	bne.n	800c564 <memmove+0x1a>
 800c56e:	e7f8      	b.n	800c562 <memmove+0x18>

0800c570 <_realloc_r>:
 800c570:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c572:	0007      	movs	r7, r0
 800c574:	000e      	movs	r6, r1
 800c576:	0014      	movs	r4, r2
 800c578:	2900      	cmp	r1, #0
 800c57a:	d105      	bne.n	800c588 <_realloc_r+0x18>
 800c57c:	0011      	movs	r1, r2
 800c57e:	f7fc f901 	bl	8008784 <_malloc_r>
 800c582:	0005      	movs	r5, r0
 800c584:	0028      	movs	r0, r5
 800c586:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c588:	2a00      	cmp	r2, #0
 800c58a:	d103      	bne.n	800c594 <_realloc_r+0x24>
 800c58c:	f7fc f88e 	bl	80086ac <_free_r>
 800c590:	0025      	movs	r5, r4
 800c592:	e7f7      	b.n	800c584 <_realloc_r+0x14>
 800c594:	f000 fc8c 	bl	800ceb0 <_malloc_usable_size_r>
 800c598:	9001      	str	r0, [sp, #4]
 800c59a:	4284      	cmp	r4, r0
 800c59c:	d803      	bhi.n	800c5a6 <_realloc_r+0x36>
 800c59e:	0035      	movs	r5, r6
 800c5a0:	0843      	lsrs	r3, r0, #1
 800c5a2:	42a3      	cmp	r3, r4
 800c5a4:	d3ee      	bcc.n	800c584 <_realloc_r+0x14>
 800c5a6:	0021      	movs	r1, r4
 800c5a8:	0038      	movs	r0, r7
 800c5aa:	f7fc f8eb 	bl	8008784 <_malloc_r>
 800c5ae:	1e05      	subs	r5, r0, #0
 800c5b0:	d0e8      	beq.n	800c584 <_realloc_r+0x14>
 800c5b2:	9b01      	ldr	r3, [sp, #4]
 800c5b4:	0022      	movs	r2, r4
 800c5b6:	429c      	cmp	r4, r3
 800c5b8:	d900      	bls.n	800c5bc <_realloc_r+0x4c>
 800c5ba:	001a      	movs	r2, r3
 800c5bc:	0031      	movs	r1, r6
 800c5be:	0028      	movs	r0, r5
 800c5c0:	f7fc f862 	bl	8008688 <memcpy>
 800c5c4:	0031      	movs	r1, r6
 800c5c6:	0038      	movs	r0, r7
 800c5c8:	f7fc f870 	bl	80086ac <_free_r>
 800c5cc:	e7da      	b.n	800c584 <_realloc_r+0x14>

0800c5ce <__sfputc_r>:
 800c5ce:	6893      	ldr	r3, [r2, #8]
 800c5d0:	b510      	push	{r4, lr}
 800c5d2:	3b01      	subs	r3, #1
 800c5d4:	6093      	str	r3, [r2, #8]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	da04      	bge.n	800c5e4 <__sfputc_r+0x16>
 800c5da:	6994      	ldr	r4, [r2, #24]
 800c5dc:	42a3      	cmp	r3, r4
 800c5de:	db07      	blt.n	800c5f0 <__sfputc_r+0x22>
 800c5e0:	290a      	cmp	r1, #10
 800c5e2:	d005      	beq.n	800c5f0 <__sfputc_r+0x22>
 800c5e4:	6813      	ldr	r3, [r2, #0]
 800c5e6:	1c58      	adds	r0, r3, #1
 800c5e8:	6010      	str	r0, [r2, #0]
 800c5ea:	7019      	strb	r1, [r3, #0]
 800c5ec:	0008      	movs	r0, r1
 800c5ee:	bd10      	pop	{r4, pc}
 800c5f0:	f000 f94e 	bl	800c890 <__swbuf_r>
 800c5f4:	0001      	movs	r1, r0
 800c5f6:	e7f9      	b.n	800c5ec <__sfputc_r+0x1e>

0800c5f8 <__sfputs_r>:
 800c5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5fa:	0006      	movs	r6, r0
 800c5fc:	000f      	movs	r7, r1
 800c5fe:	0014      	movs	r4, r2
 800c600:	18d5      	adds	r5, r2, r3
 800c602:	42ac      	cmp	r4, r5
 800c604:	d101      	bne.n	800c60a <__sfputs_r+0x12>
 800c606:	2000      	movs	r0, #0
 800c608:	e007      	b.n	800c61a <__sfputs_r+0x22>
 800c60a:	7821      	ldrb	r1, [r4, #0]
 800c60c:	003a      	movs	r2, r7
 800c60e:	0030      	movs	r0, r6
 800c610:	f7ff ffdd 	bl	800c5ce <__sfputc_r>
 800c614:	3401      	adds	r4, #1
 800c616:	1c43      	adds	r3, r0, #1
 800c618:	d1f3      	bne.n	800c602 <__sfputs_r+0xa>
 800c61a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c61c <_vfiprintf_r>:
 800c61c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c61e:	b0a1      	sub	sp, #132	; 0x84
 800c620:	0006      	movs	r6, r0
 800c622:	000c      	movs	r4, r1
 800c624:	001f      	movs	r7, r3
 800c626:	9203      	str	r2, [sp, #12]
 800c628:	2800      	cmp	r0, #0
 800c62a:	d004      	beq.n	800c636 <_vfiprintf_r+0x1a>
 800c62c:	6983      	ldr	r3, [r0, #24]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d101      	bne.n	800c636 <_vfiprintf_r+0x1a>
 800c632:	f000 fb31 	bl	800cc98 <__sinit>
 800c636:	4b8e      	ldr	r3, [pc, #568]	; (800c870 <_vfiprintf_r+0x254>)
 800c638:	429c      	cmp	r4, r3
 800c63a:	d11c      	bne.n	800c676 <_vfiprintf_r+0x5a>
 800c63c:	6874      	ldr	r4, [r6, #4]
 800c63e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c640:	07db      	lsls	r3, r3, #31
 800c642:	d405      	bmi.n	800c650 <_vfiprintf_r+0x34>
 800c644:	89a3      	ldrh	r3, [r4, #12]
 800c646:	059b      	lsls	r3, r3, #22
 800c648:	d402      	bmi.n	800c650 <_vfiprintf_r+0x34>
 800c64a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c64c:	f7ff ff7b 	bl	800c546 <__retarget_lock_acquire_recursive>
 800c650:	89a3      	ldrh	r3, [r4, #12]
 800c652:	071b      	lsls	r3, r3, #28
 800c654:	d502      	bpl.n	800c65c <_vfiprintf_r+0x40>
 800c656:	6923      	ldr	r3, [r4, #16]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d11d      	bne.n	800c698 <_vfiprintf_r+0x7c>
 800c65c:	0021      	movs	r1, r4
 800c65e:	0030      	movs	r0, r6
 800c660:	f000 f96c 	bl	800c93c <__swsetup_r>
 800c664:	2800      	cmp	r0, #0
 800c666:	d017      	beq.n	800c698 <_vfiprintf_r+0x7c>
 800c668:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c66a:	07db      	lsls	r3, r3, #31
 800c66c:	d50d      	bpl.n	800c68a <_vfiprintf_r+0x6e>
 800c66e:	2001      	movs	r0, #1
 800c670:	4240      	negs	r0, r0
 800c672:	b021      	add	sp, #132	; 0x84
 800c674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c676:	4b7f      	ldr	r3, [pc, #508]	; (800c874 <_vfiprintf_r+0x258>)
 800c678:	429c      	cmp	r4, r3
 800c67a:	d101      	bne.n	800c680 <_vfiprintf_r+0x64>
 800c67c:	68b4      	ldr	r4, [r6, #8]
 800c67e:	e7de      	b.n	800c63e <_vfiprintf_r+0x22>
 800c680:	4b7d      	ldr	r3, [pc, #500]	; (800c878 <_vfiprintf_r+0x25c>)
 800c682:	429c      	cmp	r4, r3
 800c684:	d1db      	bne.n	800c63e <_vfiprintf_r+0x22>
 800c686:	68f4      	ldr	r4, [r6, #12]
 800c688:	e7d9      	b.n	800c63e <_vfiprintf_r+0x22>
 800c68a:	89a3      	ldrh	r3, [r4, #12]
 800c68c:	059b      	lsls	r3, r3, #22
 800c68e:	d4ee      	bmi.n	800c66e <_vfiprintf_r+0x52>
 800c690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c692:	f7ff ff59 	bl	800c548 <__retarget_lock_release_recursive>
 800c696:	e7ea      	b.n	800c66e <_vfiprintf_r+0x52>
 800c698:	2300      	movs	r3, #0
 800c69a:	ad08      	add	r5, sp, #32
 800c69c:	616b      	str	r3, [r5, #20]
 800c69e:	3320      	adds	r3, #32
 800c6a0:	766b      	strb	r3, [r5, #25]
 800c6a2:	3310      	adds	r3, #16
 800c6a4:	76ab      	strb	r3, [r5, #26]
 800c6a6:	9707      	str	r7, [sp, #28]
 800c6a8:	9f03      	ldr	r7, [sp, #12]
 800c6aa:	783b      	ldrb	r3, [r7, #0]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d001      	beq.n	800c6b4 <_vfiprintf_r+0x98>
 800c6b0:	2b25      	cmp	r3, #37	; 0x25
 800c6b2:	d14e      	bne.n	800c752 <_vfiprintf_r+0x136>
 800c6b4:	9b03      	ldr	r3, [sp, #12]
 800c6b6:	1afb      	subs	r3, r7, r3
 800c6b8:	9305      	str	r3, [sp, #20]
 800c6ba:	9b03      	ldr	r3, [sp, #12]
 800c6bc:	429f      	cmp	r7, r3
 800c6be:	d00d      	beq.n	800c6dc <_vfiprintf_r+0xc0>
 800c6c0:	9b05      	ldr	r3, [sp, #20]
 800c6c2:	0021      	movs	r1, r4
 800c6c4:	0030      	movs	r0, r6
 800c6c6:	9a03      	ldr	r2, [sp, #12]
 800c6c8:	f7ff ff96 	bl	800c5f8 <__sfputs_r>
 800c6cc:	1c43      	adds	r3, r0, #1
 800c6ce:	d100      	bne.n	800c6d2 <_vfiprintf_r+0xb6>
 800c6d0:	e0b5      	b.n	800c83e <_vfiprintf_r+0x222>
 800c6d2:	696a      	ldr	r2, [r5, #20]
 800c6d4:	9b05      	ldr	r3, [sp, #20]
 800c6d6:	4694      	mov	ip, r2
 800c6d8:	4463      	add	r3, ip
 800c6da:	616b      	str	r3, [r5, #20]
 800c6dc:	783b      	ldrb	r3, [r7, #0]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d100      	bne.n	800c6e4 <_vfiprintf_r+0xc8>
 800c6e2:	e0ac      	b.n	800c83e <_vfiprintf_r+0x222>
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	1c7b      	adds	r3, r7, #1
 800c6e8:	9303      	str	r3, [sp, #12]
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	4252      	negs	r2, r2
 800c6ee:	606a      	str	r2, [r5, #4]
 800c6f0:	a904      	add	r1, sp, #16
 800c6f2:	3254      	adds	r2, #84	; 0x54
 800c6f4:	1852      	adds	r2, r2, r1
 800c6f6:	602b      	str	r3, [r5, #0]
 800c6f8:	60eb      	str	r3, [r5, #12]
 800c6fa:	60ab      	str	r3, [r5, #8]
 800c6fc:	7013      	strb	r3, [r2, #0]
 800c6fe:	65ab      	str	r3, [r5, #88]	; 0x58
 800c700:	9b03      	ldr	r3, [sp, #12]
 800c702:	2205      	movs	r2, #5
 800c704:	7819      	ldrb	r1, [r3, #0]
 800c706:	485d      	ldr	r0, [pc, #372]	; (800c87c <_vfiprintf_r+0x260>)
 800c708:	f7ff f854 	bl	800b7b4 <memchr>
 800c70c:	9b03      	ldr	r3, [sp, #12]
 800c70e:	1c5f      	adds	r7, r3, #1
 800c710:	2800      	cmp	r0, #0
 800c712:	d120      	bne.n	800c756 <_vfiprintf_r+0x13a>
 800c714:	682a      	ldr	r2, [r5, #0]
 800c716:	06d3      	lsls	r3, r2, #27
 800c718:	d504      	bpl.n	800c724 <_vfiprintf_r+0x108>
 800c71a:	2353      	movs	r3, #83	; 0x53
 800c71c:	a904      	add	r1, sp, #16
 800c71e:	185b      	adds	r3, r3, r1
 800c720:	2120      	movs	r1, #32
 800c722:	7019      	strb	r1, [r3, #0]
 800c724:	0713      	lsls	r3, r2, #28
 800c726:	d504      	bpl.n	800c732 <_vfiprintf_r+0x116>
 800c728:	2353      	movs	r3, #83	; 0x53
 800c72a:	a904      	add	r1, sp, #16
 800c72c:	185b      	adds	r3, r3, r1
 800c72e:	212b      	movs	r1, #43	; 0x2b
 800c730:	7019      	strb	r1, [r3, #0]
 800c732:	9b03      	ldr	r3, [sp, #12]
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	2b2a      	cmp	r3, #42	; 0x2a
 800c738:	d016      	beq.n	800c768 <_vfiprintf_r+0x14c>
 800c73a:	2100      	movs	r1, #0
 800c73c:	68eb      	ldr	r3, [r5, #12]
 800c73e:	9f03      	ldr	r7, [sp, #12]
 800c740:	783a      	ldrb	r2, [r7, #0]
 800c742:	1c78      	adds	r0, r7, #1
 800c744:	3a30      	subs	r2, #48	; 0x30
 800c746:	4684      	mov	ip, r0
 800c748:	2a09      	cmp	r2, #9
 800c74a:	d94f      	bls.n	800c7ec <_vfiprintf_r+0x1d0>
 800c74c:	2900      	cmp	r1, #0
 800c74e:	d111      	bne.n	800c774 <_vfiprintf_r+0x158>
 800c750:	e017      	b.n	800c782 <_vfiprintf_r+0x166>
 800c752:	3701      	adds	r7, #1
 800c754:	e7a9      	b.n	800c6aa <_vfiprintf_r+0x8e>
 800c756:	4b49      	ldr	r3, [pc, #292]	; (800c87c <_vfiprintf_r+0x260>)
 800c758:	682a      	ldr	r2, [r5, #0]
 800c75a:	1ac0      	subs	r0, r0, r3
 800c75c:	2301      	movs	r3, #1
 800c75e:	4083      	lsls	r3, r0
 800c760:	4313      	orrs	r3, r2
 800c762:	602b      	str	r3, [r5, #0]
 800c764:	9703      	str	r7, [sp, #12]
 800c766:	e7cb      	b.n	800c700 <_vfiprintf_r+0xe4>
 800c768:	9b07      	ldr	r3, [sp, #28]
 800c76a:	1d19      	adds	r1, r3, #4
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	9107      	str	r1, [sp, #28]
 800c770:	2b00      	cmp	r3, #0
 800c772:	db01      	blt.n	800c778 <_vfiprintf_r+0x15c>
 800c774:	930b      	str	r3, [sp, #44]	; 0x2c
 800c776:	e004      	b.n	800c782 <_vfiprintf_r+0x166>
 800c778:	425b      	negs	r3, r3
 800c77a:	60eb      	str	r3, [r5, #12]
 800c77c:	2302      	movs	r3, #2
 800c77e:	4313      	orrs	r3, r2
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	783b      	ldrb	r3, [r7, #0]
 800c784:	2b2e      	cmp	r3, #46	; 0x2e
 800c786:	d10a      	bne.n	800c79e <_vfiprintf_r+0x182>
 800c788:	787b      	ldrb	r3, [r7, #1]
 800c78a:	2b2a      	cmp	r3, #42	; 0x2a
 800c78c:	d137      	bne.n	800c7fe <_vfiprintf_r+0x1e2>
 800c78e:	9b07      	ldr	r3, [sp, #28]
 800c790:	3702      	adds	r7, #2
 800c792:	1d1a      	adds	r2, r3, #4
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	9207      	str	r2, [sp, #28]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	db2d      	blt.n	800c7f8 <_vfiprintf_r+0x1dc>
 800c79c:	9309      	str	r3, [sp, #36]	; 0x24
 800c79e:	2203      	movs	r2, #3
 800c7a0:	7839      	ldrb	r1, [r7, #0]
 800c7a2:	4837      	ldr	r0, [pc, #220]	; (800c880 <_vfiprintf_r+0x264>)
 800c7a4:	f7ff f806 	bl	800b7b4 <memchr>
 800c7a8:	2800      	cmp	r0, #0
 800c7aa:	d007      	beq.n	800c7bc <_vfiprintf_r+0x1a0>
 800c7ac:	4b34      	ldr	r3, [pc, #208]	; (800c880 <_vfiprintf_r+0x264>)
 800c7ae:	682a      	ldr	r2, [r5, #0]
 800c7b0:	1ac0      	subs	r0, r0, r3
 800c7b2:	2340      	movs	r3, #64	; 0x40
 800c7b4:	4083      	lsls	r3, r0
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	3701      	adds	r7, #1
 800c7ba:	602b      	str	r3, [r5, #0]
 800c7bc:	7839      	ldrb	r1, [r7, #0]
 800c7be:	1c7b      	adds	r3, r7, #1
 800c7c0:	2206      	movs	r2, #6
 800c7c2:	4830      	ldr	r0, [pc, #192]	; (800c884 <_vfiprintf_r+0x268>)
 800c7c4:	9303      	str	r3, [sp, #12]
 800c7c6:	7629      	strb	r1, [r5, #24]
 800c7c8:	f7fe fff4 	bl	800b7b4 <memchr>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d045      	beq.n	800c85c <_vfiprintf_r+0x240>
 800c7d0:	4b2d      	ldr	r3, [pc, #180]	; (800c888 <_vfiprintf_r+0x26c>)
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d127      	bne.n	800c826 <_vfiprintf_r+0x20a>
 800c7d6:	2207      	movs	r2, #7
 800c7d8:	9b07      	ldr	r3, [sp, #28]
 800c7da:	3307      	adds	r3, #7
 800c7dc:	4393      	bics	r3, r2
 800c7de:	3308      	adds	r3, #8
 800c7e0:	9307      	str	r3, [sp, #28]
 800c7e2:	696b      	ldr	r3, [r5, #20]
 800c7e4:	9a04      	ldr	r2, [sp, #16]
 800c7e6:	189b      	adds	r3, r3, r2
 800c7e8:	616b      	str	r3, [r5, #20]
 800c7ea:	e75d      	b.n	800c6a8 <_vfiprintf_r+0x8c>
 800c7ec:	210a      	movs	r1, #10
 800c7ee:	434b      	muls	r3, r1
 800c7f0:	4667      	mov	r7, ip
 800c7f2:	189b      	adds	r3, r3, r2
 800c7f4:	3909      	subs	r1, #9
 800c7f6:	e7a3      	b.n	800c740 <_vfiprintf_r+0x124>
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	425b      	negs	r3, r3
 800c7fc:	e7ce      	b.n	800c79c <_vfiprintf_r+0x180>
 800c7fe:	2300      	movs	r3, #0
 800c800:	001a      	movs	r2, r3
 800c802:	3701      	adds	r7, #1
 800c804:	606b      	str	r3, [r5, #4]
 800c806:	7839      	ldrb	r1, [r7, #0]
 800c808:	1c78      	adds	r0, r7, #1
 800c80a:	3930      	subs	r1, #48	; 0x30
 800c80c:	4684      	mov	ip, r0
 800c80e:	2909      	cmp	r1, #9
 800c810:	d903      	bls.n	800c81a <_vfiprintf_r+0x1fe>
 800c812:	2b00      	cmp	r3, #0
 800c814:	d0c3      	beq.n	800c79e <_vfiprintf_r+0x182>
 800c816:	9209      	str	r2, [sp, #36]	; 0x24
 800c818:	e7c1      	b.n	800c79e <_vfiprintf_r+0x182>
 800c81a:	230a      	movs	r3, #10
 800c81c:	435a      	muls	r2, r3
 800c81e:	4667      	mov	r7, ip
 800c820:	1852      	adds	r2, r2, r1
 800c822:	3b09      	subs	r3, #9
 800c824:	e7ef      	b.n	800c806 <_vfiprintf_r+0x1ea>
 800c826:	ab07      	add	r3, sp, #28
 800c828:	9300      	str	r3, [sp, #0]
 800c82a:	0022      	movs	r2, r4
 800c82c:	0029      	movs	r1, r5
 800c82e:	0030      	movs	r0, r6
 800c830:	4b16      	ldr	r3, [pc, #88]	; (800c88c <_vfiprintf_r+0x270>)
 800c832:	f7fc f8c7 	bl	80089c4 <_printf_float>
 800c836:	9004      	str	r0, [sp, #16]
 800c838:	9b04      	ldr	r3, [sp, #16]
 800c83a:	3301      	adds	r3, #1
 800c83c:	d1d1      	bne.n	800c7e2 <_vfiprintf_r+0x1c6>
 800c83e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c840:	07db      	lsls	r3, r3, #31
 800c842:	d405      	bmi.n	800c850 <_vfiprintf_r+0x234>
 800c844:	89a3      	ldrh	r3, [r4, #12]
 800c846:	059b      	lsls	r3, r3, #22
 800c848:	d402      	bmi.n	800c850 <_vfiprintf_r+0x234>
 800c84a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c84c:	f7ff fe7c 	bl	800c548 <__retarget_lock_release_recursive>
 800c850:	89a3      	ldrh	r3, [r4, #12]
 800c852:	065b      	lsls	r3, r3, #25
 800c854:	d500      	bpl.n	800c858 <_vfiprintf_r+0x23c>
 800c856:	e70a      	b.n	800c66e <_vfiprintf_r+0x52>
 800c858:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c85a:	e70a      	b.n	800c672 <_vfiprintf_r+0x56>
 800c85c:	ab07      	add	r3, sp, #28
 800c85e:	9300      	str	r3, [sp, #0]
 800c860:	0022      	movs	r2, r4
 800c862:	0029      	movs	r1, r5
 800c864:	0030      	movs	r0, r6
 800c866:	4b09      	ldr	r3, [pc, #36]	; (800c88c <_vfiprintf_r+0x270>)
 800c868:	f7fc fb5e 	bl	8008f28 <_printf_i>
 800c86c:	e7e3      	b.n	800c836 <_vfiprintf_r+0x21a>
 800c86e:	46c0      	nop			; (mov r8, r8)
 800c870:	0800d72c 	.word	0x0800d72c
 800c874:	0800d74c 	.word	0x0800d74c
 800c878:	0800d70c 	.word	0x0800d70c
 800c87c:	0800d6bc 	.word	0x0800d6bc
 800c880:	0800d6c2 	.word	0x0800d6c2
 800c884:	0800d6c6 	.word	0x0800d6c6
 800c888:	080089c5 	.word	0x080089c5
 800c88c:	0800c5f9 	.word	0x0800c5f9

0800c890 <__swbuf_r>:
 800c890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c892:	0005      	movs	r5, r0
 800c894:	000e      	movs	r6, r1
 800c896:	0014      	movs	r4, r2
 800c898:	2800      	cmp	r0, #0
 800c89a:	d004      	beq.n	800c8a6 <__swbuf_r+0x16>
 800c89c:	6983      	ldr	r3, [r0, #24]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d101      	bne.n	800c8a6 <__swbuf_r+0x16>
 800c8a2:	f000 f9f9 	bl	800cc98 <__sinit>
 800c8a6:	4b22      	ldr	r3, [pc, #136]	; (800c930 <__swbuf_r+0xa0>)
 800c8a8:	429c      	cmp	r4, r3
 800c8aa:	d12e      	bne.n	800c90a <__swbuf_r+0x7a>
 800c8ac:	686c      	ldr	r4, [r5, #4]
 800c8ae:	69a3      	ldr	r3, [r4, #24]
 800c8b0:	60a3      	str	r3, [r4, #8]
 800c8b2:	89a3      	ldrh	r3, [r4, #12]
 800c8b4:	071b      	lsls	r3, r3, #28
 800c8b6:	d532      	bpl.n	800c91e <__swbuf_r+0x8e>
 800c8b8:	6923      	ldr	r3, [r4, #16]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d02f      	beq.n	800c91e <__swbuf_r+0x8e>
 800c8be:	6823      	ldr	r3, [r4, #0]
 800c8c0:	6922      	ldr	r2, [r4, #16]
 800c8c2:	b2f7      	uxtb	r7, r6
 800c8c4:	1a98      	subs	r0, r3, r2
 800c8c6:	6963      	ldr	r3, [r4, #20]
 800c8c8:	b2f6      	uxtb	r6, r6
 800c8ca:	4283      	cmp	r3, r0
 800c8cc:	dc05      	bgt.n	800c8da <__swbuf_r+0x4a>
 800c8ce:	0021      	movs	r1, r4
 800c8d0:	0028      	movs	r0, r5
 800c8d2:	f000 f93f 	bl	800cb54 <_fflush_r>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	d127      	bne.n	800c92a <__swbuf_r+0x9a>
 800c8da:	68a3      	ldr	r3, [r4, #8]
 800c8dc:	3001      	adds	r0, #1
 800c8de:	3b01      	subs	r3, #1
 800c8e0:	60a3      	str	r3, [r4, #8]
 800c8e2:	6823      	ldr	r3, [r4, #0]
 800c8e4:	1c5a      	adds	r2, r3, #1
 800c8e6:	6022      	str	r2, [r4, #0]
 800c8e8:	701f      	strb	r7, [r3, #0]
 800c8ea:	6963      	ldr	r3, [r4, #20]
 800c8ec:	4283      	cmp	r3, r0
 800c8ee:	d004      	beq.n	800c8fa <__swbuf_r+0x6a>
 800c8f0:	89a3      	ldrh	r3, [r4, #12]
 800c8f2:	07db      	lsls	r3, r3, #31
 800c8f4:	d507      	bpl.n	800c906 <__swbuf_r+0x76>
 800c8f6:	2e0a      	cmp	r6, #10
 800c8f8:	d105      	bne.n	800c906 <__swbuf_r+0x76>
 800c8fa:	0021      	movs	r1, r4
 800c8fc:	0028      	movs	r0, r5
 800c8fe:	f000 f929 	bl	800cb54 <_fflush_r>
 800c902:	2800      	cmp	r0, #0
 800c904:	d111      	bne.n	800c92a <__swbuf_r+0x9a>
 800c906:	0030      	movs	r0, r6
 800c908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c90a:	4b0a      	ldr	r3, [pc, #40]	; (800c934 <__swbuf_r+0xa4>)
 800c90c:	429c      	cmp	r4, r3
 800c90e:	d101      	bne.n	800c914 <__swbuf_r+0x84>
 800c910:	68ac      	ldr	r4, [r5, #8]
 800c912:	e7cc      	b.n	800c8ae <__swbuf_r+0x1e>
 800c914:	4b08      	ldr	r3, [pc, #32]	; (800c938 <__swbuf_r+0xa8>)
 800c916:	429c      	cmp	r4, r3
 800c918:	d1c9      	bne.n	800c8ae <__swbuf_r+0x1e>
 800c91a:	68ec      	ldr	r4, [r5, #12]
 800c91c:	e7c7      	b.n	800c8ae <__swbuf_r+0x1e>
 800c91e:	0021      	movs	r1, r4
 800c920:	0028      	movs	r0, r5
 800c922:	f000 f80b 	bl	800c93c <__swsetup_r>
 800c926:	2800      	cmp	r0, #0
 800c928:	d0c9      	beq.n	800c8be <__swbuf_r+0x2e>
 800c92a:	2601      	movs	r6, #1
 800c92c:	4276      	negs	r6, r6
 800c92e:	e7ea      	b.n	800c906 <__swbuf_r+0x76>
 800c930:	0800d72c 	.word	0x0800d72c
 800c934:	0800d74c 	.word	0x0800d74c
 800c938:	0800d70c 	.word	0x0800d70c

0800c93c <__swsetup_r>:
 800c93c:	4b37      	ldr	r3, [pc, #220]	; (800ca1c <__swsetup_r+0xe0>)
 800c93e:	b570      	push	{r4, r5, r6, lr}
 800c940:	681d      	ldr	r5, [r3, #0]
 800c942:	0006      	movs	r6, r0
 800c944:	000c      	movs	r4, r1
 800c946:	2d00      	cmp	r5, #0
 800c948:	d005      	beq.n	800c956 <__swsetup_r+0x1a>
 800c94a:	69ab      	ldr	r3, [r5, #24]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d102      	bne.n	800c956 <__swsetup_r+0x1a>
 800c950:	0028      	movs	r0, r5
 800c952:	f000 f9a1 	bl	800cc98 <__sinit>
 800c956:	4b32      	ldr	r3, [pc, #200]	; (800ca20 <__swsetup_r+0xe4>)
 800c958:	429c      	cmp	r4, r3
 800c95a:	d10f      	bne.n	800c97c <__swsetup_r+0x40>
 800c95c:	686c      	ldr	r4, [r5, #4]
 800c95e:	230c      	movs	r3, #12
 800c960:	5ee2      	ldrsh	r2, [r4, r3]
 800c962:	b293      	uxth	r3, r2
 800c964:	0711      	lsls	r1, r2, #28
 800c966:	d42d      	bmi.n	800c9c4 <__swsetup_r+0x88>
 800c968:	06d9      	lsls	r1, r3, #27
 800c96a:	d411      	bmi.n	800c990 <__swsetup_r+0x54>
 800c96c:	2309      	movs	r3, #9
 800c96e:	2001      	movs	r0, #1
 800c970:	6033      	str	r3, [r6, #0]
 800c972:	3337      	adds	r3, #55	; 0x37
 800c974:	4313      	orrs	r3, r2
 800c976:	81a3      	strh	r3, [r4, #12]
 800c978:	4240      	negs	r0, r0
 800c97a:	bd70      	pop	{r4, r5, r6, pc}
 800c97c:	4b29      	ldr	r3, [pc, #164]	; (800ca24 <__swsetup_r+0xe8>)
 800c97e:	429c      	cmp	r4, r3
 800c980:	d101      	bne.n	800c986 <__swsetup_r+0x4a>
 800c982:	68ac      	ldr	r4, [r5, #8]
 800c984:	e7eb      	b.n	800c95e <__swsetup_r+0x22>
 800c986:	4b28      	ldr	r3, [pc, #160]	; (800ca28 <__swsetup_r+0xec>)
 800c988:	429c      	cmp	r4, r3
 800c98a:	d1e8      	bne.n	800c95e <__swsetup_r+0x22>
 800c98c:	68ec      	ldr	r4, [r5, #12]
 800c98e:	e7e6      	b.n	800c95e <__swsetup_r+0x22>
 800c990:	075b      	lsls	r3, r3, #29
 800c992:	d513      	bpl.n	800c9bc <__swsetup_r+0x80>
 800c994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c996:	2900      	cmp	r1, #0
 800c998:	d008      	beq.n	800c9ac <__swsetup_r+0x70>
 800c99a:	0023      	movs	r3, r4
 800c99c:	3344      	adds	r3, #68	; 0x44
 800c99e:	4299      	cmp	r1, r3
 800c9a0:	d002      	beq.n	800c9a8 <__swsetup_r+0x6c>
 800c9a2:	0030      	movs	r0, r6
 800c9a4:	f7fb fe82 	bl	80086ac <_free_r>
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	6363      	str	r3, [r4, #52]	; 0x34
 800c9ac:	2224      	movs	r2, #36	; 0x24
 800c9ae:	89a3      	ldrh	r3, [r4, #12]
 800c9b0:	4393      	bics	r3, r2
 800c9b2:	81a3      	strh	r3, [r4, #12]
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	6063      	str	r3, [r4, #4]
 800c9b8:	6923      	ldr	r3, [r4, #16]
 800c9ba:	6023      	str	r3, [r4, #0]
 800c9bc:	2308      	movs	r3, #8
 800c9be:	89a2      	ldrh	r2, [r4, #12]
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	81a3      	strh	r3, [r4, #12]
 800c9c4:	6923      	ldr	r3, [r4, #16]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d10b      	bne.n	800c9e2 <__swsetup_r+0xa6>
 800c9ca:	21a0      	movs	r1, #160	; 0xa0
 800c9cc:	2280      	movs	r2, #128	; 0x80
 800c9ce:	89a3      	ldrh	r3, [r4, #12]
 800c9d0:	0089      	lsls	r1, r1, #2
 800c9d2:	0092      	lsls	r2, r2, #2
 800c9d4:	400b      	ands	r3, r1
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d003      	beq.n	800c9e2 <__swsetup_r+0xa6>
 800c9da:	0021      	movs	r1, r4
 800c9dc:	0030      	movs	r0, r6
 800c9de:	f000 fa23 	bl	800ce28 <__smakebuf_r>
 800c9e2:	220c      	movs	r2, #12
 800c9e4:	5ea3      	ldrsh	r3, [r4, r2]
 800c9e6:	2001      	movs	r0, #1
 800c9e8:	001a      	movs	r2, r3
 800c9ea:	b299      	uxth	r1, r3
 800c9ec:	4002      	ands	r2, r0
 800c9ee:	4203      	tst	r3, r0
 800c9f0:	d00f      	beq.n	800ca12 <__swsetup_r+0xd6>
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	60a2      	str	r2, [r4, #8]
 800c9f6:	6962      	ldr	r2, [r4, #20]
 800c9f8:	4252      	negs	r2, r2
 800c9fa:	61a2      	str	r2, [r4, #24]
 800c9fc:	2000      	movs	r0, #0
 800c9fe:	6922      	ldr	r2, [r4, #16]
 800ca00:	4282      	cmp	r2, r0
 800ca02:	d1ba      	bne.n	800c97a <__swsetup_r+0x3e>
 800ca04:	060a      	lsls	r2, r1, #24
 800ca06:	d5b8      	bpl.n	800c97a <__swsetup_r+0x3e>
 800ca08:	2240      	movs	r2, #64	; 0x40
 800ca0a:	4313      	orrs	r3, r2
 800ca0c:	81a3      	strh	r3, [r4, #12]
 800ca0e:	3801      	subs	r0, #1
 800ca10:	e7b3      	b.n	800c97a <__swsetup_r+0x3e>
 800ca12:	0788      	lsls	r0, r1, #30
 800ca14:	d400      	bmi.n	800ca18 <__swsetup_r+0xdc>
 800ca16:	6962      	ldr	r2, [r4, #20]
 800ca18:	60a2      	str	r2, [r4, #8]
 800ca1a:	e7ef      	b.n	800c9fc <__swsetup_r+0xc0>
 800ca1c:	2000000c 	.word	0x2000000c
 800ca20:	0800d72c 	.word	0x0800d72c
 800ca24:	0800d74c 	.word	0x0800d74c
 800ca28:	0800d70c 	.word	0x0800d70c

0800ca2c <abort>:
 800ca2c:	2006      	movs	r0, #6
 800ca2e:	b510      	push	{r4, lr}
 800ca30:	f000 fa70 	bl	800cf14 <raise>
 800ca34:	2001      	movs	r0, #1
 800ca36:	f7f7 fb1f 	bl	8004078 <_exit>
	...

0800ca3c <__sflush_r>:
 800ca3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca3e:	898b      	ldrh	r3, [r1, #12]
 800ca40:	0005      	movs	r5, r0
 800ca42:	000c      	movs	r4, r1
 800ca44:	071a      	lsls	r2, r3, #28
 800ca46:	d45f      	bmi.n	800cb08 <__sflush_r+0xcc>
 800ca48:	684a      	ldr	r2, [r1, #4]
 800ca4a:	2a00      	cmp	r2, #0
 800ca4c:	dc04      	bgt.n	800ca58 <__sflush_r+0x1c>
 800ca4e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ca50:	2a00      	cmp	r2, #0
 800ca52:	dc01      	bgt.n	800ca58 <__sflush_r+0x1c>
 800ca54:	2000      	movs	r0, #0
 800ca56:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca58:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ca5a:	2f00      	cmp	r7, #0
 800ca5c:	d0fa      	beq.n	800ca54 <__sflush_r+0x18>
 800ca5e:	2200      	movs	r2, #0
 800ca60:	2180      	movs	r1, #128	; 0x80
 800ca62:	682e      	ldr	r6, [r5, #0]
 800ca64:	602a      	str	r2, [r5, #0]
 800ca66:	001a      	movs	r2, r3
 800ca68:	0149      	lsls	r1, r1, #5
 800ca6a:	400a      	ands	r2, r1
 800ca6c:	420b      	tst	r3, r1
 800ca6e:	d034      	beq.n	800cada <__sflush_r+0x9e>
 800ca70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ca72:	89a3      	ldrh	r3, [r4, #12]
 800ca74:	075b      	lsls	r3, r3, #29
 800ca76:	d506      	bpl.n	800ca86 <__sflush_r+0x4a>
 800ca78:	6863      	ldr	r3, [r4, #4]
 800ca7a:	1ac0      	subs	r0, r0, r3
 800ca7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d001      	beq.n	800ca86 <__sflush_r+0x4a>
 800ca82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ca84:	1ac0      	subs	r0, r0, r3
 800ca86:	0002      	movs	r2, r0
 800ca88:	6a21      	ldr	r1, [r4, #32]
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	0028      	movs	r0, r5
 800ca8e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ca90:	47b8      	blx	r7
 800ca92:	89a1      	ldrh	r1, [r4, #12]
 800ca94:	1c43      	adds	r3, r0, #1
 800ca96:	d106      	bne.n	800caa6 <__sflush_r+0x6a>
 800ca98:	682b      	ldr	r3, [r5, #0]
 800ca9a:	2b1d      	cmp	r3, #29
 800ca9c:	d831      	bhi.n	800cb02 <__sflush_r+0xc6>
 800ca9e:	4a2c      	ldr	r2, [pc, #176]	; (800cb50 <__sflush_r+0x114>)
 800caa0:	40da      	lsrs	r2, r3
 800caa2:	07d3      	lsls	r3, r2, #31
 800caa4:	d52d      	bpl.n	800cb02 <__sflush_r+0xc6>
 800caa6:	2300      	movs	r3, #0
 800caa8:	6063      	str	r3, [r4, #4]
 800caaa:	6923      	ldr	r3, [r4, #16]
 800caac:	6023      	str	r3, [r4, #0]
 800caae:	04cb      	lsls	r3, r1, #19
 800cab0:	d505      	bpl.n	800cabe <__sflush_r+0x82>
 800cab2:	1c43      	adds	r3, r0, #1
 800cab4:	d102      	bne.n	800cabc <__sflush_r+0x80>
 800cab6:	682b      	ldr	r3, [r5, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d100      	bne.n	800cabe <__sflush_r+0x82>
 800cabc:	6560      	str	r0, [r4, #84]	; 0x54
 800cabe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cac0:	602e      	str	r6, [r5, #0]
 800cac2:	2900      	cmp	r1, #0
 800cac4:	d0c6      	beq.n	800ca54 <__sflush_r+0x18>
 800cac6:	0023      	movs	r3, r4
 800cac8:	3344      	adds	r3, #68	; 0x44
 800caca:	4299      	cmp	r1, r3
 800cacc:	d002      	beq.n	800cad4 <__sflush_r+0x98>
 800cace:	0028      	movs	r0, r5
 800cad0:	f7fb fdec 	bl	80086ac <_free_r>
 800cad4:	2000      	movs	r0, #0
 800cad6:	6360      	str	r0, [r4, #52]	; 0x34
 800cad8:	e7bd      	b.n	800ca56 <__sflush_r+0x1a>
 800cada:	2301      	movs	r3, #1
 800cadc:	0028      	movs	r0, r5
 800cade:	6a21      	ldr	r1, [r4, #32]
 800cae0:	47b8      	blx	r7
 800cae2:	1c43      	adds	r3, r0, #1
 800cae4:	d1c5      	bne.n	800ca72 <__sflush_r+0x36>
 800cae6:	682b      	ldr	r3, [r5, #0]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d0c2      	beq.n	800ca72 <__sflush_r+0x36>
 800caec:	2b1d      	cmp	r3, #29
 800caee:	d001      	beq.n	800caf4 <__sflush_r+0xb8>
 800caf0:	2b16      	cmp	r3, #22
 800caf2:	d101      	bne.n	800caf8 <__sflush_r+0xbc>
 800caf4:	602e      	str	r6, [r5, #0]
 800caf6:	e7ad      	b.n	800ca54 <__sflush_r+0x18>
 800caf8:	2340      	movs	r3, #64	; 0x40
 800cafa:	89a2      	ldrh	r2, [r4, #12]
 800cafc:	4313      	orrs	r3, r2
 800cafe:	81a3      	strh	r3, [r4, #12]
 800cb00:	e7a9      	b.n	800ca56 <__sflush_r+0x1a>
 800cb02:	2340      	movs	r3, #64	; 0x40
 800cb04:	430b      	orrs	r3, r1
 800cb06:	e7fa      	b.n	800cafe <__sflush_r+0xc2>
 800cb08:	690f      	ldr	r7, [r1, #16]
 800cb0a:	2f00      	cmp	r7, #0
 800cb0c:	d0a2      	beq.n	800ca54 <__sflush_r+0x18>
 800cb0e:	680a      	ldr	r2, [r1, #0]
 800cb10:	600f      	str	r7, [r1, #0]
 800cb12:	1bd2      	subs	r2, r2, r7
 800cb14:	9201      	str	r2, [sp, #4]
 800cb16:	2200      	movs	r2, #0
 800cb18:	079b      	lsls	r3, r3, #30
 800cb1a:	d100      	bne.n	800cb1e <__sflush_r+0xe2>
 800cb1c:	694a      	ldr	r2, [r1, #20]
 800cb1e:	60a2      	str	r2, [r4, #8]
 800cb20:	9b01      	ldr	r3, [sp, #4]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	dc00      	bgt.n	800cb28 <__sflush_r+0xec>
 800cb26:	e795      	b.n	800ca54 <__sflush_r+0x18>
 800cb28:	003a      	movs	r2, r7
 800cb2a:	0028      	movs	r0, r5
 800cb2c:	9b01      	ldr	r3, [sp, #4]
 800cb2e:	6a21      	ldr	r1, [r4, #32]
 800cb30:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cb32:	47b0      	blx	r6
 800cb34:	2800      	cmp	r0, #0
 800cb36:	dc06      	bgt.n	800cb46 <__sflush_r+0x10a>
 800cb38:	2340      	movs	r3, #64	; 0x40
 800cb3a:	2001      	movs	r0, #1
 800cb3c:	89a2      	ldrh	r2, [r4, #12]
 800cb3e:	4240      	negs	r0, r0
 800cb40:	4313      	orrs	r3, r2
 800cb42:	81a3      	strh	r3, [r4, #12]
 800cb44:	e787      	b.n	800ca56 <__sflush_r+0x1a>
 800cb46:	9b01      	ldr	r3, [sp, #4]
 800cb48:	183f      	adds	r7, r7, r0
 800cb4a:	1a1b      	subs	r3, r3, r0
 800cb4c:	9301      	str	r3, [sp, #4]
 800cb4e:	e7e7      	b.n	800cb20 <__sflush_r+0xe4>
 800cb50:	20400001 	.word	0x20400001

0800cb54 <_fflush_r>:
 800cb54:	690b      	ldr	r3, [r1, #16]
 800cb56:	b570      	push	{r4, r5, r6, lr}
 800cb58:	0005      	movs	r5, r0
 800cb5a:	000c      	movs	r4, r1
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d102      	bne.n	800cb66 <_fflush_r+0x12>
 800cb60:	2500      	movs	r5, #0
 800cb62:	0028      	movs	r0, r5
 800cb64:	bd70      	pop	{r4, r5, r6, pc}
 800cb66:	2800      	cmp	r0, #0
 800cb68:	d004      	beq.n	800cb74 <_fflush_r+0x20>
 800cb6a:	6983      	ldr	r3, [r0, #24]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d101      	bne.n	800cb74 <_fflush_r+0x20>
 800cb70:	f000 f892 	bl	800cc98 <__sinit>
 800cb74:	4b14      	ldr	r3, [pc, #80]	; (800cbc8 <_fflush_r+0x74>)
 800cb76:	429c      	cmp	r4, r3
 800cb78:	d11b      	bne.n	800cbb2 <_fflush_r+0x5e>
 800cb7a:	686c      	ldr	r4, [r5, #4]
 800cb7c:	220c      	movs	r2, #12
 800cb7e:	5ea3      	ldrsh	r3, [r4, r2]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d0ed      	beq.n	800cb60 <_fflush_r+0xc>
 800cb84:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cb86:	07d2      	lsls	r2, r2, #31
 800cb88:	d404      	bmi.n	800cb94 <_fflush_r+0x40>
 800cb8a:	059b      	lsls	r3, r3, #22
 800cb8c:	d402      	bmi.n	800cb94 <_fflush_r+0x40>
 800cb8e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb90:	f7ff fcd9 	bl	800c546 <__retarget_lock_acquire_recursive>
 800cb94:	0028      	movs	r0, r5
 800cb96:	0021      	movs	r1, r4
 800cb98:	f7ff ff50 	bl	800ca3c <__sflush_r>
 800cb9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb9e:	0005      	movs	r5, r0
 800cba0:	07db      	lsls	r3, r3, #31
 800cba2:	d4de      	bmi.n	800cb62 <_fflush_r+0xe>
 800cba4:	89a3      	ldrh	r3, [r4, #12]
 800cba6:	059b      	lsls	r3, r3, #22
 800cba8:	d4db      	bmi.n	800cb62 <_fflush_r+0xe>
 800cbaa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbac:	f7ff fccc 	bl	800c548 <__retarget_lock_release_recursive>
 800cbb0:	e7d7      	b.n	800cb62 <_fflush_r+0xe>
 800cbb2:	4b06      	ldr	r3, [pc, #24]	; (800cbcc <_fflush_r+0x78>)
 800cbb4:	429c      	cmp	r4, r3
 800cbb6:	d101      	bne.n	800cbbc <_fflush_r+0x68>
 800cbb8:	68ac      	ldr	r4, [r5, #8]
 800cbba:	e7df      	b.n	800cb7c <_fflush_r+0x28>
 800cbbc:	4b04      	ldr	r3, [pc, #16]	; (800cbd0 <_fflush_r+0x7c>)
 800cbbe:	429c      	cmp	r4, r3
 800cbc0:	d1dc      	bne.n	800cb7c <_fflush_r+0x28>
 800cbc2:	68ec      	ldr	r4, [r5, #12]
 800cbc4:	e7da      	b.n	800cb7c <_fflush_r+0x28>
 800cbc6:	46c0      	nop			; (mov r8, r8)
 800cbc8:	0800d72c 	.word	0x0800d72c
 800cbcc:	0800d74c 	.word	0x0800d74c
 800cbd0:	0800d70c 	.word	0x0800d70c

0800cbd4 <std>:
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	b510      	push	{r4, lr}
 800cbd8:	0004      	movs	r4, r0
 800cbda:	6003      	str	r3, [r0, #0]
 800cbdc:	6043      	str	r3, [r0, #4]
 800cbde:	6083      	str	r3, [r0, #8]
 800cbe0:	8181      	strh	r1, [r0, #12]
 800cbe2:	6643      	str	r3, [r0, #100]	; 0x64
 800cbe4:	0019      	movs	r1, r3
 800cbe6:	81c2      	strh	r2, [r0, #14]
 800cbe8:	6103      	str	r3, [r0, #16]
 800cbea:	6143      	str	r3, [r0, #20]
 800cbec:	6183      	str	r3, [r0, #24]
 800cbee:	2208      	movs	r2, #8
 800cbf0:	305c      	adds	r0, #92	; 0x5c
 800cbf2:	f7fb fd52 	bl	800869a <memset>
 800cbf6:	4b05      	ldr	r3, [pc, #20]	; (800cc0c <std+0x38>)
 800cbf8:	6224      	str	r4, [r4, #32]
 800cbfa:	6263      	str	r3, [r4, #36]	; 0x24
 800cbfc:	4b04      	ldr	r3, [pc, #16]	; (800cc10 <std+0x3c>)
 800cbfe:	62a3      	str	r3, [r4, #40]	; 0x28
 800cc00:	4b04      	ldr	r3, [pc, #16]	; (800cc14 <std+0x40>)
 800cc02:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cc04:	4b04      	ldr	r3, [pc, #16]	; (800cc18 <std+0x44>)
 800cc06:	6323      	str	r3, [r4, #48]	; 0x30
 800cc08:	bd10      	pop	{r4, pc}
 800cc0a:	46c0      	nop			; (mov r8, r8)
 800cc0c:	0800cf55 	.word	0x0800cf55
 800cc10:	0800cf7d 	.word	0x0800cf7d
 800cc14:	0800cfb5 	.word	0x0800cfb5
 800cc18:	0800cfe1 	.word	0x0800cfe1

0800cc1c <_cleanup_r>:
 800cc1c:	b510      	push	{r4, lr}
 800cc1e:	4902      	ldr	r1, [pc, #8]	; (800cc28 <_cleanup_r+0xc>)
 800cc20:	f000 f8ba 	bl	800cd98 <_fwalk_reent>
 800cc24:	bd10      	pop	{r4, pc}
 800cc26:	46c0      	nop			; (mov r8, r8)
 800cc28:	0800cb55 	.word	0x0800cb55

0800cc2c <__sfmoreglue>:
 800cc2c:	b570      	push	{r4, r5, r6, lr}
 800cc2e:	2568      	movs	r5, #104	; 0x68
 800cc30:	1e4a      	subs	r2, r1, #1
 800cc32:	4355      	muls	r5, r2
 800cc34:	000e      	movs	r6, r1
 800cc36:	0029      	movs	r1, r5
 800cc38:	3174      	adds	r1, #116	; 0x74
 800cc3a:	f7fb fda3 	bl	8008784 <_malloc_r>
 800cc3e:	1e04      	subs	r4, r0, #0
 800cc40:	d008      	beq.n	800cc54 <__sfmoreglue+0x28>
 800cc42:	2100      	movs	r1, #0
 800cc44:	002a      	movs	r2, r5
 800cc46:	6001      	str	r1, [r0, #0]
 800cc48:	6046      	str	r6, [r0, #4]
 800cc4a:	300c      	adds	r0, #12
 800cc4c:	60a0      	str	r0, [r4, #8]
 800cc4e:	3268      	adds	r2, #104	; 0x68
 800cc50:	f7fb fd23 	bl	800869a <memset>
 800cc54:	0020      	movs	r0, r4
 800cc56:	bd70      	pop	{r4, r5, r6, pc}

0800cc58 <__sfp_lock_acquire>:
 800cc58:	b510      	push	{r4, lr}
 800cc5a:	4802      	ldr	r0, [pc, #8]	; (800cc64 <__sfp_lock_acquire+0xc>)
 800cc5c:	f7ff fc73 	bl	800c546 <__retarget_lock_acquire_recursive>
 800cc60:	bd10      	pop	{r4, pc}
 800cc62:	46c0      	nop			; (mov r8, r8)
 800cc64:	200004e5 	.word	0x200004e5

0800cc68 <__sfp_lock_release>:
 800cc68:	b510      	push	{r4, lr}
 800cc6a:	4802      	ldr	r0, [pc, #8]	; (800cc74 <__sfp_lock_release+0xc>)
 800cc6c:	f7ff fc6c 	bl	800c548 <__retarget_lock_release_recursive>
 800cc70:	bd10      	pop	{r4, pc}
 800cc72:	46c0      	nop			; (mov r8, r8)
 800cc74:	200004e5 	.word	0x200004e5

0800cc78 <__sinit_lock_acquire>:
 800cc78:	b510      	push	{r4, lr}
 800cc7a:	4802      	ldr	r0, [pc, #8]	; (800cc84 <__sinit_lock_acquire+0xc>)
 800cc7c:	f7ff fc63 	bl	800c546 <__retarget_lock_acquire_recursive>
 800cc80:	bd10      	pop	{r4, pc}
 800cc82:	46c0      	nop			; (mov r8, r8)
 800cc84:	200004e6 	.word	0x200004e6

0800cc88 <__sinit_lock_release>:
 800cc88:	b510      	push	{r4, lr}
 800cc8a:	4802      	ldr	r0, [pc, #8]	; (800cc94 <__sinit_lock_release+0xc>)
 800cc8c:	f7ff fc5c 	bl	800c548 <__retarget_lock_release_recursive>
 800cc90:	bd10      	pop	{r4, pc}
 800cc92:	46c0      	nop			; (mov r8, r8)
 800cc94:	200004e6 	.word	0x200004e6

0800cc98 <__sinit>:
 800cc98:	b513      	push	{r0, r1, r4, lr}
 800cc9a:	0004      	movs	r4, r0
 800cc9c:	f7ff ffec 	bl	800cc78 <__sinit_lock_acquire>
 800cca0:	69a3      	ldr	r3, [r4, #24]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d002      	beq.n	800ccac <__sinit+0x14>
 800cca6:	f7ff ffef 	bl	800cc88 <__sinit_lock_release>
 800ccaa:	bd13      	pop	{r0, r1, r4, pc}
 800ccac:	64a3      	str	r3, [r4, #72]	; 0x48
 800ccae:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ccb0:	6523      	str	r3, [r4, #80]	; 0x50
 800ccb2:	4b13      	ldr	r3, [pc, #76]	; (800cd00 <__sinit+0x68>)
 800ccb4:	4a13      	ldr	r2, [pc, #76]	; (800cd04 <__sinit+0x6c>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	62a2      	str	r2, [r4, #40]	; 0x28
 800ccba:	9301      	str	r3, [sp, #4]
 800ccbc:	42a3      	cmp	r3, r4
 800ccbe:	d101      	bne.n	800ccc4 <__sinit+0x2c>
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	61a3      	str	r3, [r4, #24]
 800ccc4:	0020      	movs	r0, r4
 800ccc6:	f000 f81f 	bl	800cd08 <__sfp>
 800ccca:	6060      	str	r0, [r4, #4]
 800cccc:	0020      	movs	r0, r4
 800ccce:	f000 f81b 	bl	800cd08 <__sfp>
 800ccd2:	60a0      	str	r0, [r4, #8]
 800ccd4:	0020      	movs	r0, r4
 800ccd6:	f000 f817 	bl	800cd08 <__sfp>
 800ccda:	2200      	movs	r2, #0
 800ccdc:	2104      	movs	r1, #4
 800ccde:	60e0      	str	r0, [r4, #12]
 800cce0:	6860      	ldr	r0, [r4, #4]
 800cce2:	f7ff ff77 	bl	800cbd4 <std>
 800cce6:	2201      	movs	r2, #1
 800cce8:	2109      	movs	r1, #9
 800ccea:	68a0      	ldr	r0, [r4, #8]
 800ccec:	f7ff ff72 	bl	800cbd4 <std>
 800ccf0:	2202      	movs	r2, #2
 800ccf2:	2112      	movs	r1, #18
 800ccf4:	68e0      	ldr	r0, [r4, #12]
 800ccf6:	f7ff ff6d 	bl	800cbd4 <std>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	61a3      	str	r3, [r4, #24]
 800ccfe:	e7d2      	b.n	800cca6 <__sinit+0xe>
 800cd00:	0800d3c8 	.word	0x0800d3c8
 800cd04:	0800cc1d 	.word	0x0800cc1d

0800cd08 <__sfp>:
 800cd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd0a:	0007      	movs	r7, r0
 800cd0c:	f7ff ffa4 	bl	800cc58 <__sfp_lock_acquire>
 800cd10:	4b1f      	ldr	r3, [pc, #124]	; (800cd90 <__sfp+0x88>)
 800cd12:	681e      	ldr	r6, [r3, #0]
 800cd14:	69b3      	ldr	r3, [r6, #24]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d102      	bne.n	800cd20 <__sfp+0x18>
 800cd1a:	0030      	movs	r0, r6
 800cd1c:	f7ff ffbc 	bl	800cc98 <__sinit>
 800cd20:	3648      	adds	r6, #72	; 0x48
 800cd22:	68b4      	ldr	r4, [r6, #8]
 800cd24:	6873      	ldr	r3, [r6, #4]
 800cd26:	3b01      	subs	r3, #1
 800cd28:	d504      	bpl.n	800cd34 <__sfp+0x2c>
 800cd2a:	6833      	ldr	r3, [r6, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d022      	beq.n	800cd76 <__sfp+0x6e>
 800cd30:	6836      	ldr	r6, [r6, #0]
 800cd32:	e7f6      	b.n	800cd22 <__sfp+0x1a>
 800cd34:	220c      	movs	r2, #12
 800cd36:	5ea5      	ldrsh	r5, [r4, r2]
 800cd38:	2d00      	cmp	r5, #0
 800cd3a:	d11a      	bne.n	800cd72 <__sfp+0x6a>
 800cd3c:	0020      	movs	r0, r4
 800cd3e:	4b15      	ldr	r3, [pc, #84]	; (800cd94 <__sfp+0x8c>)
 800cd40:	3058      	adds	r0, #88	; 0x58
 800cd42:	60e3      	str	r3, [r4, #12]
 800cd44:	6665      	str	r5, [r4, #100]	; 0x64
 800cd46:	f7ff fbfd 	bl	800c544 <__retarget_lock_init_recursive>
 800cd4a:	f7ff ff8d 	bl	800cc68 <__sfp_lock_release>
 800cd4e:	0020      	movs	r0, r4
 800cd50:	2208      	movs	r2, #8
 800cd52:	0029      	movs	r1, r5
 800cd54:	6025      	str	r5, [r4, #0]
 800cd56:	60a5      	str	r5, [r4, #8]
 800cd58:	6065      	str	r5, [r4, #4]
 800cd5a:	6125      	str	r5, [r4, #16]
 800cd5c:	6165      	str	r5, [r4, #20]
 800cd5e:	61a5      	str	r5, [r4, #24]
 800cd60:	305c      	adds	r0, #92	; 0x5c
 800cd62:	f7fb fc9a 	bl	800869a <memset>
 800cd66:	6365      	str	r5, [r4, #52]	; 0x34
 800cd68:	63a5      	str	r5, [r4, #56]	; 0x38
 800cd6a:	64a5      	str	r5, [r4, #72]	; 0x48
 800cd6c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800cd6e:	0020      	movs	r0, r4
 800cd70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd72:	3468      	adds	r4, #104	; 0x68
 800cd74:	e7d7      	b.n	800cd26 <__sfp+0x1e>
 800cd76:	2104      	movs	r1, #4
 800cd78:	0038      	movs	r0, r7
 800cd7a:	f7ff ff57 	bl	800cc2c <__sfmoreglue>
 800cd7e:	1e04      	subs	r4, r0, #0
 800cd80:	6030      	str	r0, [r6, #0]
 800cd82:	d1d5      	bne.n	800cd30 <__sfp+0x28>
 800cd84:	f7ff ff70 	bl	800cc68 <__sfp_lock_release>
 800cd88:	230c      	movs	r3, #12
 800cd8a:	603b      	str	r3, [r7, #0]
 800cd8c:	e7ef      	b.n	800cd6e <__sfp+0x66>
 800cd8e:	46c0      	nop			; (mov r8, r8)
 800cd90:	0800d3c8 	.word	0x0800d3c8
 800cd94:	ffff0001 	.word	0xffff0001

0800cd98 <_fwalk_reent>:
 800cd98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd9a:	0004      	movs	r4, r0
 800cd9c:	0006      	movs	r6, r0
 800cd9e:	2700      	movs	r7, #0
 800cda0:	9101      	str	r1, [sp, #4]
 800cda2:	3448      	adds	r4, #72	; 0x48
 800cda4:	6863      	ldr	r3, [r4, #4]
 800cda6:	68a5      	ldr	r5, [r4, #8]
 800cda8:	9300      	str	r3, [sp, #0]
 800cdaa:	9b00      	ldr	r3, [sp, #0]
 800cdac:	3b01      	subs	r3, #1
 800cdae:	9300      	str	r3, [sp, #0]
 800cdb0:	d504      	bpl.n	800cdbc <_fwalk_reent+0x24>
 800cdb2:	6824      	ldr	r4, [r4, #0]
 800cdb4:	2c00      	cmp	r4, #0
 800cdb6:	d1f5      	bne.n	800cda4 <_fwalk_reent+0xc>
 800cdb8:	0038      	movs	r0, r7
 800cdba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cdbc:	89ab      	ldrh	r3, [r5, #12]
 800cdbe:	2b01      	cmp	r3, #1
 800cdc0:	d908      	bls.n	800cdd4 <_fwalk_reent+0x3c>
 800cdc2:	220e      	movs	r2, #14
 800cdc4:	5eab      	ldrsh	r3, [r5, r2]
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	d004      	beq.n	800cdd4 <_fwalk_reent+0x3c>
 800cdca:	0029      	movs	r1, r5
 800cdcc:	0030      	movs	r0, r6
 800cdce:	9b01      	ldr	r3, [sp, #4]
 800cdd0:	4798      	blx	r3
 800cdd2:	4307      	orrs	r7, r0
 800cdd4:	3568      	adds	r5, #104	; 0x68
 800cdd6:	e7e8      	b.n	800cdaa <_fwalk_reent+0x12>

0800cdd8 <__swhatbuf_r>:
 800cdd8:	b570      	push	{r4, r5, r6, lr}
 800cdda:	000e      	movs	r6, r1
 800cddc:	001d      	movs	r5, r3
 800cdde:	230e      	movs	r3, #14
 800cde0:	5ec9      	ldrsh	r1, [r1, r3]
 800cde2:	0014      	movs	r4, r2
 800cde4:	b096      	sub	sp, #88	; 0x58
 800cde6:	2900      	cmp	r1, #0
 800cde8:	da08      	bge.n	800cdfc <__swhatbuf_r+0x24>
 800cdea:	220c      	movs	r2, #12
 800cdec:	5eb3      	ldrsh	r3, [r6, r2]
 800cdee:	2200      	movs	r2, #0
 800cdf0:	602a      	str	r2, [r5, #0]
 800cdf2:	061b      	lsls	r3, r3, #24
 800cdf4:	d411      	bmi.n	800ce1a <__swhatbuf_r+0x42>
 800cdf6:	2380      	movs	r3, #128	; 0x80
 800cdf8:	00db      	lsls	r3, r3, #3
 800cdfa:	e00f      	b.n	800ce1c <__swhatbuf_r+0x44>
 800cdfc:	466a      	mov	r2, sp
 800cdfe:	f000 f91b 	bl	800d038 <_fstat_r>
 800ce02:	2800      	cmp	r0, #0
 800ce04:	dbf1      	blt.n	800cdea <__swhatbuf_r+0x12>
 800ce06:	23f0      	movs	r3, #240	; 0xf0
 800ce08:	9901      	ldr	r1, [sp, #4]
 800ce0a:	021b      	lsls	r3, r3, #8
 800ce0c:	4019      	ands	r1, r3
 800ce0e:	4b05      	ldr	r3, [pc, #20]	; (800ce24 <__swhatbuf_r+0x4c>)
 800ce10:	18c9      	adds	r1, r1, r3
 800ce12:	424b      	negs	r3, r1
 800ce14:	4159      	adcs	r1, r3
 800ce16:	6029      	str	r1, [r5, #0]
 800ce18:	e7ed      	b.n	800cdf6 <__swhatbuf_r+0x1e>
 800ce1a:	2340      	movs	r3, #64	; 0x40
 800ce1c:	2000      	movs	r0, #0
 800ce1e:	6023      	str	r3, [r4, #0]
 800ce20:	b016      	add	sp, #88	; 0x58
 800ce22:	bd70      	pop	{r4, r5, r6, pc}
 800ce24:	ffffe000 	.word	0xffffe000

0800ce28 <__smakebuf_r>:
 800ce28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce2a:	2602      	movs	r6, #2
 800ce2c:	898b      	ldrh	r3, [r1, #12]
 800ce2e:	0005      	movs	r5, r0
 800ce30:	000c      	movs	r4, r1
 800ce32:	4233      	tst	r3, r6
 800ce34:	d006      	beq.n	800ce44 <__smakebuf_r+0x1c>
 800ce36:	0023      	movs	r3, r4
 800ce38:	3347      	adds	r3, #71	; 0x47
 800ce3a:	6023      	str	r3, [r4, #0]
 800ce3c:	6123      	str	r3, [r4, #16]
 800ce3e:	2301      	movs	r3, #1
 800ce40:	6163      	str	r3, [r4, #20]
 800ce42:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ce44:	466a      	mov	r2, sp
 800ce46:	ab01      	add	r3, sp, #4
 800ce48:	f7ff ffc6 	bl	800cdd8 <__swhatbuf_r>
 800ce4c:	9900      	ldr	r1, [sp, #0]
 800ce4e:	0007      	movs	r7, r0
 800ce50:	0028      	movs	r0, r5
 800ce52:	f7fb fc97 	bl	8008784 <_malloc_r>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d108      	bne.n	800ce6c <__smakebuf_r+0x44>
 800ce5a:	220c      	movs	r2, #12
 800ce5c:	5ea3      	ldrsh	r3, [r4, r2]
 800ce5e:	059a      	lsls	r2, r3, #22
 800ce60:	d4ef      	bmi.n	800ce42 <__smakebuf_r+0x1a>
 800ce62:	2203      	movs	r2, #3
 800ce64:	4393      	bics	r3, r2
 800ce66:	431e      	orrs	r6, r3
 800ce68:	81a6      	strh	r6, [r4, #12]
 800ce6a:	e7e4      	b.n	800ce36 <__smakebuf_r+0xe>
 800ce6c:	4b0f      	ldr	r3, [pc, #60]	; (800ceac <__smakebuf_r+0x84>)
 800ce6e:	62ab      	str	r3, [r5, #40]	; 0x28
 800ce70:	2380      	movs	r3, #128	; 0x80
 800ce72:	89a2      	ldrh	r2, [r4, #12]
 800ce74:	6020      	str	r0, [r4, #0]
 800ce76:	4313      	orrs	r3, r2
 800ce78:	81a3      	strh	r3, [r4, #12]
 800ce7a:	9b00      	ldr	r3, [sp, #0]
 800ce7c:	6120      	str	r0, [r4, #16]
 800ce7e:	6163      	str	r3, [r4, #20]
 800ce80:	9b01      	ldr	r3, [sp, #4]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d00d      	beq.n	800cea2 <__smakebuf_r+0x7a>
 800ce86:	0028      	movs	r0, r5
 800ce88:	230e      	movs	r3, #14
 800ce8a:	5ee1      	ldrsh	r1, [r4, r3]
 800ce8c:	f000 f8e6 	bl	800d05c <_isatty_r>
 800ce90:	2800      	cmp	r0, #0
 800ce92:	d006      	beq.n	800cea2 <__smakebuf_r+0x7a>
 800ce94:	2203      	movs	r2, #3
 800ce96:	89a3      	ldrh	r3, [r4, #12]
 800ce98:	4393      	bics	r3, r2
 800ce9a:	001a      	movs	r2, r3
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	81a3      	strh	r3, [r4, #12]
 800cea2:	89a0      	ldrh	r0, [r4, #12]
 800cea4:	4307      	orrs	r7, r0
 800cea6:	81a7      	strh	r7, [r4, #12]
 800cea8:	e7cb      	b.n	800ce42 <__smakebuf_r+0x1a>
 800ceaa:	46c0      	nop			; (mov r8, r8)
 800ceac:	0800cc1d 	.word	0x0800cc1d

0800ceb0 <_malloc_usable_size_r>:
 800ceb0:	1f0b      	subs	r3, r1, #4
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	1f18      	subs	r0, r3, #4
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	da01      	bge.n	800cebe <_malloc_usable_size_r+0xe>
 800ceba:	580b      	ldr	r3, [r1, r0]
 800cebc:	18c0      	adds	r0, r0, r3
 800cebe:	4770      	bx	lr

0800cec0 <_raise_r>:
 800cec0:	b570      	push	{r4, r5, r6, lr}
 800cec2:	0004      	movs	r4, r0
 800cec4:	000d      	movs	r5, r1
 800cec6:	291f      	cmp	r1, #31
 800cec8:	d904      	bls.n	800ced4 <_raise_r+0x14>
 800ceca:	2316      	movs	r3, #22
 800cecc:	6003      	str	r3, [r0, #0]
 800cece:	2001      	movs	r0, #1
 800ced0:	4240      	negs	r0, r0
 800ced2:	bd70      	pop	{r4, r5, r6, pc}
 800ced4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d004      	beq.n	800cee4 <_raise_r+0x24>
 800ceda:	008a      	lsls	r2, r1, #2
 800cedc:	189b      	adds	r3, r3, r2
 800cede:	681a      	ldr	r2, [r3, #0]
 800cee0:	2a00      	cmp	r2, #0
 800cee2:	d108      	bne.n	800cef6 <_raise_r+0x36>
 800cee4:	0020      	movs	r0, r4
 800cee6:	f000 f831 	bl	800cf4c <_getpid_r>
 800ceea:	002a      	movs	r2, r5
 800ceec:	0001      	movs	r1, r0
 800ceee:	0020      	movs	r0, r4
 800cef0:	f000 f81a 	bl	800cf28 <_kill_r>
 800cef4:	e7ed      	b.n	800ced2 <_raise_r+0x12>
 800cef6:	2000      	movs	r0, #0
 800cef8:	2a01      	cmp	r2, #1
 800cefa:	d0ea      	beq.n	800ced2 <_raise_r+0x12>
 800cefc:	1c51      	adds	r1, r2, #1
 800cefe:	d103      	bne.n	800cf08 <_raise_r+0x48>
 800cf00:	2316      	movs	r3, #22
 800cf02:	3001      	adds	r0, #1
 800cf04:	6023      	str	r3, [r4, #0]
 800cf06:	e7e4      	b.n	800ced2 <_raise_r+0x12>
 800cf08:	2400      	movs	r4, #0
 800cf0a:	0028      	movs	r0, r5
 800cf0c:	601c      	str	r4, [r3, #0]
 800cf0e:	4790      	blx	r2
 800cf10:	0020      	movs	r0, r4
 800cf12:	e7de      	b.n	800ced2 <_raise_r+0x12>

0800cf14 <raise>:
 800cf14:	b510      	push	{r4, lr}
 800cf16:	4b03      	ldr	r3, [pc, #12]	; (800cf24 <raise+0x10>)
 800cf18:	0001      	movs	r1, r0
 800cf1a:	6818      	ldr	r0, [r3, #0]
 800cf1c:	f7ff ffd0 	bl	800cec0 <_raise_r>
 800cf20:	bd10      	pop	{r4, pc}
 800cf22:	46c0      	nop			; (mov r8, r8)
 800cf24:	2000000c 	.word	0x2000000c

0800cf28 <_kill_r>:
 800cf28:	2300      	movs	r3, #0
 800cf2a:	b570      	push	{r4, r5, r6, lr}
 800cf2c:	4d06      	ldr	r5, [pc, #24]	; (800cf48 <_kill_r+0x20>)
 800cf2e:	0004      	movs	r4, r0
 800cf30:	0008      	movs	r0, r1
 800cf32:	0011      	movs	r1, r2
 800cf34:	602b      	str	r3, [r5, #0]
 800cf36:	f7f7 f88f 	bl	8004058 <_kill>
 800cf3a:	1c43      	adds	r3, r0, #1
 800cf3c:	d103      	bne.n	800cf46 <_kill_r+0x1e>
 800cf3e:	682b      	ldr	r3, [r5, #0]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d000      	beq.n	800cf46 <_kill_r+0x1e>
 800cf44:	6023      	str	r3, [r4, #0]
 800cf46:	bd70      	pop	{r4, r5, r6, pc}
 800cf48:	200004e0 	.word	0x200004e0

0800cf4c <_getpid_r>:
 800cf4c:	b510      	push	{r4, lr}
 800cf4e:	f7f7 f87d 	bl	800404c <_getpid>
 800cf52:	bd10      	pop	{r4, pc}

0800cf54 <__sread>:
 800cf54:	b570      	push	{r4, r5, r6, lr}
 800cf56:	000c      	movs	r4, r1
 800cf58:	250e      	movs	r5, #14
 800cf5a:	5f49      	ldrsh	r1, [r1, r5]
 800cf5c:	f000 f8a4 	bl	800d0a8 <_read_r>
 800cf60:	2800      	cmp	r0, #0
 800cf62:	db03      	blt.n	800cf6c <__sread+0x18>
 800cf64:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800cf66:	181b      	adds	r3, r3, r0
 800cf68:	6563      	str	r3, [r4, #84]	; 0x54
 800cf6a:	bd70      	pop	{r4, r5, r6, pc}
 800cf6c:	89a3      	ldrh	r3, [r4, #12]
 800cf6e:	4a02      	ldr	r2, [pc, #8]	; (800cf78 <__sread+0x24>)
 800cf70:	4013      	ands	r3, r2
 800cf72:	81a3      	strh	r3, [r4, #12]
 800cf74:	e7f9      	b.n	800cf6a <__sread+0x16>
 800cf76:	46c0      	nop			; (mov r8, r8)
 800cf78:	ffffefff 	.word	0xffffefff

0800cf7c <__swrite>:
 800cf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf7e:	001f      	movs	r7, r3
 800cf80:	898b      	ldrh	r3, [r1, #12]
 800cf82:	0005      	movs	r5, r0
 800cf84:	000c      	movs	r4, r1
 800cf86:	0016      	movs	r6, r2
 800cf88:	05db      	lsls	r3, r3, #23
 800cf8a:	d505      	bpl.n	800cf98 <__swrite+0x1c>
 800cf8c:	230e      	movs	r3, #14
 800cf8e:	5ec9      	ldrsh	r1, [r1, r3]
 800cf90:	2200      	movs	r2, #0
 800cf92:	2302      	movs	r3, #2
 800cf94:	f000 f874 	bl	800d080 <_lseek_r>
 800cf98:	89a3      	ldrh	r3, [r4, #12]
 800cf9a:	4a05      	ldr	r2, [pc, #20]	; (800cfb0 <__swrite+0x34>)
 800cf9c:	0028      	movs	r0, r5
 800cf9e:	4013      	ands	r3, r2
 800cfa0:	81a3      	strh	r3, [r4, #12]
 800cfa2:	0032      	movs	r2, r6
 800cfa4:	230e      	movs	r3, #14
 800cfa6:	5ee1      	ldrsh	r1, [r4, r3]
 800cfa8:	003b      	movs	r3, r7
 800cfaa:	f000 f81f 	bl	800cfec <_write_r>
 800cfae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfb0:	ffffefff 	.word	0xffffefff

0800cfb4 <__sseek>:
 800cfb4:	b570      	push	{r4, r5, r6, lr}
 800cfb6:	000c      	movs	r4, r1
 800cfb8:	250e      	movs	r5, #14
 800cfba:	5f49      	ldrsh	r1, [r1, r5]
 800cfbc:	f000 f860 	bl	800d080 <_lseek_r>
 800cfc0:	89a3      	ldrh	r3, [r4, #12]
 800cfc2:	1c42      	adds	r2, r0, #1
 800cfc4:	d103      	bne.n	800cfce <__sseek+0x1a>
 800cfc6:	4a05      	ldr	r2, [pc, #20]	; (800cfdc <__sseek+0x28>)
 800cfc8:	4013      	ands	r3, r2
 800cfca:	81a3      	strh	r3, [r4, #12]
 800cfcc:	bd70      	pop	{r4, r5, r6, pc}
 800cfce:	2280      	movs	r2, #128	; 0x80
 800cfd0:	0152      	lsls	r2, r2, #5
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	81a3      	strh	r3, [r4, #12]
 800cfd6:	6560      	str	r0, [r4, #84]	; 0x54
 800cfd8:	e7f8      	b.n	800cfcc <__sseek+0x18>
 800cfda:	46c0      	nop			; (mov r8, r8)
 800cfdc:	ffffefff 	.word	0xffffefff

0800cfe0 <__sclose>:
 800cfe0:	b510      	push	{r4, lr}
 800cfe2:	230e      	movs	r3, #14
 800cfe4:	5ec9      	ldrsh	r1, [r1, r3]
 800cfe6:	f000 f815 	bl	800d014 <_close_r>
 800cfea:	bd10      	pop	{r4, pc}

0800cfec <_write_r>:
 800cfec:	b570      	push	{r4, r5, r6, lr}
 800cfee:	0004      	movs	r4, r0
 800cff0:	0008      	movs	r0, r1
 800cff2:	0011      	movs	r1, r2
 800cff4:	001a      	movs	r2, r3
 800cff6:	2300      	movs	r3, #0
 800cff8:	4d05      	ldr	r5, [pc, #20]	; (800d010 <_write_r+0x24>)
 800cffa:	602b      	str	r3, [r5, #0]
 800cffc:	f7f7 f865 	bl	80040ca <_write>
 800d000:	1c43      	adds	r3, r0, #1
 800d002:	d103      	bne.n	800d00c <_write_r+0x20>
 800d004:	682b      	ldr	r3, [r5, #0]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d000      	beq.n	800d00c <_write_r+0x20>
 800d00a:	6023      	str	r3, [r4, #0]
 800d00c:	bd70      	pop	{r4, r5, r6, pc}
 800d00e:	46c0      	nop			; (mov r8, r8)
 800d010:	200004e0 	.word	0x200004e0

0800d014 <_close_r>:
 800d014:	2300      	movs	r3, #0
 800d016:	b570      	push	{r4, r5, r6, lr}
 800d018:	4d06      	ldr	r5, [pc, #24]	; (800d034 <_close_r+0x20>)
 800d01a:	0004      	movs	r4, r0
 800d01c:	0008      	movs	r0, r1
 800d01e:	602b      	str	r3, [r5, #0]
 800d020:	f7f7 f86f 	bl	8004102 <_close>
 800d024:	1c43      	adds	r3, r0, #1
 800d026:	d103      	bne.n	800d030 <_close_r+0x1c>
 800d028:	682b      	ldr	r3, [r5, #0]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d000      	beq.n	800d030 <_close_r+0x1c>
 800d02e:	6023      	str	r3, [r4, #0]
 800d030:	bd70      	pop	{r4, r5, r6, pc}
 800d032:	46c0      	nop			; (mov r8, r8)
 800d034:	200004e0 	.word	0x200004e0

0800d038 <_fstat_r>:
 800d038:	2300      	movs	r3, #0
 800d03a:	b570      	push	{r4, r5, r6, lr}
 800d03c:	4d06      	ldr	r5, [pc, #24]	; (800d058 <_fstat_r+0x20>)
 800d03e:	0004      	movs	r4, r0
 800d040:	0008      	movs	r0, r1
 800d042:	0011      	movs	r1, r2
 800d044:	602b      	str	r3, [r5, #0]
 800d046:	f7f7 f866 	bl	8004116 <_fstat>
 800d04a:	1c43      	adds	r3, r0, #1
 800d04c:	d103      	bne.n	800d056 <_fstat_r+0x1e>
 800d04e:	682b      	ldr	r3, [r5, #0]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d000      	beq.n	800d056 <_fstat_r+0x1e>
 800d054:	6023      	str	r3, [r4, #0]
 800d056:	bd70      	pop	{r4, r5, r6, pc}
 800d058:	200004e0 	.word	0x200004e0

0800d05c <_isatty_r>:
 800d05c:	2300      	movs	r3, #0
 800d05e:	b570      	push	{r4, r5, r6, lr}
 800d060:	4d06      	ldr	r5, [pc, #24]	; (800d07c <_isatty_r+0x20>)
 800d062:	0004      	movs	r4, r0
 800d064:	0008      	movs	r0, r1
 800d066:	602b      	str	r3, [r5, #0]
 800d068:	f7f7 f863 	bl	8004132 <_isatty>
 800d06c:	1c43      	adds	r3, r0, #1
 800d06e:	d103      	bne.n	800d078 <_isatty_r+0x1c>
 800d070:	682b      	ldr	r3, [r5, #0]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d000      	beq.n	800d078 <_isatty_r+0x1c>
 800d076:	6023      	str	r3, [r4, #0]
 800d078:	bd70      	pop	{r4, r5, r6, pc}
 800d07a:	46c0      	nop			; (mov r8, r8)
 800d07c:	200004e0 	.word	0x200004e0

0800d080 <_lseek_r>:
 800d080:	b570      	push	{r4, r5, r6, lr}
 800d082:	0004      	movs	r4, r0
 800d084:	0008      	movs	r0, r1
 800d086:	0011      	movs	r1, r2
 800d088:	001a      	movs	r2, r3
 800d08a:	2300      	movs	r3, #0
 800d08c:	4d05      	ldr	r5, [pc, #20]	; (800d0a4 <_lseek_r+0x24>)
 800d08e:	602b      	str	r3, [r5, #0]
 800d090:	f7f7 f858 	bl	8004144 <_lseek>
 800d094:	1c43      	adds	r3, r0, #1
 800d096:	d103      	bne.n	800d0a0 <_lseek_r+0x20>
 800d098:	682b      	ldr	r3, [r5, #0]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d000      	beq.n	800d0a0 <_lseek_r+0x20>
 800d09e:	6023      	str	r3, [r4, #0]
 800d0a0:	bd70      	pop	{r4, r5, r6, pc}
 800d0a2:	46c0      	nop			; (mov r8, r8)
 800d0a4:	200004e0 	.word	0x200004e0

0800d0a8 <_read_r>:
 800d0a8:	b570      	push	{r4, r5, r6, lr}
 800d0aa:	0004      	movs	r4, r0
 800d0ac:	0008      	movs	r0, r1
 800d0ae:	0011      	movs	r1, r2
 800d0b0:	001a      	movs	r2, r3
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	4d05      	ldr	r5, [pc, #20]	; (800d0cc <_read_r+0x24>)
 800d0b6:	602b      	str	r3, [r5, #0]
 800d0b8:	f7f6 ffea 	bl	8004090 <_read>
 800d0bc:	1c43      	adds	r3, r0, #1
 800d0be:	d103      	bne.n	800d0c8 <_read_r+0x20>
 800d0c0:	682b      	ldr	r3, [r5, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d000      	beq.n	800d0c8 <_read_r+0x20>
 800d0c6:	6023      	str	r3, [r4, #0]
 800d0c8:	bd70      	pop	{r4, r5, r6, pc}
 800d0ca:	46c0      	nop			; (mov r8, r8)
 800d0cc:	200004e0 	.word	0x200004e0

0800d0d0 <_init>:
 800d0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0d2:	46c0      	nop			; (mov r8, r8)
 800d0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0d6:	bc08      	pop	{r3}
 800d0d8:	469e      	mov	lr, r3
 800d0da:	4770      	bx	lr

0800d0dc <_fini>:
 800d0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0de:	46c0      	nop			; (mov r8, r8)
 800d0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0e2:	bc08      	pop	{r3}
 800d0e4:	469e      	mov	lr, r3
 800d0e6:	4770      	bx	lr
