fifo_arrival_64x16b.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/fifo_arrival_64x16b/sim/fifo_arrival_64x16b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
