#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec 26 12:37:19 2024
# Process ID: 3284
# Current directory: C:/B_Git/MCS/MC/MC_V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13012 C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1/Vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :19327 MB
# Total Virtual     :27706 MB
# Available Virtual :18066 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.xpr
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
update_compile_order -fileset sources_1
file mkdir C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd w ]
add_files -fileset sim_1 C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sim_1/new/SDC_TB.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SDC_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_SDC_Monitor_CAR [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
report_ip_status -name ip_status 
update_compile_order -fileset sim_1
launch_simulation
source TB_SDC_Monitor_CAR.tcl
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
close_sim
launch_simulation
launch_simulation
launch_simulation
source TB_SDC_Monitor_CAR.tcl
run 3 us
close_sim
launch_simulation
source TB_SDC_Monitor_CAR.tcl
run 3 us
run 3 us
close_sim
launch_simulation
source TB_SDC_Monitor_CAR.tcl
restart
run 3 us
close_sim
launch_simulation
source TB_SDC_Monitor_CAR.tcl
restart
run 2 s
add_bp {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd} 98
remove_bps -file {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd} -line 98
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
close_sim
launch_simulation
source TB_SDC_Monitor_CAR.tcl
restart
run 4 us
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
close_sim
launch_simulation
source TB_SDC_Monitor_CAR.tcl
restart
run 4 us
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
close_sim
launch_simulation
source TB_SDC_Monitor_CAR.tcl
restart
run 4 us
restart
run 4 us
relaunch_sim
relaunch_sim
restart
run 1 us
restart
run 500 ns
run 500 ns
restart
run 200 ns
relaunch_sim
restart
run 200 ns
restart
run 200 ns
restart
run 4000 ns
relaunch_sim
restart
run 200 ns
relaunch_sim
restart
run 200 ns
restart
run 60 ns
relaunch_sim
restart
run 90 ns
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
startgroup
set_property CONFIG.ClK_divider {10000000} [get_bd_cells SDC_Monitor_CAR_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
relaunch_sim
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
close_sim
generate_target all [get_files C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
launch_runs MC_SDC_Monitor_CAR_0_0_synth_1
wait_on_run MC_SDC_Monitor_CAR_0_0_synth_1
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins SDC_Monitor_CAR_0/SDC_NOT_CLOSED_VECTOR_O]
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
save_bd_design
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 5
wait_on_run synth_1
reset_run synth_1
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
startgroup
endgroup
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
reset_run synth_1
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
startgroup
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_1]
endgroup
save_bd_design
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_26dec.xsa
regenerate_bd_layout
regenerate_bd_layout
