
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v
# synth_design -part xc7z020clg484-3 -top func10 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top func10 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 192324 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.000 ; gain = 71.895 ; free physical = 246260 ; free virtual = 314052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'func10' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:348]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:1117]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:458]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:1153]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:72]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:72]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:1153]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:426]
INFO: [Synth 8-6155] done synthesizing module 'func4' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:426]
INFO: [Synth 8-6155] done synthesizing module 'func1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:458]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:453]
INFO: [Synth 8-6155] done synthesizing module 'func2' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:453]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:438]
INFO: [Synth 8-6155] done synthesizing module 'func3' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:438]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:417]
INFO: [Synth 8-6155] done synthesizing module 'func5' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:417]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:348]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:470]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:527]
INFO: [Synth 8-6155] done synthesizing module 'func8' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:527]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:61]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:61]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:513]
INFO: [Synth 8-6155] done synthesizing module 'func7' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:513]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:470]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:87]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:87]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:49]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:49]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'func6' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'func10' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v:10]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.766 ; gain = 118.660 ; free physical = 246184 ; free virtual = 313977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.766 ; gain = 118.660 ; free physical = 246177 ; free virtual = 313970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.766 ; gain = 126.660 ; free physical = 246176 ; free virtual = 313969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.176 ; gain = 166.070 ; free physical = 247397 ; free virtual = 315140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module func10 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
INFO: [Synth 8-3886] merging instance 'ins1/U_reg[194]' (FDR) to 'ins1/U_reg[195]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ins1/\U_reg[195] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1966.832 ; gain = 536.727 ; free physical = 246477 ; free virtual = 314229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246208 ; free virtual = 313960
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246240 ; free virtual = 313992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246203 ; free virtual = 313955
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246206 ; free virtual = 313958
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246198 ; free virtual = 313950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246191 ; free virtual = 313943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246131 ; free virtual = 313883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246113 ; free virtual = 313865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    30|
|2     |LUT3 |   391|
|3     |LUT4 |  1451|
|4     |LUT5 |   387|
|5     |LUT6 |  1324|
|6     |FDRE |  2571|
|7     |FDSE |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  6161|
|2     |  ins1   |f3m_inv  |  3957|
|3     |  ins2   |f3m_mult |  1800|
|4     |  ins7   |func6    |    12|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246109 ; free virtual = 313861
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.836 ; gain = 536.730 ; free physical = 246085 ; free virtual = 313837
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1966.840 ; gain = 536.730 ; free physical = 246091 ; free virtual = 313843
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.008 ; gain = 0.000 ; free physical = 245700 ; free virtual = 313469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2029.008 ; gain = 599.000 ; free physical = 245726 ; free virtual = 313500
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.246 ; gain = 408.238 ; free physical = 246445 ; free virtual = 314195
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.246 ; gain = 0.000 ; free physical = 246444 ; free virtual = 314194
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2461.254 ; gain = 0.000 ; free physical = 246435 ; free virtual = 314190
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.527 ; gain = 0.004 ; free physical = 246126 ; free virtual = 313877

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7ea60128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246124 ; free virtual = 313875

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7ea60128

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246014 ; free virtual = 313764
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7ea60128

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246002 ; free virtual = 313752
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7ea60128

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246013 ; free virtual = 313763
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7ea60128

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246011 ; free virtual = 313761
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7ea60128

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246018 ; free virtual = 313766
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7ea60128

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246025 ; free virtual = 313774
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246041 ; free virtual = 313790
Ending Logic Optimization Task | Checksum: 7ea60128

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246051 ; free virtual = 313800

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7ea60128

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246138 ; free virtual = 313888

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7ea60128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246141 ; free virtual = 313890

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246141 ; free virtual = 313891
Ending Netlist Obfuscation Task | Checksum: 7ea60128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.527 ; gain = 0.000 ; free physical = 246144 ; free virtual = 313894
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2575.527 ; gain = 0.004 ; free physical = 246148 ; free virtual = 313896
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 7ea60128
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module func10 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2607.512 ; gain = 0.000 ; free physical = 247138 ; free virtual = 314888
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.254 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2607.512 ; gain = 0.000 ; free physical = 247076 ; free virtual = 314827
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2791.684 ; gain = 184.172 ; free physical = 246961 ; free virtual = 314712
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2823.707 ; gain = 32.023 ; free physical = 246956 ; free virtual = 314706
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.707 ; gain = 216.195 ; free physical = 246956 ; free virtual = 314706

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246998 ; free virtual = 314749


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design func10 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 1 Total: 2578
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/1 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 11869e0d7

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246921 ; free virtual = 314671
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 11869e0d7
Power optimization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.707 ; gain = 248.180 ; free physical = 246990 ; free virtual = 314741
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26704592 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ae2cd41

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247013 ; free virtual = 314764
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 14ae2cd41

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247010 ; free virtual = 314760
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 14ae2cd41

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246992 ; free virtual = 314743
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 14ae2cd41

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246990 ; free virtual = 314741
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14ae2cd41

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246989 ; free virtual = 314740

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246989 ; free virtual = 314740
Ending Netlist Obfuscation Task | Checksum: 14ae2cd41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246987 ; free virtual = 314738
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246420 ; free virtual = 314178
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4cd212ef

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246420 ; free virtual = 314178
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246343 ; free virtual = 314102

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2fafe282

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246275 ; free virtual = 314026

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11105b454

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246692 ; free virtual = 314442

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11105b454

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246768 ; free virtual = 314517
Phase 1 Placer Initialization | Checksum: 11105b454

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246860 ; free virtual = 314609

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4936655b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247343 ; free virtual = 315092

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247214 ; free virtual = 314963

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 59cb2e90

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247214 ; free virtual = 314963
Phase 2 Global Placement | Checksum: 6a454463

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247214 ; free virtual = 314963

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6a454463

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247214 ; free virtual = 314963

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ecd2053a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247193 ; free virtual = 314943

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3e375890

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247191 ; free virtual = 314940

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 805d20b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 247191 ; free virtual = 314940

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16824ca35

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246896 ; free virtual = 314646

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1240adc95

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246858 ; free virtual = 314609

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e06193bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246852 ; free virtual = 314602
Phase 3 Detail Placement | Checksum: e06193bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246840 ; free virtual = 314590

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10df70a09

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 10df70a09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246682 ; free virtual = 314432
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.035. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 165a753d3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246693 ; free virtual = 314443
Phase 4.1 Post Commit Optimization | Checksum: 165a753d3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246689 ; free virtual = 314440

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 165a753d3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246684 ; free virtual = 314434

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 165a753d3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246764 ; free virtual = 314515

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246763 ; free virtual = 314514
Phase 4.4 Final Placement Cleanup | Checksum: 140551516

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246759 ; free virtual = 314510
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 140551516

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246773 ; free virtual = 314524
Ending Placer Task | Checksum: aff45b09

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246784 ; free virtual = 314535
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246784 ; free virtual = 314534
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246713 ; free virtual = 314464
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246701 ; free virtual = 314452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 246710 ; free virtual = 314466
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 44972beb ConstDB: 0 ShapeSum: 6b5d2f1e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16e3b0139

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244839 ; free virtual = 312599
Post Restoration Checksum: NetGraph: 81a8fdc4 NumContArr: ec920375 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16e3b0139

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312604

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e3b0139

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244813 ; free virtual = 312573

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e3b0139

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244813 ; free virtual = 312573
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1176666ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244796 ; free virtual = 312555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.195  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 13f161914

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244779 ; free virtual = 312531

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 229256749

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244748 ; free virtual = 312501

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.448  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23dc7b09f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244749 ; free virtual = 312501
Phase 4 Rip-up And Reroute | Checksum: 23dc7b09f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244747 ; free virtual = 312500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23dc7b09f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244741 ; free virtual = 312494

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23dc7b09f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244738 ; free virtual = 312491
Phase 5 Delay and Skew Optimization | Checksum: 23dc7b09f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244738 ; free virtual = 312491

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2abb81b11

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244740 ; free virtual = 312493
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.448  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2abb81b11

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244746 ; free virtual = 312498
Phase 6 Post Hold Fix | Checksum: 2abb81b11

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244753 ; free virtual = 312505

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.382365 %
  Global Horizontal Routing Utilization  = 0.521805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22079b2a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244747 ; free virtual = 312499

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22079b2a5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244745 ; free virtual = 312497

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23b803092

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244720 ; free virtual = 312472

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.448  | TNS=0.000  | WHS=0.117  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23b803092

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244724 ; free virtual = 312476
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244756 ; free virtual = 312508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244755 ; free virtual = 312507
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244753 ; free virtual = 312506
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244741 ; free virtual = 312496
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2823.707 ; gain = 0.000 ; free physical = 244732 ; free virtual = 312491
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2841.098 ; gain = 0.000 ; free physical = 244473 ; free virtual = 312225
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:05:17 2022...
