#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 26 12:12:17 2023
# Process ID: 78955
# Current directory: /home/s3310914/Documents/eca1
# Command line: vivado
# Log file: /home/s3310914/Documents/eca1/vivado.log
# Journal file: /home/s3310914/Documents/eca1/vivado.jou
# Running On: xoc2.ewi.utwente.nl, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 24, Host memory: 269882 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/s3310914/Documents/eca1/DMA/DMA.xpr
INFO: [Project 1-313] Project file moved from '/home/s3305023/.Xil/Vivado-239249-xoc2.ewi.utwente.nl/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_synth_1' of run 'Main_axi_dma_0_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_synth_1' of run 'Main_axi_dma_0_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_synth_1' of run 'Main_smartconnect_0_1_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_synth_1' of run 'Main_smartconnect_0_1_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_synth_1' of run 'Main_axis_data_fifo_0_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_synth_1' of run 'Main_axis_data_fifo_0_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_synth_1' of run 'Main_auto_pc_1_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_synth_1' of run 'Main_auto_pc_1_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_synth_1' of run 'Main_auto_ds_1_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_synth_1' of run 'Main_auto_ds_1_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_synth_1' of run 'Main_xbar_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_synth_1' of run 'Main_xbar_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_synth_1' of run 'Main_rst_ps8_0_96M_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_synth_1' of run 'Main_rst_ps8_0_96M_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_synth_1' of run 'Main_zynq_ultra_ps_e_0_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_synth_1' of run 'Main_zynq_ultra_ps_e_0_0_synth_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_impl_1' of run 'Main_axi_dma_0_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_impl_1' of run 'Main_axi_dma_0_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axi_dma_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_impl_1' of run 'Main_smartconnect_0_1_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_impl_1' of run 'Main_smartconnect_0_1_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_smartconnect_0_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_impl_1' of run 'Main_axis_data_fifo_0_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_impl_1' of run 'Main_axis_data_fifo_0_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_axis_data_fifo_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_impl_1' of run 'Main_auto_pc_1_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_impl_1' of run 'Main_auto_pc_1_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_pc_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_impl_1' of run 'Main_auto_ds_1_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_impl_1' of run 'Main_auto_ds_1_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_auto_ds_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_impl_1' of run 'Main_xbar_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_impl_1' of run 'Main_xbar_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_impl_1' of run 'Main_rst_ps8_0_96M_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_impl_1' of run 'Main_rst_ps8_0_96M_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_rst_ps8_0_96M_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_impl_1' of run 'Main_zynq_ultra_ps_e_0_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_impl_1' of run 'Main_zynq_ultra_ps_e_0_0_impl_1' is not writable, setting it to default location '/home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/Main_zynq_ultra_ps_e_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 9400.242 ; gain = 423.941 ; free physical = 154247 ; free virtual = 192468
update_compile_order -fileset sources_1
open_bd_design {/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd}
Reading block design file </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_96M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <Main> from block design file </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 9670.336 ; gain = 0.000 ; free physical = 153831 ; free virtual = 191864
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
delete_bd_objs [get_bd_cells xfft_0]
startgroup
set_property CONFIG.c_sg_length_width {21} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp to /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run Main_axi_dma_0_0_synth_1
reset_run Main_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 25.943 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 25.943 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 25.943 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 25.943 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 25.943 MB.
[Thu Oct 26 15:27:22 2023] Launched Main_axi_dma_0_0_synth_1, Main_xbar_0_synth_1, synth_1...
Run output will be captured here:
Main_axi_dma_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_axi_dma_0_0_synth_1/runme.log
Main_xbar_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_xbar_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Thu Oct 26 15:27:22 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 10266.922 ; gain = 362.367 ; free physical = 153816 ; free virtual = 191855
open_run impl_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 10923.523 ; gain = 0.000 ; free physical = 138795 ; free virtual = 177365
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11273.730 ; gain = 11.875 ; free physical = 138267 ; free virtual = 176767
Restored from archive | CPU: 2.570000 secs | Memory: 17.409225 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11273.730 ; gain = 11.875 ; free physical = 138265 ; free virtual = 176765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11643.586 ; gain = 0.000 ; free physical = 137868 ; free virtual = 176377
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 84 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 12027.449 ; gain = 1760.527 ; free physical = 137241 ; free virtual = 175750
open_bd_design {/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd}
set_property  ip_repo_paths  /home/s3310914/Documents/eca1/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {4.5 1906 455} [get_bd_cells inverter_0]
set_property location {4 1890 382} [get_bd_cells inverter_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins inverter_0/m_axis]
connect_bd_net [get_bd_pins inverter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
set_property location {3 1505 -86} [get_bd_cells axis_data_fifo_0]
set_property location {3 1633 -241} [get_bd_cells inverter_0]
set_property location {1 666 132} [get_bd_cells smartconnect_0]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13303.992 ; gain = 0.000 ; free physical = 151694 ; free virtual = 190624
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /inverter_0/s_axis(100000000) and /axis_data_fifo_0/M_AXIS(99999001)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(99999001) and /inverter_0/m_axis(100000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /inverter_0/axi_clk(100000000) and /zynq_ultra_ps_e_0/pl_clk0(99999001)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_inverter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.323 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property pfm_name Main [get_files {Main.bd}]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "scalable" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "scalable" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property pfm_name Main [get_files {Main.bd}]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]'
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13465.629 ; gain = 0.000 ; free physical = 152460 ; free virtual = 190655
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.323 MB.
[Thu Oct 26 17:18:05 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Thu Oct 26 17:18:05 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 13608.680 ; gain = 143.051 ; free physical = 152418 ; free virtual = 190630
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {3 1252 -239} [get_bd_cells inverter_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins inverter_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/axi_clk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 13663.723 ; gain = 0.000 ; free physical = 145396 ; free virtual = 184463
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /inverter_0/s_axis(100000000) and /axis_data_fifo_0/M_AXIS(99999001)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /inverter_0/s_axis(Main_clk_wiz_0_clk_out1) and /axis_data_fifo_0/M_AXIS(Main_zynq_ultra_ps_e_0_0_pl_clk0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(99999001) and /inverter_0/m_axis(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXIS_S2MM(Main_zynq_ultra_ps_e_0_0_pl_clk0) and /inverter_0/m_axis(Main_clk_wiz_0_clk_out1)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /inverter_0/axi_clk(100000000) and /clk_wiz/clk_out1(99999000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_clk_wiz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_inverter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.323 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/s3310914/Documents/eca1/ip_repo/component.xml. It will be created.
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets inverter_0_m_axis] [get_bd_cells inverter_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/s3310914/Documents/eca1/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {4 1383 -241} [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/axi_clk]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13799.770 ; gain = 0.000 ; free physical = 146779 ; free virtual = 185286
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_inverter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 30.323 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.323 MB.
[Thu Oct 26 17:42:10 2023] Launched Main_inverter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_inverter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_inverter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Thu Oct 26 17:42:10 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 14002.844 ; gain = 203.074 ; free physical = 146768 ; free virtual = 185292
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/s3310914/Documents/eca1/ip_repo/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {3 1540 -179} [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]'
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]'
undo
INFO: [Common 17-17] undo 'set_property location {3 1540 -179} [get_bd_cells inverter_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0'
INFO: [Common 17-16] redo 'endgroup'
delete_bd_objs [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {3 1153 -217} [get_bd_cells inverter_0]
set_property location {3 1301 218} [get_bd_cells axi_dma_0]
set_property location {3 1294 175} [get_bd_cells axi_dma_0]
set_property location {3 1302 1} [get_bd_cells axis_data_fifo_0]
set_property location {3 1308 -160} [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins inverter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 14044.223 ; gain = 0.000 ; free physical = 141232 ; free virtual = 184881
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_inverter_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 30.425 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 30.425 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 30.425 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 30.425 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.425 MB.
[Fri Oct 27 02:29:31 2023] Launched Main_inverter_0_3_synth_1, synth_1...
Run output will be captured here:
Main_inverter_0_3_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_inverter_0_3_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 02:29:31 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 14213.277 ; gain = 169.055 ; free physical = 141783 ; free virtual = 185679
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/s3310914/Documents/eca1/ip_repo/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:inverter:1.0 [get_ips  Main_inverter_0_3] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3420] Updated Main_inverter_0_3 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_axis_tlast'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Main_inverter_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Main_inverter_0_3' has identified issues that may require user intervention. Please review the upgrade log '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_inverter_0_3] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 14288.324 ; gain = 0.000 ; free physical = 117929 ; free virtual = 164116
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 14288.324 ; gain = 0.000 ; free physical = 117153 ; free virtual = 163372
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 40.560 MB.
catch { config_ip_cache -export [get_ips -all Main_inverter_0_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 40.560 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 40.560 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 40.560 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 40.560 MB.
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_inverter_0_3_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
[Fri Oct 27 12:05:07 2023] Launched Main_inverter_0_3_synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_inverter_0_3_synth_1/runme.log
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14444.383 ; gain = 0.000 ; free physical = 119392 ; free virtual = 165251
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 51.764 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 51.764 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 51.764 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 51.764 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 51.764 MB.
[Fri Oct 27 12:10:36 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 12:10:36 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 14616.434 ; gain = 172.051 ; free physical = 117304 ; free virtual = 163184
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/s3310914/Documents/eca1/ip_repo/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:inverter:1.0 [get_ips  Main_inverter_0_3] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3420] Updated Main_inverter_0_3 to use current project options
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_inverter_0_3] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14616.434 ; gain = 0.000 ; free physical = 121573 ; free virtual = 167726
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 14616.434 ; gain = 0.000 ; free physical = 121249 ; free virtual = 167426
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 51.764 MB.
catch { config_ip_cache -export [get_ips -all Main_inverter_0_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 51.764 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 51.764 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 51.764 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 51.764 MB.
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_inverter_0_3_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
[Fri Oct 27 12:28:03 2023] Launched Main_inverter_0_3_synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_inverter_0_3_synth_1/runme.log
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
[Fri Oct 27 12:29:17 2023] Launched Main_inverter_0_3_synth_1, synth_1...
Run output will be captured here:
Main_inverter_0_3_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_inverter_0_3_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 12:29:17 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_inverter_0_3
[Fri Oct 27 12:29:32 2023] Launched Main_inverter_0_3_synth_1, synth_1...
Run output will be captured here:
Main_inverter_0_3_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_inverter_0_3_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 12:29:32 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
set_property location {1 389 281} [get_bd_cells rst_ps8_0_96M]
set_property location {2 882 -114} [get_bd_cells smartconnect_0]
set_property location {2 897 -81} [get_bd_cells smartconnect_0]
set_property location {1 335 127} [get_bd_cells rst_ps8_0_96M]
startgroup
set_property CONFIG.c_sg_length_width {23} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
reset_run Main_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 14826.535 ; gain = 0.000 ; free physical = 120116 ; free virtual = 166590
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 62.968 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 62.968 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 62.968 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 62.968 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 62.968 MB.
[Fri Oct 27 12:48:24 2023] Launched Main_axi_dma_0_0_synth_1, synth_1...
Run output will be captured here:
Main_axi_dma_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_axi_dma_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 12:48:24 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 15036.617 ; gain = 210.082 ; free physical = 120395 ; free virtual = 166937
startgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
reset_run Main_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 15036.617 ; gain = 0.000 ; free physical = 122608 ; free virtual = 169358
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 67.434 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 67.434 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 67.434 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 67.434 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 67.434 MB.
[Fri Oct 27 13:04:23 2023] Launched Main_axi_dma_0_0_synth_1, synth_1...
Run output will be captured here:
Main_axi_dma_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_axi_dma_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 13:04:23 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 15216.676 ; gain = 180.059 ; free physical = 122547 ; free virtual = 169306
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins inverter_0/s_axis]
delete_bd_objs [get_bd_cells axis_data_fifo_0]
set_property location {3 1306 -38} [get_bd_cells inverter_0]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 15228.695 ; gain = 0.000 ; free physical = 124929 ; free virtual = 171644
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Fri Oct 27 14:07:43 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 14:07:43 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 15384.742 ; gain = 156.047 ; free physical = 124086 ; free virtual = 170816
set_property location {3 1294 -152} [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {3 1294 -152} [get_bd_cells inverter_0]'
set_property location {3 1294 -67} [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4 1358 97} [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 15446.785 ; gain = 0.000 ; free physical = 127525 ; free virtual = 174503
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_axis_data_fifo_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_axis_data_fifo_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7e4699afb748f5d0 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/7/e/7e4699afb748f5d0/Main_axis_data_fifo_0_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/7/e/7e4699afb748f5d0/Main_axis_data_fifo_0_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/7/e/7e4699afb748f5d0/Main_axis_data_fifo_0_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/7/e/7e4699afb748f5d0/Main_axis_data_fifo_0_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/7/e/7e4699afb748f5d0/Main_axis_data_fifo_0_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_axis_data_fifo_0_0/Main_axis_data_fifo_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_axis_data_fifo_0_0, cache-ID = 7e4699afb748f5d0; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Fri Oct 27 14:42:09 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 14:42:09 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 15632.852 ; gain = 186.066 ; free physical = 127466 ; free virtual = 174461
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/s3310914/Documents/eca1/ip_repo/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv caes:user:convoluter:1.0 convoluter_0
endgroup
set_property location {4 1373 -74} [get_bd_cells convoluter_0]
connect_bd_net [get_bd_pins convoluter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
connect_bd_net [get_bd_pins convoluter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins convoluter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins convoluter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 15632.852 ; gain = 0.000 ; free physical = 110219 ; free virtual = 156869
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Fri Oct 27 16:29:01 2023] Launched Main_convoluter_0_0_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 16:29:01 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 15812.926 ; gain = 180.074 ; free physical = 110700 ; free virtual = 157365
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_0
[Fri Oct 27 16:30:39 2023] Launched Main_convoluter_0_0_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 16:30:39 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_0
[Fri Oct 27 16:44:54 2023] Launched Main_convoluter_0_0_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 16:44:54 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_0
[Fri Oct 27 16:45:06 2023] Launched Main_convoluter_0_0_synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1/runme.log
[Fri Oct 27 16:45:06 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_0
[Fri Oct 27 16:45:16 2023] Launched Main_convoluter_0_0_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Oct 27 16:45:16 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
reset_run synth_1
reset_run Main_convoluter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1

report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/eca1/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_0] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3420] Updated Main_convoluter_0_0 to use current project options
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 15837.598 ; gain = 0.000 ; free physical = 86704 ; free virtual = 173971
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Fri Nov  3 15:41:17 2023] Launched Main_convoluter_0_0_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Nov  3 15:41:17 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 15897.617 ; gain = 60.020 ; free physical = 86476 ; free virtual = 173760
reset_run synth_1
reset_run Main_convoluter_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_0_synth_1

report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/s3310914/Documents/eca1/ip_repo/component.xml. It will be created.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/s3310914/Documents/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets convoluter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells convoluter_0]
startgroup
create_bd_cell -type ip -vlnv caes:user:convoluter:1.0 convoluter_0
endgroup
set_property location {4 1415 -64} [get_bd_cells convoluter_0]
connect_bd_net [get_bd_pins convoluter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins convoluter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins convoluter_0/s_axis] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins convoluter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 15970.645 ; gain = 0.000 ; free physical = 86828 ; free virtual = 174067
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Fri Nov  3 16:19:02 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Nov  3 16:19:02 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 16166.715 ; gain = 196.070 ; free physical = 86794 ; free virtual = 174040
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 2 to revision 3
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 16166.715 ; gain = 0.000 ; free physical = 90444 ; free virtual = 177542
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 16166.715 ; gain = 0.000 ; free physical = 90508 ; free virtual = 177617
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
catch { config_ip_cache -export [get_ips -all Main_convoluter_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_convoluter_0_1_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
[Fri Nov  3 17:03:41 2023] Launched Main_convoluter_0_1_synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
[Fri Nov  3 17:05:03 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Fri Nov  3 17:05:03 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 3 to revision 4
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16328.789 ; gain = 0.000 ; free physical = 89612 ; free virtual = 175577
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Mon Nov  6 17:16:01 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Mon Nov  6 17:16:01 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 16445.828 ; gain = 117.039 ; free physical = 89563 ; free virtual = 175544
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 4 to revision 5
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 16492.855 ; gain = 0.000 ; free physical = 89403 ; free virtual = 175368
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 71.956 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 71.956 MB.
[Mon Nov  6 17:32:10 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Mon Nov  6 17:32:10 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 16555.871 ; gain = 63.016 ; free physical = 89358 ; free virtual = 175338
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 5 to revision 6
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 16578.883 ; gain = 0.000 ; free physical = 89671 ; free virtual = 175652
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 82.317 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 82.317 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 82.317 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 82.317 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 82.317 MB.
[Mon Nov  6 17:54:54 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Mon Nov  6 17:54:54 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 16708.930 ; gain = 130.047 ; free physical = 89642 ; free virtual = 175639
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 6 to revision 7
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 16829.988 ; gain = 0.000 ; free physical = 89309 ; free virtual = 175344
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 16829.988 ; gain = 0.000 ; free physical = 89303 ; free virtual = 175343
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 92.679 MB.
catch { config_ip_cache -export [get_ips -all Main_convoluter_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 92.679 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 92.679 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 92.679 MB.
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 92.679 MB.
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_convoluter_0_1_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
[Mon Nov  6 19:23:02 2023] Launched Main_convoluter_0_1_synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
[Mon Nov  6 19:24:13 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Mon Nov  6 19:24:13 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs synth_1 -jobs 24
[Mon Nov  6 22:35:43 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 24
[Mon Nov  6 22:37:30 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Nov  6 22:43:41 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name convoluter_v1_0_project -directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project /home/s3310914/Documents/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Nov  6 22:52:20 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project/convoluter_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project/convoluter_v1_0_project.runs/synth_1

launch_runs synth_1 -jobs 24
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Nov  6 23:13:39 2023] Launched synth_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project/convoluter_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 7 to revision 8
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 16988.047 ; gain = 0.000 ; free physical = 87505 ; free virtual = 176179
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
[Mon Nov  6 23:20:22 2023] Launched Main_smartconnect_0_1_synth_1, Main_convoluter_0_1_synth_1, Main_auto_ds_0_synth_1, Main_auto_pc_1_synth_1, Main_auto_pc_0_synth_1, Main_auto_ds_1_synth_1, synth_1...
Run output will be captured here:
Main_smartconnect_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_smartconnect_0_1_synth_1/runme.log
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
Main_auto_ds_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_ds_0_synth_1/runme.log
Main_auto_pc_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_pc_1_synth_1/runme.log
Main_auto_pc_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_pc_0_synth_1/runme.log
Main_auto_ds_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_ds_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Mon Nov  6 23:20:23 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 17101.086 ; gain = 113.039 ; free physical = 87356 ; free virtual = 176027
ipx::edit_ip_in_project -upgrade true -name convoluter_v1_0_project -directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project /home/s3310914/Documents/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
regenerate_bd_layout
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
report_ip_status -name ip_status 
startgroup
set_property CONFIG.image_size {14} [get_bd_cells convoluter_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 17302.168 ; gain = 0.000 ; free physical = 87472 ; free virtual = 176162
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
[Mon Nov  6 23:47:31 2023] Launched Main_smartconnect_0_1_synth_1, Main_convoluter_0_1_synth_1, Main_auto_pc_0_synth_1, Main_auto_pc_1_synth_1, Main_auto_ds_1_synth_1, Main_auto_ds_0_synth_1, synth_1...
Run output will be captured here:
Main_smartconnect_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_smartconnect_0_1_synth_1/runme.log
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
Main_auto_pc_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_pc_0_synth_1/runme.log
Main_auto_pc_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_pc_1_synth_1/runme.log
Main_auto_ds_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_ds_1_synth_1/runme.log
Main_auto_ds_0_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_auto_ds_0_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Mon Nov  6 23:47:31 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 17302.168 ; gain = 0.000 ; free physical = 87462 ; free virtual = 176135
startgroup
set_property CONFIG.image_size {132} [get_bd_cells convoluter_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 17424.215 ; gain = 0.000 ; free physical = 87021 ; free virtual = 175747
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.435 MB.
[Tue Nov  7 00:06:22 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Tue Nov  7 00:06:22 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 17441.199 ; gain = 16.984 ; free physical = 87295 ; free virtual = 176020
close_design
wait_on_run Main_convoluter_0_1_synth_1
[Tue Nov  7 00:30:10 2023] Waiting for Main_convoluter_0_1_synth_1 to finish...
[Tue Nov  7 00:30:15 2023] Waiting for Main_convoluter_0_1_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Tue Nov  7 00:30:20 2023] Waiting for Main_convoluter_0_1_synth_1 to finish...
[Tue Nov  7 00:30:20 2023] Interrupt received

*** Running vivado
    with args -log Main_convoluter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_convoluter_0_1.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found
WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Main_convoluter_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2536.914 ; gain = 115.984 ; free physical = 85741 ; free virtual = 174467
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
Command: synth_design -top Main_convoluter_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 149084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.895 ; gain = 254.789 ; free physical = 84246 ; free virtual = 172972
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_convoluter_0_1' [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/synth/Main_convoluter_0_1.vhd:70]
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter image_size bound to: 132 - type: integer 
INFO: [Synth 8-3491] module 'convoluter' declared at '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:35' bound to instance 'U0' of component 'convoluter' [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/synth/Main_convoluter_0_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'convoluter' [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'convoluter' (0#1) [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Main_convoluter_0_1' (0#1) [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/synth/Main_convoluter_0_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:49 ; elapsed = 00:04:59 . Memory (MB): peak = 6457.625 ; gain = 2926.520 ; free physical = 81512 ; free virtual = 170273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:56 ; elapsed = 00:05:08 . Memory (MB): peak = 6457.625 ; gain = 2926.520 ; free physical = 81533 ; free virtual = 170294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:56 ; elapsed = 00:05:08 . Memory (MB): peak = 6457.625 ; gain = 2926.520 ; free physical = 81533 ; free virtual = 170294
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 6617.805 ; gain = 0.000 ; free physical = 81393 ; free virtual = 170155
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/src/const.xdc] for cell 'U0'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/src/const.xdc] for cell 'U0'
Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7542.141 ; gain = 0.000 ; free physical = 80575 ; free virtual = 169337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 7583.141 ; gain = 40.992 ; free physical = 80535 ; free virtual = 169297
Constraint Validation Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 7583.145 ; gain = 41.004 ; free physical = 80519 ; free virtual = 169281
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:27 ; elapsed = 00:07:00 . Memory (MB): peak = 7583.145 ; gain = 4052.039 ; free physical = 80531 ; free virtual = 169294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:00 ; elapsed = 00:12:47 . Memory (MB): peak = 7583.145 ; gain = 4052.039 ; free physical = 69068 ; free virtual = 157868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 17434 
	                1 Bit    Registers := 5     
+---Multipliers : 
	              32x32  Multipliers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 1216  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:140]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:141]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:143]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:144]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:145]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:147]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:148]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:149]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/d15b/src/inverter.vhd:139]
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data7, operation Mode is: A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data7, operation Mode is: A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data6, operation Mode is: A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data6, operation Mode is: A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data5, operation Mode is: A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data5, operation Mode is: A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data4, operation Mode is: A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data4, operation Mode is: A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data3, operation Mode is: A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data3, operation Mode is: A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data2, operation Mode is: A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data2, operation Mode is: A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data1, operation Mode is: A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data1, operation Mode is: A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:17:38 ; elapsed = 00:18:35 . Memory (MB): peak = 7583.145 ; gain = 4052.039 ; free physical = 65034 ; free virtual = 153867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB4 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:13 ; elapsed = 00:19:16 . Memory (MB): peak = 7624.836 ; gain = 4093.730 ; free physical = 64832 ; free virtual = 153666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
wait_on_runs: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:10 . Memory (MB): peak = 17441.199 ; gain = 0.000 ; free physical = 59635 ; free virtual = 148522
INFO: [Common 17-344] 'wait_on_runs' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run synth_1
reset_run Main_convoluter_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1

startgroup
set_property CONFIG.image_size {52} [get_bd_cells convoluter_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 17441.199 ; gain = 0.000 ; free physical = 87189 ; free virtual = 175898
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 30.435 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 30.435 MB.
[Tue Nov  7 00:38:48 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Tue Nov  7 00:38:48 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 17557.258 ; gain = 116.059 ; free physical = 87225 ; free virtual = 175950
startgroup
set_property CONFIG.image_size {24} [get_bd_cells convoluter_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 17557.266 ; gain = 0.000 ; free physical = 81838 ; free virtual = 170994
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 164.760 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 164.760 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 164.760 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 164.760 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 164.760 MB.
[Tue Nov  7 10:46:19 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Tue Nov  7 10:46:19 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 17705.324 ; gain = 148.059 ; free physical = 81801 ; free virtual = 170841
startgroup
set_property CONFIG.image_size {61} [get_bd_cells convoluter_0]
endgroup
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 17749.520 ; gain = 0.000 ; free physical = 66886 ; free virtual = 160863
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 195.142 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 195.142 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 195.142 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 195.142 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 195.142 MB.
[Tue Nov  7 12:11:55 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Tue Nov  7 12:11:55 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 17900.582 ; gain = 151.062 ; free physical = 64315 ; free virtual = 158279
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Main_wrapper'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s3310914/Documents/eca1/DMA/DMA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/remote/labware/packages/xilinx/vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/remote/labware/packages/xilinx/vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/s3310914/Documents/eca1/DMA/DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/s3310914/Documents/eca1/DMA/DMA.sim/sim_1/behav/xsim/sc_xtlm_Main_smartconnect_0_1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s3310914/Documents/eca1/DMA/DMA.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_14 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_14 -L xilinx_vip -prj Main_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_xbar_0/sim/Main_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/sim/bd_d575.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575
INFO: [VRFC 10-311] analyzing module clk_map_imp_YDH7PE
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_10FHQ55
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1MOCYB9
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_3Z9GA
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_62DGU8
INFO: [VRFC 10-311] analyzing module s01_entry_pipeline_imp_17143F2
INFO: [VRFC 10-311] analyzing module s01_nodes_imp_11YPM2E
INFO: [VRFC 10-311] analyzing module switchboards_imp_Z09KT0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_d575_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_d575_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_d575_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_d575_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_d575_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_d575_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_d575_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_d575_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_d575_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_d575_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_d575_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_d575_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_d575_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_d575_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_d575_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_d575_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_d575_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_d575_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_d575_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_d575_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_d575_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_d575_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_d575_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_d575_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_d575_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_d575_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_d575_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/sim/Main_smartconnect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_smartconnect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_axis_data_fifo_0_0/sim/Main_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/sim/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module Main_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HFEVOY
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1WXCDZB
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_S4TXO1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_auto_ds_0/sim/Main_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_auto_pc_0/sim/Main_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_auto_ds_1/sim/Main_auto_ds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_auto_ds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_auto_pc_1/sim/Main_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s3310914/Documents/eca1/DMA/DMA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj Main_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_rst_ps8_0_96M_0/sim/Main_rst_ps8_0_96M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main_rst_ps8_0_96M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_axi_dma_0_0/sim/Main_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_d575_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_d575_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ipshared/d15b/src/inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convoluter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_convoluter_0_1/sim/Main_convoluter_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main_convoluter_0_1'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 17900.582 ; gain = 0.000 ; free physical = 50362 ; free virtual = 152800
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s3310914/Documents/eca1/DMA/DMA.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L zynq_ultra_ps_e_vip_v1_0_14 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_28 -L fifo_generator_v13_2_8 -L axi_data_fifo_v2_1_27 -L axi_crossbar_v2_1_29 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_17 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_30 -L axi_sg_v4_1_16 -L axi_dma_v7_1_29 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_10 -L axi_protocol_converter_v2_1_28 -L axi_clock_converter_v2_1_27 -L blk_mem_gen_v8_4_6 -L axi_dwidth_converter_v2_1_28 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_wrapper_behav xil_defaultlib.Main_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /remote/labware/packages/xilinx/vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L zynq_ultra_ps_e_vip_v1_0_14 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_28 -L fifo_generator_v13_2_8 -L axi_data_fifo_v2_1_27 -L axi_crossbar_v2_1_29 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_17 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_30 -L axi_sg_v4_1_16 -L axi_dma_v7_1_29 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_10 -L axi_protocol_converter_v2_1_28 -L axi_clock_converter_v2_1_27 -L blk_mem_gen_v8_4_6 -L axi_dwidth_converter_v2_1_28 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_wrapper_behav xil_defaultlib.Main_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:494]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP0RACOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP0WACOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:503]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP0RCOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP0WCOUNT' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:505]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:531]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:532]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:569]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:572]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:576]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:578]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:580]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:614]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:617]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:621]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:622]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:625]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:659]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:662]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:666]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:673]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:704]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:707]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:711]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:712]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:715]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:718]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:749]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:756]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:757]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:758]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:760]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:765]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:794]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:801]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:803]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:805]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:808]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:810]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:831]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:833]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:838]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:841]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:844]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:847]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:849]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:850]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:851]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:852]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2023.1_0507_1903/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_14_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/sim/Main.v:185]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/sim/Main.v:365]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_smartconnect_0_1/bd_0/sim/bd_d575.v:991]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [/home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/bd/Main/ip/Main_zynq_ultra_ps_e_0_0/sim/Main_zynq_ultra_ps_e_0_0_vip_wrapper.v:349]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_29.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_17.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_30.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=37,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=37,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=37,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_17.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_17.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=33,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_30.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_30.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_29.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture main_axi_dma_0_0_arch of entity xil_defaultlib.Main_axi_dma_0_0 [main_axi_dma_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_HFEVOY
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_axic_fifo(...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_s...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_27.axi_data_fifo_v2_1_27_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_a_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_w_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_b_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_a_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_r_d...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_axi...
Compiling module axi_dwidth_converter_v2_1_28.axi_dwidth_converter_v2_1_28_top...
Compiling module xil_defaultlib.Main_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axi_r...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axi_r...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_b...
Compiling module axi_protocol_converter_v2_1_28.axi_protocol_converter_v2_1_28_a...
Compiling module xil_defaultlib.Main_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1WXCDZB
Compiling module xil_defaultlib.Main_auto_ds_1
Compiling module xil_defaultlib.Main_auto_pc_1
Compiling module xil_defaultlib.s01_couplers_imp_S4TXO1
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_addr_decode...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_splitter(C_...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_28.axi_register_slice_v2_1_28_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_decerr_slav...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_crossbar_sa...
Compiling module axi_crossbar_v2_1_29.axi_crossbar_v2_1_29_axi_crossba...
Compiling module xil_defaultlib.Main_xbar_0
Compiling module xil_defaultlib.Main_axi_interconnect_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,USE...
Compiling module axis_data_fifo_v2_0_10.axis_data_fifo_v2_0_10_top(C_FAM...
Compiling module xil_defaultlib.Main_axis_data_fifo_0_0
Compiling architecture behavioral of entity xil_defaultlib.convoluter [\convoluter(image_size=13)\]
Compiling architecture main_convoluter_0_1_arch of entity xil_defaultlib.Main_convoluter_0_1 [main_convoluter_0_1_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture main_rst_ps8_0_96m_0_arch of entity xil_defaultlib.Main_rst_ps8_0_96M_0 [main_rst_ps8_0_96m_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_d575_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_d575_psr_aclk_0_arch of entity xil_defaultlib.bd_d575_psr_aclk_0 [bd_d575_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_YDH7PE
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_d575_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_10FHQ55
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=50...
Compiling module xil_defaultlib.bd_d575_m00arn_0
Compiling module xil_defaultlib.bd_d575_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_d575_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=47...
Compiling module xil_defaultlib.bd_d575_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_d575_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_1MOCYB9
Compiling module xil_defaultlib.bd_d575_m00s2a_0
Compiling module xil_defaultlib.bd_d575_s00a2s_0
Compiling module xil_defaultlib.bd_d575_s00mmu_0
Compiling module xil_defaultlib.bd_d575_s00sic_0
Compiling module xil_defaultlib.bd_d575_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_3Z9GA
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_d575_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=53...
Compiling module xil_defaultlib.bd_d575_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_62DGU8
Compiling module xil_defaultlib.bd_d575_s01a2s_0
Compiling module xil_defaultlib.bd_d575_s01mmu_0
Compiling module xil_defaultlib.bd_d575_s01sic_0
Compiling module xil_defaultlib.bd_d575_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_17143F2
Compiling module xil_defaultlib.bd_d575_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=80...
Compiling module xil_defaultlib.bd_d575_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_d575_swn_0
Compiling module xil_defaultlib.s01_nodes_imp_11YPM2E
Compiling module xil_defaultlib.bd_d575_arsw_0
Compiling module xil_defaultlib.bd_d575_awsw_0
Compiling module xil_defaultlib.bd_d575_bsw_0
Compiling module xil_defaultlib.bd_d575_rsw_0
Compiling module xil_defaultlib.bd_d575_wsw_0
Compiling module xil_defaultlib.switchboards_imp_Z09KT0
Compiling module xil_defaultlib.bd_d575
Compiling module xil_defaultlib.Main_smartconnect_0_1
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_gen_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_spar...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ddrc...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ocm_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ocmc...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_reg_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_regc...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_ADDR_W...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_axi_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_arb_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_ddr_...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14_inte...
Compiling module zynq_ultra_ps_e_vip_v1_0_14.zynq_ultra_ps_e_vip_v1_0_14(C_FC...
Compiling module xil_defaultlib.Main_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_wrapper_behav
execute_script: Time (s): cpu = 00:03:02 ; elapsed = 00:01:15 . Memory (MB): peak = 17900.582 ; gain = 0.000 ; free physical = 49622 ; free virtual = 152165
INFO: [Common 17-344] 'execute_script' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:03:11 ; elapsed = 00:01:28 . Memory (MB): peak = 17900.582 ; gain = 0.000 ; free physical = 49622 ; free virtual = 152165
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
Upgrading '/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd'
INFO: [IP_Flow 19-3422] Upgraded Main_convoluter_0_1 (convoluter_v1_0 1.0) from revision 8 to revision 9
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/s3310914/Documents/eca1/DMA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property CONFIG.image_size {24} [get_bd_cells convoluter_0]
endgroup
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name convoluter_v1_0_project -directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project /home/s3310914/Documents/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /remote/labware/packages/xilinx/vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
save_bd_design
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/ui/bd_b38e92d9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/s3310914/Documents/eca1/DMA/DMA.srcs/utils_1/imports/synth_1/Main_wrapper.dcp with file /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/Main_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 512M ]> from slave interface '/smartconnect_0/S01_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] Main_smartconnect_0_1: SmartConnect Main_smartconnect_0_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 17989.441 ; gain = 0.000 ; free physical = 46425 ; free virtual = 151737
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
Wrote  : </home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd> 
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/sim/Main.v
Verilog Output written to : /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hdl/Main_wrapper.v
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/hw_handoff/Main_smartconnect_0_1.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/bd_0/synth/Main_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convoluter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/hw_handoff/Main.hwh
Generated Hardware Definition File /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/synth/Main.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_ds_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_convoluter_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Main_smartconnect_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_0/Main_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_0, cache-ID = 533eae5086494cf7; cache size = 374.125 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_ds_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 533eae5086494cf7 to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/5/3/533eae5086494cf7/Main_auto_ds_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_ds_1/Main_auto_ds_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_ds_1, cache-ID = 533eae5086494cf7; cache size = 374.125 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_0/Main_auto_pc_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_0, cache-ID = a81271f170b2e57f; cache size = 374.125 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a81271f170b2e57f to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/a/8/a81271f170b2e57f/Main_auto_pc_0_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_auto_pc_1/Main_auto_pc_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_auto_pc_1, cache-ID = a81271f170b2e57f; cache size = 374.125 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_smartconnect_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 37d382ef9767f41b to dir: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_sim_netlist.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.vhdl to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1.dcp to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/s3310914/Documents/eca1/DMA/DMA.cache/ip/2023.1/3/7/37d382ef9767f41b/Main_smartconnect_0_1_stub.v to /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_smartconnect_0_1/Main_smartconnect_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Main_smartconnect_0_1, cache-ID = 37d382ef9767f41b; cache size = 374.125 MB.
[Tue Nov  7 15:31:15 2023] Launched Main_convoluter_0_1_synth_1, synth_1...
Run output will be captured here:
Main_convoluter_0_1_synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/runme.log
synth_1: /home/s3310914/Documents/eca1/DMA/DMA.runs/synth_1/runme.log
[Tue Nov  7 15:31:15 2023] Launched impl_1...
Run output will be captured here: /home/s3310914/Documents/eca1/DMA/DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 18127.492 ; gain = 138.051 ; free physical = 47992 ; free virtual = 153323
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.54 . Memory (MB): peak = 18127.492 ; gain = 0.000 ; free physical = 42092 ; free virtual = 148331
INFO: [Netlist 29-17] Analyzing 5294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 18127.492 ; gain = 0.000 ; free physical = 41964 ; free virtual = 148204
Restored from archive | CPU: 7.630000 secs | Memory: 71.604218 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 18127.492 ; gain = 0.000 ; free physical = 41964 ; free virtual = 148204
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18127.492 ; gain = 0.000 ; free physical = 41964 ; free virtual = 148204
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 117 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 18127.492 ; gain = 0.000 ; free physical = 41805 ; free virtual = 148068
open_report: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 18821.816 ; gain = 527.328 ; free physical = 41300 ; free virtual = 147526
report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:14 . Memory (MB): peak = 18821.816 ; gain = 0.000 ; free physical = 40934 ; free virtual = 147165
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 16:25:10 2023...
