
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009226                       # Number of seconds simulated
sim_ticks                                  9226328386                       # Number of ticks simulated
final_tick                                 9226328386                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 366522                       # Simulator instruction rate (inst/s)
host_op_rate                                   375895                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              549359698                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650224                       # Number of bytes of host memory used
host_seconds                                    16.79                       # Real time elapsed on the host
sim_insts                                     6155617                       # Number of instructions simulated
sim_ops                                       6313037                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           69376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           70400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              139776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        69376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          69376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1084                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1100                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2184                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7519351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            7630338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15149688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7519351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7519351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            6937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  6937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            6937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7519351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           7630338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15156625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1084.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1100.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4909                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2184                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  139776                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   139776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                242                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                259                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                201                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     9226186178                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2184                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1924                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      252                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          580                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     238.896552                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    147.155153                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    258.906848                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           293     50.52%     50.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           74     12.76%     63.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           84     14.48%     77.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           50      8.62%     86.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           17      2.93%     89.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      2.76%     92.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      2.59%     94.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.69%     95.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27      4.66%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           580                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        69376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        70400                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 7519350.829228115268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 7630337.557334803976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1084                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1100                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     41580550                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    149548680                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38358.44                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    135953.35                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     150179230                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                191129230                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10920000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      68763.38                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 87513.38                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.34                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1600                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.26                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4222510.84                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.23                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3298680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1741905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 11145540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          283349040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              71945970                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              25327200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        866621160                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        585836160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1447150380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3296440695                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             357.286296                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            9002296380                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      55978441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      119860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5576443908                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1525610876                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       47898903                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1900536258                       # Time in different power states
system.mem_ctrl_1.actEnergy                    871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  4448220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              17251620                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3912480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        178624320                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         85264320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2069849040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2412310035                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             261.459373                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            9178260579                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       8083726                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       21840000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    8564548842                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    222043796                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       18074814                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    391737208                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  525716                       # Number of BP lookups
system.cpu.branchPred.condPredicted            376871                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17013                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               423599                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  416157                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.243150                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   56118                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 59                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             860                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                488                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              372                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          237                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8304526                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     6155617                       # Number of instructions committed
system.cpu.committedOps                       6313037                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         47070                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.349097                       # CPI: cycles per instruction
system.cpu.ipc                               0.741236                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2823140     44.72%     44.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                    171      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     44.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                2810455     44.52%     89.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                679255     10.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6313037                       # Class of committed instruction
system.cpu.tickCycles                         7835306                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          469220                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions            2422385                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions           2894284                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           618126                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.159681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3384554                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2322.960879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.159681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13542461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13542461                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2706150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2706150                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       676867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         676867                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           40                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           40                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      3383017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3383017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3383017                       # number of overall hits
system.cpu.dcache.overall_hits::total         3383017                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           602                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1552                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         2154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2154                       # number of overall misses
system.cpu.dcache.overall_misses::total          2154                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51417080                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51417080                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    317200499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    317200499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    368617579                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    368617579                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    368617579                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    368617579                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2706752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2706752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       678419                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       678419                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3385171                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3385171                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3385171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3385171                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000222                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002288                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000636                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85410.431894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85410.431894                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 204381.764820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 204381.764820                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 171131.652275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 171131.652275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 171131.652275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 171131.652275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          631                       # number of writebacks
system.cpu.dcache.writebacks::total               631                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          576                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          881                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1457                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47937428                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47937428                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    213963046                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    213963046                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    261900474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    261900474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    261900474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    261900474                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83224.701389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83224.701389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 242863.843360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 242863.843360                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 179753.242279                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 179753.242279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 179753.242279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 179753.242279                       # average overall mshr miss latency
system.cpu.dcache.replacements                    945                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           483.641321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1291.756460                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   483.641321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.944612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3300425                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3300425                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1648296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1648296                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1648296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1648296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1648296                       # number of overall hits
system.cpu.icache.overall_hits::total         1648296                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1278                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1278                       # number of overall misses
system.cpu.icache.overall_misses::total          1278                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    148564031                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148564031                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    148564031                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148564031                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    148564031                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148564031                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1649574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1649574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1649574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1649574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1649574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1649574                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000775                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000775                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000775                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000775                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000775                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 116247.285603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 116247.285603                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 116247.285603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 116247.285603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 116247.285603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 116247.285603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1278                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145726537                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145726537                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145726537                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145726537                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145726537                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145726537                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000775                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 114027.024257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 114027.024257                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 114027.024257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 114027.024257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 114027.024257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 114027.024257                       # average overall mshr miss latency
system.cpu.icache.replacements                    775                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1627.061307                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               3351                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             2192                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.528741                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     3.514176                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   866.719109                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   756.828021                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001716                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.423203                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.369545                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.794464                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1932                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1755                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            29120                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           29120                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks          631                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          631                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data           72                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           72                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst          193                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data          271                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total          464                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst          193                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data          343                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             536                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst          193                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data          343                       # number of overall hits
system.cpu.l2cache.overall_hits::total            536                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          809                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          809                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst         1085                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          305                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1390                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         1114                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          2199                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         1114                       # number of overall misses
system.cpu.l2cache.overall_misses::total         2199                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    207802551                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    207802551                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133925495                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     36752991                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    170678486                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst    133925495                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    244555542                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    378481037                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst    133925495                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    244555542                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    378481037                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          631                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          631                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          881                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          881                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst         1278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          576                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         1854                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst         1278                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         1457                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         2735                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst         1278                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         1457                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         2735                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.918275                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.918275                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.848983                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.529514                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.749730                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.848983                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.764585                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.804022                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.848983                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.764585                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.804022                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 256863.474660                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 256863.474660                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 123433.635945                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 120501.609836                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 122790.277698                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 123433.635945                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 219529.211849                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 172115.069122                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 123433.635945                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 219529.211849                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 172115.069122                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.l2cache.writebacks::total                1                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          809                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          809                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1085                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          291                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1376                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         1100                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         2185                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst         1085                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         1100                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         2185                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    189826571                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    189826571                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    109839015                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     28819340                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    138658355                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst    109839015                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    218645911                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    328484926                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst    109839015                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    218645911                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    328484926                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.918275                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.918275                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.848983                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.505208                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.742179                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.848983                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.754976                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.798903                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.848983                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.754976                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.798903                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 234643.474660                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 234643.474660                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 101234.115207                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99035.532646                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100769.153343                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 101234.115207                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 198769.010000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 150336.350572                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 101234.115207                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 198769.010000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 150336.350572                       # average overall mshr miss latency
system.cpu.l2cache.replacements                   260                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4455                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               24                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           24                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1853                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           632                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1348                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                881                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               881                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1854                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         3330                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         3859                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7189                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        81728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       133632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   215360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               260                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2995                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045743                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.208962                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2858     95.43%     95.43% # Request fanout histogram
system.l2bus.snoop_fanout::1                      137      4.57%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2995                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7753669                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7093735                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             8110285                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          2420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9226328386                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              235                       # Transaction distribution
system.membus.trans_dist::ReadExReq               809                       # Transaction distribution
system.membus.trans_dist::ReadExResp              809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1375                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         4604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       139840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  139840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2184                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2184    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2184                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2693064                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           13527021                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
