# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 0.000128 2048 1 3770 139520 17.9524 14.5092 1141.2 419.088 1592.85 1592.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1840 0.000128 2048 1 3770 139520 17.9496 14.3565 1072.5 419.55 1524.47 1524.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1840 0.000128 2048 1 3770 139520 17.9462 14.4666 1058.95 419.101 1510.58 1510.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1840 0.000128 2048 1 3770 139520 17.8978 14.3857 4835.98 419.502 5287.89 5287.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 0.000128 2048 1 3770 139392 17.97 14.3848 1340.93 419.344 1792.74 1792.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1840 0.000128 2048 1 3770 139392 17.9687 14.3802 1283.89 419.342 1735.69 1735.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1840 0.000128 2048 1 3770 139392 17.9678 14.371 1263.43 419.396 1715.28 1715.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1840 0.000128 2048 1 3770 139392 17.9368 14.3857 3877.71 418.964 4329.12 4329.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 0.000128 2048 1 3770 139520 17.9229 14.377 1396.27 419.131 1847.82 1847.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1840 0.000128 2048 1 3770 139520 17.9176 14.4174 1326.48 419.589 1778.52 1778.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1840 0.000128 2048 1 3770 139520 17.9159 14.4954 1301.15 419.269 1752.95 1753.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1840 0.000128 2048 1 3770 139520 17.9125 14.3663 4618.78 419.088 5070.26 5070.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 0.000128 2048 1 3770 139392 17.8662 14.3544 1303.11 418.847 1754.3 1754.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1840 0.000128 2048 1 3770 139392 17.8766 14.3542 1241.59 422.557 1696.5 1696.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1840 0.000128 2048 1 3770 139392 17.8644 14.3995 1217.66 418.549 1668.58 1668.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1840 0.000128 2048 1 3770 139392 17.8449 14.3647 4787.81 418.895 5239.04 5239.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 0.000128 2048 1 3770 139200 17.9978 14.406 1313.63 419.168 1765.31 1765.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1840 0.000128 2048 1 3770 139200 18.0142 14.4548 1251.41 419.206 1703.2 1703.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1840 0.000128 2048 1 3770 139200 18.018 14.3864 1228.61 419.202 1680.33 1680.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1840 0.000128 2048 1 3770 139200 17.9956 14.3892 4784.08 418.872 5235.45 5235.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 0.000128 2048 1 3770 139328 17.888 14.374 1352.21 418.947 1803.53 1803.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1840 0.000128 2048 1 3770 139328 17.8833 14.3843 1263.67 418.641 1714.68 1714.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1840 0.000128 2048 1 3770 139328 17.8961 14.4138 1256.02 418.885 1707.32 1707.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1840 0.000128 2048 1 3770 139328 17.9199 14.366 1914.08 418.643 2365.12 2365.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 0.000128 2048 1 3770 139200 17.9565 14.4091 1355.01 418.925 1806.41 1806.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1840 0.000128 2048 1 3770 139200 17.9663 14.3873 1274.52 419.16 1726.14 1726.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1840 0.000128 2048 1 3770 139200 17.9646 14.3897 1264.52 419.215 1716.2 1716.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1840 0.000128 2048 1 3770 139200 17.9487 14.3779 2583.89 419.212 3035.54 3035.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 0.000128 2048 1 3770 138752 17.8839 14.3617 1305.03 418.295 1755.69 1755.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1840 0.000128 2048 1 3770 138752 17.8917 14.3867 1234.93 417.936 1685.25 1685.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1840 0.000128 2048 1 3770 138752 17.9031 14.4328 1218.04 418.004 1668.49 1668.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1840 0.000128 2048 1 3770 138752 17.8647 14.4153 2486.1 418 2936.49 2936.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 0.000128 2048 1 3770 139008 17.9012 14.3731 1320.91 418.788 1772.08 1772.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1840 0.000128 2048 1 3770 139008 17.896 14.3757 1218.73 418.784 1669.9 1669.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1840 0.000128 2048 1 3770 139008 17.9038 14.3562 1184.55 418.789 1635.71 1635.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 0.000128 2048 1 3770 139200 17.9651 14.3825 1421.4 419.093 1872.95 1873.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1840 0.000128 2048 1 3770 139200 17.9839 14.4811 1325.95 419.44 1777.97 1778.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1840 0.000128 2048 1 3770 139200 17.9724 14.4189 1309.21 419.434 1761.14 1761.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 0.000128 2048 1 3770 138240 17.9068 14.4609 1641.26 418.284 2092.03 2092.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1840 0.000128 2048 1 3770 138240 17.9069 14.3673 1390.47 418.645 1841.5 1841.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1840 0.000128 2048 1 3770 138240 17.9001 14.3627 1278.34 418.263 1728.99 1729.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 0.000128 2048 1 3765 139520 17.9489 14.3774 1138.22 419.099 1589.77 1589.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1840 0.000128 2048 1 3765 139520 17.9298 14.3954 1069.36 419.373 1521.17 1521.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1840 0.000128 2048 1 3765 139520 17.9189 14.3839 1054.72 419.04 1506.19 1506.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1840 0.000128 2048 1 3765 139520 17.8713 14.3569 4946.61 419.055 5398.01 5398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 0.000128 2048 1 3765 139520 18.0292 14.404 1152.63 419.072 1604.25 1604.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1840 0.000128 2048 1 3765 139520 18.001 14.5121 1081.86 419.149 1533.64 1533.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1840 0.000128 2048 1 3765 139520 17.9998 14.3852 1068.27 419.006 1519.77 1519.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1840 0.000128 2048 1 3765 139520 17.9577 14.4588 5078.68 419.351 5530.57 5530.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 0.000128 2048 1 3765 139392 17.924 14.3974 1146.69 422.955 1602.08 1602.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1840 0.000128 2048 1 3765 139392 17.9202 14.4538 1078.31 419.283 1530.07 1530.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1840 0.000128 2048 1 3765 139392 17.9111 14.4464 1067.21 418.931 1518.61 1518.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1840 0.000128 2048 1 3765 139392 17.8886 14.3809 3783.43 419.338 4235.15 4235.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 0.000128 2048 1 3765 139552 18.0084 14.3918 1177.23 419.037 1628.78 1628.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1840 0.000128 2048 1 3765 139552 17.9954 14.379 1090.27 419.041 1541.8 1541.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1840 0.000128 2048 1 3765 139552 17.9936 14.4337 1069.38 419.334 1521.25 1521.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1840 0.000128 2048 1 3765 139552 17.9566 14.3851 4486.65 419.429 4938.54 4938.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 0.000128 2048 1 3765 139520 17.931 14.3522 1179.7 419.146 1631.24 1631.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1840 0.000128 2048 1 3765 139520 17.9263 14.3603 1112.09 419.541 1564.03 1564.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1840 0.000128 2048 1 3765 139520 17.925 14.3486 1092.52 419.465 1544.37 1544.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1840 0.000128 2048 1 3765 139520 17.8971 14.388 4736.56 419.446 5188.41 5188.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 0.000128 2048 1 3765 139392 17.9516 14.3786 1362.42 419.26 1814.12 1814.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1840 0.000128 2048 1 3765 139392 17.9596 14.3974 1273.57 418.997 1725.04 1725.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1840 0.000128 2048 1 3765 139392 17.9594 14.3687 1253.52 419.176 1705.13 1705.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1840 0.000128 2048 1 3765 139392 17.9862 14.3728 1898.35 419.3 2350.12 2350.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 0.000128 2048 1 3765 139520 17.9151 14.422 1333.83 419.189 1785.46 1785.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1840 0.000128 2048 1 3765 139520 17.928 14.3857 1250.76 419.186 1702.37 1702.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1840 0.000128 2048 1 3765 139520 17.9096 14.3827 1236.4 419.191 1688 1688.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1840 0.000128 2048 1 3765 139520 17.9198 14.3708 2429.77 419.249 2881.42 2881.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 0.000128 2048 1 3765 139008 17.8647 14.4643 1414.47 418.896 1865.8 1865.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1840 0.000128 2048 1 3765 139008 17.8668 14.378 1302.4 418.852 1753.6 1753.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1840 0.000128 2048 1 3765 139008 17.8763 14.3474 1226.86 418.575 1677.77 1677.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1840 0.000128 2048 1 3765 139008 17.8653 14.3954 3449.61 418.94 3900.92 3901.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 0.000128 2048 1 3765 139200 17.9951 14.4412 1402.1 418.719 1853.37 1853.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1840 0.000128 2048 1 3765 139200 18.0027 14.455 1283.56 418.739 1734.87 1734.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1840 0.000128 2048 1 3765 139200 18.0114 14.3995 1240.05 418.813 1691.39 1691.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1840 0.000128 2048 1 3765 139200 17.9904 14.3872 3437.27 418.873 3888.64 3888.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 0.000128 2048 1 3765 139328 17.8844 14.392 1417.04 418.583 1868.01 1868.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1840 0.000128 2048 1 3765 139328 17.9002 14.4282 1283.36 418.58 1734.38 1734.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1840 0.000128 2048 1 3765 139328 17.8892 14.369 1254.37 418.972 1705.71 1705.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 0.000128 2048 1 3765 139200 17.9516 14.3714 1388.54 418.928 1839.91 1840.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1840 0.000128 2048 1 3765 139200 17.9411 14.3652 1287.05 418.938 1738.4 1738.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1840 0.000128 2048 1 3765 139200 17.9537 14.3702 1260.29 419.258 1711.98 1712.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 0.000128 2048 1 3765 138752 17.8763 14.3483 1324.86 418.296 1775.49 1775.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1840 0.000128 2048 1 3765 138752 17.8773 14.3664 1229.6 418.002 1679.95 1680.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1840 0.000128 2048 1 3765 138752 17.8999 14.3686 1205.99 418.005 1656.38 1656.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 0.000128 2048 1 3765 139008 17.8825 14.3891 1554.02 418.863 2005.27 2005.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1840 0.000128 2048 1 3765 139008 17.8862 14.3708 1330 419.156 1781.52 1781.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1840 0.000128 2048 1 3765 139008 17.8872 14.3442 1267.22 418.779 1718.33 1718.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 0.000128 2048 1 3765 139200 17.9709 14.3932 1566.99 419.088 2018.56 2018.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1840 0.000128 2048 1 3765 139200 17.9552 14.6128 1409.95 419.438 1862.07 1862.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1840 0.000128 2048 1 3765 139200 17.9589 14.4253 1375.42 419.029 1826.95 1827.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 0.000128 2048 1 3765 138240 17.9001 14.3576 1414.31 418.602 1865.28 1865.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1840 0.000128 2048 1 3765 138240 17.8862 14.3921 1282.46 418.645 1733.49 1733.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 0.000128 2048 1 3780 139392 17.897 14.4019 1081.08 419.061 1532.55 1532.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1840 0.000128 2048 1 3780 139392 17.902 14.3813 1015.96 419.371 1467.72 1467.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1840 0.000128 2048 1 3780 139392 17.91 14.4165 1000.01 419.133 1451.58 1451.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1840 0.000128 2048 1 3780 139392 17.8713 14.3545 4671.48 419.449 5123.27 5123.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 0.000128 2048 1 3780 139360 17.9943 14.3831 1217.84 419.442 1669.77 1669.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1840 0.000128 2048 1 3780 139360 18.007 14.463 1137.03 418.975 1588.59 1588.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1840 0.000128 2048 1 3780 139360 17.9932 14.4015 1108.64 418.967 1560.11 1560.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1840 0.000128 2048 1 3780 139360 17.9707 14.4789 4451.75 419.379 4903.7 4903.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 0.000128 2048 1 3780 139392 17.9144 14.3779 1138.77 419.233 1590.4 1590.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1840 0.000128 2048 1 3780 139392 17.9166 14.3767 1071.7 418.813 1522.91 1523.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1840 0.000128 2048 1 3780 139392 17.9193 14.4243 1048.56 419.304 1500.31 1500.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1840 0.000128 2048 1 3780 139392 17.8798 14.4507 4704.35 419.327 5156.12 5156.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 0.000128 2048 1 3780 139328 17.9824 14.3986 1154.04 419.39 1605.93 1606.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1840 0.000128 2048 1 3780 139328 17.9853 14.3917 1082.45 419.037 1533.98 1534.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1840 0.000128 2048 1 3780 139328 17.9936 14.5239 1039.34 419.392 1491.36 1491.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1840 0.000128 2048 1 3780 139328 18.0119 14.3962 1728.75 419.04 2180.31 2180.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 0.000128 2048 1 3780 139264 17.9465 14.3708 1142.52 419.143 1594.1 1594.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1840 0.000128 2048 1 3780 139264 17.9348 14.3613 1071.03 419.212 1522.65 1522.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1840 0.000128 2048 1 3780 139264 17.9222 14.3747 1039.36 419.118 1490.88 1490.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1840 0.000128 2048 1 3780 139264 17.9103 14.4668 2285.72 419.204 2737.42 2737.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 0.000128 2048 1 3780 139392 17.9519 14.3892 1435.13 418.902 1886.49 1886.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1840 0.000128 2048 1 3780 139392 17.9433 14.4148 1324.36 419.393 1776.23 1776.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1840 0.000128 2048 1 3780 139392 18.1503 14.367 1258.07 419.34 1710.04 1710.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1840 0.000128 2048 1 3780 139392 17.9567 14.3684 3396.27 419.351 3848.06 3848.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 0.000128 2048 1 3780 139392 17.9232 14.3705 1001.4 419.179 1452.99 1453.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1840 0.000128 2048 1 3780 139392 17.9042 14.3832 942.75 423.298 1398.45 1398.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1840 0.000128 2048 1 3780 139392 17.9118 14.3689 910.516 419.237 1362.15 1362.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1840 0.000128 2048 1 3780 139392 17.914 14.4752 1813.1 419.131 2264.74 2264.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 0.000128 2048 1 3780 139200 17.9265 14.379 1379.2 419.568 1831.19 1831.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1840 0.000128 2048 1 3780 139200 17.9087 14.4179 1278.8 419.197 1730.43 1730.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1840 0.000128 2048 1 3780 139200 17.9229 14.398 1239.54 419.135 1691.11 1691.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 0.000128 2048 1 3780 138240 17.8443 14.3456 959.073 418.035 1409.41 1409.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1840 0.000128 2048 1 3780 138240 17.8299 14.348 899.895 417.995 1350.18 1350.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1840 0.000128 2048 1 3780 138240 17.8412 14.5306 889.332 417.744 1339.56 1339.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 0.000128 2048 1 3780 139008 17.8767 14.3708 1290.91 418.84 1742.11 1742.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1840 0.000128 2048 1 3780 139008 17.8784 14.3476 1195.93 418.612 1646.88 1646.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1840 0.000128 2048 1 3780 139008 17.8911 14.4729 1168.32 418.552 1619.35 1619.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 0.000128 2048 1 3780 139008 17.8871 14.4103 927.67 419.112 1379.19 1379.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1840 0.000128 2048 1 3780 139008 17.8935 14.3548 859.586 419.167 1311.12 1311.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1840 0.000128 2048 1 3780 139008 17.8732 14.4148 844.981 419.154 1296.53 1296.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 0.000128 2048 1 3780 139200 17.9995 14.4609 1350.36 419.171 1802.1 1802.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1840 0.000128 2048 1 3780 139200 17.9996 14.4499 1249.63 418.75 1700.94 1701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1840 0.000128 2048 1 3780 139200 18.0086 14.3926 1225.02 418.807 1676.34 1676.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 0.000128 2048 1 3780 139200 17.9602 14.3834 953.456 419.146 1405.06 1405.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1840 0.000128 2048 1 3780 139200 17.962 14.3911 906.446 419.101 1358.01 1358.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1840 0.000128 2048 1 3780 139200 17.9624 14.5671 896.276 419.094 1348.01 1348.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 0.000128 2048 1 3780 138880 17.8994 14.4437 1722.51 418.619 2173.6 2173.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1840 0.000128 2048 1 3780 138880 17.8997 14.3585 1404.44 418.991 1855.79 1855.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1840 0.000128 2048 1 3780 138880 17.9004 14.4037 1297.03 418.648 1748.1 1748.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 0.000128 2048 1 3780 138880 17.871 14.3715 1119.18 418.882 1570.42 1570.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1840 0.000128 2048 1 3780 138880 17.8666 14.3629 969.562 419.236 1421.14 1421.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1840 0.000128 2048 1 3780 138880 17.8781 14.3494 906.271 422.996 1361.61 1361.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 0.000128 2048 1 3780 139200 17.9379 14.395 1649.78 419.258 2101.49 2101.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1840 0.000128 2048 1 3780 139200 17.9326 14.5428 1386.08 419.215 1837.88 1837.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1840 0.000128 2048 1 3780 139200 17.9478 14.3852 1301.84 418.919 1753.21 1753.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 0.000128 2048 1 3780 138240 17.8938 14.4869 1111.66 418.025 1562.18 1562.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1840 0.000128 2048 1 3780 138240 17.8927 14.3701 957.946 418.254 1408.57 1408.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1840 0.000128 2048 1 3780 138240 17.9055 14.3688 903.838 417.961 1354.19 1354.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 0.000128 2048 1 3780 138752 17.8702 14.567 1594.34 417.814 2044.7 2044.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1840 0.000128 2048 1 3780 138752 17.8874 14.3835 1355.5 417.933 1805.83 1805.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1840 0.000128 2048 1 3780 138752 17.882 14.3499 1280.61 418.293 1731.24 1731.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 0.000128 2048 1 3780 138240 17.8931 15.1089 1073.91 418.344 1525.79 1525.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1840 0.000128 2048 1 3780 138240 17.8942 14.4036 945.812 418.177 1396.4 1396.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1840 0.000128 2048 1 3780 138240 17.9049 14.3468 894.583 418.642 1345.59 1345.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 0.000128 2048 1 3780 139008 17.8864 14.3524 1399.34 419.209 1850.91 1850.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1840 0.000128 2048 1 3780 139008 17.877 14.365 1262.52 418.711 1713.58 1713.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 0.000128 2048 1 3780 138240 17.8643 14.3668 979.285 417.654 1429.28 1429.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1840 0.000128 2048 1 3780 138240 17.8674 14.4251 894.722 417.258 1344.38 1344.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 0.000128 2048 1 3780 139200 17.9624 14.3809 1454.7 419.478 1906.63 1906.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1840 0.000128 2048 1 3780 139200 17.9755 14.4665 1395.54 419.462 1847.56 1847.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 0.000128 2048 1 3780 137600 17.8724 14.377 1040.04 417.39 1489.8 1489.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1840 0.000128 2048 1 3780 137600 17.8994 14.3902 1000.19 417.812 1450.4 1450.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 0.000128 2048 1 3768 139520 17.9028 14.4128 1063.23 418.957 1514.61 1514.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1840 0.000128 2048 1 3768 139520 17.8995 14.379 1004.45 419.451 1456.29 1456.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1840 0.000128 2048 1 3768 139520 17.8946 14.4599 987.514 419.369 1439.34 1439.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1840 0.000128 2048 1 3768 139520 17.8683 14.3489 3400.6 419.363 3852.29 3852.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 0.000128 2048 1 3768 139520 18.0082 14.3933 1129.4 419.398 1581.31 1581.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1840 0.000128 2048 1 3768 139520 17.9974 14.3859 1066.02 419.382 1517.89 1517.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1840 0.000128 2048 1 3768 139520 17.9834 14.3866 1042.81 419.376 1494.67 1494.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1840 0.000128 2048 1 3768 139520 17.9564 14.3829 4653.19 419.48 5105.13 5105.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 0.000128 2048 1 3768 139392 17.9111 14.4992 1116.68 419.322 1568.53 1568.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1840 0.000128 2048 1 3768 139392 17.9105 14.3872 1045.53 418.922 1496.86 1496.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1840 0.000128 2048 1 3768 139392 17.9055 14.4006 1008.33 419.315 1460.06 1460.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1840 0.000128 2048 1 3768 139392 17.9414 14.3765 1678.84 418.924 2130.19 2130.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 0.000128 2048 1 3768 139008 17.8742 14.3922 715.101 419.119 1166.6 1166.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1840 0.000128 2048 1 3768 139008 17.8691 14.379 677.67 418.935 1128.96 1129.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1840 0.000128 2048 1 3768 139008 17.8817 14.3565 666.373 418.509 1117.23 1117.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1840 0.000128 2048 1 3768 139008 17.8883 14.3524 1001.4 418.984 1452.74 1452.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 0.000128 2048 1 3768 139552 17.9602 14.4155 1281.96 419.435 1733.88 1733.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1840 0.000128 2048 1 3768 139552 17.9904 14.4081 1128.94 419.03 1580.48 1580.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1840 0.000128 2048 1 3768 139552 17.9835 14.3782 1052.76 419.427 1504.65 1504.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1840 0.000128 2048 1 3768 139552 17.9491 14.3757 2967.56 419.444 3419.44 3419.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 0.000128 2048 1 3768 139328 17.8734 14.3733 814.206 418.58 1265.14 1265.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1840 0.000128 2048 1 3768 139328 17.8811 14.3647 731.23 418.507 1182.09 1182.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1840 0.000128 2048 1 3768 139328 17.8852 14.3831 698.102 418.637 1149.12 1149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1840 0.000128 2048 1 3768 139328 17.8947 14.3753 1592.11 418.935 2043.43 2043.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 0.000128 2048 1 3768 139520 17.9036 14.3769 1222.05 419.203 1673.64 1673.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1840 0.000128 2048 1 3768 139520 17.9155 14.3615 1115.93 419.063 1567.39 1567.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1840 0.000128 2048 1 3768 139520 17.92 14.3565 1044.9 419.137 1496.43 1496.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 0.000128 2048 1 3768 138752 17.8632 14.3583 794.186 418.243 1244.76 1244.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1840 0.000128 2048 1 3768 138752 17.8851 14.3944 723.27 418.343 1174.01 1174.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1840 0.000128 2048 1 3768 138752 17.8694 14.3439 700.236 418.005 1150.57 1150.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 0.000128 2048 1 3768 139392 17.9381 14.4034 1368.2 419.389 1820.04 1820.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1840 0.000128 2048 1 3768 139392 17.9509 14.4185 1250.26 419.391 1702.14 1702.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1840 0.000128 2048 1 3768 139392 17.9546 14.4691 1220.78 418.994 1672.31 1672.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 0.000128 2048 1 3768 139392 17.9037 14.4125 960.465 419.589 1412.48 1412.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1840 0.000128 2048 1 3768 139392 17.904 14.379 898.65 419.185 1350.23 1350.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1840 0.000128 2048 1 3768 139392 17.8989 14.3725 889.779 419.184 1341.35 1341.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 0.000128 2048 1 3768 139520 17.9044 14.377 1298.7 419.252 1750.35 1750.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1840 0.000128 2048 1 3768 139520 17.9185 14.3913 1203.76 419.584 1655.77 1655.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1840 0.000128 2048 1 3768 139520 17.9182 14.3892 1179.59 419.541 1631.55 1631.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 0.000128 2048 1 3768 138880 17.8102 14.5373 929.858 418.037 1380.35 1380.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1840 0.000128 2048 1 3768 138880 17.8153 14.3995 869.201 417.749 1319.28 1319.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1840 0.000128 2048 1 3768 138880 17.8089 14.3931 856.168 417.995 1306.47 1306.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 0.000128 2048 1 3768 139008 17.8548 14.4732 1664.5 418.6 2115.54 2115.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1840 0.000128 2048 1 3768 139008 17.8685 14.3612 1350.22 418.476 1801.04 1801.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1840 0.000128 2048 1 3768 139008 17.868 14.4422 1251.76 418.838 1703.02 1703.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 0.000128 2048 1 3768 139008 17.8845 14.3672 1062.29 419.107 1513.75 1513.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1840 0.000128 2048 1 3768 139008 17.8875 14.3687 932.038 418.811 1383.23 1383.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1840 0.000128 2048 1 3768 139008 17.8708 14.3503 867.647 418.72 1318.7 1318.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 0.000128 2048 1 3768 139200 17.9976 14.4265 1634.37 419.206 2086.12 2086.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1840 0.000128 2048 1 3768 139200 18.0016 14.4718 1378.65 419.214 1830.46 1830.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1840 0.000128 2048 1 3768 139200 18.0013 14.394 1291.9 418.702 1743.11 1743.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 0.000128 2048 1 3768 139200 17.9674 14.4771 1111.09 419.486 1563.13 1563.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1840 0.000128 2048 1 3768 139200 17.9628 14.379 958.593 419.48 1410.52 1410.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1840 0.000128 2048 1 3768 139200 17.9572 14.4132 905.831 419.381 1357.69 1357.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 0.000128 2048 1 3768 139328 17.8729 14.3811 1605.18 418.979 2056.52 2056.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1840 0.000128 2048 1 3768 139328 17.8751 14.3748 1395.55 418.98 1846.89 1846.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1840 0.000128 2048 1 3768 139328 17.8829 14.3595 1302.45 418.906 1753.71 1753.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 0.000128 2048 1 3768 138880 17.8531 14.408 1059.88 419.277 1511.53 1511.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1840 0.000128 2048 1 3768 138880 17.8544 14.3466 995.264 418.894 1446.47 1446.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1840 0.000128 2048 1 3768 138880 17.8617 14.3406 898.105 419.275 1349.69 1349.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 0.000128 2048 1 3768 139200 17.9487 14.4216 1557.17 418.859 2008.52 2008.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1840 0.000128 2048 1 3768 139200 17.9466 14.3868 1337.69 419.166 1789.3 1789.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1840 0.000128 2048 1 3768 139200 17.9425 14.3705 1292.35 419.228 1744.01 1744.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 0.000128 2048 1 3768 138240 17.8907 14.3709 999.852 418.25 1450.47 1450.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1840 0.000128 2048 1 3768 138240 17.8831 14.3629 978.037 417.795 1428.19 1428.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1840 0.000128 2048 1 3768 138240 17.8722 14.3872 905.212 417.974 1355.56 1355.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 0.000128 2048 1 3768 138752 17.8713 14.3485 1483.72 418.014 1934.06 1934.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1840 0.000128 2048 1 3768 138752 17.8797 14.3645 1296.04 418.001 1746.4 1746.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 0.000128 2048 1 3768 138240 17.8778 14.3866 994.241 418.574 1445.19 1445.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1840 0.000128 2048 1 3768 138240 17.8917 14.3417 933.107 418.228 1383.68 1383.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 0.000128 2048 1 3775 139392 17.879 14.3554 1208.53 419.058 1659.94 1660.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1840 0.000128 2048 1 3775 139392 17.8879 14.3527 1132.82 419.363 1584.54 1584.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1840 0.000128 2048 1 3775 139392 17.9145 14.3954 1101.86 419.371 1553.65 1553.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1840 0.000128 2048 1 3775 139392 17.8676 14.3738 4342.94 419.005 4794.3 4794.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 0.000128 2048 1 3775 139360 18.0066 14.4178 1090.81 419.035 1542.39 1542.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1840 0.000128 2048 1 3775 139360 17.993 14.4018 1028.03 419.084 1479.62 1479.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1840 0.000128 2048 1 3775 139360 17.9922 14.3872 1004.71 419.037 1456.24 1456.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1840 0.000128 2048 1 3775 139360 17.9484 14.5052 4650.53 419.078 5102.17 5102.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 0.000128 2048 1 3775 139200 17.9283 14.4474 704.083 419.087 1155.66 1155.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1840 0.000128 2048 1 3775 139200 17.9235 14.3933 675.854 419.255 1127.53 1127.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1840 0.000128 2048 1 3775 139200 17.9281 14.3837 659.505 419.181 1111.11 1111.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1840 0.000128 2048 1 3775 139200 17.9041 14.3749 2503.3 419.538 2955.23 2955.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 0.000128 2048 1 3775 139392 17.9189 14.6148 1157.61 418.989 1609.24 1609.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1840 0.000128 2048 1 3775 139392 17.9329 14.5429 1089.4 418.967 1540.96 1541.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1840 0.000128 2048 1 3775 139392 17.9122 14.3682 1050.26 419.29 1501.94 1502.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1840 0.000128 2048 1 3775 139392 17.8974 14.3746 2304 419.324 2755.71 2755.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 0.000128 2048 1 3775 139008 17.8549 14.3517 744.829 418.947 1196.09 1196.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1840 0.000128 2048 1 3775 139008 17.8577 14.3504 711.811 418.893 1163.02 1163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1840 0.000128 2048 1 3775 139008 17.8832 14.3837 695.711 418.539 1146.64 1146.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1840 0.000128 2048 1 3775 139008 17.8857 14.5392 1271.6 418.936 1723.07 1723.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 0.000128 2048 1 3775 139328 17.95 14.42 1237.61 419.435 1689.52 1689.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1840 0.000128 2048 1 3775 139328 17.9802 14.3727 1087.31 419.393 1539.16 1539.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1840 0.000128 2048 1 3775 139328 17.9753 14.3775 1014.25 419.337 1466.05 1466.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1840 0.000128 2048 1 3775 139328 17.959 14.3872 2948.61 419.027 3400.1 3400.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 0.000128 2048 1 3775 138880 17.9002 14.3811 781.886 418.658 1232.93 1233.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1840 0.000128 2048 1 3775 138880 17.9156 14.4773 701.493 418.569 1152.57 1152.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1840 0.000128 2048 1 3775 138880 17.9059 14.4426 670.793 418.89 1122.15 1122.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1840 0.000128 2048 1 3775 138880 17.8996 14.377 1575.88 418.525 2026.79 2026.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 0.000128 2048 1 3775 139264 17.9083 14.4051 1278.16 419.162 1729.75 1729.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1840 0.000128 2048 1 3775 139264 17.9016 14.3581 1156.44 419.063 1607.88 1607.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1840 0.000128 2048 1 3775 139264 17.9329 14.3565 1107.37 419.143 1558.91 1558.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 0.000128 2048 1 3775 138752 17.8674 14.3853 827.172 418.293 1277.83 1277.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1840 0.000128 2048 1 3775 138752 17.8725 14.3474 771.485 418.015 1221.83 1221.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1840 0.000128 2048 1 3775 138752 17.8716 14.3769 737.633 418.306 1188.3 1188.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 0.000128 2048 1 3775 139392 17.9378 14.4056 1370.26 419.308 1822.02 1822.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1840 0.000128 2048 1 3775 139392 17.941 14.3772 1271.58 418.894 1722.91 1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1840 0.000128 2048 1 3775 139392 17.9589 14.4577 1244.84 419.39 1696.75 1696.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 0.000128 2048 1 3775 139392 17.9076 14.4082 988.858 419.613 1440.9 1440.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1840 0.000128 2048 1 3775 139392 17.9122 14.3936 923.087 419.541 1375.04 1375.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1840 0.000128 2048 1 3775 139392 17.8995 14.397 908.073 419.138 1359.63 1359.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 0.000128 2048 1 3775 139200 17.9227 14.4703 1331.62 419.597 1783.72 1783.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1840 0.000128 2048 1 3775 139200 17.9322 14.4052 1230.58 419.589 1682.61 1682.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1840 0.000128 2048 1 3775 139200 17.9317 14.3903 1202.98 419.261 1654.68 1654.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 0.000128 2048 1 3775 138240 17.8402 14.354 932.488 417.689 1382.48 1382.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1840 0.000128 2048 1 3775 138240 17.8374 14.3431 883.18 417.686 1333.15 1333.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1840 0.000128 2048 1 3775 138240 17.8424 14.3565 872.901 417.7 1322.92 1323.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 0.000128 2048 1 3775 139008 17.8717 14.3933 1620.06 418.553 2071 2071.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1840 0.000128 2048 1 3775 139008 17.8613 14.3964 1360.64 418.935 1811.94 1812.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1840 0.000128 2048 1 3775 139008 17.8584 14.3759 1256.21 418.555 1707.11 1707.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 0.000128 2048 1 3775 139008 17.8766 14.3831 1089.05 418.803 1540.22 1540.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1840 0.000128 2048 1 3775 139008 17.8851 14.3667 936.732 419.143 1388.24 1388.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1840 0.000128 2048 1 3775 139008 17.877 14.361 879.713 419.191 1331.25 1331.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 0.000128 2048 1 3775 139200 18.0004 14.4538 1621.27 419.205 2073.03 2073.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1840 0.000128 2048 1 3775 139200 17.9836 14.4732 1375.75 418.81 1827.12 1827.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1840 0.000128 2048 1 3775 139200 17.9925 14.4188 1306.53 418.807 1757.86 1757.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 0.000128 2048 1 3775 139200 17.9698 14.4077 1093.14 419.084 1544.72 1544.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1840 0.000128 2048 1 3775 139200 17.9649 14.3846 964.6 419.48 1416.54 1416.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1840 0.000128 2048 1 3775 139200 17.9651 14.3837 915.497 419.048 1367 1367.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 0.000128 2048 1 3775 138880 17.8934 14.4082 1570.11 418.986 2021.5 2021.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1840 0.000128 2048 1 3775 138880 17.8853 14.4134 1359.17 418.59 1810.17 1810.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1840 0.000128 2048 1 3775 138880 17.8987 14.4057 1278.51 418.646 1729.58 1729.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 0.000128 2048 1 3775 138880 17.8716 14.3708 1034.5 418.849 1485.7 1485.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1840 0.000128 2048 1 3775 138880 17.8701 14.4056 980.924 419.202 1432.51 1432.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1840 0.000128 2048 1 3775 138880 17.8738 14.3588 896.238 418.951 1347.54 1347.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 0.000128 2048 1 3775 139200 17.9458 14.4151 1528.5 418.864 1979.83 1979.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1840 0.000128 2048 1 3775 139200 17.9386 14.5623 1321.32 418.775 1772.71 1772.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1840 0.000128 2048 1 3775 139200 17.953 14.3697 1285.94 418.853 1737.23 1737.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 0.000128 2048 1 3775 138240 17.8872 14.3974 1003.35 418.288 1454.03 1454.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1840 0.000128 2048 1 3775 138240 17.8815 14.3737 957.928 418.201 1408.5 1408.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1840 0.000128 2048 1 3775 138240 17.884 14.4097 905.242 417.852 1355.5 1355.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 0.000128 2048 1 3775 138752 17.8691 14.3421 1455.82 418.302 1906.44 1906.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1840 0.000128 2048 1 3775 138752 17.8675 14.3852 1322.87 418.244 1773.48 1773.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 0.000128 2048 1 3775 138240 17.9033 14.3713 1021.78 418.676 1472.84 1472.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1840 0.000128 2048 1 3775 138240 17.9004 14.3544 933.922 418.283 1384.57 1384.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 0.000128 2048 1 3776 139392 17.8844 14.4356 1060.04 419.363 1511.83 1511.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1840 0.000128 2048 1 3776 139392 17.8856 14.4006 998.791 419.452 1450.64 1450.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1840 0.000128 2048 1 3776 139392 17.898 14.5367 983.641 419.123 1435.31 1435.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1840 0.000128 2048 1 3776 139392 17.9131 14.3811 1556.5 419.131 2008.03 2008.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 0.000128 2048 1 3776 139264 17.9254 14.506 683.637 419.195 1135.38 1135.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1840 0.000128 2048 1 3776 139264 17.9099 14.7127 656.712 419.158 1108.6 1108.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1840 0.000128 2048 1 3776 139264 17.9134 14.3593 644.298 419.539 1096.22 1096.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1840 0.000128 2048 1 3776 139264 17.9324 14.3524 939.46 419.405 1391.26 1391.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 0.000128 2048 1 3776 139360 18.0008 14.4773 1086.76 419.168 1538.51 1538.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1840 0.000128 2048 1 3776 139360 17.9787 14.3949 1022.14 419.082 1473.7 1473.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1840 0.000128 2048 1 3776 139360 17.9984 14.3956 985.603 419.378 1437.49 1437.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1840 0.000128 2048 1 3776 139360 17.9697 14.3939 2172.43 419.089 2623.99 2624.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 0.000128 2048 1 3776 139200 17.9139 14.3718 697.132 419.195 1148.72 1148.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1840 0.000128 2048 1 3776 139200 17.9165 14.4159 665.795 419.249 1117.49 1117.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1840 0.000128 2048 1 3776 139200 17.9264 14.3709 651.107 419.192 1102.71 1102.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1840 0.000128 2048 1 3776 139200 17.9501 14.38 1175.39 419.189 1627.02 1627.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 0.000128 2048 1 3776 139392 17.8978 14.4898 1178.71 418.923 1630.13 1630.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1840 0.000128 2048 1 3776 139392 17.8977 14.3708 1060.58 418.99 1511.95 1512.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1840 0.000128 2048 1 3776 139392 17.8955 14.37 994.935 419.194 1446.51 1446.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 0.000128 2048 1 3776 139008 17.8588 14.5032 753.539 418.538 1204.55 1204.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1840 0.000128 2048 1 3776 139008 17.88 14.3552 672.343 418.943 1123.63 1123.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1840 0.000128 2048 1 3776 139008 17.8502 14.3521 650.218 419.039 1101.57 1101.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 0.000128 2048 1 3776 139328 17.9688 14.4314 1159.78 419.037 1611.33 1611.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1840 0.000128 2048 1 3776 139328 17.9583 14.3812 1043.83 419.344 1495.62 1495.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1840 0.000128 2048 1 3776 139328 17.9802 14.4282 995.425 418.947 1446.89 1446.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 0.000128 2048 1 3776 138880 17.8822 14.5116 735.165 418.902 1186.57 1186.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1840 0.000128 2048 1 3776 138880 17.8875 14.3933 686.822 418.476 1137.69 1137.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1840 0.000128 2048 1 3776 138880 17.9051 14.3707 651.546 418.9 1102.83 1102.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 0.000128 2048 1 3776 139104 17.935 14.4015 605.472 418.735 1056.65 1056.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1840 0.000128 2048 1 3776 139104 17.9305 14.3804 560.984 419.092 1012.5 1012.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1840 0.000128 2048 1 3776 139104 17.9425 14.3811 542.277 419.043 993.754 993.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 0.000128 2048 1 3776 139264 17.9118 14.3726 1151.18 419.216 1602.79 1602.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1840 0.000128 2048 1 3776 139264 17.9103 14.4813 1056.71 419.451 1508.66 1508.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1840 0.000128 2048 1 3776 139264 17.9145 14.3517 1155.01 419.046 1606.44 1606.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 0.000128 2048 1 3776 138752 17.8792 14.3521 757.346 418.298 1207.99 1208.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1840 0.000128 2048 1 3776 138752 17.8773 14.3626 714.598 418.006 1164.96 1165.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1840 0.000128 2048 1 3776 138752 17.8719 14.4093 746.256 417.892 1196.54 1196.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 0.000128 2048 1 3776 139008 17.8828 14.3569 634.683 418.872 1085.91 1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1840 0.000128 2048 1 3776 139008 17.8794 14.3687 607.072 418.807 1058.25 1058.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1840 0.000128 2048 1 3776 139008 17.8872 14.3509 633.566 419.161 1085.07 1085.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 0.000128 2048 1 3776 139392 17.9551 14.4097 1680.36 418.994 2131.84 2131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1840 0.000128 2048 1 3776 139392 17.9363 14.3825 1370.71 418.98 1822.12 1822.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1840 0.000128 2048 1 3776 139392 17.9386 14.3933 1267.18 419.402 1719.03 1719.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 0.000128 2048 1 3776 139392 17.9056 14.3662 1059.67 419.086 1511.14 1511.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1840 0.000128 2048 1 3776 139392 17.8989 14.3745 948.164 419.149 1399.7 1399.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1840 0.000128 2048 1 3776 139392 17.8969 14.3839 893.979 419.185 1345.55 1345.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 0.000128 2048 1 3776 138240 17.9426 14.4425 867.699 417.902 1318.1 1318.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1840 0.000128 2048 1 3776 138240 17.9473 14.4195 834.586 418.063 1285.12 1285.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1840 0.000128 2048 1 3776 138240 17.9342 14.3836 829.707 417.806 1279.95 1280.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 0.000128 2048 1 3776 139200 17.9186 14.3831 1560.44 419.188 2012.04 2012.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1840 0.000128 2048 1 3776 139200 17.9139 14.3764 1323.91 419.573 1775.88 1775.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1840 0.000128 2048 1 3776 139200 17.9214 14.3675 1257.55 419.514 1709.46 1709.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 0.000128 2048 1 3776 138240 17.8387 14.4835 1046.72 417.62 1496.77 1496.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1840 0.000128 2048 1 3776 138240 17.8406 14.35 919.761 418.041 1370.1 1370.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1840 0.000128 2048 1 3776 138240 17.8379 14.3795 872.229 417.997 1322.55 1322.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 0.000128 2048 1 3776 138240 17.8923 14.3852 874.64 418.301 1325.32 1325.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1840 0.000128 2048 1 3776 138240 17.8992 14.3868 794.114 418.284 1244.79 1244.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1840 0.000128 2048 1 3776 138240 17.8911 14.4325 766.655 418.292 1217.38 1217.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 0.000128 2048 1 3776 139008 17.8571 14.3903 1479.26 418.856 1930.48 1930.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1840 0.000128 2048 1 3776 139008 17.8604 14.3579 1270.29 418.936 1721.55 1721.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 0.000128 2048 1 3776 139008 17.8857 14.3518 960.047 419.118 1411.51 1411.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1840 0.000128 2048 1 3776 139008 17.8854 14.3463 933.27 419.101 1384.71 1384.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 0.000128 2048 1 3776 138240 17.871 14.3599 833.857 418.423 1284.63 1284.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1840 0.000128 2048 1 3776 138240 17.873 14.5056 787.884 418.404 1238.78 1238.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 0.000128 2048 1 3776 139200 17.9859 14.3934 1461.08 418.811 1912.4 1912.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1840 0.000128 2048 1 3776 139200 17.9954 14.4054 1323.26 419.109 1774.88 1774.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 0.000128 2048 1 3776 139200 17.9639 14.4019 1012.46 419.141 1464.09 1464.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1840 0.000128 2048 1 3776 139200 17.9698 14.3852 938.184 419.421 1390.07 1390.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 0.000128 2048 1 3776 138000 17.9197 14.3565 835.736 416.191 1284.32 1284.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1840 0.000128 2048 1 3776 138000 17.9132 14.3474 803.864 416.121 1252.36 1252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 0.000128 2048 1 3776 138880 17.8958 14.3749 1413.3 418.649 1864.34 1864.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1840 0.000128 2048 1 3776 138880 17.8905 14.3771 1276.63 418.601 1727.61 1727.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 0.000128 2048 1 3776 138880 17.8681 14.4155 987.017 418.89 1438.3 1438.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1840 0.000128 2048 1 3776 138880 17.8797 14.3831 906.261 419.293 1357.93 1358.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 0.000128 2048 1 3776 138432 17.9448 14.3708 811.103 419.177 1262.7 1262.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1840 0.000128 2048 1 3776 138432 17.9335 14.4159 788.539 419.332 1240.33 1240.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 0.000128 2048 1 3776 139200 17.945 14.3812 1388.78 418.858 1840.08 1840.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1840 0.000128 2048 1 3776 139200 17.9531 14.3956 1286.82 419.212 1738.49 1738.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 0.000128 2048 1 3776 138240 17.8834 14.3647 990.125 417.967 1440.46 1440.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1840 0.000128 2048 1 3776 138240 17.8938 14.3729 911.151 418.291 1361.82 1361.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 0.000128 2048 1 3776 138240 17.9638 14.5551 817.603 418.186 1268.42 1268.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1840 0.000128 2048 1 3776 138240 17.9684 14.4326 798.903 418.52 1249.94 1250.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 0.000128 2048 1 3776 138752 17.8634 14.373 1394.38 417.933 1844.66 1844.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1840 0.000128 2048 1 3776 138752 17.8569 14.3549 1279.85 417.943 1730.11 1730.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 0.000128 2048 1 3776 138240 17.9052 14.3737 941.621 418.682 1392.69 1392.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1840 0.000128 2048 1 3776 138240 17.9063 14.3481 911.48 418.673 1362.51 1362.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 0.000128 2048 1 3776 138240 17.8572 14.3831 851.656 417.647 1301.65 1301.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1840 0.000128 2048 1 3776 138240 17.8518 14.5271 822.342 417.255 1272.09 1272.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 0.000128 2048 1 3800 139392 17.8777 14.3872 1082.89 419.063 1534.33 1534.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1840 0.000128 2048 1 3800 139392 17.8831 14.3775 1019.54 419.118 1471.03 1471.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1840 0.000128 2048 1 3800 139392 17.8975 14.4164 982.77 419.372 1434.57 1434.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1840 0.000128 2048 1 3800 139392 17.8849 14.4427 2107.84 419.379 2559.66 2559.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 0.000128 2048 1 3800 139264 17.9148 14.6017 694.701 419.542 1146.87 1146.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1840 0.000128 2048 1 3800 139264 17.9012 14.3607 665.993 423.174 1121.54 1121.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1840 0.000128 2048 1 3800 139264 17.9175 14.3662 650.144 419.103 1101.64 1101.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1840 0.000128 2048 1 3800 139264 17.9354 14.4445 1134.73 419.07 1586.29 1586.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 0.000128 2048 1 3800 139360 17.9641 14.3804 1224.76 419.432 1676.65 1676.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1840 0.000128 2048 1 3800 139360 17.9731 14.3838 1128.96 418.997 1580.43 1580.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1840 0.000128 2048 1 3800 139360 17.9893 14.379 1058.89 419.432 1510.79 1510.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 0.000128 2048 1 3800 139200 17.9034 14.4475 782.701 419.581 1234.74 1234.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1840 0.000128 2048 1 3800 139200 17.9186 14.4835 730.568 419.197 1182.28 1182.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1840 0.000128 2048 1 3800 139200 17.9274 14.4225 692.228 419.436 1144.13 1144.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 0.000128 2048 1 3800 139200 17.9473 14.4036 641.9 419.213 1093.57 1093.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1840 0.000128 2048 1 3800 139200 17.9405 14.3824 596.799 418.872 1048.1 1048.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1840 0.000128 2048 1 3800 139200 17.9361 14.4691 576.633 418.93 1028.08 1028.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 0.000128 2048 1 3800 139392 17.904 14.3728 1134.28 418.931 1585.59 1585.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1840 0.000128 2048 1 3800 139392 17.9082 14.4263 1025.25 418.858 1476.56 1476.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1840 0.000128 2048 1 3800 139392 17.9176 14.4016 989.568 418.916 1440.92 1441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 0.000128 2048 1 3800 139008 17.8646 14.3521 742.232 418.859 1193.42 1193.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1840 0.000128 2048 1 3800 139008 17.8696 14.4404 679.812 418.799 1131.03 1131.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1840 0.000128 2048 1 3800 139008 17.8735 14.3795 647.751 418.542 1098.66 1098.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 0.000128 2048 1 3800 139392 17.8933 14.4302 610.749 419.249 1062.43 1062.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1840 0.000128 2048 1 3800 139392 17.9036 14.4106 561.105 419.09 1012.62 1012.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1840 0.000128 2048 1 3800 139392 17.9163 14.3945 601.41 419.574 1053.4 1053.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 0.000128 2048 1 3800 139328 17.9555 14.3954 1629.31 419.431 2081.21 2081.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1840 0.000128 2048 1 3800 139328 17.9551 14.3784 1299.97 419.35 1751.77 1751.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1840 0.000128 2048 1 3800 139328 17.9616 14.387 1139.16 419.04 1590.66 1590.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 0.000128 2048 1 3800 138880 17.887 14.3704 1022.92 418.493 1473.78 1473.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1840 0.000128 2048 1 3800 138880 17.8982 14.3892 864.35 418.582 1315.33 1315.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1840 0.000128 2048 1 3800 138880 17.8993 14.366 733.815 418.98 1185.17 1185.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 0.000128 2048 1 3800 139104 17.9338 14.4301 833.571 419.106 1285.15 1285.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1840 0.000128 2048 1 3800 139104 17.9361 14.6186 694.257 419.095 1146.01 1146.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1840 0.000128 2048 1 3800 139104 17.949 14.4097 602.909 419.132 1054.5 1054.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 0.000128 2048 1 3800 139264 17.8915 14.3606 1510.78 419.452 1962.6 1962.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1840 0.000128 2048 1 3800 139264 17.9042 14.3547 1222.1 419.149 1673.61 1673.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1840 0.000128 2048 1 3800 139264 17.9089 14.4312 1127.75 419.16 1579.35 1579.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 0.000128 2048 1 3800 138752 17.8743 14.3544 945.725 418.3 1396.36 1396.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1840 0.000128 2048 1 3800 138752 17.8864 14.3471 819.42 418.333 1270.11 1270.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1840 0.000128 2048 1 3800 138752 17.8753 14.4425 736.329 418.258 1187.02 1187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 0.000128 2048 1 3800 139008 17.8952 14.3914 774.384 418.746 1225.53 1225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1840 0.000128 2048 1 3800 139008 17.8903 14.5662 692.816 419.195 1144.58 1144.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1840 0.000128 2048 1 3800 139008 17.8838 14.4152 626.736 419.155 1078.3 1078.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 0.000128 2048 1 3800 139392 17.9466 14.3831 1556.42 419.503 2008.37 2008.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1840 0.000128 2048 1 3800 139392 17.9379 14.3895 1350.07 418.987 1801.51 1801.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1840 0.000128 2048 1 3800 139392 17.9494 14.3743 1293.31 419.348 1745.1 1745.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 0.000128 2048 1 3800 139392 17.9009 14.4036 1014.92 419.19 1466.53 1466.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1840 0.000128 2048 1 3800 139392 17.907 14.3629 993.929 419.548 1445.86 1445.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1840 0.000128 2048 1 3800 139392 17.9075 14.3718 910.385 419.08 1361.85 1361.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 0.000128 2048 1 3800 138240 17.9422 14.3795 886.467 417.896 1336.79 1336.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1840 0.000128 2048 1 3800 138240 17.9452 14.3777 811.975 417.838 1262.25 1262.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 1840 0.000128 2048 1 3800 138240 17.9412 14.3799 788.645 418.235 1239.31 1239.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 0.000128 2048 1 3800 138240 17.8791 14.3852 789.117 418.025 1239.52 1239.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1840 0.000128 2048 1 3800 138240 17.8704 14.3474 749.515 418.093 1199.93 1200.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 1840 0.000128 2048 1 3800 138240 17.8776 14.4913 744.687 418.04 1195.2 1195.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 0.000128 2048 1 3800 139200 17.9164 14.3995 1460.32 419.104 1911.85 1911.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1840 0.000128 2048 1 3800 139200 17.9114 14.3667 1311.14 419.571 1763.1 1763.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 0.000128 2048 1 3800 138240 17.8422 14.3729 983.948 417.684 1433.96 1434.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1840 0.000128 2048 1 3800 138240 17.8428 14.4425 921.41 418.078 1371.89 1371.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 0.000128 2048 1 3800 138240 17.8916 14.3749 826.438 418.299 1277.12 1277.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1840 0.000128 2048 1 3800 138240 17.894 14.4382 803.42 417.962 1253.83 1253.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 0.000128 2048 1 3800 136960 17.8506 14.3348 810.013 416.369 1258.68 1258.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1840 0.000128 2048 1 3800 136960 17.8548 14.3391 726.448 416.39 1175.14 1175.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 0.000128 2048 1 3800 139008 17.8521 14.3701 1373.23 418.936 1824.5 1824.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1840 0.000128 2048 1 3800 139008 17.8621 14.3544 1261.25 418.54 1712.12 1712.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 0.000128 2048 1 3800 139008 17.8889 14.3616 978.412 418.818 1429.59 1429.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1840 0.000128 2048 1 3800 139008 17.8754 14.5345 898.607 418.858 1349.99 1350.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 0.000128 2048 1 3800 138240 17.8668 14.3515 803.345 418.503 1254.17 1254.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1840 0.000128 2048 1 3800 138240 17.8755 14.3572 774.452 418.012 1224.8 1224.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 0.000128 2048 1 3800 138240 17.8691 14.3444 755.99 417.607 1205.92 1206.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 1840 0.000128 2048 1 3800 138240 17.865 14.3564 746.115 417.479 1195.92 1196.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 0.000128 2048 1 3800 139200 17.9986 14.3864 1424.59 418.816 1875.9 1875.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1840 0.000128 2048 1 3800 139200 17.9924 14.4489 1309.9 418.814 1761.27 1761.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 0.000128 2048 1 3800 139200 17.9731 14.379 973.136 419.471 1425.07 1425.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1840 0.000128 2048 1 3800 139200 17.9584 14.3995 934.348 419.436 1386.25 1386.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 0.000128 2048 1 3800 138000 17.9186 14.3544 835.046 416.081 1283.51 1283.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1840 0.000128 2048 1 3800 138000 17.9127 14.4609 812.95 416.519 1261.95 1262.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 0.000128 2048 1 3800 137600 17.8893 14.4016 765.298 417.835 1215.53 1215.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 1840 0.000128 2048 1 3800 137600 17.8891 14.3718 748.133 417.465 1197.97 1198.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 0.000128 2048 1 3792 139392 17.8652 14.3544 1173.57 419.383 1625.28 1625.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1840 0.000128 2048 1 3792 139392 17.8696 14.3536 1053.34 419.053 1504.72 1504.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1840 0.000128 2048 1 3792 139392 17.8978 14.3688 987.264 419.374 1439.02 1439.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 0.000128 2048 1 3792 139264 17.9076 14.3847 751.978 419.439 1203.82 1203.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1840 0.000128 2048 1 3792 139264 17.9095 14.3544 672.109 419.143 1123.63 1123.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1840 0.000128 2048 1 3792 139264 17.9118 14.3967 647.254 419.543 1099.22 1099.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 0.000128 2048 1 3792 139008 17.8612 14.3606 622.747 418.539 1073.62 1073.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1840 0.000128 2048 1 3792 139008 17.866 14.3551 566.209 418.851 1017.39 1017.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1840 0.000128 2048 1 3792 139008 17.8514 14.3974 534.55 418.556 985.463 985.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 0.000128 2048 1 3792 139360 17.973 14.4029 1129.53 419.087 1581.1 1581.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1840 0.000128 2048 1 3792 139360 17.9818 14.42 1022.24 419.442 1474.2 1474.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1840 0.000128 2048 1 3792 139360 17.9849 14.5218 986 419.49 1438.11 1438.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 0.000128 2048 1 3792 139200 17.922 14.445 742.552 419.592 1194.62 1194.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1840 0.000128 2048 1 3792 139200 17.9087 14.367 679.369 419.493 1131.25 1131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1840 0.000128 2048 1 3792 139200 17.9194 14.3978 646.866 419.582 1098.87 1098.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 0.000128 2048 1 3792 139200 17.9409 14.4055 605.151 418.856 1056.47 1056.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1840 0.000128 2048 1 3792 139200 17.9344 14.3749 558.634 419.185 1010.24 1010.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1840 0.000128 2048 1 3792 139200 17.9357 14.404 598.792 418.984 1050.23 1050.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 0.000128 2048 1 3792 139392 17.8913 14.3811 1583.65 419.285 2035.32 2035.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1840 0.000128 2048 1 3792 139392 17.8904 14.3933 1263.94 418.935 1715.29 1715.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1840 0.000128 2048 1 3792 139392 17.8901 14.4052 1107.43 418.966 1558.8 1558.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 0.000128 2048 1 3792 139008 17.8661 14.3703 994.248 418.894 1445.5 1445.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1840 0.000128 2048 1 3792 139008 17.8706 14.3569 840.746 418.927 1292.01 1292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1840 0.000128 2048 1 3792 139008 17.8643 14.3913 712.745 418.521 1163.63 1163.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 0.000128 2048 1 3792 139392 17.9106 14.3995 803.773 419.257 1255.45 1255.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1840 0.000128 2048 1 3792 139392 17.9107 14.3748 675.521 419.569 1127.48 1127.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1840 0.000128 2048 1 3792 139392 17.9138 14.3826 585.844 419.192 1037.44 1037.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 0.000128 2048 1 3792 139008 17.8776 14.3835 678.377 418.799 1129.55 1129.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1840 0.000128 2048 1 3792 139008 17.8973 14.427 596.754 418.811 1048 1048.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1840 0.000128 2048 1 3792 139008 17.8818 14.3472 522.943 418.872 974.156 974.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 0.000128 2048 1 3792 139328 17.9525 14.4138 1464.86 419.372 1916.71 1916.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1840 0.000128 2048 1 3792 139328 17.9532 14.3811 1220.68 419.097 1672.22 1672.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1840 0.000128 2048 1 3792 139328 17.9646 14.377 1092.44 419.036 1543.93 1544.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 0.000128 2048 1 3792 138880 17.8931 14.3643 921.822 418.594 1372.79 1372.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1840 0.000128 2048 1 3792 138880 17.8873 14.3804 825.131 418.583 1276.09 1276.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1840 0.000128 2048 1 3792 138880 17.8958 14.3671 719.848 418.513 1170.73 1170.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 0.000128 2048 1 3792 139104 17.9454 14.3869 759.871 419.136 1211.45 1211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1840 0.000128 2048 1 3792 139104 17.9332 14.3843 679.285 419.126 1130.84 1130.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 1840 0.000128 2048 1 3792 139104 17.9391 14.3747 591.453 419.029 1042.9 1042.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 0.000128 2048 1 3792 138880 17.8708 14.4507 683.56 419.234 1135.23 1135.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1840 0.000128 2048 1 3792 138880 17.8813 14.5285 583.996 418.773 1035.28 1035.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 1840 0.000128 2048 1 3792 138880 17.8628 14.4105 540.526 419.179 992.086 992.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 0.000128 2048 1 3792 139264 17.911 14.3827 1402.4 419.137 1853.94 1854.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1840 0.000128 2048 1 3792 139264 17.9057 14.4543 1182.44 419.486 1634.4 1634.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 0.000128 2048 1 3792 138752 17.8792 14.3503 896.77 417.946 1347.06 1347.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1840 0.000128 2048 1 3792 138752 17.8665 14.3544 806.588 417.941 1256.86 1256.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 0.000128 2048 1 3792 139008 17.8691 14.3685 746.321 419.142 1197.81 1197.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1840 0.000128 2048 1 3792 139008 17.8749 14.4912 671.83 419.2 1123.5 1123.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 0.000128 2048 1 3792 138240 17.8953 14.3524 657.736 418.325 1108.41 1108.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1840 0.000128 2048 1 3792 138240 17.9052 14.4483 591.929 418.63 1043.02 1043.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 0.000128 2048 1 3792 139392 17.9413 14.454 1387.68 419.381 1839.57 1839.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1840 0.000128 2048 1 3792 139392 17.9341 14.475 1287.6 423.089 1743.21 1743.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 0.000128 2048 1 3792 139392 17.8964 14.3692 968.924 419.583 1420.88 1420.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1840 0.000128 2048 1 3792 139392 17.9098 14.4431 917.403 419.181 1369.05 1369.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 0.000128 2048 1 3792 138240 17.9549 14.4089 814.401 418.124 1265 1265.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1840 0.000128 2048 1 3792 138240 17.9446 14.4689 789.886 417.84 1240.25 1240.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 0.000128 2048 1 3792 138240 17.8651 14.3445 818.563 418.439 1269.32 1269.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1840 0.000128 2048 1 3792 138240 17.875 14.3503 767.397 418.325 1218.06 1218.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 0.000128 2048 1 3792 139200 17.9184 14.4494 1374.74 419.469 1826.69 1826.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1840 0.000128 2048 1 3792 139200 17.9258 14.4035 1275.04 419.192 1726.67 1726.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 0.000128 2048 1 3792 138240 17.8402 14.3869 977.67 418.039 1428.05 1428.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1840 0.000128 2048 1 3792 138240 17.8448 14.635 902.922 418.067 1353.58 1353.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 0.000128 2048 1 3792 138240 17.8919 14.3761 808.39 417.856 1258.63 1258.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1840 0.000128 2048 1 3792 138240 17.9029 14.3892 787.196 417.912 1237.51 1237.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 0.000128 2048 1 3792 136960 17.8587 14.3238 749.617 416.406 1198.32 1198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 1840 0.000128 2048 1 3792 136960 17.8589 14.4604 746.014 416.789 1195.23 1195.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 0.000128 2048 1 3800 139264 17.8663 14.365 1225.92 419.404 1677.66 1677.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1840 0.000128 2048 1 3800 139264 17.8805 14.4035 1126.37 419.063 1577.82 1577.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1840 0.000128 2048 1 3800 139264 17.8763 14.423 1054.13 418.988 1505.52 1505.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 0.000128 2048 1 3800 139264 17.9033 14.3729 780.883 419.538 1232.8 1232.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1840 0.000128 2048 1 3800 139264 17.8995 14.3633 730.711 419.442 1182.52 1182.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1840 0.000128 2048 1 3800 139264 17.9175 14.3749 692.361 419.529 1144.29 1144.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 0.000128 2048 1 3800 139008 17.8601 14.4258 640.42 418.617 1091.43 1091.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1840 0.000128 2048 1 3800 139008 17.8644 14.3534 595.57 418.452 1046.35 1046.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1840 0.000128 2048 1 3800 139008 17.8513 14.3872 576.094 418.603 1027.04 1027.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 0.000128 2048 1 3800 139200 17.976 14.4546 1141.96 419.094 1593.6 1593.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1840 0.000128 2048 1 3800 139200 17.9863 14.3954 1034.42 419.081 1486 1486.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1840 0.000128 2048 1 3800 139200 17.9914 14.3872 1000.99 419.074 1452.55 1452.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 0.000128 2048 1 3800 139200 17.9186 14.3737 734.634 419.142 1186.18 1186.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1840 0.000128 2048 1 3800 139200 17.9241 14.3743 690.064 419.591 1142.07 1142.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1840 0.000128 2048 1 3800 139200 17.918 14.3714 657.719 419.245 1109.37 1109.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 0.000128 2048 1 3800 138720 17.9548 14.3708 609.424 419.25 1061.11 1061.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1840 0.000128 2048 1 3800 138720 17.9489 14.4097 563.95 418.864 1015.28 1015.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1840 0.000128 2048 1 3800 138720 17.9596 14.3963 599.96 419.204 1051.63 1051.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 0.000128 2048 1 3800 138240 17.8442 14.3688 522.848 418.047 973.216 973.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1840 0.000128 2048 1 3800 138240 17.8445 14.3568 503.444 417.988 953.758 953.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1840 0.000128 2048 1 3800 138240 17.8431 14.3612 533.229 417.749 983.294 983.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 0.000128 2048 1 3800 139200 17.8845 14.3626 1562.99 419.244 2014.6 2014.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1840 0.000128 2048 1 3800 139200 17.8835 14.3723 1226.62 418.986 1677.97 1678.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1840 0.000128 2048 1 3800 139200 17.8905 14.3725 1105.68 418.931 1556.99 1557.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 0.000128 2048 1 3800 139008 17.862 14.4171 973.251 418.904 1424.54 1424.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1840 0.000128 2048 1 3800 139008 17.8596 14.3526 813.916 418.538 1264.78 1264.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1840 0.000128 2048 1 3800 139008 17.8489 14.3473 714.897 418.541 1165.74 1165.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 0.000128 2048 1 3800 138816 17.9212 14.4609 792.182 419.54 1244.21 1244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1840 0.000128 2048 1 3800 138816 17.9244 14.377 664.232 419.187 1115.84 1115.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1840 0.000128 2048 1 3800 138816 17.9285 14.3892 588.037 419.16 1039.63 1039.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 0.000128 2048 1 3800 139008 17.8835 14.3767 674.614 419.113 1126.09 1126.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1840 0.000128 2048 1 3800 139008 17.8843 14.3644 597.686 418.811 1048.85 1048.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1840 0.000128 2048 1 3800 139008 17.8747 14.3484 526.439 418.87 977.64 977.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 0.000128 2048 1 3800 139104 17.9559 14.4159 1433.66 419.101 1885.25 1885.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1840 0.000128 2048 1 3800 139104 17.953 14.3933 1190.71 419.046 1642.21 1642.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1840 0.000128 2048 1 3800 139104 17.9714 14.377 1071.23 419.43 1523.12 1523.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 0.000128 2048 1 3800 138880 17.9051 14.3787 909.232 418.587 1360.21 1360.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1840 0.000128 2048 1 3800 138880 17.8962 14.3671 807.369 418.652 1258.39 1258.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1840 0.000128 2048 1 3800 138880 17.895 14.3667 698.209 418.935 1149.52 1149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 0.000128 2048 1 3800 138432 17.9554 14.3769 743.382 419.034 1194.86 1194.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1840 0.000128 2048 1 3800 138432 17.9587 14.3777 669.736 419.134 1121.32 1121.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 1840 0.000128 2048 1 3800 138432 17.9472 14.3913 578.98 419.132 1030.56 1030.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 0.000128 2048 1 3800 138880 17.8633 14.3811 672.268 419.195 1123.82 1123.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1840 0.000128 2048 1 3800 138880 17.8745 14.3458 573.717 419.275 1025.32 1025.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 1840 0.000128 2048 1 3800 138880 17.8657 14.4305 520.81 418.944 972.159 972.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 0.000128 2048 1 3800 139264 17.9033 14.3802 1407.41 419.506 1859.31 1859.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1840 0.000128 2048 1 3800 139264 17.9171 14.4211 1214.99 419.138 1666.57 1666.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 0.000128 2048 1 3800 138752 17.8561 14.4246 912.048 418.3 1362.74 1362.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1840 0.000128 2048 1 3800 138752 17.8627 14.3973 834.846 417.946 1285.16 1285.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 0.000128 2048 1 3800 139008 17.8884 14.5965 763.019 418.798 1214.41 1214.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1840 0.000128 2048 1 3800 139008 17.8828 14.3685 684.443 418.799 1135.6 1135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 0.000128 2048 1 3800 138240 17.8912 14.3669 669.751 418.674 1120.8 1120.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1840 0.000128 2048 1 3800 138240 17.9006 14.4221 611.342 418.635 1062.41 1062.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 0.000128 2048 1 3800 139104 17.946 14.377 1457.24 419.344 1909.01 1909.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1840 0.000128 2048 1 3800 139104 17.9518 14.4502 1343.37 419.295 1795.18 1795.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 0.000128 2048 1 3800 138816 17.92 14.508 1036.23 419.097 1487.86 1487.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1840 0.000128 2048 1 3800 138816 17.924 14.373 953.647 419.112 1405.17 1405.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 0.000128 2048 1 3800 138240 17.9323 14.4041 849.357 417.887 1299.69 1299.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1840 0.000128 2048 1 3800 138240 17.9311 14.4404 819.166 417.838 1269.48 1269.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 0.000128 2048 1 3800 138240 17.8748 14.3528 808.089 418.194 1258.62 1258.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 1840 0.000128 2048 1 3800 138240 17.866 14.3421 806.493 418.036 1256.85 1256.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 0.000128 2048 1 3800 138240 17.9692 14.4076 738.923 418.574 1189.98 1190.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 1840 0.000128 2048 1 3800 138240 17.9759 14.4404 725.294 418.249 1176.07 1176.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 0.000128 2048 1 3800 139200 17.9237 14.3976 1408.61 419.186 1860.23 1860.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1840 0.000128 2048 1 3800 139200 17.9102 14.3832 1296.09 419.472 1747.96 1748.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 0.000128 2048 1 3800 138240 17.8457 14.357 967.454 418.03 1417.79 1417.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1840 0.000128 2048 1 3800 138240 17.8383 14.3458 913.825 417.971 1364.1 1364.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 0.000128 2048 1 3800 138240 17.8852 14.4309 820.271 418.251 1270.95 1271.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1840 0.000128 2048 1 3800 138240 17.8931 14.5232 796.147 418.289 1246.96 1247.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 0.000128 2048 1 3800 136960 17.8564 14.3237 751.594 416.801 1200.69 1200.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 1840 0.000128 2048 1 3800 136960 17.8527 14.4794 731.484 416.315 1180.24 1180.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 0.000128 2048 1 3800 137600 17.8849 14.4596 724.543 417.858 1174.85 1174.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 1840 0.000128 2048 1 3800 137600 17.8898 14.3667 710.352 417.472 1160.19 1160.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 0.000128 2048 1 3780 138880 17.8978 14.4372 1121.48 419.368 1573.29 1573.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1840 0.000128 2048 1 3780 138880 17.8919 14.6042 1019.28 419.129 1471.02 1471.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1840 0.000128 2048 1 3780 138880 17.908 14.45 980.957 419.462 1432.89 1432.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 0.000128 2048 1 3780 138752 17.9226 14.3544 738.256 419.451 1190.1 1190.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1840 0.000128 2048 1 3780 138752 17.9143 14.3524 676.647 419.203 1128.23 1128.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1840 0.000128 2048 1 3780 138752 17.9262 14.3838 641.087 419.145 1092.66 1092.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 0.000128 2048 1 3780 138624 17.8605 14.4256 596.643 418.598 1047.64 1047.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1840 0.000128 2048 1 3780 138624 17.8759 14.4029 553.668 418.528 1004.58 1004.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1840 0.000128 2048 1 3780 138624 17.8824 14.3524 594.479 418.539 1045.36 1045.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 0.000128 2048 1 3780 138240 17.8628 14.3426 515.58 417.932 965.825 965.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1840 0.000128 2048 1 3780 138240 17.8789 14.3561 495.978 418.261 946.581 946.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1840 0.000128 2048 1 3780 138240 17.8833 14.4193 521.491 417.957 971.858 971.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 0.000128 2048 1 3780 138880 17.9743 14.3871 1559.49 419.383 2011.34 2011.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1840 0.000128 2048 1 3780 138880 17.968 14.3922 1222.53 419.598 1674.63 1674.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1840 0.000128 2048 1 3780 138880 17.971 14.4532 1101.54 418.992 1553.07 1553.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 0.000128 2048 1 3780 138880 17.9256 14.4501 971.559 419.586 1423.63 1423.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1840 0.000128 2048 1 3780 138880 17.9169 14.4158 812.015 419.252 1263.71 1263.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1840 0.000128 2048 1 3780 138880 17.927 14.3667 711.814 419.595 1163.81 1163.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 0.000128 2048 1 3780 138720 17.9595 14.4075 789.405 419.259 1241.14 1241.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1840 0.000128 2048 1 3780 138720 17.9525 14.3819 661.997 418.867 1113.31 1113.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1840 0.000128 2048 1 3780 138720 17.9379 14.3729 585.674 419.169 1037.26 1037.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 0.000128 2048 1 3780 138240 17.8441 14.4331 666.852 418.075 1117.32 1117.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1840 0.000128 2048 1 3780 138240 17.8401 14.4015 592.309 417.681 1042.34 1042.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1840 0.000128 2048 1 3780 138240 17.8339 14.4104 521.706 418.045 972.103 972.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 0.000128 2048 1 3780 138816 17.8952 14.3933 1428.02 419.23 1879.66 1879.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1840 0.000128 2048 1 3780 138816 17.8962 14.3718 1171.76 418.983 1623.12 1623.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1840 0.000128 2048 1 3780 138816 17.9117 14.3973 1071.9 418.989 1523.31 1523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 0.000128 2048 1 3780 138624 17.8729 14.3442 897.234 418.933 1348.49 1348.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1840 0.000128 2048 1 3780 138624 17.8647 14.3724 803.229 418.808 1254.39 1254.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1840 0.000128 2048 1 3780 138624 17.8745 14.4008 700.565 418.949 1151.9 1151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 0.000128 2048 1 3780 138816 17.9303 14.4712 737.912 419.18 1189.6 1189.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1840 0.000128 2048 1 3780 138816 17.9253 14.4094 669.4 419.185 1121.04 1121.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 1840 0.000128 2048 1 3780 138816 17.9179 14.3798 583.513 419.249 1035.17 1035.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 0.000128 2048 1 3780 138240 17.9044 14.3965 663.627 418.856 1114.88 1114.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1840 0.000128 2048 1 3780 138240 17.8985 14.5674 567.996 418.856 1019.42 1019.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 1840 0.000128 2048 1 3780 138240 17.9021 14.5776 511.477 419.089 963.159 963.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 0.000128 2048 1 3780 138240 17.8863 14.3751 574.854 418.195 1025.42 1025.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1840 0.000128 2048 1 3780 138240 17.8948 14.3613 517.688 417.791 967.842 967.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 1840 0.000128 2048 1 3780 138240 17.894 14.3688 478.889 417.954 929.214 929.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 0.000128 2048 1 3780 138880 17.9721 14.4003 1364.92 419.042 1816.45 1816.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1840 0.000128 2048 1 3780 138880 17.9659 14.4831 1154.51 419.384 1606.46 1606.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 0.000128 2048 1 3780 138432 17.91 14.3789 867.97 418.65 1319.02 1319.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1840 0.000128 2048 1 3780 138432 17.9139 14.3605 785.635 418.989 1237.02 1237.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 0.000128 2048 1 3780 138432 17.9432 14.4425 725.607 418.729 1176.83 1176.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1840 0.000128 2048 1 3780 138432 17.9673 14.4732 639.139 418.655 1090.35 1090.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 0.000128 2048 1 3780 137984 17.9019 14.3524 636.199 419.24 1087.81 1087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1840 0.000128 2048 1 3780 137984 17.8996 14.3449 568.609 418.89 1019.86 1019.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 0.000128 2048 1 3780 137760 17.9822 14.3866 560.864 418.5 1011.84 1011.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1840 0.000128 2048 1 3780 137760 17.9874 14.4145 509.568 418.781 960.861 960.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 0.000128 2048 1 3780 138752 17.9184 14.3647 1274.42 419.15 1725.96 1726.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1840 0.000128 2048 1 3780 138752 17.9318 14.3514 1132.51 419.453 1584.35 1584.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 0.000128 2048 1 3780 138240 17.886 14.3754 859.388 418.37 1310.14 1310.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1840 0.000128 2048 1 3780 138240 17.8874 14.3407 789.939 418.285 1240.56 1240.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 0.000128 2048 1 3780 138240 17.9009 14.346 713.622 418.69 1164.67 1164.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1840 0.000128 2048 1 3780 138240 17.898 14.3522 658.487 419.199 1110.05 1110.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 0.000128 2048 1 3780 138240 17.9116 14.3921 649.625 418.344 1100.39 1100.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 1840 0.000128 2048 1 3780 138240 17.905 14.3522 594.973 418.284 1045.63 1045.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 0.000128 2048 1 3780 136960 17.8606 14.3218 590.981 416.375 1039.64 1039.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 1840 0.000128 2048 1 3780 136960 17.8608 14.3214 543.55 416.784 992.625 992.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 0.000128 2048 1 3776 139392 17.886 14.3621 1105.99 419.018 1557.37 1557.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1840 0.000128 2048 1 3776 139392 17.8757 14.3507 1003.76 419.458 1455.56 1455.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1840 0.000128 2048 1 3776 139392 17.8769 14.3626 1112.13 419.415 1563.9 1563.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 0.000128 2048 1 3776 139264 17.9055 14.3626 710.905 419.151 1162.44 1162.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1840 0.000128 2048 1 3776 139264 17.9085 14.3549 668.033 419.144 1119.55 1119.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1840 0.000128 2048 1 3776 139264 17.9016 14.4792 707.546 419.505 1159.54 1159.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 0.000128 2048 1 3776 139008 17.8647 14.3554 584.18 418.858 1035.37 1035.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1840 0.000128 2048 1 3776 139008 17.85 14.3728 545.966 418.595 996.892 996.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1840 0.000128 2048 1 3776 139008 17.8522 14.3549 580.964 418.475 1031.75 1031.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 0.000128 2048 1 3776 138752 17.8755 14.549 504.607 418.245 955.382 955.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1840 0.000128 2048 1 3776 138752 17.8701 14.3704 488.224 418.341 938.912 938.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1840 0.000128 2048 1 3776 138752 17.871 14.3536 518.116 417.863 968.312 968.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 0.000128 2048 1 3776 139360 17.9541 14.3811 1497.43 419.48 1949.36 1949.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1840 0.000128 2048 1 3776 139360 17.9625 14.4404 1186.23 418.979 1637.72 1637.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1840 0.000128 2048 1 3776 139360 17.9671 14.3811 1076.54 419.471 1528.46 1528.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 0.000128 2048 1 3776 139200 17.9142 14.4355 914.912 419.095 1366.47 1366.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1840 0.000128 2048 1 3776 139200 17.9139 14.3652 778.26 419.175 1229.82 1229.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1840 0.000128 2048 1 3776 139200 17.9141 14.3812 687.156 419.242 1138.81 1138.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 0.000128 2048 1 3776 139200 17.9388 14.3711 755.041 419.268 1206.73 1206.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1840 0.000128 2048 1 3776 139200 17.935 14.3749 642.336 419.26 1094.01 1094.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1840 0.000128 2048 1 3776 139200 17.9389 14.3931 569.037 418.935 1020.42 1020.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 0.000128 2048 1 3776 138240 17.8369 14.342 643.541 417.757 1093.59 1093.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1840 0.000128 2048 1 3776 138240 17.8539 14.4284 562.825 417.993 1013.21 1013.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1840 0.000128 2048 1 3776 138240 17.8429 14.4486 513.397 417.676 963.475 963.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 0.000128 2048 1 3776 139200 17.9673 14.3792 590.565 418.971 1041.99 1042.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1840 0.000128 2048 1 3776 139200 17.9744 14.4056 506.62 419.475 958.588 958.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1840 0.000128 2048 1 3776 139200 17.9683 14.379 467.534 419.081 919.071 919.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 0.000128 2048 1 3776 139392 17.8831 14.3833 1379.34 419.28 1831 1831.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1840 0.000128 2048 1 3776 139392 17.8811 14.3784 1137.1 419.276 1588.75 1588.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 0.000128 2048 1 3776 139008 17.8657 14.4323 859.053 418.611 1310.08 1310.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1840 0.000128 2048 1 3776 139008 17.8688 14.3541 761.244 418.565 1212.14 1212.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 0.000128 2048 1 3776 139392 17.9047 14.4574 709.566 419.245 1161.29 1161.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1840 0.000128 2048 1 3776 139392 17.909 14.4411 630.074 419.583 1082.12 1082.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 0.000128 2048 1 3776 139008 17.8888 14.4098 630.052 418.87 1081.33 1081.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1840 0.000128 2048 1 3776 139008 17.8861 14.4378 544.778 419.19 996.407 996.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 0.000128 2048 1 3776 138240 17.9002 14.3763 549.973 418.297 1000.65 1000.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1840 0.000128 2048 1 3776 138240 17.8905 14.3729 500.373 417.961 950.704 950.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 0.000128 2048 1 3776 139328 17.9525 14.3896 1298.3 419.306 1750.06 1750.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1840 0.000128 2048 1 3776 139328 17.9553 14.3863 1087.64 419.434 1539.53 1539.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 0.000128 2048 1 3776 138880 17.8876 14.3708 819.17 418.648 1270.19 1270.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1840 0.000128 2048 1 3776 138880 17.9062 14.3852 750.907 418.952 1202.26 1202.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 0.000128 2048 1 3776 139104 17.9315 14.4838 694.198 419.124 1145.85 1145.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1840 0.000128 2048 1 3776 139104 17.9262 14.4625 613.967 419.091 1065.55 1065.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 0.000128 2048 1 3776 138880 17.8742 14.4848 610.016 418.879 1061.37 1061.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1840 0.000128 2048 1 3776 138880 17.8753 14.3524 539.207 418.875 990.424 990.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 0.000128 2048 1 3776 138880 18.0654 14.4158 539.854 418.401 990.847 990.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1840 0.000128 2048 1 3776 138880 17.9683 14.3779 487.381 418.341 938.177 938.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 0.000128 2048 1 3776 139264 17.9039 14.3668 1262.86 419.505 1714.75 1714.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1840 0.000128 2048 1 3776 139264 17.9157 14.3587 1115.45 419.199 1567.04 1567.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 0.000128 2048 1 3776 138752 17.8756 14.3594 835.378 417.939 1285.67 1285.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1840 0.000128 2048 1 3776 138752 17.8684 14.3572 767.886 417.996 1218.22 1218.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 0.000128 2048 1 3776 139008 17.8783 14.4279 693.324 418.723 1144.46 1144.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1840 0.000128 2048 1 3776 139008 17.8769 14.4374 647.56 419.157 1099.14 1099.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 0.000128 2048 1 3776 138240 17.8964 14.3617 627.726 418.633 1078.73 1078.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 1840 0.000128 2048 1 3776 138240 17.9005 14.3949 580.59 418.64 1031.63 1031.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 0.000128 2048 1 3776 136960 17.855 14.3294 575.045 416.335 1023.67 1023.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 1840 0.000128 2048 1 3776 136960 17.8522 14.3272 532.651 416.753 981.702 981.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 0.000128 2048 1 3776 138240 17.8701 14.3524 543.46 417.612 993.405 993.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 1840 0.000128 2048 1 3776 138240 17.876 14.3525 510.482 417.561 960.385 960.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1840 0.000128 2048 1 3840 138816 17.9313 14.3748 1115.42 419.19 1567.02 1567.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1840 0.000128 2048 1 3840 138816 17.94 14.4485 1010.28 419.546 1462.33 1462.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1840 0.000128 2048 1 3840 138816 17.9215 14.4233 1122.95 419.193 1574.59 1574.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 0.000128 2048 1 3840 138752 17.8718 14.3606 1254.02 419.412 1705.78 1705.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1840 0.000128 2048 1 3840 138752 17.892 14.376 1083 419.058 1534.44 1534.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 0.000128 2048 1 3840 138752 17.9078 14.3749 813.496 419.423 1265.31 1265.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1840 0.000128 2048 1 3840 138752 17.9116 14.4712 732.876 419.04 1184.41 1184.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 0.000128 2048 1 3840 138240 17.8895 14.3565 659.234 418.769 1110.36 1110.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1840 0.000128 2048 1 3840 138240 17.8721 14.3852 608.899 418.836 1060.1 1060.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 0.000128 2048 1 3840 138240 17.8875 14.3887 588.958 417.942 1039.28 1039.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 1840 0.000128 2048 1 3840 138240 17.8944 14.4343 535.578 418.243 986.258 986.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 0.000128 2048 1 3840 137600 17.8487 14.3607 537.713 418.081 988.111 988.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 1840 0.000128 2048 1 3840 137600 17.8541 14.3833 481.229 418.171 931.745 931.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 0.000128 2048 1 3840 138240 17.9075 14.3804 499.717 419.203 951.313 951.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 1840 0.000128 2048 1 3840 138240 17.9004 14.3666 460.282 419.184 911.839 911.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 0.000128 2048 1 3840 137984 17.8962 14.3366 469.777 419.182 921.303 921.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 1840 0.000128 2048 1 3840 137984 17.8952 14.4003 426.14 419.285 877.831 877.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 0.000128 2048 1 3840 138240 17.9064 14.3494 445.852 418.285 896.501 896.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1840 0.000128 2048 1 3840 138240 14.6329 0.016 418.253 432.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1840 0.000128 2048 1 3780 137984 17.9005 14.3933 429.994 418.896 881.294 881.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1840 0.000128 2048 1 3780 137984 17.8954 14.3524 412.86 418.773 863.99 864.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1840 0.000128 2048 1 3780 137984 17.8993 14.3544 432.15 418.886 883.402 883.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1840 0.000128 2048 1 3776 138880 17.8773 14.3489 419.098 418.79 870.227 870.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1840 0.000128 2048 1 3776 138880 17.8683 14.3626 408.845 418.945 860.129 860.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1840 0.000128 2048 1 3776 138880 17.8668 14.3524 428.094 419.184 879.606 879.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1840 0.000128 2048 1 3800 137760 17.984 14.4097 431.12 418.488 882.113 882.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1840 0.000128 2048 1 3800 137760 17.9945 14.6473 418.479 418.493 869.724 869.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1840 0.000128 2048 1 3800 137760 17.9879 14.3817 439.287 418.45 890.216 890.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1840 0.000128 2048 1 3792 138880 17.9611 14.3811 431.473 418.793 882.716 882.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1840 0.000128 2048 1 3792 138880 17.9532 14.3792 415.362 418.72 866.525 866.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1840 0.000128 2048 1 3792 138880 17.9585 14.379 434.65 418.831 885.928 886.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1840 0.000128 2048 1 3776 138752 17.8595 14.3626 487.996 418.334 938.663 938.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1840 0.000128 2048 1 3776 138752 17.8742 14.4302 478.388 418.246 929.046 929.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1840 0.000128 2048 1 3776 138752 17.8684 14.3856 476.058 418.286 926.705 926.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1840 0.000128 2048 1 3776 138752 17.8804 14.4445 648.088 417.943 1098.47 1098.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 0.000128 2048 1 3776 138240 17.8933 14.3777 747.579 418.934 1198.9 1198.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1840 0.000128 2048 1 3776 138240 17.8872 14.3755 725.416 418.535 1176.33 1176.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 1840 0.000128 2048 1 3776 138240 17.8823 14.355 675.704 418.844 1126.89 1126.98
