// Seed: 1385632671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  if (!id_8) assign id_6 = id_10 + id_14;
  else wire id_17;
  wire id_18;
  assign id_11 = 1'b0;
  id_19(
      1
  );
endmodule
module module_1 (
    output uwire id_0
    , id_15,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wand id_10,
    output wire id_11,
    input supply0 id_12,
    input uwire id_13
);
  assign id_7 = 1'b0;
  wire id_16;
  module_0(
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15
  );
endmodule
