$date
	Sun May 19 21:14:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module LFSR_TB $end
$var wire 3 ! lfsr_o [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module lfsr_inst $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ lfsr_o [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
1"
b0 !
$end
#5
0"
#10
1"
#15
0"
#20
1"
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
b1 !
b1 $
1"
0#
#55
0"
#60
b11 !
b11 $
1"
#65
0"
#70
b110 !
b110 $
1"
#75
0"
#80
b101 !
b101 $
1"
#85
0"
#90
b10 !
b10 $
1"
#95
0"
#100
b100 !
b100 $
1"
#105
0"
#110
b0 !
b0 $
1"
#115
0"
#120
b1 !
b1 $
1"
#125
0"
#130
b11 !
b11 $
1"
#135
0"
#140
b110 !
b110 $
1"
#145
0"
#150
b0 !
b0 $
1"
1#
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
1"
