AXI_FULL_S_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../conv2d.srcs/sources_1/ip/AXI_FULL_S_0/hdl/AXI_FULL_S_v1_0_S00_AXI.v,
AXI_FULL_S_v1_0.v,verilog,xil_defaultlib,../../../../conv2d.srcs/sources_1/ip/AXI_FULL_S_0/hdl/AXI_FULL_S_v1_0.v,
AXI_FULL_S_0.v,verilog,xil_defaultlib,../../../../conv2d.srcs/sources_1/ip/AXI_FULL_S_0/sim/AXI_FULL_S_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
