<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 191.427 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;ram.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.512 seconds; current allocated memory: 192.739 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::read(ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::read()&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::ap_int_base(unsigned long)&apos; into &apos;ap_int_base&lt;32, false&gt;::countLeadingZeros()&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1047:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::countLeadingZeros()&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_float() const&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:942:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;rawBitsToFloat(unsigned long)&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_float() const&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:971:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::to_float() const&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator float() const&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1026:73)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::read()&apos; into &apos;input_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; (ram.cpp:96:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator float() const&apos; into &apos;input_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; (ram.cpp:96:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;65, true&gt;::ap_int_base&lt;11, false&gt;(ap_int_base&lt;11, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;11, false&gt;::RType&lt;64, true&gt;::minus operator-&lt;11, false, 64, true&gt;(ap_int_base&lt;11, false&gt; const&amp;, ap_int_base&lt;64, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;65&gt;::ap_int&lt;65, true&gt;(ap_int_base&lt;65, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;11, false&gt;::RType&lt;64, true&gt;::minus operator-&lt;11, false, 64, true&gt;(ap_int_base&lt;11, false&gt; const&amp;, ap_int_base&lt;64, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;65, true&gt;::ap_int_base&lt;64, true&gt;(ap_int_base&lt;64, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;11, false&gt;::RType&lt;64, true&gt;::minus operator-&lt;11, false, 64, true&gt;(ap_int_base&lt;11, false&gt; const&amp;, ap_int_base&lt;64, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;64, true&gt;::ap_int_base(long)&apos; into &apos;ap_int_base&lt;11, false&gt;::RType&lt;($_0)64, true&gt;::minus operator-&lt;11, false&gt;(ap_int_base&lt;11, false&gt; const&amp;, long)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;11, false&gt;::RType&lt;64, true&gt;::minus operator-&lt;11, false, 64, true&gt;(ap_int_base&lt;11, false&gt; const&amp;, ap_int_base&lt;64, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;11, false&gt;::RType&lt;($_0)64, true&gt;::minus operator-&lt;11, false&gt;(ap_int_base&lt;11, false&gt; const&amp;, long)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;55, true&gt;::ap_int_base&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;1, false&gt;::RType&lt;54, true&gt;::minus operator-&lt;1, false, 54, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;54, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;55&gt;::ap_int&lt;55, true&gt;(ap_int_base&lt;55, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;1, false&gt;::RType&lt;54, true&gt;::minus operator-&lt;1, false, 54, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;54, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;55, true&gt;::ap_int_base&lt;54, true&gt;(ap_int_base&lt;54, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;1, false&gt;::RType&lt;54, true&gt;::minus operator-&lt;1, false, 54, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;54, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;54, true&gt;::operator-() const&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::RType&lt;54, true&gt;::minus operator-&lt;1, false, 54, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;54, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;54, true&gt;::operator-() const&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;doubleToRawBits(double)&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(double)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;54, true&gt;&amp; ap_int_base&lt;54, true&gt;::operator=&lt;55, true&gt;(ap_int_base&lt;55, true&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(double)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;54, true&gt;::operator-() const&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(double)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;12, true&gt;&amp; ap_int_base&lt;12, true&gt;::operator=&lt;65, true&gt;(ap_int_base&lt;65, true&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(double)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;11, false&gt;::RType&lt;($_0)64, true&gt;::minus operator-&lt;11, false&gt;(ap_int_base&lt;11, false&gt; const&amp;, long)&apos; into &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(double)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(float)&apos; into &apos;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(float)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:190:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::write(ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::operator&lt;&lt;(ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed(float)&apos; into &apos;output_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; (ram.cpp:106:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::operator&lt;&lt;(ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;output_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; (ram.cpp:106:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;::empty() const&apos; into &apos;ram(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, bool*)&apos; (ram.cpp:116:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed_base&lt;32, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base(double)&apos; into &apos;output_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; (ram.cpp:102:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;input_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; into &apos;ram(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, bool*)&apos; (ram.cpp:111:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;output_hardcode(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;)&apos; into &apos;ram(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, bool*)&apos; (ram.cpp:111:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (ram.cpp:97:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access (ram.cpp:106:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;ram(hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_fixed&lt;32, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 0&gt;&amp;, bool*)&apos; (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 194.185 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.186 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 202.044 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:947: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 212.398 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (ram.cpp:93:18) in function &apos;ram&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (ram.cpp:106:9) to (ram.cpp:103:19) in function &apos;ram&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 244.436 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;image_input&apos; (ram.cpp:97:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 242.692 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;ram&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ram&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;output_hardcode&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;output_hardcode&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;input_hardcode&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;input_hardcode&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 243.213 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 243.709 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ram&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ram/in_str_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ram/out_str_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ram/enable&apos; to &apos;ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;ram&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 244.698 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1792" tag="" content="Implementing memory &apos;ram_image_input_ram (RAM)&apos; using auto RAMs with power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.201 seconds; current allocated memory: 253.442 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for ram." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for ram." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 154.38 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.718 seconds; current allocated memory: 253.541 MB." resolution=""/>
</Messages>
