
---------- Begin Simulation Statistics ----------
final_tick                                16018839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               36056437                       # Simulator instruction rate (inst/s)
host_mem_usage                                 821972                       # Number of bytes of host memory used
host_op_rate                                 81865190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.35                       # Real time elapsed on the host
host_tick_rate                             2040979762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12443716                       # Number of instructions simulated
sim_ops                                      28268063                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000705                       # Number of seconds simulated
sim_ticks                                   704857000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests              0                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.Branches                    140971                       # Number of branches fetched
system.switch_cpus.committedInsts              422913                       # Number of instructions committed
system.switch_cpus.committedOps               1268742                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              563886                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                  1409714                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles            1409714                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       845826                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       281942                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       140971                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        986799                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               986799                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1691656                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       845828                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              140972                       # Number of load instructions
system.switch_cpus.num_mem_refs                140972                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1127770     88.89%     88.89% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     88.89% # Class of executed instruction
system.switch_cpus.op_class::MemRead           140972     11.11%    100.00% # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1268742                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            1                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              140972                       # Transaction distribution
system.membus.trans_dist::ReadResp             140972                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.bridge.slave       281944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       281944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 281944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.bridge.slave       140972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       140972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  140972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            140972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  140972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              140972                       # Request fanout histogram
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadReq               140972                       # Transaction distribution
system.l3bus.trans_dist::ReadResp              140972                       # Transaction distribution
system.l3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       281944                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side       140972                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             140972                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   140972    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               140972                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             140972                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            140973                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       281944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                281946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       140972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 141036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           140973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002663                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 140972    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             140973                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.itb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.itb.walker            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.switch_cpus.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.ReadSharedReq_hits::.switch_cpus.itb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_accesses::.switch_cpus.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       66469                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32768                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.028473                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks            196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst              253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data            32318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         8                       # Number of tag accesses
system.l2.tags.data_accesses                        8                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.replacements                              0                       # number of replacements
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       129053                       # Cycle average of tags in use
system.l3.tags.total_refs                      448547                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    129053                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.475681                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.itb.walker            4                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst              645                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data           128404                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.002460                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.489822                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.492298                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        129053                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          976                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       128077                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.492298                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                         0                       # Number of tag accesses
system.l3.tags.data_accesses                        0                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        270665280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          270665280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000272                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16018839000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        270665280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          270665280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000272                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16018839000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               140972                       # Transaction distribution
system.iobus.trans_dist::ReadResp              140972                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio       281944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       281944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  281944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio       140972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       140972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   140972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     15648722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       563886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16212608                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15648722                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       563886                       # number of overall hits
system.cpu.icache.overall_hits::total        16212608                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          725                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            725                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          725                       # number of overall misses
system.cpu.icache.overall_misses::total           725                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst     15649447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       563886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16213333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15649447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       563886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16213333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          285                       # number of writebacks
system.cpu.icache.writebacks::total               285                       # number of writebacks
system.cpu.icache.replacements                    285                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15648722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       563886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16212608                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          725                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           725                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst     15649447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       563886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16213333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.457258                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16213333                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               725                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22363.217931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.457258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32427391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32427391                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.demand_hits::.cpu.itb.walker           22                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker            2                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total           24                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::.cpu.itb.walker           22                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker            2                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total           24                       # number of overall hits
system.cpu.itb_walker_cache.demand_misses::.cpu.itb.walker           10                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker            1                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           11                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::.cpu.itb.walker           10                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker            1                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           11                       # number of overall misses
system.cpu.itb_walker_cache.demand_accesses::.cpu.itb.walker           32                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker            3                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total           35                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.cpu.itb.walker           32                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker            3                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total           35                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.demand_miss_rate::.cpu.itb.walker     0.312500                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.333333                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.314286                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::.cpu.itb.walker     0.312500                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.333333                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.314286                       # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu.itb_walker_cache.replacements            6                       # number of replacements
system.cpu.itb_walker_cache.ReadReq_hits::.cpu.itb.walker           20                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker            2                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total           22                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_misses::.cpu.itb.walker           10                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker            1                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_accesses::.cpu.itb.walker           30                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total           33                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_miss_rate::.cpu.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.333333                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.WriteReq_hits::.cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_accesses::.cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse     3.377038                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           35                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs           11                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     3.181818                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::.cpu.itb.walker     3.333036                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker     0.044002                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.cpu.itb.walker     0.208315                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.002750                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.211065                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses           81                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses           81                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.demand_hits::.cpu.dtb.walker           66                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total           66                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::.cpu.dtb.walker           66                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total           66                       # number of overall hits
system.cpu.dtb_walker_cache.demand_misses::.cpu.dtb.walker           34                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total           34                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::.cpu.dtb.walker           34                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total           34                       # number of overall misses
system.cpu.dtb_walker_cache.demand_accesses::.cpu.dtb.walker          100                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total          100                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::.cpu.dtb.walker          100                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total          100                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.demand_miss_rate::.cpu.dtb.walker     0.340000                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.340000                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::.cpu.dtb.walker     0.340000                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.340000                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total            6                       # number of writebacks
system.cpu.dtb_walker_cache.replacements           18                       # number of replacements
system.cpu.dtb_walker_cache.ReadReq_hits::.cpu.dtb.walker           66                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total           66                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_misses::.cpu.dtb.walker           34                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_accesses::.cpu.dtb.walker          100                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total          100                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.cpu.dtb.walker     0.340000                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.340000                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse     4.207946                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs          100                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs           34                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs     2.941176                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle        12000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::.cpu.dtb.walker     4.207946                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.cpu.dtb.walker     0.262997                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.262997                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses          234                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses          234                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3319888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3319888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3319901                       # number of overall hits
system.cpu.dcache.overall_hits::total         3319901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       244269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         244269                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       244269                       # number of overall misses
system.cpu.dcache.overall_misses::total        244269                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data      3564157                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3564157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3564170                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3564170                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.068535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.068535                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068535                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240382                       # number of writebacks
system.cpu.dcache.writebacks::total            240382                       # number of writebacks
system.cpu.dcache.replacements                 243233                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1221255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1221255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      1241334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1241334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016175                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data      2098633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2098633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       224190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       224190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2322823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2322823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096516                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           13                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           13                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.523757                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3564170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            244257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.591885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.523757                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7372597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7372597                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  15313982000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    704857000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16018839000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  16018839000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
