
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402318 <.init>:
  402318:	stp	x29, x30, [sp, #-16]!
  40231c:	mov	x29, sp
  402320:	bl	402af0 <ferror@plt+0x60>
  402324:	ldp	x29, x30, [sp], #16
  402328:	ret

Disassembly of section .plt:

0000000000402330 <memcpy@plt-0x20>:
  402330:	stp	x16, x30, [sp, #-16]!
  402334:	adrp	x16, 418000 <ferror@plt+0x15570>
  402338:	ldr	x17, [x16, #4088]
  40233c:	add	x16, x16, #0xff8
  402340:	br	x17
  402344:	nop
  402348:	nop
  40234c:	nop

0000000000402350 <memcpy@plt>:
  402350:	adrp	x16, 419000 <ferror@plt+0x16570>
  402354:	ldr	x17, [x16]
  402358:	add	x16, x16, #0x0
  40235c:	br	x17

0000000000402360 <tcflush@plt>:
  402360:	adrp	x16, 419000 <ferror@plt+0x16570>
  402364:	ldr	x17, [x16, #8]
  402368:	add	x16, x16, #0x8
  40236c:	br	x17

0000000000402370 <_exit@plt>:
  402370:	adrp	x16, 419000 <ferror@plt+0x16570>
  402374:	ldr	x17, [x16, #16]
  402378:	add	x16, x16, #0x10
  40237c:	br	x17

0000000000402380 <getcwd@plt>:
  402380:	adrp	x16, 419000 <ferror@plt+0x16570>
  402384:	ldr	x17, [x16, #24]
  402388:	add	x16, x16, #0x18
  40238c:	br	x17

0000000000402390 <strtoul@plt>:
  402390:	adrp	x16, 419000 <ferror@plt+0x16570>
  402394:	ldr	x17, [x16, #32]
  402398:	add	x16, x16, #0x20
  40239c:	br	x17

00000000004023a0 <strlen@plt>:
  4023a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023a4:	ldr	x17, [x16, #40]
  4023a8:	add	x16, x16, #0x28
  4023ac:	br	x17

00000000004023b0 <getsid@plt>:
  4023b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023b4:	ldr	x17, [x16, #48]
  4023b8:	add	x16, x16, #0x30
  4023bc:	br	x17

00000000004023c0 <fputs@plt>:
  4023c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023c4:	ldr	x17, [x16, #56]
  4023c8:	add	x16, x16, #0x38
  4023cc:	br	x17

00000000004023d0 <exit@plt>:
  4023d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023d4:	ldr	x17, [x16, #64]
  4023d8:	add	x16, x16, #0x40
  4023dc:	br	x17

00000000004023e0 <dup@plt>:
  4023e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023e4:	ldr	x17, [x16, #72]
  4023e8:	add	x16, x16, #0x48
  4023ec:	br	x17

00000000004023f0 <tcsetpgrp@plt>:
  4023f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4023f4:	ldr	x17, [x16, #80]
  4023f8:	add	x16, x16, #0x50
  4023fc:	br	x17

0000000000402400 <execl@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x16570>
  402404:	ldr	x17, [x16, #88]
  402408:	add	x16, x16, #0x58
  40240c:	br	x17

0000000000402410 <getpgid@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x16570>
  402414:	ldr	x17, [x16, #96]
  402418:	add	x16, x16, #0x60
  40241c:	br	x17

0000000000402420 <strtod@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x16570>
  402424:	ldr	x17, [x16, #104]
  402428:	add	x16, x16, #0x68
  40242c:	br	x17

0000000000402430 <cfgetospeed@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x16570>
  402434:	ldr	x17, [x16, #112]
  402438:	add	x16, x16, #0x70
  40243c:	br	x17

0000000000402440 <geteuid@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x16570>
  402444:	ldr	x17, [x16, #120]
  402448:	add	x16, x16, #0x78
  40244c:	br	x17

0000000000402450 <ttyname@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x16570>
  402454:	ldr	x17, [x16, #128]
  402458:	add	x16, x16, #0x80
  40245c:	br	x17

0000000000402460 <sigtimedwait@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x16570>
  402464:	ldr	x17, [x16, #136]
  402468:	add	x16, x16, #0x88
  40246c:	br	x17

0000000000402470 <setenv@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x16570>
  402474:	ldr	x17, [x16, #144]
  402478:	add	x16, x16, #0x90
  40247c:	br	x17

0000000000402480 <fgets_unlocked@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x16570>
  402484:	ldr	x17, [x16, #152]
  402488:	add	x16, x16, #0x98
  40248c:	br	x17

0000000000402490 <opendir@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x16570>
  402494:	ldr	x17, [x16, #160]
  402498:	add	x16, x16, #0xa0
  40249c:	br	x17

00000000004024a0 <__cxa_atexit@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024a4:	ldr	x17, [x16, #168]
  4024a8:	add	x16, x16, #0xa8
  4024ac:	br	x17

00000000004024b0 <fputc@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024b4:	ldr	x17, [x16, #176]
  4024b8:	add	x16, x16, #0xb0
  4024bc:	br	x17

00000000004024c0 <kill@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024c4:	ldr	x17, [x16, #184]
  4024c8:	add	x16, x16, #0xb8
  4024cc:	br	x17

00000000004024d0 <asprintf@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024d4:	ldr	x17, [x16, #192]
  4024d8:	add	x16, x16, #0xc0
  4024dc:	br	x17

00000000004024e0 <fork@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024e4:	ldr	x17, [x16, #200]
  4024e8:	add	x16, x16, #0xc8
  4024ec:	br	x17

00000000004024f0 <snprintf@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4024f4:	ldr	x17, [x16, #208]
  4024f8:	add	x16, x16, #0xd0
  4024fc:	br	x17

0000000000402500 <cfsetospeed@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x16570>
  402504:	ldr	x17, [x16, #216]
  402508:	add	x16, x16, #0xd8
  40250c:	br	x17

0000000000402510 <localeconv@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16570>
  402514:	ldr	x17, [x16, #224]
  402518:	add	x16, x16, #0xe0
  40251c:	br	x17

0000000000402520 <tcgetattr@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16570>
  402524:	ldr	x17, [x16, #232]
  402528:	add	x16, x16, #0xe8
  40252c:	br	x17

0000000000402530 <fileno@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16570>
  402534:	ldr	x17, [x16, #240]
  402538:	add	x16, x16, #0xf0
  40253c:	br	x17

0000000000402540 <fclose@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16570>
  402544:	ldr	x17, [x16, #248]
  402548:	add	x16, x16, #0xf8
  40254c:	br	x17

0000000000402550 <getpid@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16570>
  402554:	ldr	x17, [x16, #256]
  402558:	add	x16, x16, #0x100
  40255c:	br	x17

0000000000402560 <fopen@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16570>
  402564:	ldr	x17, [x16, #264]
  402568:	add	x16, x16, #0x108
  40256c:	br	x17

0000000000402570 <malloc@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16570>
  402574:	ldr	x17, [x16, #272]
  402578:	add	x16, x16, #0x110
  40257c:	br	x17

0000000000402580 <setsockopt@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16570>
  402584:	ldr	x17, [x16, #280]
  402588:	add	x16, x16, #0x118
  40258c:	br	x17

0000000000402590 <open@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16570>
  402594:	ldr	x17, [x16, #288]
  402598:	add	x16, x16, #0x120
  40259c:	br	x17

00000000004025a0 <poll@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025a4:	ldr	x17, [x16, #296]
  4025a8:	add	x16, x16, #0x128
  4025ac:	br	x17

00000000004025b0 <__isoc99_fscanf@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025b4:	ldr	x17, [x16, #304]
  4025b8:	add	x16, x16, #0x130
  4025bc:	br	x17

00000000004025c0 <getppid@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025c4:	ldr	x17, [x16, #312]
  4025c8:	add	x16, x16, #0x138
  4025cc:	br	x17

00000000004025d0 <__strtol_internal@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025d4:	ldr	x17, [x16, #320]
  4025d8:	add	x16, x16, #0x140
  4025dc:	br	x17

00000000004025e0 <sigemptyset@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025e4:	ldr	x17, [x16, #328]
  4025e8:	add	x16, x16, #0x148
  4025ec:	br	x17

00000000004025f0 <strncmp@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4025f4:	ldr	x17, [x16, #336]
  4025f8:	add	x16, x16, #0x150
  4025fc:	br	x17

0000000000402600 <bindtextdomain@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16570>
  402604:	ldr	x17, [x16, #344]
  402608:	add	x16, x16, #0x158
  40260c:	br	x17

0000000000402610 <__libc_start_main@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16570>
  402614:	ldr	x17, [x16, #352]
  402618:	add	x16, x16, #0x160
  40261c:	br	x17

0000000000402620 <fgetc@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16570>
  402624:	ldr	x17, [x16, #360]
  402628:	add	x16, x16, #0x168
  40262c:	br	x17

0000000000402630 <fdopen@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16570>
  402634:	ldr	x17, [x16, #368]
  402638:	add	x16, x16, #0x170
  40263c:	br	x17

0000000000402640 <getpwnam@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16570>
  402644:	ldr	x17, [x16, #376]
  402648:	add	x16, x16, #0x178
  40264c:	br	x17

0000000000402650 <sleep@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16570>
  402654:	ldr	x17, [x16, #384]
  402658:	add	x16, x16, #0x180
  40265c:	br	x17

0000000000402660 <posix_memalign@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16570>
  402664:	ldr	x17, [x16, #392]
  402668:	add	x16, x16, #0x188
  40266c:	br	x17

0000000000402670 <__strtoul_internal@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16570>
  402674:	ldr	x17, [x16, #400]
  402678:	add	x16, x16, #0x190
  40267c:	br	x17

0000000000402680 <getspnam@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16570>
  402684:	ldr	x17, [x16, #408]
  402688:	add	x16, x16, #0x198
  40268c:	br	x17

0000000000402690 <waitid@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16570>
  402694:	ldr	x17, [x16, #416]
  402698:	add	x16, x16, #0x1a0
  40269c:	br	x17

00000000004026a0 <readdir@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026a4:	ldr	x17, [x16, #424]
  4026a8:	add	x16, x16, #0x1a8
  4026ac:	br	x17

00000000004026b0 <strdup@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026b4:	ldr	x17, [x16, #432]
  4026b8:	add	x16, x16, #0x1b0
  4026bc:	br	x17

00000000004026c0 <closedir@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026c4:	ldr	x17, [x16, #440]
  4026c8:	add	x16, x16, #0x1b8
  4026cc:	br	x17

00000000004026d0 <close@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026d4:	ldr	x17, [x16, #448]
  4026d8:	add	x16, x16, #0x1c0
  4026dc:	br	x17

00000000004026e0 <sigaction@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026e4:	ldr	x17, [x16, #456]
  4026e8:	add	x16, x16, #0x1c8
  4026ec:	br	x17

00000000004026f0 <strrchr@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4026f4:	ldr	x17, [x16, #464]
  4026f8:	add	x16, x16, #0x1d0
  4026fc:	br	x17

0000000000402700 <tcgetpgrp@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16570>
  402704:	ldr	x17, [x16, #472]
  402708:	add	x16, x16, #0x1d8
  40270c:	br	x17

0000000000402710 <__gmon_start__@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16570>
  402714:	ldr	x17, [x16, #480]
  402718:	add	x16, x16, #0x1e0
  40271c:	br	x17

0000000000402720 <write@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16570>
  402724:	ldr	x17, [x16, #488]
  402728:	add	x16, x16, #0x1e8
  40272c:	br	x17

0000000000402730 <abort@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16570>
  402734:	ldr	x17, [x16, #496]
  402738:	add	x16, x16, #0x1f0
  40273c:	br	x17

0000000000402740 <puts@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16570>
  402744:	ldr	x17, [x16, #504]
  402748:	add	x16, x16, #0x1f8
  40274c:	br	x17

0000000000402750 <textdomain@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16570>
  402754:	ldr	x17, [x16, #512]
  402758:	add	x16, x16, #0x200
  40275c:	br	x17

0000000000402760 <strsep@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16570>
  402764:	ldr	x17, [x16, #520]
  402768:	add	x16, x16, #0x208
  40276c:	br	x17

0000000000402770 <getopt_long@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16570>
  402774:	ldr	x17, [x16, #528]
  402778:	add	x16, x16, #0x210
  40277c:	br	x17

0000000000402780 <strcmp@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16570>
  402784:	ldr	x17, [x16, #536]
  402788:	add	x16, x16, #0x218
  40278c:	br	x17

0000000000402790 <warn@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16570>
  402794:	ldr	x17, [x16, #544]
  402798:	add	x16, x16, #0x220
  40279c:	br	x17

00000000004027a0 <__ctype_b_loc@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027a4:	ldr	x17, [x16, #552]
  4027a8:	add	x16, x16, #0x228
  4027ac:	br	x17

00000000004027b0 <rewinddir@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027b4:	ldr	x17, [x16, #560]
  4027b8:	add	x16, x16, #0x230
  4027bc:	br	x17

00000000004027c0 <strtol@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027c4:	ldr	x17, [x16, #568]
  4027c8:	add	x16, x16, #0x238
  4027cc:	br	x17

00000000004027d0 <setpgid@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027d4:	ldr	x17, [x16, #576]
  4027d8:	add	x16, x16, #0x240
  4027dc:	br	x17

00000000004027e0 <chdir@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027e4:	ldr	x17, [x16, #584]
  4027e8:	add	x16, x16, #0x248
  4027ec:	br	x17

00000000004027f0 <free@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4027f4:	ldr	x17, [x16, #592]
  4027f8:	add	x16, x16, #0x250
  4027fc:	br	x17

0000000000402800 <nanosleep@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16570>
  402804:	ldr	x17, [x16, #600]
  402808:	add	x16, x16, #0x258
  40280c:	br	x17

0000000000402810 <vasprintf@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16570>
  402814:	ldr	x17, [x16, #608]
  402818:	add	x16, x16, #0x260
  40281c:	br	x17

0000000000402820 <connect@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16570>
  402824:	ldr	x17, [x16, #616]
  402828:	add	x16, x16, #0x268
  40282c:	br	x17

0000000000402830 <strndup@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16570>
  402834:	ldr	x17, [x16, #624]
  402838:	add	x16, x16, #0x270
  40283c:	br	x17

0000000000402840 <strspn@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16570>
  402844:	ldr	x17, [x16, #632]
  402848:	add	x16, x16, #0x278
  40284c:	br	x17

0000000000402850 <strchr@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16570>
  402854:	ldr	x17, [x16, #640]
  402858:	add	x16, x16, #0x280
  40285c:	br	x17

0000000000402860 <fwrite@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16570>
  402864:	ldr	x17, [x16, #648]
  402868:	add	x16, x16, #0x288
  40286c:	br	x17

0000000000402870 <fcntl@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16570>
  402874:	ldr	x17, [x16, #656]
  402878:	add	x16, x16, #0x290
  40287c:	br	x17

0000000000402880 <socket@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16570>
  402884:	ldr	x17, [x16, #664]
  402888:	add	x16, x16, #0x298
  40288c:	br	x17

0000000000402890 <fflush@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16570>
  402894:	ldr	x17, [x16, #672]
  402898:	add	x16, x16, #0x2a0
  40289c:	br	x17

00000000004028a0 <strcpy@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028a4:	ldr	x17, [x16, #680]
  4028a8:	add	x16, x16, #0x2a8
  4028ac:	br	x17

00000000004028b0 <dirfd@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028b4:	ldr	x17, [x16, #688]
  4028b8:	add	x16, x16, #0x2b0
  4028bc:	br	x17

00000000004028c0 <crypt@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028c4:	ldr	x17, [x16, #696]
  4028c8:	add	x16, x16, #0x2b8
  4028cc:	br	x17

00000000004028d0 <warnx@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028d4:	ldr	x17, [x16, #704]
  4028d8:	add	x16, x16, #0x2c0
  4028dc:	br	x17

00000000004028e0 <read@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028e4:	ldr	x17, [x16, #712]
  4028e8:	add	x16, x16, #0x2c8
  4028ec:	br	x17

00000000004028f0 <memchr@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4028f4:	ldr	x17, [x16, #720]
  4028f8:	add	x16, x16, #0x2d0
  4028fc:	br	x17

0000000000402900 <tcsetattr@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16570>
  402904:	ldr	x17, [x16, #728]
  402908:	add	x16, x16, #0x2d8
  40290c:	br	x17

0000000000402910 <isatty@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16570>
  402914:	ldr	x17, [x16, #736]
  402918:	add	x16, x16, #0x2e0
  40291c:	br	x17

0000000000402920 <cfgetispeed@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16570>
  402924:	ldr	x17, [x16, #744]
  402928:	add	x16, x16, #0x2e8
  40292c:	br	x17

0000000000402930 <__fxstat@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16570>
  402934:	ldr	x17, [x16, #752]
  402938:	add	x16, x16, #0x2f0
  40293c:	br	x17

0000000000402940 <setsid@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16570>
  402944:	ldr	x17, [x16, #760]
  402948:	add	x16, x16, #0x2f8
  40294c:	br	x17

0000000000402950 <dcgettext@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16570>
  402954:	ldr	x17, [x16, #768]
  402958:	add	x16, x16, #0x300
  40295c:	br	x17

0000000000402960 <realpath@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16570>
  402964:	ldr	x17, [x16, #776]
  402968:	add	x16, x16, #0x308
  40296c:	br	x17

0000000000402970 <__isoc99_sscanf@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16570>
  402974:	ldr	x17, [x16, #784]
  402978:	add	x16, x16, #0x310
  40297c:	br	x17

0000000000402980 <cfsetispeed@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16570>
  402984:	ldr	x17, [x16, #792]
  402988:	add	x16, x16, #0x318
  40298c:	br	x17

0000000000402990 <dup2@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16570>
  402994:	ldr	x17, [x16, #800]
  402998:	add	x16, x16, #0x320
  40299c:	br	x17

00000000004029a0 <strncpy@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029a4:	ldr	x17, [x16, #808]
  4029a8:	add	x16, x16, #0x328
  4029ac:	br	x17

00000000004029b0 <errx@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029b4:	ldr	x17, [x16, #816]
  4029b8:	add	x16, x16, #0x330
  4029bc:	br	x17

00000000004029c0 <sigaddset@plt>:
  4029c0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029c4:	ldr	x17, [x16, #824]
  4029c8:	add	x16, x16, #0x338
  4029cc:	br	x17

00000000004029d0 <strcspn@plt>:
  4029d0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029d4:	ldr	x17, [x16, #832]
  4029d8:	add	x16, x16, #0x340
  4029dc:	br	x17

00000000004029e0 <vfprintf@plt>:
  4029e0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029e4:	ldr	x17, [x16, #840]
  4029e8:	add	x16, x16, #0x348
  4029ec:	br	x17

00000000004029f0 <printf@plt>:
  4029f0:	adrp	x16, 419000 <ferror@plt+0x16570>
  4029f4:	ldr	x17, [x16, #848]
  4029f8:	add	x16, x16, #0x350
  4029fc:	br	x17

0000000000402a00 <__errno_location@plt>:
  402a00:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a04:	ldr	x17, [x16, #856]
  402a08:	add	x16, x16, #0x358
  402a0c:	br	x17

0000000000402a10 <getenv@plt>:
  402a10:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a14:	ldr	x17, [x16, #864]
  402a18:	add	x16, x16, #0x360
  402a1c:	br	x17

0000000000402a20 <alarm@plt>:
  402a20:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a24:	ldr	x17, [x16, #872]
  402a28:	add	x16, x16, #0x368
  402a2c:	br	x17

0000000000402a30 <__getdelim@plt>:
  402a30:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a34:	ldr	x17, [x16, #880]
  402a38:	add	x16, x16, #0x370
  402a3c:	br	x17

0000000000402a40 <fprintf@plt>:
  402a40:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a44:	ldr	x17, [x16, #888]
  402a48:	add	x16, x16, #0x378
  402a4c:	br	x17

0000000000402a50 <err@plt>:
  402a50:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a54:	ldr	x17, [x16, #896]
  402a58:	add	x16, x16, #0x380
  402a5c:	br	x17

0000000000402a60 <ioctl@plt>:
  402a60:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a64:	ldr	x17, [x16, #904]
  402a68:	add	x16, x16, #0x388
  402a6c:	br	x17

0000000000402a70 <setlocale@plt>:
  402a70:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a74:	ldr	x17, [x16, #912]
  402a78:	add	x16, x16, #0x390
  402a7c:	br	x17

0000000000402a80 <__fxstatat@plt>:
  402a80:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a84:	ldr	x17, [x16, #920]
  402a88:	add	x16, x16, #0x398
  402a8c:	br	x17

0000000000402a90 <ferror@plt>:
  402a90:	adrp	x16, 419000 <ferror@plt+0x16570>
  402a94:	ldr	x17, [x16, #928]
  402a98:	add	x16, x16, #0x3a0
  402a9c:	br	x17

Disassembly of section .text:

0000000000402aa0 <.text>:
  402aa0:	mov	x29, #0x0                   	// #0
  402aa4:	mov	x30, #0x0                   	// #0
  402aa8:	mov	x5, x0
  402aac:	ldr	x1, [sp]
  402ab0:	add	x2, sp, #0x8
  402ab4:	mov	x6, sp
  402ab8:	movz	x0, #0x0, lsl #48
  402abc:	movk	x0, #0x0, lsl #32
  402ac0:	movk	x0, #0x40, lsl #16
  402ac4:	movk	x0, #0x2bac
  402ac8:	movz	x3, #0x0, lsl #48
  402acc:	movk	x3, #0x0, lsl #32
  402ad0:	movk	x3, #0x40, lsl #16
  402ad4:	movk	x3, #0x7a00
  402ad8:	movz	x4, #0x0, lsl #48
  402adc:	movk	x4, #0x0, lsl #32
  402ae0:	movk	x4, #0x40, lsl #16
  402ae4:	movk	x4, #0x7a80
  402ae8:	bl	402610 <__libc_start_main@plt>
  402aec:	bl	402730 <abort@plt>
  402af0:	adrp	x0, 418000 <ferror@plt+0x15570>
  402af4:	ldr	x0, [x0, #4064]
  402af8:	cbz	x0, 402b00 <ferror@plt+0x70>
  402afc:	b	402710 <__gmon_start__@plt>
  402b00:	ret
  402b04:	nop
  402b08:	adrp	x0, 419000 <ferror@plt+0x16570>
  402b0c:	add	x0, x0, #0x3c0
  402b10:	adrp	x1, 419000 <ferror@plt+0x16570>
  402b14:	add	x1, x1, #0x3c0
  402b18:	cmp	x1, x0
  402b1c:	b.eq	402b34 <ferror@plt+0xa4>  // b.none
  402b20:	adrp	x1, 407000 <ferror@plt+0x4570>
  402b24:	ldr	x1, [x1, #2744]
  402b28:	cbz	x1, 402b34 <ferror@plt+0xa4>
  402b2c:	mov	x16, x1
  402b30:	br	x16
  402b34:	ret
  402b38:	adrp	x0, 419000 <ferror@plt+0x16570>
  402b3c:	add	x0, x0, #0x3c0
  402b40:	adrp	x1, 419000 <ferror@plt+0x16570>
  402b44:	add	x1, x1, #0x3c0
  402b48:	sub	x1, x1, x0
  402b4c:	lsr	x2, x1, #63
  402b50:	add	x1, x2, x1, asr #3
  402b54:	cmp	xzr, x1, asr #1
  402b58:	asr	x1, x1, #1
  402b5c:	b.eq	402b74 <ferror@plt+0xe4>  // b.none
  402b60:	adrp	x2, 407000 <ferror@plt+0x4570>
  402b64:	ldr	x2, [x2, #2752]
  402b68:	cbz	x2, 402b74 <ferror@plt+0xe4>
  402b6c:	mov	x16, x2
  402b70:	br	x16
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-32]!
  402b7c:	mov	x29, sp
  402b80:	str	x19, [sp, #16]
  402b84:	adrp	x19, 419000 <ferror@plt+0x16570>
  402b88:	ldrb	w0, [x19, #1000]
  402b8c:	cbnz	w0, 402b9c <ferror@plt+0x10c>
  402b90:	bl	402b08 <ferror@plt+0x78>
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	strb	w0, [x19, #1000]
  402b9c:	ldr	x19, [sp, #16]
  402ba0:	ldp	x29, x30, [sp], #32
  402ba4:	ret
  402ba8:	b	402b38 <ferror@plt+0xa8>
  402bac:	stp	x29, x30, [sp, #-96]!
  402bb0:	stp	x28, x27, [sp, #16]
  402bb4:	stp	x26, x25, [sp, #32]
  402bb8:	stp	x24, x23, [sp, #48]
  402bbc:	stp	x22, x21, [sp, #64]
  402bc0:	stp	x20, x19, [sp, #80]
  402bc4:	mov	x29, sp
  402bc8:	sub	sp, sp, #0x2, lsl #12
  402bcc:	sub	sp, sp, #0x180
  402bd0:	adrp	x8, 407000 <ferror@plt+0x4570>
  402bd4:	add	x8, x8, #0xb10
  402bd8:	ldr	q1, [x8]
  402bdc:	movi	v0.2d, #0x0
  402be0:	add	x8, sp, #0xc8
  402be4:	mov	x20, x1
  402be8:	mov	w21, w0
  402bec:	stp	q0, q0, [sp, #144]
  402bf0:	stp	q0, q0, [sp, #112]
  402bf4:	stp	q0, q0, [sp, #80]
  402bf8:	stp	q0, q0, [sp, #48]
  402bfc:	str	q1, [sp, #176]
  402c00:	stp	x8, x8, [sp, #200]
  402c04:	bl	402550 <getpid@plt>
  402c08:	cmp	w0, #0x1
  402c0c:	b.ne	402c24 <ferror@plt+0x194>  // b.any
  402c10:	bl	402940 <setsid@plt>
  402c14:	mov	w1, #0x540e                	// #21518
  402c18:	mov	w2, #0x1                   	// #1
  402c1c:	mov	w0, wzr
  402c20:	bl	402a60 <ioctl@plt>
  402c24:	adrp	x19, 407000 <ferror@plt+0x4570>
  402c28:	add	x19, x19, #0xd61
  402c2c:	mov	w0, #0x6                   	// #6
  402c30:	mov	x1, x19
  402c34:	bl	402a70 <setlocale@plt>
  402c38:	adrp	x22, 407000 <ferror@plt+0x4570>
  402c3c:	add	x22, x22, #0xc82
  402c40:	adrp	x1, 407000 <ferror@plt+0x4570>
  402c44:	add	x1, x1, #0xc8d
  402c48:	mov	x0, x22
  402c4c:	bl	402600 <bindtextdomain@plt>
  402c50:	mov	x0, x22
  402c54:	bl	402750 <textdomain@plt>
  402c58:	adrp	x0, 404000 <ferror@plt+0x1570>
  402c5c:	add	x0, x0, #0x784
  402c60:	bl	407a88 <ferror@plt+0x4ff8>
  402c64:	adrp	x22, 407000 <ferror@plt+0x4570>
  402c68:	adrp	x23, 407000 <ferror@plt+0x4570>
  402c6c:	adrp	x25, 407000 <ferror@plt+0x4570>
  402c70:	adrp	x24, 407000 <ferror@plt+0x4570>
  402c74:	str	wzr, [sp, #28]
  402c78:	add	x22, x22, #0xc9f
  402c7c:	add	x23, x23, #0xb90
  402c80:	add	x25, x25, #0xb20
  402c84:	mov	w27, #0x1                   	// #1
  402c88:	adrp	x28, 419000 <ferror@plt+0x16570>
  402c8c:	add	x24, x24, #0xca6
  402c90:	b	402c9c <ferror@plt+0x20c>
  402c94:	mov	w8, #0x1                   	// #1
  402c98:	str	w8, [sp, #28]
  402c9c:	mov	w0, w21
  402ca0:	mov	x1, x20
  402ca4:	mov	x2, x22
  402ca8:	mov	x3, x23
  402cac:	mov	x4, xzr
  402cb0:	bl	402770 <getopt_long@plt>
  402cb4:	sub	w8, w0, #0x56
  402cb8:	cmp	w8, #0x1e
  402cbc:	b.hi	402cdc <ferror@plt+0x24c>  // b.pmore
  402cc0:	adr	x9, 402c94 <ferror@plt+0x204>
  402cc4:	ldrh	w10, [x25, x8, lsl #1]
  402cc8:	add	x9, x9, x10, lsl #2
  402ccc:	br	x9
  402cd0:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402cd4:	strb	w27, [x8, #1016]
  402cd8:	b	402c9c <ferror@plt+0x20c>
  402cdc:	cmn	w0, #0x1
  402ce0:	b.ne	402c9c <ferror@plt+0x20c>  // b.any
  402ce4:	b	402d14 <ferror@plt+0x284>
  402ce8:	ldr	x26, [x28, #968]
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	mov	x0, xzr
  402cf4:	mov	x1, x24
  402cf8:	bl	402950 <dcgettext@plt>
  402cfc:	mov	x1, x0
  402d00:	mov	x0, x26
  402d04:	bl	4062cc <ferror@plt+0x383c>
  402d08:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402d0c:	str	w0, [x8, #1020]
  402d10:	b	402c9c <ferror@plt+0x20c>
  402d14:	bl	402440 <geteuid@plt>
  402d18:	cbnz	w0, 404160 <ferror@plt+0x16d0>
  402d1c:	add	x8, sp, #0x1, lsl #12
  402d20:	add	x8, x8, #0xe0
  402d24:	add	x22, x8, #0x8
  402d28:	mov	w23, #0x1                   	// #1
  402d2c:	mov	x0, x22
  402d30:	str	x23, [sp, #4320]
  402d34:	bl	4025e0 <sigemptyset@plt>
  402d38:	adrp	x24, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402d3c:	add	x24, x24, #0x4c0
  402d40:	add	x1, sp, #0x1, lsl #12
  402d44:	add	x1, x1, #0xe0
  402d48:	mov	w0, #0x3                   	// #3
  402d4c:	mov	x2, x24
  402d50:	str	wzr, [sp, #4456]
  402d54:	bl	4026e0 <sigaction@plt>
  402d58:	mov	x0, x22
  402d5c:	str	x23, [sp, #4320]
  402d60:	bl	4025e0 <sigemptyset@plt>
  402d64:	add	x1, sp, #0x1, lsl #12
  402d68:	add	x2, x24, #0x98
  402d6c:	add	x1, x1, #0xe0
  402d70:	mov	w0, #0x14                  	// #20
  402d74:	str	wzr, [sp, #4456]
  402d78:	bl	4026e0 <sigaction@plt>
  402d7c:	mov	x0, x22
  402d80:	str	x23, [sp, #4320]
  402d84:	bl	4025e0 <sigemptyset@plt>
  402d88:	add	x1, sp, #0x1, lsl #12
  402d8c:	add	x2, x24, #0x130
  402d90:	add	x1, x1, #0xe0
  402d94:	mov	w0, #0x2                   	// #2
  402d98:	str	wzr, [sp, #4456]
  402d9c:	bl	4026e0 <sigaction@plt>
  402da0:	mov	x0, x22
  402da4:	str	x23, [sp, #4320]
  402da8:	bl	4025e0 <sigemptyset@plt>
  402dac:	add	x1, sp, #0x1, lsl #12
  402db0:	add	x2, x24, #0x1c8
  402db4:	add	x1, x1, #0xe0
  402db8:	mov	w0, #0x1                   	// #1
  402dbc:	str	wzr, [sp, #4456]
  402dc0:	bl	4026e0 <sigaction@plt>
  402dc4:	bl	404a48 <ferror@plt+0x1fb8>
  402dc8:	adrp	x0, 404000 <ferror@plt+0x1570>
  402dcc:	add	x0, x0, #0xa44
  402dd0:	bl	407a88 <ferror@plt+0x4ff8>
  402dd4:	adrp	x8, 419000 <ferror@plt+0x16570>
  402dd8:	ldrsw	x8, [x8, #976]
  402ddc:	cmp	w8, w21
  402de0:	b.ge	402df4 <ferror@plt+0x364>  // b.tcont
  402de4:	ldr	x0, [x20, x8, lsl #3]
  402de8:	cbz	x0, 402df4 <ferror@plt+0x364>
  402dec:	ldrb	w8, [x0]
  402df0:	cbnz	w8, 402e00 <ferror@plt+0x370>
  402df4:	adrp	x0, 407000 <ferror@plt+0x4570>
  402df8:	add	x0, x0, #0xd01
  402dfc:	bl	402a10 <getenv@plt>
  402e00:	add	x2, sp, #0xc8
  402e04:	mov	w1, wzr
  402e08:	add	x20, sp, #0xc8
  402e0c:	bl	404a4c <ferror@plt+0x1fbc>
  402e10:	cbz	w0, 402e2c <ferror@plt+0x39c>
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	bl	402910 <isatty@plt>
  402e1c:	cbz	w0, 402fc4 <ferror@plt+0x534>
  402e20:	mov	w0, #0x2                   	// #2
  402e24:	bl	402910 <isatty@plt>
  402e28:	cbz	w0, 402fdc <ferror@plt+0x54c>
  402e2c:	ldr	x8, [sp, #200]
  402e30:	cmp	x8, x20
  402e34:	b.eq	402ff4 <ferror@plt+0x564>  // b.none
  402e38:	adrp	x20, 407000 <ferror@plt+0x4570>
  402e3c:	add	x20, x20, #0xf98
  402e40:	mov	x0, x20
  402e44:	bl	402640 <getpwnam@plt>
  402e48:	cbz	x0, 402e80 <ferror@plt+0x3f0>
  402e4c:	mov	x23, x0
  402e50:	ldr	x0, [x0, #8]
  402e54:	adrp	x1, 407000 <ferror@plt+0x4570>
  402e58:	add	x1, x1, #0xc8b
  402e5c:	bl	402780 <strcmp@plt>
  402e60:	cbnz	w0, 4031dc <ferror@plt+0x74c>
  402e64:	adrp	x0, 407000 <ferror@plt+0x4570>
  402e68:	add	x0, x0, #0xf98
  402e6c:	bl	402680 <getspnam@plt>
  402e70:	cbz	x0, 4031dc <ferror@plt+0x74c>
  402e74:	ldr	x8, [x0, #8]
  402e78:	str	x8, [x23, #8]
  402e7c:	b	4031dc <ferror@plt+0x74c>
  402e80:	ldr	w8, [sp, #28]
  402e84:	cbz	w8, 403028 <ferror@plt+0x598>
  402e88:	adrp	x23, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402e8c:	adrp	x8, 407000 <ferror@plt+0x4570>
  402e90:	adrp	x9, 407000 <ferror@plt+0x4570>
  402e94:	adrp	x0, 407000 <ferror@plt+0x4570>
  402e98:	adrp	x1, 407000 <ferror@plt+0x4570>
  402e9c:	add	x23, x23, #0x410
  402ea0:	add	x8, x8, #0xf36
  402ea4:	add	x9, x9, #0xf41
  402ea8:	add	x0, x0, #0xf43
  402eac:	add	x1, x1, #0xf3f
  402eb0:	stp	x20, x19, [x23]
  402eb4:	stp	x8, x9, [x23, #24]
  402eb8:	str	x19, [x23, #40]
  402ebc:	str	xzr, [x23, #16]
  402ec0:	bl	402560 <fopen@plt>
  402ec4:	cbz	x0, 403194 <ferror@plt+0x704>
  402ec8:	mov	w21, #0x6f72                	// #28530
  402ecc:	adrp	x20, 419000 <ferror@plt+0x16570>
  402ed0:	mov	x19, x0
  402ed4:	movk	w21, #0x746f, lsl #16
  402ed8:	add	x20, x20, #0x3f0
  402edc:	mov	w22, #0x3a                  	// #58
  402ee0:	mov	w1, #0x4000                	// #16384
  402ee4:	mov	x0, x20
  402ee8:	mov	x2, x19
  402eec:	bl	402480 <fgets_unlocked@plt>
  402ef0:	cbz	x0, 403050 <ferror@plt+0x5c0>
  402ef4:	ldr	w8, [x20]
  402ef8:	ldrb	w9, [x20, #4]
  402efc:	eor	w8, w8, w21
  402f00:	eor	w9, w9, w22
  402f04:	orr	w8, w8, w9
  402f08:	cbnz	w8, 402ee0 <ferror@plt+0x450>
  402f0c:	add	x8, x0, #0x5
  402f10:	adrp	x1, 407000 <ferror@plt+0x4570>
  402f14:	add	x0, sp, #0x1, lsl #12
  402f18:	add	x1, x1, #0xf62
  402f1c:	add	x0, x0, #0xe0
  402f20:	str	x8, [sp, #4320]
  402f24:	bl	402760 <strsep@plt>
  402f28:	cbz	x0, 402f34 <ferror@plt+0x4a4>
  402f2c:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402f30:	str	x0, [x8, #1048]
  402f34:	adrp	x20, 407000 <ferror@plt+0x4570>
  402f38:	add	x20, x20, #0xf62
  402f3c:	add	x0, sp, #0x1, lsl #12
  402f40:	add	x0, x0, #0xe0
  402f44:	mov	x1, x20
  402f48:	bl	402760 <strsep@plt>
  402f4c:	add	x0, sp, #0x1, lsl #12
  402f50:	add	x0, x0, #0xe0
  402f54:	mov	x1, x20
  402f58:	bl	402760 <strsep@plt>
  402f5c:	add	x0, sp, #0x1, lsl #12
  402f60:	add	x0, x0, #0xe0
  402f64:	mov	x1, x20
  402f68:	bl	402760 <strsep@plt>
  402f6c:	cbz	x0, 402f78 <ferror@plt+0x4e8>
  402f70:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402f74:	str	x0, [x8, #1064]
  402f78:	adrp	x1, 407000 <ferror@plt+0x4570>
  402f7c:	add	x0, sp, #0x1, lsl #12
  402f80:	add	x1, x1, #0xf62
  402f84:	add	x0, x0, #0xe0
  402f88:	bl	402760 <strsep@plt>
  402f8c:	cbz	x0, 402f98 <ferror@plt+0x508>
  402f90:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402f94:	str	x0, [x8, #1072]
  402f98:	adrp	x1, 407000 <ferror@plt+0x4570>
  402f9c:	add	x0, sp, #0x1, lsl #12
  402fa0:	add	x1, x1, #0xd60
  402fa4:	add	x0, x0, #0xe0
  402fa8:	bl	402760 <strsep@plt>
  402fac:	cbz	x0, 402fb8 <ferror@plt+0x528>
  402fb0:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  402fb4:	str	x0, [x8, #1080]
  402fb8:	adrp	x8, 419000 <ferror@plt+0x16570>
  402fbc:	add	x8, x8, #0x3f0
  402fc0:	b	403054 <ferror@plt+0x5c4>
  402fc4:	mov	w0, #0x1                   	// #1
  402fc8:	mov	w1, wzr
  402fcc:	bl	402990 <dup2@plt>
  402fd0:	mov	w0, #0x2                   	// #2
  402fd4:	bl	402910 <isatty@plt>
  402fd8:	cbnz	w0, 402e2c <ferror@plt+0x39c>
  402fdc:	mov	w0, #0x1                   	// #1
  402fe0:	mov	w1, #0x2                   	// #2
  402fe4:	bl	402990 <dup2@plt>
  402fe8:	ldr	x8, [sp, #200]
  402fec:	cmp	x8, x20
  402ff0:	b.ne	402e38 <ferror@plt+0x3a8>  // b.any
  402ff4:	bl	402a00 <__errno_location@plt>
  402ff8:	ldr	w8, [x0]
  402ffc:	cbnz	w8, 403008 <ferror@plt+0x578>
  403000:	mov	w8, #0x2                   	// #2
  403004:	str	w8, [x0]
  403008:	adrp	x1, 407000 <ferror@plt+0x4570>
  40300c:	add	x1, x1, #0xd09
  403010:	mov	w2, #0x5                   	// #5
  403014:	mov	x0, xzr
  403018:	bl	402950 <dcgettext@plt>
  40301c:	mov	x1, x0
  403020:	mov	w0, #0x1                   	// #1
  403024:	bl	402a50 <err@plt>
  403028:	adrp	x1, 407000 <ferror@plt+0x4570>
  40302c:	add	x1, x1, #0xd1d
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, xzr
  403038:	bl	402950 <dcgettext@plt>
  40303c:	bl	4028d0 <warnx@plt>
  403040:	mov	w0, #0x2                   	// #2
  403044:	bl	402650 <sleep@plt>
  403048:	mov	w0, #0x1                   	// #1
  40304c:	b	404090 <ferror@plt+0x1600>
  403050:	mov	x8, xzr
  403054:	mov	x0, x19
  403058:	str	x8, [sp, #4320]
  40305c:	bl	402540 <fclose@plt>
  403060:	ldr	x8, [sp, #4320]
  403064:	cbz	x8, 4031b4 <ferror@plt+0x724>
  403068:	ldr	x0, [x23, #8]
  40306c:	bl	404894 <ferror@plt+0x1e04>
  403070:	cbnz	w0, 4031dc <ferror@plt+0x74c>
  403074:	adrp	x22, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403078:	ldr	x8, [x22, #1048]
  40307c:	adrp	x0, 407000 <ferror@plt+0x4570>
  403080:	adrp	x1, 407000 <ferror@plt+0x4570>
  403084:	add	x0, x0, #0xf7b
  403088:	add	x1, x1, #0xf3f
  40308c:	strb	wzr, [x8]
  403090:	bl	402560 <fopen@plt>
  403094:	cbz	x0, 403194 <ferror@plt+0x704>
  403098:	adrp	x20, 41d000 <__progname@@GLIBC_2.17+0x3c20>
  40309c:	mov	x19, x0
  4030a0:	add	x20, x20, #0x3f0
  4030a4:	mov	w23, #0x3a                  	// #58
  4030a8:	mov	w1, #0x4000                	// #16384
  4030ac:	mov	x0, x20
  4030b0:	mov	x2, x19
  4030b4:	bl	402480 <fgets_unlocked@plt>
  4030b8:	str	x0, [sp, #4320]
  4030bc:	cbz	x0, 4030fc <ferror@plt+0x66c>
  4030c0:	ldr	w8, [x20]
  4030c4:	ldrb	w9, [x20, #4]
  4030c8:	eor	w8, w8, w21
  4030cc:	eor	w9, w9, w23
  4030d0:	orr	w8, w8, w9
  4030d4:	cbnz	w8, 4030a8 <ferror@plt+0x618>
  4030d8:	add	x8, x0, #0x5
  4030dc:	adrp	x1, 407000 <ferror@plt+0x4570>
  4030e0:	add	x0, sp, #0x1, lsl #12
  4030e4:	add	x1, x1, #0xf62
  4030e8:	add	x0, x0, #0xe0
  4030ec:	str	x8, [sp, #4320]
  4030f0:	bl	402760 <strsep@plt>
  4030f4:	cbz	x0, 4030fc <ferror@plt+0x66c>
  4030f8:	str	x0, [x22, #1048]
  4030fc:	mov	x0, x19
  403100:	bl	402540 <fclose@plt>
  403104:	ldr	x8, [sp, #4320]
  403108:	cbnz	x8, 403134 <ferror@plt+0x6a4>
  40310c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403110:	add	x1, x1, #0xf87
  403114:	mov	w2, #0x5                   	// #5
  403118:	mov	x0, xzr
  40311c:	bl	402950 <dcgettext@plt>
  403120:	adrp	x1, 407000 <ferror@plt+0x4570>
  403124:	add	x1, x1, #0xf7b
  403128:	bl	4028d0 <warnx@plt>
  40312c:	ldr	x8, [x22, #1048]
  403130:	strb	wzr, [x8]
  403134:	ldr	x0, [x22, #1048]
  403138:	cbz	x0, 403158 <ferror@plt+0x6c8>
  40313c:	ldrb	w8, [x0]
  403140:	adrp	x23, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403144:	add	x23, x23, #0x410
  403148:	cmp	w8, #0x21
  40314c:	b.eq	4031dc <ferror@plt+0x74c>  // b.none
  403150:	cmp	w8, #0x2a
  403154:	b.eq	4031dc <ferror@plt+0x74c>  // b.none
  403158:	bl	404894 <ferror@plt+0x1e04>
  40315c:	adrp	x23, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403160:	add	x23, x23, #0x410
  403164:	cbnz	w0, 4031dc <ferror@plt+0x74c>
  403168:	adrp	x1, 407000 <ferror@plt+0x4570>
  40316c:	add	x1, x1, #0xf9d
  403170:	mov	w2, #0x5                   	// #5
  403174:	mov	x0, xzr
  403178:	bl	402950 <dcgettext@plt>
  40317c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403180:	add	x1, x1, #0xf7b
  403184:	bl	4028d0 <warnx@plt>
  403188:	ldr	x8, [x23, #8]
  40318c:	strb	wzr, [x8]
  403190:	b	4031dc <ferror@plt+0x74c>
  403194:	adrp	x1, 407000 <ferror@plt+0x4570>
  403198:	add	x1, x1, #0xf4f
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	bl	402950 <dcgettext@plt>
  4031a4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4031a8:	add	x1, x1, #0xf43
  4031ac:	bl	402790 <warn@plt>
  4031b0:	b	4031d4 <ferror@plt+0x744>
  4031b4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4031b8:	add	x1, x1, #0xf64
  4031bc:	mov	w2, #0x5                   	// #5
  4031c0:	mov	x0, xzr
  4031c4:	bl	402950 <dcgettext@plt>
  4031c8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4031cc:	add	x1, x1, #0xf43
  4031d0:	bl	4028d0 <warnx@plt>
  4031d4:	adrp	x23, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4031d8:	add	x23, x23, #0x410
  4031dc:	ldr	x19, [sp, #200]
  4031e0:	add	x20, sp, #0xc8
  4031e4:	str	x23, [sp, #16]
  4031e8:	cmp	x19, x20
  4031ec:	b.eq	403310 <ferror@plt+0x880>  // b.none
  4031f0:	mov	w21, #0x1                   	// #1
  4031f4:	adrp	x22, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4031f8:	b	403220 <ferror@plt+0x790>
  4031fc:	ldr	w8, [x22, #1024]
  403200:	lsl	w9, w21, w0
  403204:	mov	x0, x19
  403208:	orr	w8, w8, w9
  40320c:	str	w8, [x22, #1024]
  403210:	bl	4042c8 <ferror@plt+0x1838>
  403214:	ldr	x19, [x19]
  403218:	cmp	x19, x20
  40321c:	b.eq	40324c <ferror@plt+0x7bc>  // b.none
  403220:	ldr	w8, [x19, #40]
  403224:	cmp	w8, #0xf
  403228:	b.gt	40324c <ferror@plt+0x7bc>
  40322c:	ldr	w0, [x19, #36]
  403230:	tbz	w0, #31, 4031fc <ferror@plt+0x76c>
  403234:	ldr	x0, [x19, #16]
  403238:	mov	w1, #0x902                 	// #2306
  40323c:	bl	402590 <open@plt>
  403240:	str	w0, [x19, #36]
  403244:	tbz	w0, #31, 4031fc <ferror@plt+0x76c>
  403248:	b	403214 <ferror@plt+0x784>
  40324c:	ldr	x20, [sp, #200]
  403250:	add	x21, sp, #0xc8
  403254:	ldr	x8, [x20]
  403258:	cmp	x8, x21
  40325c:	b.eq	403310 <ferror@plt+0x880>  // b.none
  403260:	add	x9, sp, #0x1, lsl #12
  403264:	adrp	x8, 404000 <ferror@plt+0x1570>
  403268:	add	x9, x9, #0xe0
  40326c:	add	x8, x8, #0x5c4
  403270:	add	x0, x9, #0x8
  403274:	str	x8, [sp, #4320]
  403278:	bl	4025e0 <sigemptyset@plt>
  40327c:	adrp	x2, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403280:	add	x1, sp, #0x1, lsl #12
  403284:	add	x2, x2, #0x720
  403288:	add	x1, x1, #0xe0
  40328c:	mov	w0, #0x11                  	// #17
  403290:	str	wzr, [sp, #4456]
  403294:	bl	4026e0 <sigaction@plt>
  403298:	adrp	x19, 407000 <ferror@plt+0x4570>
  40329c:	add	x19, x19, #0xd80
  4032a0:	b	4032c4 <ferror@plt+0x834>
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	mov	x0, xzr
  4032ac:	mov	x1, x19
  4032b0:	bl	402950 <dcgettext@plt>
  4032b4:	bl	402790 <warn@plt>
  4032b8:	ldr	x20, [x20]
  4032bc:	cmp	x20, x21
  4032c0:	b.eq	403b44 <ferror@plt+0x10b4>  // b.none
  4032c4:	ldr	w8, [x20, #40]
  4032c8:	cmp	w8, #0xf
  4032cc:	b.gt	403b44 <ferror@plt+0x10b4>
  4032d0:	bl	4024e0 <fork@plt>
  4032d4:	cmn	w0, #0x1
  4032d8:	str	w0, [x20, #44]
  4032dc:	b.eq	4032a4 <ferror@plt+0x814>  // b.none
  4032e0:	cbnz	w0, 4032b8 <ferror@plt+0x828>
  4032e4:	add	x8, sp, #0x1, lsl #12
  4032e8:	add	x8, x8, #0xe0
  4032ec:	add	x0, x8, #0x8
  4032f0:	str	xzr, [sp, #4320]
  4032f4:	bl	4025e0 <sigemptyset@plt>
  4032f8:	add	x1, sp, #0x1, lsl #12
  4032fc:	add	x1, x1, #0xe0
  403300:	mov	w0, #0x11                  	// #17
  403304:	mov	x2, xzr
  403308:	str	wzr, [sp, #4456]
  40330c:	bl	4026e0 <sigaction@plt>
  403310:	ldr	w19, [x20, #36]
  403314:	bl	402550 <getpid@plt>
  403318:	mov	w24, w0
  40331c:	mov	w0, wzr
  403320:	bl	402410 <getpgid@plt>
  403324:	mov	w26, w0
  403328:	bl	4025c0 <getppid@plt>
  40332c:	bl	402410 <getpgid@plt>
  403330:	mov	w22, w0
  403334:	mov	w0, w19
  403338:	bl	402700 <tcgetpgrp@plt>
  40333c:	ldrb	w8, [x20, #32]
  403340:	tbnz	w8, #1, 4034a8 <ferror@plt+0xa18>
  403344:	mov	w23, w0
  403348:	cmp	w26, w0
  40334c:	b.eq	40343c <ferror@plt+0x9ac>  // b.none
  403350:	cmp	w22, w23
  403354:	b.eq	40343c <ferror@plt+0x9ac>  // b.none
  403358:	mov	w0, wzr
  40335c:	bl	4023b0 <getsid@plt>
  403360:	cmp	w24, w0
  403364:	b.eq	403390 <ferror@plt+0x900>  // b.none
  403368:	mov	w0, wzr
  40336c:	bl	402410 <getpgid@plt>
  403370:	cmp	w24, w0
  403374:	b.ne	40338c <ferror@plt+0x8fc>  // b.any
  403378:	bl	4025c0 <getppid@plt>
  40337c:	bl	402410 <getpgid@plt>
  403380:	mov	w1, w0
  403384:	mov	w0, wzr
  403388:	bl	4027d0 <setpgid@plt>
  40338c:	bl	402940 <setsid@plt>
  403390:	add	x9, sp, #0x1, lsl #12
  403394:	add	x9, x9, #0xe0
  403398:	mov	w8, #0x1                   	// #1
  40339c:	add	x0, x9, #0x8
  4033a0:	str	x8, [sp, #4320]
  4033a4:	bl	4025e0 <sigemptyset@plt>
  4033a8:	adrp	x2, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4033ac:	add	x1, sp, #0x1, lsl #12
  4033b0:	add	x2, x2, #0x688
  4033b4:	add	x1, x1, #0xe0
  4033b8:	mov	w0, #0x1                   	// #1
  4033bc:	str	wzr, [sp, #4456]
  4033c0:	bl	4026e0 <sigaction@plt>
  4033c4:	cmp	w23, #0x1
  4033c8:	b.lt	4033dc <ferror@plt+0x94c>  // b.tstop
  4033cc:	mov	w1, #0x5422                	// #21538
  4033d0:	mov	w2, #0x1                   	// #1
  4033d4:	mov	w0, wzr
  4033d8:	bl	402a60 <ioctl@plt>
  4033dc:	adrp	x1, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4033e0:	add	x1, x1, #0x688
  4033e4:	mov	w0, #0x1                   	// #1
  4033e8:	mov	x2, xzr
  4033ec:	bl	4026e0 <sigaction@plt>
  4033f0:	cmp	w19, #0x1
  4033f4:	b.lt	403420 <ferror@plt+0x990>  // b.tstop
  4033f8:	mov	w0, wzr
  4033fc:	bl	4026d0 <close@plt>
  403400:	cmp	w19, #0x1
  403404:	b.eq	403420 <ferror@plt+0x990>  // b.none
  403408:	mov	w0, #0x1                   	// #1
  40340c:	bl	4026d0 <close@plt>
  403410:	cmp	w19, #0x3
  403414:	b.lt	403420 <ferror@plt+0x990>  // b.tstop
  403418:	mov	w0, #0x2                   	// #2
  40341c:	bl	4026d0 <close@plt>
  403420:	mov	w1, #0x540e                	// #21518
  403424:	mov	w2, #0x1                   	// #1
  403428:	mov	w0, w19
  40342c:	bl	402a60 <ioctl@plt>
  403430:	mov	w0, w19
  403434:	mov	w1, w22
  403438:	bl	4023f0 <tcsetpgrp@plt>
  40343c:	mov	w0, w19
  403440:	mov	w1, wzr
  403444:	bl	402990 <dup2@plt>
  403448:	mov	w1, #0x1                   	// #1
  40344c:	mov	w0, w19
  403450:	mov	w21, #0x1                   	// #1
  403454:	bl	402990 <dup2@plt>
  403458:	mov	w1, #0x2                   	// #2
  40345c:	mov	w0, w19
  403460:	bl	402990 <dup2@plt>
  403464:	mov	w19, #0x3                   	// #3
  403468:	adrp	x22, 421000 <__progname@@GLIBC_2.17+0x7c20>
  40346c:	str	wzr, [x20, #36]
  403470:	b	403480 <ferror@plt+0x9f0>
  403474:	add	w19, w19, #0x1
  403478:	cmp	w19, #0x20
  40347c:	b.eq	4034a8 <ferror@plt+0xa18>  // b.none
  403480:	ldr	w8, [x22, #1024]
  403484:	lsl	w23, w21, w19
  403488:	tst	w8, w23
  40348c:	b.eq	403474 <ferror@plt+0x9e4>  // b.none
  403490:	mov	w0, w19
  403494:	bl	4026d0 <close@plt>
  403498:	ldr	w8, [x22, #1024]
  40349c:	bic	w8, w8, w23
  4034a0:	str	w8, [x22, #1024]
  4034a4:	b	403474 <ferror@plt+0x9e4>
  4034a8:	adrp	x9, 407000 <ferror@plt+0x4570>
  4034ac:	ldr	q0, [x9, #2768]
  4034b0:	ldr	x24, [sp, #16]
  4034b4:	add	x8, sp, #0x1, lsl #12
  4034b8:	add	x8, x8, #0xe0
  4034bc:	adrp	x19, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4034c0:	adrp	x28, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4034c4:	add	x22, x20, #0x44
  4034c8:	add	x19, x19, #0x440
  4034cc:	add	x28, x28, #0x408
  4034d0:	mov	w21, #0x1                   	// #1
  4034d4:	add	x8, x8, #0x8
  4034d8:	str	x8, [sp, #8]
  4034dc:	str	q0, [sp, #32]
  4034e0:	b	403520 <ferror@plt+0xa90>
  4034e4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4034e8:	mov	w2, #0x5                   	// #5
  4034ec:	add	x1, x1, #0xd3b
  4034f0:	bl	402950 <dcgettext@plt>
  4034f4:	bl	402790 <warn@plt>
  4034f8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4034fc:	ldr	x23, [x8, #960]
  403500:	adrp	x1, 407000 <ferror@plt+0x4570>
  403504:	mov	w2, #0x5                   	// #5
  403508:	mov	x0, xzr
  40350c:	add	x1, x1, #0xd62
  403510:	bl	402950 <dcgettext@plt>
  403514:	mov	x1, x0
  403518:	mov	x0, x23
  40351c:	bl	402a40 <fprintf@plt>
  403520:	ldr	x26, [x24, #8]
  403524:	ldr	w8, [sp, #28]
  403528:	cbz	w8, 4039ec <ferror@plt+0xf5c>
  40352c:	mov	w25, wzr
  403530:	ldrb	w8, [x20, #32]
  403534:	tbz	w8, #0, 403580 <ferror@plt+0xaf0>
  403538:	ldp	q0, q1, [x22]
  40353c:	ldr	q2, [x22, #32]
  403540:	ldur	q3, [x22, #44]
  403544:	add	x9, sp, #0x1, lsl #12
  403548:	str	q0, [sp, #4320]
  40354c:	ldr	w8, [sp, #4324]
  403550:	add	x9, x9, #0xd
  403554:	stur	q3, [x9, #255]
  403558:	mov	w9, #0x5                   	// #5
  40355c:	orr	w8, w8, w9
  403560:	str	q1, [sp, #4336]
  403564:	str	q2, [sp, #4352]
  403568:	str	w8, [sp, #4324]
  40356c:	ldr	w0, [x20, #36]
  403570:	add	x2, sp, #0x1, lsl #12
  403574:	add	x2, x2, #0xe0
  403578:	mov	w1, #0x1                   	// #1
  40357c:	bl	402900 <tcsetattr@plt>
  403580:	ldr	x23, [x20, #24]
  403584:	cbnz	x23, 4035a4 <ferror@plt+0xb14>
  403588:	ldr	w0, [x20, #36]
  40358c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403590:	add	x1, x1, #0xff3
  403594:	bl	402630 <fdopen@plt>
  403598:	mov	x23, x0
  40359c:	str	x0, [x20, #24]
  4035a0:	cbz	x0, 403630 <ferror@plt+0xba0>
  4035a4:	cbz	w25, 4035bc <ferror@plt+0xb2c>
  4035a8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	mov	x0, xzr
  4035b4:	add	x1, x1, #0xff6
  4035b8:	b	403618 <ferror@plt+0xb88>
  4035bc:	ldrb	w8, [x26]
  4035c0:	cmp	w8, #0x2a
  4035c4:	b.hi	403afc <ferror@plt+0x106c>  // b.pmore
  4035c8:	mov	x9, #0x1                   	// #1
  4035cc:	lsl	x8, x21, x8
  4035d0:	movk	x9, #0x402, lsl #32
  4035d4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4035d8:	tst	x8, x9
  4035dc:	add	x1, x1, #0x77
  4035e0:	b.eq	4035ec <ferror@plt+0xb5c>  // b.none
  4035e4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4035e8:	add	x1, x1, #0x9b
  4035ec:	mov	w2, #0x5                   	// #5
  4035f0:	mov	x0, xzr
  4035f4:	bl	402950 <dcgettext@plt>
  4035f8:	mov	x1, x0
  4035fc:	mov	x0, x23
  403600:	bl	402a40 <fprintf@plt>
  403604:	ldr	x23, [x20, #24]
  403608:	adrp	x1, 408000 <ferror@plt+0x5570>
  40360c:	mov	w2, #0x5                   	// #5
  403610:	mov	x0, xzr
  403614:	add	x1, x1, #0xb8
  403618:	bl	402950 <dcgettext@plt>
  40361c:	mov	x1, x0
  403620:	mov	x0, x23
  403624:	bl	402a40 <fprintf@plt>
  403628:	ldr	x0, [x20, #24]
  40362c:	bl	402890 <fflush@plt>
  403630:	ldrb	w8, [x20, #32]
  403634:	tbnz	w8, #0, 4039c8 <ferror@plt+0xf38>
  403638:	ldrb	w8, [x20, #32]
  40363c:	mov	x27, x19
  403640:	tbnz	w8, #1, 4039e4 <ferror@plt+0xf54>
  403644:	ldp	q1, q0, [x22]
  403648:	ldr	w23, [x20, #36]
  40364c:	ldr	q2, [x22, #32]
  403650:	ldur	q3, [x22, #44]
  403654:	stp	q1, q0, [sp, #224]
  403658:	ldr	w8, [sp, #224]
  40365c:	ldr	w9, [sp, #236]
  403660:	add	x10, sp, #0xd
  403664:	stur	q3, [x10, #255]
  403668:	mov	w10, #0xfffffe86            	// #-378
  40366c:	and	w8, w8, #0xffffe1ff
  403670:	and	w9, w9, w10
  403674:	add	x2, sp, #0xe0
  403678:	mov	w1, #0x2                   	// #2
  40367c:	mov	w0, w23
  403680:	str	q2, [sp, #256]
  403684:	str	w8, [sp, #224]
  403688:	str	w9, [sp, #236]
  40368c:	bl	402900 <tcsetattr@plt>
  403690:	mov	w24, w0
  403694:	ldr	x0, [sp, #8]
  403698:	bl	4025e0 <sigemptyset@plt>
  40369c:	adrp	x8, 404000 <ferror@plt+0x1570>
  4036a0:	add	x1, sp, #0x1, lsl #12
  4036a4:	add	x8, x8, #0xa30
  4036a8:	add	x1, x1, #0xe0
  4036ac:	mov	w0, #0xe                   	// #14
  4036b0:	mov	x2, xzr
  4036b4:	str	x8, [sp, #4320]
  4036b8:	str	wzr, [sp, #4456]
  4036bc:	bl	4026e0 <sigaction@plt>
  4036c0:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4036c4:	ldr	w0, [x8, #1020]
  4036c8:	cbz	w0, 4036d0 <ferror@plt+0xc40>
  4036cc:	bl	402a20 <alarm@plt>
  4036d0:	mov	x8, x28
  4036d4:	strb	wzr, [x8, #56]!
  4036d8:	adrp	x9, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4036dc:	str	x8, [x9, #1032]
  4036e0:	ldrb	w8, [x20, #32]
  4036e4:	str	wzr, [x20, #56]
  4036e8:	tbz	w8, #0, 40370c <ferror@plt+0xc7c>
  4036ec:	ldr	w8, [sp, #232]
  4036f0:	and	w8, w8, #0x300
  4036f4:	cbnz	w8, 403854 <ferror@plt+0xdc4>
  4036f8:	b	40370c <ferror@plt+0xc7c>
  4036fc:	adrp	x9, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403700:	str	x8, [x9, #1032]
  403704:	ldr	w8, [x20, #56]
  403708:	cbnz	w8, 403a0c <ferror@plt+0xf7c>
  40370c:	add	x1, sp, #0xdc
  403710:	mov	w2, #0x1                   	// #1
  403714:	mov	w0, w23
  403718:	bl	4028e0 <read@plt>
  40371c:	cmp	x0, #0x1
  403720:	b.lt	4037a8 <ferror@plt+0xd18>  // b.tstop
  403724:	ldrsb	w8, [sp, #220]
  403728:	cmp	w8, #0x15
  40372c:	b.hi	4037ec <ferror@plt+0xd5c>  // b.pmore
  403730:	adrp	x11, 407000 <ferror@plt+0x4570>
  403734:	add	x11, x11, #0xb74
  403738:	adr	x9, 40374c <ferror@plt+0xcbc>
  40373c:	ldrb	w10, [x11, x8]
  403740:	add	x9, x9, x10, lsl #2
  403744:	mov	x27, xzr
  403748:	br	x9
  40374c:	mov	w8, #0x15                  	// #21
  403750:	str	w8, [x20, #52]
  403754:	mov	x9, x28
  403758:	ldr	x8, [x9], #56
  40375c:	cmp	x8, x9
  403760:	b.ls	403704 <ferror@plt+0xc74>  // b.plast
  403764:	adrp	x9, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403768:	add	x9, x9, #0x3f8
  40376c:	sub	x9, x8, x9
  403770:	sub	x9, x9, #0x48
  403774:	cmp	x9, #0x2
  403778:	b.cc	403798 <ferror@plt+0xd08>  // b.lo, b.ul, b.last
  40377c:	and	x10, x9, #0xfffffffffffffffe
  403780:	sub	x8, x8, x10
  403784:	mov	x11, x10
  403788:	subs	x11, x11, #0x2
  40378c:	b.ne	403788 <ferror@plt+0xcf8>  // b.any
  403790:	cmp	x9, x10
  403794:	b.eq	4036fc <ferror@plt+0xc6c>  // b.none
  403798:	sub	x8, x8, #0x1
  40379c:	cmp	x8, x19
  4037a0:	b.hi	403798 <ferror@plt+0xd08>  // b.pmore
  4037a4:	b	4036fc <ferror@plt+0xc6c>
  4037a8:	bl	402a00 <__errno_location@plt>
  4037ac:	ldr	w8, [x0]
  4037b0:	cmp	w8, #0x16
  4037b4:	b.hi	403b24 <ferror@plt+0x1094>  // b.pmore
  4037b8:	lsl	w8, w21, w8
  4037bc:	mov	w9, #0x810                 	// #2064
  4037c0:	tst	w8, w9
  4037c4:	b.eq	403a30 <ferror@plt+0xfa0>  // b.none
  4037c8:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4037cc:	ldr	w8, [x8, #1028]
  4037d0:	cbnz	w8, 403a40 <ferror@plt+0xfb0>
  4037d4:	ldr	q0, [sp, #32]
  4037d8:	sub	x0, x29, #0xa0
  4037dc:	mov	x1, xzr
  4037e0:	stur	q0, [x29, #-160]
  4037e4:	bl	402800 <nanosleep@plt>
  4037e8:	b	403704 <ferror@plt+0xc74>
  4037ec:	cmp	w8, #0x7f
  4037f0:	b.ne	403810 <ferror@plt+0xd80>  // b.any
  4037f4:	str	w8, [x20, #48]
  4037f8:	mov	x9, x28
  4037fc:	ldr	x8, [x9], #56
  403800:	cmp	x8, x9
  403804:	b.ls	403704 <ferror@plt+0xc74>  // b.plast
  403808:	sub	x8, x8, #0x1
  40380c:	b	4036fc <ferror@plt+0xc6c>
  403810:	adrp	x10, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403814:	add	x10, x10, #0x3f8
  403818:	ldr	x9, [x10, #16]
  40381c:	sub	x10, x9, x10
  403820:	sub	x10, x10, #0x48
  403824:	cmp	x10, #0x7e
  403828:	b.hi	403a74 <ferror@plt+0xfe4>  // b.pmore
  40382c:	and	w8, w8, #0xff
  403830:	add	x10, x9, #0x1
  403834:	adrp	x11, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403838:	str	x10, [x11, #1032]
  40383c:	strb	w8, [x9]
  403840:	b	403704 <ferror@plt+0xc74>
  403844:	adrp	x9, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403848:	str	x8, [x9, #1032]
  40384c:	ldr	w8, [x20, #56]
  403850:	cbnz	w8, 403a0c <ferror@plt+0xf7c>
  403854:	add	x1, sp, #0xdc
  403858:	mov	w2, #0x1                   	// #1
  40385c:	mov	w0, w23
  403860:	bl	4028e0 <read@plt>
  403864:	cmp	x0, #0x0
  403868:	b.le	403930 <ferror@plt+0xea0>
  40386c:	ldrb	w9, [sp, #220]
  403870:	and	w8, w9, #0x7f
  403874:	cmp	w8, w9, sxtb
  403878:	b.eq	4038b0 <ferror@plt+0xe20>  // b.none
  40387c:	and	w9, w8, #0x1
  403880:	add	w9, w9, w8, lsr #3
  403884:	add	w9, w9, w8, lsr #4
  403888:	add	w9, w9, w8, lsr #5
  40388c:	add	w9, w9, w8, lsr #6
  403890:	add	w9, w9, w8, lsr #1
  403894:	add	w9, w9, w8, lsr #2
  403898:	ldr	w10, [x20, #60]
  40389c:	add	w9, w9, #0x1
  4038a0:	tst	w9, #0x1
  4038a4:	cinc	w9, w21, eq  // eq = none
  4038a8:	orr	w9, w10, w9
  4038ac:	str	w9, [x20, #60]
  4038b0:	cmp	w8, #0x15
  4038b4:	b.hi	403974 <ferror@plt+0xee4>  // b.pmore
  4038b8:	adrp	x11, 407000 <ferror@plt+0x4570>
  4038bc:	add	x11, x11, #0xb5e
  4038c0:	adr	x9, 4038d4 <ferror@plt+0xe44>
  4038c4:	ldrb	w10, [x11, x8]
  4038c8:	add	x9, x9, x10, lsl #2
  4038cc:	mov	x27, xzr
  4038d0:	br	x9
  4038d4:	mov	w8, #0x15                  	// #21
  4038d8:	str	w8, [x20, #52]
  4038dc:	mov	x9, x28
  4038e0:	ldr	x8, [x9], #56
  4038e4:	cmp	x8, x9
  4038e8:	b.ls	40384c <ferror@plt+0xdbc>  // b.plast
  4038ec:	adrp	x9, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4038f0:	add	x9, x9, #0x3f8
  4038f4:	sub	x9, x8, x9
  4038f8:	sub	x9, x9, #0x48
  4038fc:	cmp	x9, #0x2
  403900:	b.cc	403920 <ferror@plt+0xe90>  // b.lo, b.ul, b.last
  403904:	and	x10, x9, #0xfffffffffffffffe
  403908:	sub	x8, x8, x10
  40390c:	mov	x11, x10
  403910:	subs	x11, x11, #0x2
  403914:	b.ne	403910 <ferror@plt+0xe80>  // b.any
  403918:	cmp	x9, x10
  40391c:	b.eq	403844 <ferror@plt+0xdb4>  // b.none
  403920:	sub	x8, x8, #0x1
  403924:	cmp	x8, x19
  403928:	b.hi	403920 <ferror@plt+0xe90>  // b.pmore
  40392c:	b	403844 <ferror@plt+0xdb4>
  403930:	bl	402a00 <__errno_location@plt>
  403934:	ldr	w8, [x0]
  403938:	cmp	w8, #0x16
  40393c:	b.hi	403b24 <ferror@plt+0x1094>  // b.pmore
  403940:	lsl	w8, w21, w8
  403944:	mov	w9, #0x810                 	// #2064
  403948:	tst	w8, w9
  40394c:	b.eq	403a30 <ferror@plt+0xfa0>  // b.none
  403950:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403954:	ldr	w8, [x8, #1028]
  403958:	cbnz	w8, 403a40 <ferror@plt+0xfb0>
  40395c:	ldr	q0, [sp, #32]
  403960:	sub	x0, x29, #0xa0
  403964:	mov	x1, xzr
  403968:	stur	q0, [x29, #-160]
  40396c:	bl	402800 <nanosleep@plt>
  403970:	b	40384c <ferror@plt+0xdbc>
  403974:	cmp	w8, #0x7f
  403978:	b.ne	403998 <ferror@plt+0xf08>  // b.any
  40397c:	str	w8, [x20, #48]
  403980:	mov	x9, x28
  403984:	ldr	x8, [x9], #56
  403988:	cmp	x8, x9
  40398c:	b.ls	40384c <ferror@plt+0xdbc>  // b.plast
  403990:	sub	x8, x8, #0x1
  403994:	b	403844 <ferror@plt+0xdb4>
  403998:	adrp	x10, 421000 <__progname@@GLIBC_2.17+0x7c20>
  40399c:	add	x10, x10, #0x3f8
  4039a0:	ldr	x9, [x10, #16]
  4039a4:	sub	x10, x9, x10
  4039a8:	sub	x10, x10, #0x48
  4039ac:	cmp	x10, #0x7f
  4039b0:	b.cs	403a74 <ferror@plt+0xfe4>  // b.hs, b.nlast
  4039b4:	add	x10, x9, #0x1
  4039b8:	adrp	x11, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4039bc:	str	x10, [x11, #1032]
  4039c0:	strb	w8, [x9]
  4039c4:	b	40384c <ferror@plt+0xdbc>
  4039c8:	ldr	w0, [x20, #36]
  4039cc:	mov	w1, #0x1                   	// #1
  4039d0:	mov	x2, x22
  4039d4:	bl	402900 <tcsetattr@plt>
  4039d8:	ldrb	w8, [x20, #32]
  4039dc:	mov	x27, x19
  4039e0:	tbz	w8, #1, 403644 <ferror@plt+0xbb4>
  4039e4:	cbnz	x27, 403ab8 <ferror@plt+0x1028>
  4039e8:	b	403f08 <ferror@plt+0x1478>
  4039ec:	cbz	x26, 40352c <ferror@plt+0xa9c>
  4039f0:	ldrb	w8, [x26]
  4039f4:	mov	w25, #0x1                   	// #1
  4039f8:	cmp	w8, #0x21
  4039fc:	b.eq	403530 <ferror@plt+0xaa0>  // b.none
  403a00:	cmp	w8, #0x2a
  403a04:	b.eq	403530 <ferror@plt+0xaa0>  // b.none
  403a08:	b	40352c <ferror@plt+0xa9c>
  403a0c:	mov	x27, x19
  403a10:	mov	w0, wzr
  403a14:	bl	402a20 <alarm@plt>
  403a18:	cbnz	w24, 403a9c <ferror@plt+0x100c>
  403a1c:	mov	w1, #0x2                   	// #2
  403a20:	mov	w0, w23
  403a24:	mov	x2, x22
  403a28:	bl	402900 <tcsetattr@plt>
  403a2c:	b	403a9c <ferror@plt+0x100c>
  403a30:	mov	w9, #0x2d                  	// #45
  403a34:	movk	w9, #0x40, lsl #16
  403a38:	tst	w8, w9
  403a3c:	b.eq	403b24 <ferror@plt+0x1094>  // b.none
  403a40:	mov	x27, xzr
  403a44:	mov	w0, wzr
  403a48:	bl	402a20 <alarm@plt>
  403a4c:	cbnz	w24, 403a9c <ferror@plt+0x100c>
  403a50:	b	403a1c <ferror@plt+0xf8c>
  403a54:	mov	x27, x28
  403a58:	ldr	x9, [x27], #56
  403a5c:	strb	wzr, [x9]
  403a60:	str	w8, [x20, #56]
  403a64:	mov	w0, wzr
  403a68:	bl	402a20 <alarm@plt>
  403a6c:	cbnz	w24, 403a9c <ferror@plt+0x100c>
  403a70:	b	403a1c <ferror@plt+0xf8c>
  403a74:	adrp	x8, 419000 <ferror@plt+0x16570>
  403a78:	ldr	x0, [x8, #960]
  403a7c:	ldr	x2, [x20, #16]
  403a80:	adrp	x1, 408000 <ferror@plt+0x5570>
  403a84:	add	x1, x1, #0xea
  403a88:	bl	402a40 <fprintf@plt>
  403a8c:	mov	x27, xzr
  403a90:	mov	w0, wzr
  403a94:	bl	402a20 <alarm@plt>
  403a98:	cbz	w24, 403a1c <ferror@plt+0xf8c>
  403a9c:	mov	x0, x20
  403aa0:	bl	4045d8 <ferror@plt+0x1b48>
  403aa4:	adrp	x0, 408000 <ferror@plt+0x5570>
  403aa8:	add	x0, x0, #0x107
  403aac:	bl	402740 <puts@plt>
  403ab0:	ldr	x24, [sp, #16]
  403ab4:	cbz	x27, 403f08 <ferror@plt+0x1478>
  403ab8:	cbnz	w25, 403f64 <ferror@plt+0x14d4>
  403abc:	ldrb	w8, [x26]
  403ac0:	cmp	w8, #0x2a
  403ac4:	b.hi	403adc <ferror@plt+0x104c>  // b.pmore
  403ac8:	mov	x9, #0x1                   	// #1
  403acc:	lsl	x8, x21, x8
  403ad0:	movk	x9, #0x402, lsl #32
  403ad4:	tst	x8, x9
  403ad8:	b.ne	403bd4 <ferror@plt+0x1144>  // b.any
  403adc:	mov	x0, x27
  403ae0:	mov	x1, x26
  403ae4:	bl	4028c0 <crypt@plt>
  403ae8:	cbz	x0, 4034e4 <ferror@plt+0xa54>
  403aec:	ldr	x1, [x24, #8]
  403af0:	bl	402780 <strcmp@plt>
  403af4:	cbnz	w0, 4034f8 <ferror@plt+0xa68>
  403af8:	b	403bd4 <ferror@plt+0x1144>
  403afc:	adrp	x1, 408000 <ferror@plt+0x5570>
  403b00:	add	x1, x1, #0x77
  403b04:	b	4035ec <ferror@plt+0xb5c>
  403b08:	mov	x27, x28
  403b0c:	ldr	x8, [x27], #56
  403b10:	strb	wzr, [x8]
  403b14:	mov	w0, wzr
  403b18:	bl	402a20 <alarm@plt>
  403b1c:	cbnz	w24, 403a9c <ferror@plt+0x100c>
  403b20:	b	403a1c <ferror@plt+0xf8c>
  403b24:	adrp	x1, 408000 <ferror@plt+0x5570>
  403b28:	mov	w2, #0x5                   	// #5
  403b2c:	mov	x0, xzr
  403b30:	add	x1, x1, #0xdb
  403b34:	bl	402950 <dcgettext@plt>
  403b38:	ldr	x1, [x20, #16]
  403b3c:	bl	402790 <warn@plt>
  403b40:	b	403a40 <ferror@plt+0xfb0>
  403b44:	add	x2, sp, #0x30
  403b48:	mov	w3, #0x4                   	// #4
  403b4c:	mov	w0, wzr
  403b50:	mov	w1, wzr
  403b54:	str	wzr, [sp, #64]
  403b58:	bl	402690 <waitid@plt>
  403b5c:	cbz	w0, 403b7c <ferror@plt+0x10ec>
  403b60:	tbz	w0, #31, 40416c <ferror@plt+0x16dc>
  403b64:	bl	402a00 <__errno_location@plt>
  403b68:	ldr	w8, [x0]
  403b6c:	cmp	w8, #0x4
  403b70:	b.eq	403b44 <ferror@plt+0x10b4>  // b.none
  403b74:	cmp	w8, #0xa
  403b78:	b.ne	40416c <ferror@plt+0x16dc>  // b.any
  403b7c:	ldr	x20, [sp, #200]
  403b80:	add	x21, sp, #0xc8
  403b84:	cmp	x20, x21
  403b88:	b.eq	403f94 <ferror@plt+0x1504>  // b.none
  403b8c:	mov	w19, wzr
  403b90:	mov	w22, #0xffffffff            	// #-1
  403b94:	b	403bb0 <ferror@plt+0x1120>
  403b98:	mov	w1, #0xf                   	// #15
  403b9c:	bl	4024c0 <kill@plt>
  403ba0:	add	w19, w19, #0x1
  403ba4:	ldr	x20, [x20]
  403ba8:	cmp	x20, x21
  403bac:	b.eq	403f98 <ferror@plt+0x1508>  // b.none
  403bb0:	ldr	w8, [x20, #36]
  403bb4:	tbnz	w8, #31, 403ba4 <ferror@plt+0x1114>
  403bb8:	ldr	w0, [x20, #44]
  403bbc:	tbnz	w0, #31, 403ba4 <ferror@plt+0x1114>
  403bc0:	ldr	w8, [sp, #64]
  403bc4:	cmp	w0, w8
  403bc8:	b.ne	403b98 <ferror@plt+0x1108>  // b.any
  403bcc:	str	w22, [x20, #44]
  403bd0:	b	403ba4 <ferror@plt+0x1114>
  403bd4:	ldr	x0, [x24, #32]
  403bd8:	bl	4027e0 <chdir@plt>
  403bdc:	cbz	w0, 403c3c <ferror@plt+0x11ac>
  403be0:	adrp	x1, 408000 <ferror@plt+0x5570>
  403be4:	add	x1, x1, #0x109
  403be8:	mov	w2, #0x5                   	// #5
  403bec:	mov	x0, xzr
  403bf0:	bl	402950 <dcgettext@plt>
  403bf4:	ldr	x1, [x24, #32]
  403bf8:	bl	402790 <warn@plt>
  403bfc:	adrp	x1, 408000 <ferror@plt+0x5570>
  403c00:	add	x1, x1, #0x125
  403c04:	mov	w2, #0x5                   	// #5
  403c08:	mov	x0, xzr
  403c0c:	bl	402950 <dcgettext@plt>
  403c10:	bl	4029f0 <printf@plt>
  403c14:	adrp	x0, 407000 <ferror@plt+0x4570>
  403c18:	add	x0, x0, #0xf41
  403c1c:	bl	4027e0 <chdir@plt>
  403c20:	cbz	w0, 403c3c <ferror@plt+0x11ac>
  403c24:	adrp	x1, 408000 <ferror@plt+0x5570>
  403c28:	add	x1, x1, #0x142
  403c2c:	mov	w2, #0x5                   	// #5
  403c30:	mov	x0, xzr
  403c34:	bl	402950 <dcgettext@plt>
  403c38:	bl	402790 <warn@plt>
  403c3c:	adrp	x0, 408000 <ferror@plt+0x5570>
  403c40:	add	x0, x0, #0x169
  403c44:	bl	402a10 <getenv@plt>
  403c48:	mov	x19, x0
  403c4c:	cbnz	x0, 403c7c <ferror@plt+0x11ec>
  403c50:	adrp	x0, 408000 <ferror@plt+0x5570>
  403c54:	add	x0, x0, #0x171
  403c58:	bl	402a10 <getenv@plt>
  403c5c:	mov	x19, x0
  403c60:	cbnz	x0, 403c7c <ferror@plt+0x11ec>
  403c64:	ldr	x8, [x24, #40]
  403c68:	adrp	x10, 408000 <ferror@plt+0x5570>
  403c6c:	add	x10, x10, #0x179
  403c70:	ldrb	w9, [x8]
  403c74:	cmp	w9, #0x0
  403c78:	csel	x19, x10, x8, eq  // eq = none
  403c7c:	mov	w1, #0x2f                  	// #47
  403c80:	mov	x0, x19
  403c84:	mov	w21, #0x2f                  	// #47
  403c88:	bl	4026f0 <strrchr@plt>
  403c8c:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403c90:	ldrb	w8, [x8, #1016]
  403c94:	cmp	x0, #0x0
  403c98:	adrp	x9, 408000 <ferror@plt+0x5570>
  403c9c:	adrp	x10, 408000 <ferror@plt+0x5570>
  403ca0:	csinc	x3, x19, x0, eq  // eq = none
  403ca4:	add	x9, x9, #0xe7
  403ca8:	add	x10, x10, #0x181
  403cac:	cmp	w8, #0x0
  403cb0:	add	x0, sp, #0x1, lsl #12
  403cb4:	csel	x2, x10, x9, ne  // ne = any
  403cb8:	add	x0, x0, #0xe0
  403cbc:	mov	w1, #0x1000                	// #4096
  403cc0:	bl	4024f0 <snprintf@plt>
  403cc4:	add	x0, sp, #0xe0
  403cc8:	mov	w1, #0x1000                	// #4096
  403ccc:	bl	402380 <getcwd@plt>
  403cd0:	cbnz	x0, 403cd8 <ferror@plt+0x1248>
  403cd4:	strh	w21, [sp, #224]
  403cd8:	adrp	x0, 408000 <ferror@plt+0x5570>
  403cdc:	add	x0, x0, #0x185
  403ce0:	add	x1, sp, #0xe0
  403ce4:	mov	w2, #0x1                   	// #1
  403ce8:	bl	402470 <setenv@plt>
  403cec:	cbnz	w0, 403f3c <ferror@plt+0x14ac>
  403cf0:	adrp	x0, 408000 <ferror@plt+0x5570>
  403cf4:	adrp	x1, 407000 <ferror@plt+0x4570>
  403cf8:	add	x0, x0, #0x18a
  403cfc:	add	x1, x1, #0xf98
  403d00:	mov	w2, #0x1                   	// #1
  403d04:	bl	402470 <setenv@plt>
  403d08:	cbnz	w0, 403f6c <ferror@plt+0x14dc>
  403d0c:	adrp	x0, 408000 <ferror@plt+0x5570>
  403d10:	adrp	x1, 407000 <ferror@plt+0x4570>
  403d14:	add	x0, x0, #0x192
  403d18:	add	x1, x1, #0xf98
  403d1c:	mov	w2, #0x1                   	// #1
  403d20:	bl	402470 <setenv@plt>
  403d24:	cbnz	w0, 4040b4 <ferror@plt+0x1624>
  403d28:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403d2c:	ldrb	w8, [x8, #1016]
  403d30:	tbnz	w8, #0, 403d50 <ferror@plt+0x12c0>
  403d34:	adrp	x0, 408000 <ferror@plt+0x5570>
  403d38:	adrp	x1, 408000 <ferror@plt+0x5570>
  403d3c:	add	x0, x0, #0x197
  403d40:	add	x1, x1, #0x19d
  403d44:	mov	w2, #0x1                   	// #1
  403d48:	bl	402470 <setenv@plt>
  403d4c:	cbnz	w0, 404104 <ferror@plt+0x1674>
  403d50:	adrp	x0, 408000 <ferror@plt+0x5570>
  403d54:	add	x0, x0, #0x16b
  403d58:	mov	w2, #0x1                   	// #1
  403d5c:	mov	x1, x19
  403d60:	bl	402470 <setenv@plt>
  403d64:	cbnz	w0, 4040dc <ferror@plt+0x164c>
  403d68:	adrp	x21, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403d6c:	add	x21, x21, #0x4c0
  403d70:	add	x1, x21, #0x130
  403d74:	mov	w0, #0x2                   	// #2
  403d78:	mov	x2, xzr
  403d7c:	bl	4026e0 <sigaction@plt>
  403d80:	add	x1, x21, #0x98
  403d84:	mov	w0, #0x14                  	// #20
  403d88:	mov	x2, xzr
  403d8c:	bl	4026e0 <sigaction@plt>
  403d90:	mov	w0, #0x3                   	// #3
  403d94:	mov	x1, x21
  403d98:	mov	x2, xzr
  403d9c:	bl	4026e0 <sigaction@plt>
  403da0:	sub	x8, x29, #0xa0
  403da4:	add	x0, x8, #0x8
  403da8:	stur	xzr, [x29, #-160]
  403dac:	bl	4025e0 <sigemptyset@plt>
  403db0:	sub	x1, x29, #0xa0
  403db4:	mov	w0, #0x1                   	// #1
  403db8:	mov	x2, xzr
  403dbc:	stur	wzr, [x29, #-24]
  403dc0:	bl	4026e0 <sigaction@plt>
  403dc4:	add	x1, sp, #0x1, lsl #12
  403dc8:	add	x1, x1, #0xe0
  403dcc:	add	x21, sp, #0x1, lsl #12
  403dd0:	mov	x0, x19
  403dd4:	mov	x2, xzr
  403dd8:	add	x21, x21, #0xe0
  403ddc:	bl	402400 <execl@plt>
  403de0:	adrp	x1, 408000 <ferror@plt+0x5570>
  403de4:	add	x1, x1, #0x19f
  403de8:	mov	w2, #0x5                   	// #5
  403dec:	mov	x0, xzr
  403df0:	bl	402950 <dcgettext@plt>
  403df4:	mov	x1, x19
  403df8:	bl	402790 <warn@plt>
  403dfc:	adrp	x0, 408000 <ferror@plt+0x5570>
  403e00:	adrp	x1, 408000 <ferror@plt+0x5570>
  403e04:	add	x0, x0, #0x16b
  403e08:	add	x1, x1, #0x179
  403e0c:	mov	w2, #0x1                   	// #1
  403e10:	bl	402470 <setenv@plt>
  403e14:	cbnz	w0, 4040dc <ferror@plt+0x164c>
  403e18:	adrp	x23, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403e1c:	add	x23, x23, #0x3f8
  403e20:	ldrb	w8, [x23]
  403e24:	adrp	x9, 408000 <ferror@plt+0x5570>
  403e28:	adrp	x10, 408000 <ferror@plt+0x5570>
  403e2c:	adrp	x19, 408000 <ferror@plt+0x5570>
  403e30:	add	x9, x9, #0x1b5
  403e34:	add	x10, x10, #0x1b4
  403e38:	cmp	w8, #0x0
  403e3c:	add	x19, x19, #0x179
  403e40:	csel	x1, x10, x9, ne  // ne = any
  403e44:	mov	x0, x19
  403e48:	mov	x2, xzr
  403e4c:	bl	402400 <execl@plt>
  403e50:	adrp	x1, 408000 <ferror@plt+0x5570>
  403e54:	add	x1, x1, #0x19f
  403e58:	mov	w2, #0x5                   	// #5
  403e5c:	mov	x0, xzr
  403e60:	bl	402950 <dcgettext@plt>
  403e64:	mov	x1, x19
  403e68:	bl	402790 <warn@plt>
  403e6c:	add	x19, x21, #0x8
  403e70:	mov	w22, #0x1                   	// #1
  403e74:	mov	x0, x19
  403e78:	str	x22, [sp, #4320]
  403e7c:	bl	4025e0 <sigemptyset@plt>
  403e80:	add	x1, sp, #0x1, lsl #12
  403e84:	add	x2, x23, #0xc8
  403e88:	add	x1, x1, #0xe0
  403e8c:	mov	w0, #0x3                   	// #3
  403e90:	str	wzr, [sp, #4456]
  403e94:	bl	4026e0 <sigaction@plt>
  403e98:	mov	x0, x19
  403e9c:	str	x22, [sp, #4320]
  403ea0:	bl	4025e0 <sigemptyset@plt>
  403ea4:	add	x1, sp, #0x1, lsl #12
  403ea8:	add	x2, x23, #0x160
  403eac:	add	x1, x1, #0xe0
  403eb0:	mov	w0, #0x14                  	// #20
  403eb4:	str	wzr, [sp, #4456]
  403eb8:	bl	4026e0 <sigaction@plt>
  403ebc:	mov	x0, x19
  403ec0:	str	x22, [sp, #4320]
  403ec4:	bl	4025e0 <sigemptyset@plt>
  403ec8:	add	x1, sp, #0x1, lsl #12
  403ecc:	add	x2, x23, #0x1f8
  403ed0:	add	x1, x1, #0xe0
  403ed4:	mov	w0, #0x2                   	// #2
  403ed8:	str	wzr, [sp, #4456]
  403edc:	bl	4026e0 <sigaction@plt>
  403ee0:	adrp	x8, 419000 <ferror@plt+0x16570>
  403ee4:	ldr	x19, [x8, #960]
  403ee8:	adrp	x1, 407000 <ferror@plt+0x4570>
  403eec:	add	x1, x1, #0xd48
  403ef0:	mov	w2, #0x5                   	// #5
  403ef4:	mov	x0, xzr
  403ef8:	bl	402950 <dcgettext@plt>
  403efc:	mov	x1, x0
  403f00:	mov	x0, x19
  403f04:	bl	402a40 <fprintf@plt>
  403f08:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  403f0c:	ldr	w8, [x8, #1028]
  403f10:	cbz	w8, 403f34 <ferror@plt+0x14a4>
  403f14:	mov	x0, x20
  403f18:	bl	4045d8 <ferror@plt+0x1b48>
  403f1c:	adrp	x1, 407000 <ferror@plt+0x4570>
  403f20:	add	x1, x1, #0xd74
  403f24:	mov	w2, #0x5                   	// #5
  403f28:	mov	x0, xzr
  403f2c:	bl	402950 <dcgettext@plt>
  403f30:	bl	4028d0 <warnx@plt>
  403f34:	mov	w0, wzr
  403f38:	bl	4023d0 <exit@plt>
  403f3c:	adrp	x1, 408000 <ferror@plt+0x5570>
  403f40:	add	x1, x1, #0x1b8
  403f44:	mov	w2, #0x5                   	// #5
  403f48:	mov	x0, xzr
  403f4c:	bl	402950 <dcgettext@plt>
  403f50:	adrp	x2, 408000 <ferror@plt+0x5570>
  403f54:	mov	x1, x0
  403f58:	add	x2, x2, #0x185
  403f5c:	mov	w0, #0x1                   	// #1
  403f60:	bl	402a50 <err@plt>
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	bl	4023d0 <exit@plt>
  403f6c:	adrp	x1, 408000 <ferror@plt+0x5570>
  403f70:	add	x1, x1, #0x1b8
  403f74:	mov	w2, #0x5                   	// #5
  403f78:	mov	x0, xzr
  403f7c:	bl	402950 <dcgettext@plt>
  403f80:	adrp	x2, 408000 <ferror@plt+0x5570>
  403f84:	mov	x1, x0
  403f88:	add	x2, x2, #0x18a
  403f8c:	mov	w0, #0x1                   	// #1
  403f90:	bl	402a50 <err@plt>
  403f94:	mov	w19, wzr
  403f98:	add	x0, sp, #0xe0
  403f9c:	bl	4025e0 <sigemptyset@plt>
  403fa0:	add	x0, sp, #0xe0
  403fa4:	mov	w1, #0x11                  	// #17
  403fa8:	bl	4029c0 <sigaddset@plt>
  403fac:	cbz	w19, 404060 <ferror@plt+0x15d0>
  403fb0:	add	x20, sp, #0xc8
  403fb4:	mov	w21, #0xffffffff            	// #-1
  403fb8:	b	403fc0 <ferror@plt+0x1530>
  403fbc:	cbz	w19, 404060 <ferror@plt+0x15d0>
  403fc0:	add	x2, sp, #0x30
  403fc4:	mov	w3, #0x5                   	// #5
  403fc8:	mov	w0, wzr
  403fcc:	mov	w1, wzr
  403fd0:	str	wzr, [sp, #64]
  403fd4:	bl	402690 <waitid@plt>
  403fd8:	tbnz	w0, #31, 404024 <ferror@plt+0x1594>
  403fdc:	cbnz	w0, 40403c <ferror@plt+0x15ac>
  403fe0:	ldr	w8, [sp, #64]
  403fe4:	cmp	w8, #0x1
  403fe8:	b.lt	40403c <ferror@plt+0x15ac>  // b.tstop
  403fec:	ldr	x9, [sp, #200]
  403ff0:	b	403ff8 <ferror@plt+0x1568>
  403ff4:	ldr	x9, [x9]
  403ff8:	cmp	x9, x20
  403ffc:	b.eq	403fbc <ferror@plt+0x152c>  // b.none
  404000:	ldr	w10, [x9, #36]
  404004:	tbnz	w10, #31, 403ff4 <ferror@plt+0x1564>
  404008:	ldr	w10, [x9, #44]
  40400c:	tbnz	w10, #31, 403ff4 <ferror@plt+0x1564>
  404010:	cmp	w10, w8
  404014:	b.ne	403ff4 <ferror@plt+0x1564>  // b.any
  404018:	sub	w19, w19, #0x1
  40401c:	str	w21, [x9, #44]
  404020:	b	403ff4 <ferror@plt+0x1564>
  404024:	bl	402a00 <__errno_location@plt>
  404028:	ldr	w8, [x0]
  40402c:	cmp	w8, #0x4
  404030:	b.eq	403fbc <ferror@plt+0x152c>  // b.none
  404034:	cmp	w8, #0xa
  404038:	b.eq	404060 <ferror@plt+0x15d0>  // b.none
  40403c:	add	x0, sp, #0xe0
  404040:	add	x2, sp, #0xb0
  404044:	mov	x1, xzr
  404048:	bl	402460 <sigtimedwait@plt>
  40404c:	tbz	w0, #31, 403fbc <ferror@plt+0x152c>
  404050:	bl	402a00 <__errno_location@plt>
  404054:	ldr	w8, [x0]
  404058:	cmp	w8, #0xb
  40405c:	b.ne	403fbc <ferror@plt+0x152c>  // b.any
  404060:	add	x8, sp, #0x1, lsl #12
  404064:	add	x8, x8, #0xe0
  404068:	add	x0, x8, #0x8
  40406c:	str	xzr, [sp, #4320]
  404070:	bl	4025e0 <sigemptyset@plt>
  404074:	add	x1, sp, #0x1, lsl #12
  404078:	add	x1, x1, #0xe0
  40407c:	mov	w0, #0x11                  	// #17
  404080:	mov	x2, xzr
  404084:	str	wzr, [sp, #4456]
  404088:	bl	4026e0 <sigaction@plt>
  40408c:	mov	w0, wzr
  404090:	add	sp, sp, #0x2, lsl #12
  404094:	add	sp, sp, #0x180
  404098:	ldp	x20, x19, [sp, #80]
  40409c:	ldp	x22, x21, [sp, #64]
  4040a0:	ldp	x24, x23, [sp, #48]
  4040a4:	ldp	x26, x25, [sp, #32]
  4040a8:	ldp	x28, x27, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #96
  4040b0:	ret
  4040b4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4040b8:	add	x1, x1, #0x1b8
  4040bc:	mov	w2, #0x5                   	// #5
  4040c0:	mov	x0, xzr
  4040c4:	bl	402950 <dcgettext@plt>
  4040c8:	adrp	x2, 408000 <ferror@plt+0x5570>
  4040cc:	mov	x1, x0
  4040d0:	add	x2, x2, #0x192
  4040d4:	mov	w0, #0x1                   	// #1
  4040d8:	bl	402a50 <err@plt>
  4040dc:	adrp	x1, 408000 <ferror@plt+0x5570>
  4040e0:	add	x1, x1, #0x1b8
  4040e4:	mov	w2, #0x5                   	// #5
  4040e8:	mov	x0, xzr
  4040ec:	bl	402950 <dcgettext@plt>
  4040f0:	adrp	x2, 408000 <ferror@plt+0x5570>
  4040f4:	mov	x1, x0
  4040f8:	add	x2, x2, #0x16b
  4040fc:	mov	w0, #0x1                   	// #1
  404100:	bl	402a50 <err@plt>
  404104:	adrp	x1, 408000 <ferror@plt+0x5570>
  404108:	add	x1, x1, #0x1b8
  40410c:	mov	w2, #0x5                   	// #5
  404110:	mov	x0, xzr
  404114:	bl	402950 <dcgettext@plt>
  404118:	adrp	x2, 408000 <ferror@plt+0x5570>
  40411c:	mov	x1, x0
  404120:	add	x2, x2, #0x197
  404124:	mov	w0, #0x1                   	// #1
  404128:	bl	402a50 <err@plt>
  40412c:	adrp	x1, 407000 <ferror@plt+0x4570>
  404130:	add	x1, x1, #0xcbf
  404134:	mov	w2, #0x5                   	// #5
  404138:	mov	x0, xzr
  40413c:	bl	402950 <dcgettext@plt>
  404140:	adrp	x8, 419000 <ferror@plt+0x16570>
  404144:	ldr	x1, [x8, #992]
  404148:	adrp	x2, 407000 <ferror@plt+0x4570>
  40414c:	add	x2, x2, #0xccb
  404150:	bl	4029f0 <printf@plt>
  404154:	mov	w0, wzr
  404158:	bl	4023d0 <exit@plt>
  40415c:	bl	40418c <ferror@plt+0x16fc>
  404160:	adrp	x1, 407000 <ferror@plt+0x4570>
  404164:	add	x1, x1, #0xcdd
  404168:	b	404174 <ferror@plt+0x16e4>
  40416c:	adrp	x1, 407000 <ferror@plt+0x4570>
  404170:	add	x1, x1, #0xd8c
  404174:	mov	w2, #0x5                   	// #5
  404178:	mov	x0, xzr
  40417c:	bl	402950 <dcgettext@plt>
  404180:	mov	x1, x0
  404184:	mov	w0, #0x1                   	// #1
  404188:	bl	4029b0 <errx@plt>
  40418c:	stp	x29, x30, [sp, #-32]!
  404190:	adrp	x8, 419000 <ferror@plt+0x16570>
  404194:	str	x19, [sp, #16]
  404198:	ldr	x19, [x8, #984]
  40419c:	adrp	x1, 407000 <ferror@plt+0x4570>
  4041a0:	add	x1, x1, #0xdb2
  4041a4:	mov	w2, #0x5                   	// #5
  4041a8:	mov	x0, xzr
  4041ac:	mov	x29, sp
  4041b0:	bl	402950 <dcgettext@plt>
  4041b4:	mov	x1, x19
  4041b8:	bl	4023c0 <fputs@plt>
  4041bc:	adrp	x1, 407000 <ferror@plt+0x4570>
  4041c0:	add	x1, x1, #0xdbb
  4041c4:	mov	w2, #0x5                   	// #5
  4041c8:	mov	x0, xzr
  4041cc:	bl	402950 <dcgettext@plt>
  4041d0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4041d4:	ldr	x2, [x8, #992]
  4041d8:	mov	x1, x0
  4041dc:	mov	x0, x19
  4041e0:	bl	402a40 <fprintf@plt>
  4041e4:	mov	w0, #0xa                   	// #10
  4041e8:	mov	x1, x19
  4041ec:	bl	4024b0 <fputc@plt>
  4041f0:	adrp	x1, 407000 <ferror@plt+0x4570>
  4041f4:	add	x1, x1, #0xdd7
  4041f8:	mov	w2, #0x5                   	// #5
  4041fc:	mov	x0, xzr
  404200:	bl	402950 <dcgettext@plt>
  404204:	mov	x1, x19
  404208:	bl	4023c0 <fputs@plt>
  40420c:	adrp	x1, 407000 <ferror@plt+0x4570>
  404210:	add	x1, x1, #0xdeb
  404214:	mov	w2, #0x5                   	// #5
  404218:	mov	x0, xzr
  40421c:	bl	402950 <dcgettext@plt>
  404220:	mov	x1, x19
  404224:	bl	4023c0 <fputs@plt>
  404228:	adrp	x1, 407000 <ferror@plt+0x4570>
  40422c:	add	x1, x1, #0xdf6
  404230:	mov	w2, #0x5                   	// #5
  404234:	mov	x0, xzr
  404238:	bl	402950 <dcgettext@plt>
  40423c:	mov	x1, x19
  404240:	bl	4023c0 <fputs@plt>
  404244:	mov	w0, #0xa                   	// #10
  404248:	mov	x1, x19
  40424c:	bl	4024b0 <fputc@plt>
  404250:	adrp	x1, 407000 <ferror@plt+0x4570>
  404254:	add	x1, x1, #0xedf
  404258:	mov	w2, #0x5                   	// #5
  40425c:	mov	x0, xzr
  404260:	bl	402950 <dcgettext@plt>
  404264:	adrp	x1, 407000 <ferror@plt+0x4570>
  404268:	mov	x19, x0
  40426c:	add	x1, x1, #0xf00
  404270:	mov	w2, #0x5                   	// #5
  404274:	mov	x0, xzr
  404278:	bl	402950 <dcgettext@plt>
  40427c:	mov	x4, x0
  404280:	adrp	x0, 407000 <ferror@plt+0x4570>
  404284:	adrp	x1, 407000 <ferror@plt+0x4570>
  404288:	adrp	x3, 407000 <ferror@plt+0x4570>
  40428c:	add	x0, x0, #0xec2
  404290:	add	x1, x1, #0xed3
  404294:	add	x3, x3, #0xef1
  404298:	mov	x2, x19
  40429c:	bl	4029f0 <printf@plt>
  4042a0:	adrp	x1, 407000 <ferror@plt+0x4570>
  4042a4:	add	x1, x1, #0xf10
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	mov	x0, xzr
  4042b0:	bl	402950 <dcgettext@plt>
  4042b4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4042b8:	add	x1, x1, #0xf2b
  4042bc:	bl	4029f0 <printf@plt>
  4042c0:	mov	w0, wzr
  4042c4:	bl	4023d0 <exit@plt>
  4042c8:	sub	sp, sp, #0x80
  4042cc:	stp	x29, x30, [sp, #80]
  4042d0:	add	x29, sp, #0x50
  4042d4:	stp	x22, x21, [sp, #96]
  4042d8:	stp	x20, x19, [sp, #112]
  4042dc:	stur	wzr, [x29, #-4]
  4042e0:	ldr	w19, [x0, #36]
  4042e4:	mov	x21, x0
  4042e8:	add	x20, x0, #0x44
  4042ec:	mov	w0, #0x50                  	// #80
  4042f0:	bl	4075cc <ferror@plt+0x4b3c>
  4042f4:	cbz	w0, 404350 <ferror@plt+0x18c0>
  4042f8:	mov	w0, #0x51                  	// #81
  4042fc:	bl	4075cc <ferror@plt+0x4b3c>
  404300:	mov	w22, #0xffffffe2            	// #-30
  404304:	movi	v0.2d, #0x0
  404308:	add	x2, sp, #0x10
  40430c:	mov	w1, #0x5456                	// #21590
  404310:	mov	w0, w19
  404314:	stur	q0, [sp, #60]
  404318:	stp	q0, q0, [sp, #32]
  40431c:	str	q0, [sp, #16]
  404320:	bl	402a60 <ioctl@plt>
  404324:	tbnz	w0, #31, 404350 <ferror@plt+0x18c0>
  404328:	ldp	w8, w9, [sp, #16]
  40432c:	ldp	w10, w11, [sp, #24]
  404330:	orr	w8, w8, w9
  404334:	orr	w8, w8, w10
  404338:	orr	w8, w8, w11
  40433c:	cbz	w8, 404350 <ferror@plt+0x18c0>
  404340:	mov	w0, #0x1                   	// #1
  404344:	bl	402650 <sleep@plt>
  404348:	adds	w22, w22, #0x1
  40434c:	b.cc	404304 <ferror@plt+0x1874>  // b.lo, b.ul, b.last
  404350:	movi	v0.2d, #0x0
  404354:	add	x2, sp, #0x10
  404358:	mov	w1, #0x5457                	// #21591
  40435c:	mov	w0, w19
  404360:	stur	q0, [sp, #60]
  404364:	stp	q0, q0, [sp, #32]
  404368:	str	q0, [sp, #16]
  40436c:	bl	402a60 <ioctl@plt>
  404370:	bl	402a00 <__errno_location@plt>
  404374:	mov	x22, x0
  404378:	str	wzr, [x0]
  40437c:	mov	w0, w19
  404380:	mov	x1, x20
  404384:	bl	402520 <tcgetattr@plt>
  404388:	tbnz	w0, #31, 4043d8 <ferror@plt+0x1948>
  40438c:	sub	x2, x29, #0x4
  404390:	mov	w1, #0x4b44                	// #19268
  404394:	mov	w0, w19
  404398:	bl	402a60 <ioctl@plt>
  40439c:	tbnz	w0, #31, 404400 <ferror@plt+0x1970>
  4043a0:	ldur	w8, [x29, #-4]
  4043a4:	cmp	w8, #0x3
  4043a8:	b.ne	4044b4 <ferror@plt+0x1a24>  // b.any
  4043ac:	adrp	x1, 407000 <ferror@plt+0x4570>
  4043b0:	add	x1, x1, #0xfda
  4043b4:	mov	w0, wzr
  4043b8:	bl	402a70 <setlocale@plt>
  4043bc:	adrp	x8, 407000 <ferror@plt+0x4570>
  4043c0:	ldur	q0, [x21, #68]
  4043c4:	ldr	q1, [x8, #2784]
  4043c8:	adrp	x8, 407000 <ferror@plt+0x4570>
  4043cc:	and	v0.16b, v0.16b, v1.16b
  4043d0:	ldr	q1, [x8, #2816]
  4043d4:	b	4044dc <ferror@plt+0x1a4c>
  4043d8:	adrp	x1, 407000 <ferror@plt+0x4570>
  4043dc:	add	x1, x1, #0xfc3
  4043e0:	mov	w2, #0x5                   	// #5
  4043e4:	mov	x0, xzr
  4043e8:	bl	402950 <dcgettext@plt>
  4043ec:	bl	402790 <warn@plt>
  4043f0:	ldr	w8, [x21, #32]
  4043f4:	orr	w8, w8, #0x2
  4043f8:	str	w8, [x21, #32]
  4043fc:	b	4045b0 <ferror@plt+0x1b20>
  404400:	str	wzr, [x22]
  404404:	ldr	w8, [x21, #32]
  404408:	mov	w1, #0x2                   	// #2
  40440c:	mov	w0, w19
  404410:	orr	w8, w8, #0x1
  404414:	str	w8, [x21, #32]
  404418:	bl	402360 <tcflush@plt>
  40441c:	mov	x0, x20
  404420:	bl	402920 <cfgetispeed@plt>
  404424:	mov	w22, w0
  404428:	mov	x0, x20
  40442c:	bl	402430 <cfgetospeed@plt>
  404430:	ldp	w10, w9, [x21, #72]
  404434:	cmp	w22, #0x0
  404438:	mov	w8, #0xd                   	// #13
  40443c:	csel	w1, w8, w22, eq  // eq = none
  404440:	cmp	w0, #0x0
  404444:	csel	w22, w8, w0, eq  // eq = none
  404448:	mov	w8, #0x5                   	// #5
  40444c:	and	w8, w10, w8
  404450:	mov	w10, #0x4b0                 	// #1200
  404454:	and	w9, w9, #0x800
  404458:	orr	w9, w9, w10
  40445c:	mov	x0, x20
  404460:	stp	wzr, w8, [x21, #68]
  404464:	stp	w9, wzr, [x21, #76]
  404468:	bl	402980 <cfsetispeed@plt>
  40446c:	mov	x0, x20
  404470:	mov	w1, w22
  404474:	bl	402500 <cfsetospeed@plt>
  404478:	mov	w8, #0x100                 	// #256
  40447c:	add	x2, sp, #0x8
  404480:	mov	w1, #0x5413                	// #21523
  404484:	mov	w0, w19
  404488:	strb	wzr, [x21, #84]
  40448c:	strh	w8, [x21, #90]
  404490:	bl	402a60 <ioctl@plt>
  404494:	cbnz	w0, 40454c <ferror@plt+0x1abc>
  404498:	ldrh	w8, [sp, #8]
  40449c:	cbz	w8, 404520 <ferror@plt+0x1a90>
  4044a0:	mov	w8, wzr
  4044a4:	ldrh	w9, [sp, #10]
  4044a8:	cbz	w9, 404534 <ferror@plt+0x1aa4>
  4044ac:	cbnz	w8, 40453c <ferror@plt+0x1aac>
  4044b0:	b	40454c <ferror@plt+0x1abc>
  4044b4:	adrp	x1, 407000 <ferror@plt+0x4570>
  4044b8:	add	x1, x1, #0xfd4
  4044bc:	mov	w0, wzr
  4044c0:	bl	402a70 <setlocale@plt>
  4044c4:	adrp	x8, 407000 <ferror@plt+0x4570>
  4044c8:	ldur	q0, [x21, #68]
  4044cc:	ldr	q1, [x8, #2784]
  4044d0:	adrp	x8, 407000 <ferror@plt+0x4570>
  4044d4:	and	v0.16b, v0.16b, v1.16b
  4044d8:	ldr	q1, [x8, #2800]
  4044dc:	mov	w8, #0x1                   	// #1
  4044e0:	strb	w8, [x21, #91]
  4044e4:	mov	w8, #0x1c03                	// #7171
  4044e8:	movk	w8, #0x157f, lsl #16
  4044ec:	stur	w8, [x21, #85]
  4044f0:	mov	w8, #0x4                   	// #4
  4044f4:	sturh	w8, [x21, #89]
  4044f8:	mov	x8, #0x1100                	// #4352
  4044fc:	movk	x8, #0x1a13, lsl #16
  404500:	movk	x8, #0x1200, lsl #32
  404504:	movk	x8, #0x170f, lsl #48
  404508:	stur	x8, [x21, #92]
  40450c:	mov	w8, #0x16                  	// #22
  404510:	orr	v0.16b, v0.16b, v1.16b
  404514:	stur	q0, [x21, #68]
  404518:	strh	w8, [x21, #100]
  40451c:	b	40455c <ferror@plt+0x1acc>
  404520:	mov	w8, #0x18                  	// #24
  404524:	strh	w8, [sp, #8]
  404528:	mov	w8, #0x1                   	// #1
  40452c:	ldrh	w9, [sp, #10]
  404530:	cbnz	w9, 4044ac <ferror@plt+0x1a1c>
  404534:	mov	w8, #0x50                  	// #80
  404538:	strh	w8, [sp, #10]
  40453c:	add	x2, sp, #0x8
  404540:	mov	w1, #0x5414                	// #21524
  404544:	mov	w0, w19
  404548:	bl	402a60 <ioctl@plt>
  40454c:	adrp	x1, 407000 <ferror@plt+0x4570>
  404550:	add	x1, x1, #0xfd4
  404554:	mov	w0, wzr
  404558:	bl	402a70 <setlocale@plt>
  40455c:	mov	w0, w19
  404560:	mov	w1, wzr
  404564:	mov	x2, x20
  404568:	bl	402900 <tcsetattr@plt>
  40456c:	cbz	w0, 404588 <ferror@plt+0x1af8>
  404570:	adrp	x1, 407000 <ferror@plt+0x4570>
  404574:	add	x1, x1, #0xfe2
  404578:	mov	w2, #0x5                   	// #5
  40457c:	mov	x0, xzr
  404580:	bl	402950 <dcgettext@plt>
  404584:	bl	402790 <warn@plt>
  404588:	mov	w1, #0x3                   	// #3
  40458c:	mov	w0, w19
  404590:	mov	w2, wzr
  404594:	bl	402870 <fcntl@plt>
  404598:	cmn	w0, #0x1
  40459c:	b.eq	4045b0 <ferror@plt+0x1b20>  // b.none
  4045a0:	and	w2, w0, #0xfffff7ff
  4045a4:	mov	w1, #0x4                   	// #4
  4045a8:	mov	w0, w19
  4045ac:	bl	402870 <fcntl@plt>
  4045b0:	ldp	x20, x19, [sp, #112]
  4045b4:	ldp	x22, x21, [sp, #96]
  4045b8:	ldp	x29, x30, [sp, #80]
  4045bc:	add	sp, sp, #0x80
  4045c0:	ret
  4045c4:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  4045c8:	ldr	w9, [x8, #1008]
  4045cc:	add	w9, w9, #0x1
  4045d0:	str	w9, [x8, #1008]
  4045d4:	ret
  4045d8:	stp	x29, x30, [sp, #-32]!
  4045dc:	stp	x20, x19, [sp, #16]
  4045e0:	ldr	w8, [x0, #32]
  4045e4:	mov	x29, sp
  4045e8:	tbnz	w8, #0, 40460c <ferror@plt+0x1b7c>
  4045ec:	adrp	x0, 408000 <ferror@plt+0x5570>
  4045f0:	adrp	x1, 407000 <ferror@plt+0x4570>
  4045f4:	add	x0, x0, #0x1e2
  4045f8:	add	x1, x1, #0xc87
  4045fc:	mov	w2, #0x1                   	// #1
  404600:	bl	402470 <setenv@plt>
  404604:	cbz	w0, 4046f4 <ferror@plt+0x1c64>
  404608:	b	40475c <ferror@plt+0x1ccc>
  40460c:	tbnz	w8, #1, 4046d8 <ferror@plt+0x1c48>
  404610:	ldr	w20, [x0, #36]
  404614:	mov	x19, x0
  404618:	adrp	x0, 408000 <ferror@plt+0x5570>
  40461c:	adrp	x1, 408000 <ferror@plt+0x5570>
  404620:	add	x0, x0, #0x1e2
  404624:	add	x1, x1, #0x1ec
  404628:	mov	w2, #0x1                   	// #1
  40462c:	bl	402470 <setenv@plt>
  404630:	cbnz	w0, 40475c <ferror@plt+0x1ccc>
  404634:	ldr	w9, [x19, #80]
  404638:	mov	w10, #0x1c03                	// #7171
  40463c:	sturh	w10, [x19, #85]
  404640:	mov	w10, #0x1100                	// #4352
  404644:	adrp	x8, 407000 <ferror@plt+0x4570>
  404648:	movk	w10, #0x1a13, lsl #16
  40464c:	ldr	d0, [x8, #3152]
  404650:	mov	w8, #0x4                   	// #4
  404654:	str	w10, [x19, #92]
  404658:	mov	w10, #0x83b                 	// #2107
  40465c:	strb	w8, [x19, #89]
  404660:	orr	w9, w9, w10
  404664:	ldp	w8, w10, [x19, #48]
  404668:	ldur	d1, [x19, #68]
  40466c:	add	x2, x19, #0x44
  404670:	str	w9, [x19, #80]
  404674:	strb	w8, [x19, #87]
  404678:	ldr	w8, [x19, #56]
  40467c:	orr	v0.8b, v1.8b, v0.8b
  404680:	strb	w10, [x19, #88]
  404684:	stur	d0, [x19, #68]
  404688:	cmp	w8, #0xd
  40468c:	strb	wzr, [x19, #96]
  404690:	b.ne	4046b0 <ferror@plt+0x1c20>  // b.any
  404694:	adrp	x8, 407000 <ferror@plt+0x4570>
  404698:	ldr	d1, [x8, #3160]
  40469c:	adrp	x8, 407000 <ferror@plt+0x4570>
  4046a0:	ldr	d2, [x8, #3168]
  4046a4:	and	v0.8b, v0.8b, v1.8b
  4046a8:	orr	v0.8b, v0.8b, v2.8b
  4046ac:	str	d0, [x2]
  4046b0:	ldr	w9, [x19, #60]
  4046b4:	fmov	w8, s0
  4046b8:	cmp	w9, #0x1
  4046bc:	b.eq	404708 <ferror@plt+0x1c78>  // b.none
  4046c0:	cmp	w9, #0x2
  4046c4:	b.eq	404700 <ferror@plt+0x1c70>  // b.none
  4046c8:	cmp	w9, #0x3
  4046cc:	b.ne	404734 <ferror@plt+0x1ca4>  // b.any
  4046d0:	ldr	w9, [x19, #76]
  4046d4:	b	404724 <ferror@plt+0x1c94>
  4046d8:	adrp	x0, 408000 <ferror@plt+0x5570>
  4046dc:	adrp	x1, 408000 <ferror@plt+0x5570>
  4046e0:	add	x0, x0, #0x1e2
  4046e4:	add	x1, x1, #0x1e7
  4046e8:	mov	w2, #0x1                   	// #1
  4046ec:	bl	402470 <setenv@plt>
  4046f0:	cbnz	w0, 40475c <ferror@plt+0x1ccc>
  4046f4:	ldp	x20, x19, [sp, #16]
  4046f8:	ldp	x29, x30, [sp], #32
  4046fc:	ret
  404700:	ldr	w9, [x19, #76]
  404704:	b	404714 <ferror@plt+0x1c84>
  404708:	ldr	w9, [x19, #76]
  40470c:	orr	w9, w9, #0x200
  404710:	str	w9, [x19, #76]
  404714:	orr	w9, w9, #0x100
  404718:	orr	w8, w8, #0x30
  40471c:	str	w9, [x19, #76]
  404720:	str	w8, [x19, #68]
  404724:	and	w8, w9, #0xffffffcf
  404728:	orr	w8, w8, #0x20
  40472c:	str	w8, [x19, #76]
  404730:	b	404748 <ferror@plt+0x1cb8>
  404734:	ldr	w9, [x19, #76]
  404738:	and	w8, w8, #0xffffffcf
  40473c:	str	w8, [x19, #68]
  404740:	and	w9, w9, #0xfffffcff
  404744:	str	w9, [x19, #76]
  404748:	mov	w0, w20
  40474c:	ldp	x20, x19, [sp, #16]
  404750:	mov	w1, wzr
  404754:	ldp	x29, x30, [sp], #32
  404758:	b	402900 <tcsetattr@plt>
  40475c:	adrp	x1, 408000 <ferror@plt+0x5570>
  404760:	add	x1, x1, #0x1b8
  404764:	mov	w2, #0x5                   	// #5
  404768:	mov	x0, xzr
  40476c:	bl	402950 <dcgettext@plt>
  404770:	adrp	x2, 408000 <ferror@plt+0x5570>
  404774:	mov	x1, x0
  404778:	add	x2, x2, #0x1e2
  40477c:	mov	w0, #0x1                   	// #1
  404780:	bl	402a50 <err@plt>
  404784:	stp	x29, x30, [sp, #-32]!
  404788:	adrp	x8, 419000 <ferror@plt+0x16570>
  40478c:	stp	x20, x19, [sp, #16]
  404790:	ldr	x20, [x8, #984]
  404794:	mov	x29, sp
  404798:	bl	402a00 <__errno_location@plt>
  40479c:	mov	x19, x0
  4047a0:	str	wzr, [x0]
  4047a4:	mov	x0, x20
  4047a8:	bl	402a90 <ferror@plt>
  4047ac:	cbnz	w0, 40484c <ferror@plt+0x1dbc>
  4047b0:	mov	x0, x20
  4047b4:	bl	402890 <fflush@plt>
  4047b8:	cbz	w0, 40480c <ferror@plt+0x1d7c>
  4047bc:	ldr	w20, [x19]
  4047c0:	cmp	w20, #0x9
  4047c4:	b.eq	4047d0 <ferror@plt+0x1d40>  // b.none
  4047c8:	cmp	w20, #0x20
  4047cc:	b.ne	404864 <ferror@plt+0x1dd4>  // b.any
  4047d0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4047d4:	ldr	x20, [x8, #960]
  4047d8:	str	wzr, [x19]
  4047dc:	mov	x0, x20
  4047e0:	bl	402a90 <ferror@plt>
  4047e4:	cbnz	w0, 40488c <ferror@plt+0x1dfc>
  4047e8:	mov	x0, x20
  4047ec:	bl	402890 <fflush@plt>
  4047f0:	cbz	w0, 40482c <ferror@plt+0x1d9c>
  4047f4:	ldr	w8, [x19]
  4047f8:	cmp	w8, #0x9
  4047fc:	b.ne	40488c <ferror@plt+0x1dfc>  // b.any
  404800:	ldp	x20, x19, [sp, #16]
  404804:	ldp	x29, x30, [sp], #32
  404808:	ret
  40480c:	mov	x0, x20
  404810:	bl	402530 <fileno@plt>
  404814:	tbnz	w0, #31, 4047bc <ferror@plt+0x1d2c>
  404818:	bl	4023e0 <dup@plt>
  40481c:	tbnz	w0, #31, 4047bc <ferror@plt+0x1d2c>
  404820:	bl	4026d0 <close@plt>
  404824:	cbnz	w0, 4047bc <ferror@plt+0x1d2c>
  404828:	b	4047d0 <ferror@plt+0x1d40>
  40482c:	mov	x0, x20
  404830:	bl	402530 <fileno@plt>
  404834:	tbnz	w0, #31, 4047f4 <ferror@plt+0x1d64>
  404838:	bl	4023e0 <dup@plt>
  40483c:	tbnz	w0, #31, 4047f4 <ferror@plt+0x1d64>
  404840:	bl	4026d0 <close@plt>
  404844:	cbnz	w0, 4047f4 <ferror@plt+0x1d64>
  404848:	b	404800 <ferror@plt+0x1d70>
  40484c:	adrp	x1, 407000 <ferror@plt+0x4570>
  404850:	add	x1, x1, #0xda6
  404854:	mov	w2, #0x5                   	// #5
  404858:	mov	x0, xzr
  40485c:	bl	402950 <dcgettext@plt>
  404860:	b	40487c <ferror@plt+0x1dec>
  404864:	adrp	x1, 407000 <ferror@plt+0x4570>
  404868:	add	x1, x1, #0xda6
  40486c:	mov	w2, #0x5                   	// #5
  404870:	mov	x0, xzr
  404874:	bl	402950 <dcgettext@plt>
  404878:	cbnz	w20, 404888 <ferror@plt+0x1df8>
  40487c:	bl	4028d0 <warnx@plt>
  404880:	mov	w0, #0x1                   	// #1
  404884:	bl	402370 <_exit@plt>
  404888:	bl	402790 <warn@plt>
  40488c:	mov	w0, #0x1                   	// #1
  404890:	bl	402370 <_exit@plt>
  404894:	sub	sp, sp, #0x30
  404898:	stp	x29, x30, [sp, #16]
  40489c:	stp	x20, x19, [sp, #32]
  4048a0:	ldrb	w20, [x0]
  4048a4:	add	x29, sp, #0x10
  4048a8:	cbz	w20, 404a1c <ferror@plt+0x1f8c>
  4048ac:	mov	x19, x0
  4048b0:	cmp	w20, #0x24
  4048b4:	b.ne	4049a4 <ferror@plt+0x1f14>  // b.any
  4048b8:	add	x8, x19, #0x1
  4048bc:	ldrb	w9, [x8], #1
  4048c0:	cmp	w9, #0x24
  4048c4:	b.eq	4048cc <ferror@plt+0x1e3c>  // b.none
  4048c8:	cbnz	w9, 4048bc <ferror@plt+0x1e2c>
  4048cc:	cmp	w9, #0x24
  4048d0:	b.ne	404a08 <ferror@plt+0x1f78>  // b.any
  4048d4:	sub	x2, x8, x19
  4048d8:	sub	x9, x2, #0x3
  4048dc:	cmp	x9, #0x1
  4048e0:	b.hi	404a08 <ferror@plt+0x1f78>  // b.pmore
  4048e4:	add	x0, sp, #0x8
  4048e8:	mov	x1, x19
  4048ec:	add	x20, x8, #0x1
  4048f0:	strb	wzr, [sp, #12]
  4048f4:	str	wzr, [sp, #8]
  4048f8:	bl	4029a0 <strncpy@plt>
  4048fc:	ldurb	w8, [x20, #-1]
  404900:	cbz	w8, 404918 <ferror@plt+0x1e88>
  404904:	cmp	w8, #0x24
  404908:	b.eq	404918 <ferror@plt+0x1e88>  // b.none
  40490c:	add	x20, x20, #0x1
  404910:	ldurb	w8, [x20, #-1]
  404914:	cbnz	w8, 404904 <ferror@plt+0x1e74>
  404918:	cmp	w8, #0x24
  40491c:	b.ne	404a08 <ferror@plt+0x1f78>  // b.any
  404920:	sub	x8, x20, x19
  404924:	cmp	x8, #0x10
  404928:	b.gt	404a08 <ferror@plt+0x1f78>
  40492c:	mov	w19, #0x3124                	// #12580
  404930:	mov	x0, x20
  404934:	movk	w19, #0x24, lsl #16
  404938:	bl	4023a0 <strlen@plt>
  40493c:	ldr	w8, [sp, #8]
  404940:	cmp	w8, w19
  404944:	b.ne	404954 <ferror@plt+0x1ec4>  // b.any
  404948:	sub	x8, x0, #0x16
  40494c:	cmp	x8, #0x2
  404950:	b.hi	404a08 <ferror@plt+0x1f78>  // b.pmore
  404954:	ldr	w8, [sp, #8]
  404958:	add	w9, w19, #0x400
  40495c:	sub	x10, x0, #0x2a
  404960:	cmp	w8, w9
  404964:	cset	w8, ne  // ne = any
  404968:	cmp	x10, #0x3
  40496c:	b.cc	404974 <ferror@plt+0x1ee4>  // b.lo, b.ul, b.last
  404970:	cbz	w8, 404a08 <ferror@plt+0x1f78>
  404974:	ldr	w8, [sp, #8]
  404978:	add	w9, w19, #0x500
  40497c:	sub	x10, x0, #0x55
  404980:	cmp	w8, w9
  404984:	cset	w8, ne  // ne = any
  404988:	cmp	x10, #0x3
  40498c:	cset	w9, cc  // cc = lo, ul, last
  404990:	orr	w0, w9, w8
  404994:	ldp	x20, x19, [sp, #32]
  404998:	ldp	x29, x30, [sp, #16]
  40499c:	add	sp, sp, #0x30
  4049a0:	ret
  4049a4:	mov	x0, x19
  4049a8:	bl	4023a0 <strlen@plt>
  4049ac:	cmp	x0, #0xd
  4049b0:	b.ne	404a08 <ferror@plt+0x1f78>  // b.any
  4049b4:	cbz	w20, 404a1c <ferror@plt+0x1f8c>
  4049b8:	add	x8, x19, #0x1
  4049bc:	b	4049c8 <ferror@plt+0x1f38>
  4049c0:	ldrb	w20, [x8], #1
  4049c4:	cbz	w20, 404a1c <ferror@plt+0x1f8c>
  4049c8:	sub	w9, w20, #0x30
  4049cc:	and	w9, w9, #0xff
  4049d0:	cmp	w9, #0xa
  4049d4:	b.cc	4049c0 <ferror@plt+0x1f30>  // b.lo, b.ul, b.last
  4049d8:	sub	w9, w20, #0x61
  4049dc:	and	w9, w9, #0xff
  4049e0:	cmp	w9, #0x1a
  4049e4:	b.cc	4049c0 <ferror@plt+0x1f30>  // b.lo, b.ul, b.last
  4049e8:	sub	w9, w20, #0x41
  4049ec:	and	w9, w9, #0xff
  4049f0:	cmp	w9, #0x1a
  4049f4:	b.cc	4049c0 <ferror@plt+0x1f30>  // b.lo, b.ul, b.last
  4049f8:	and	w9, w20, #0xfffffffe
  4049fc:	and	w9, w9, #0xff
  404a00:	cmp	w9, #0x2e
  404a04:	b.eq	4049c0 <ferror@plt+0x1f30>  // b.none
  404a08:	mov	w0, wzr
  404a0c:	ldp	x20, x19, [sp, #32]
  404a10:	ldp	x29, x30, [sp, #16]
  404a14:	add	sp, sp, #0x30
  404a18:	ret
  404a1c:	mov	w0, #0x1                   	// #1
  404a20:	ldp	x20, x19, [sp, #32]
  404a24:	ldp	x29, x30, [sp, #16]
  404a28:	add	sp, sp, #0x30
  404a2c:	ret
  404a30:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  404a34:	ldr	w9, [x8, #1028]
  404a38:	add	w9, w9, #0x1
  404a3c:	str	w9, [x8, #1028]
  404a40:	ret
  404a44:	ret
  404a48:	ret
  404a4c:	sub	sp, sp, #0x100
  404a50:	stp	x22, x21, [sp, #224]
  404a54:	mov	x22, x0
  404a58:	adrp	x0, 408000 <ferror@plt+0x5570>
  404a5c:	add	x0, x0, #0x208
  404a60:	stp	x29, x30, [sp, #160]
  404a64:	stp	x28, x27, [sp, #176]
  404a68:	stp	x26, x25, [sp, #192]
  404a6c:	stp	x24, x23, [sp, #208]
  404a70:	stp	x20, x19, [sp, #240]
  404a74:	add	x29, sp, #0xa0
  404a78:	mov	x21, x2
  404a7c:	mov	w20, w1
  404a80:	bl	402a10 <getenv@plt>
  404a84:	cmp	x0, #0x0
  404a88:	cset	w8, ne  // ne = any
  404a8c:	adrp	x19, 421000 <__progname@@GLIBC_2.17+0x7c20>
  404a90:	str	w8, [x19, #1976]
  404a94:	cbz	x22, 404b24 <ferror@plt+0x2094>
  404a98:	ldrb	w8, [x22]
  404a9c:	cbz	w8, 404b24 <ferror@plt+0x2094>
  404aa0:	mov	w1, #0x902                 	// #2306
  404aa4:	movk	w1, #0x8, lsl #16
  404aa8:	mov	x0, x22
  404aac:	bl	402590 <open@plt>
  404ab0:	mov	w23, w0
  404ab4:	mov	w28, #0x1                   	// #1
  404ab8:	ldr	w8, [x19, #1976]
  404abc:	cbnz	w8, 404b40 <ferror@plt+0x20b0>
  404ac0:	tbnz	w23, #31, 404d10 <ferror@plt+0x2280>
  404ac4:	ldr	w8, [x19, #1976]
  404ac8:	cbnz	w8, 4050a8 <ferror@plt+0x2618>
  404acc:	add	x2, sp, #0x10
  404ad0:	mov	w0, wzr
  404ad4:	mov	w1, w23
  404ad8:	bl	402930 <__fxstat@plt>
  404adc:	tbnz	w0, #31, 404c4c <ferror@plt+0x21bc>
  404ae0:	ldr	x24, [sp, #48]
  404ae4:	cbz	w28, 404b08 <ferror@plt+0x2078>
  404ae8:	add	x2, sp, #0x10
  404aec:	mov	w0, wzr
  404af0:	mov	w1, w20
  404af4:	bl	402930 <__fxstat@plt>
  404af8:	tbnz	w0, #31, 404b8c <ferror@plt+0x20fc>
  404afc:	ldr	x8, [sp, #48]
  404b00:	cmp	x24, x8
  404b04:	b.ne	404b8c <ferror@plt+0x20fc>  // b.any
  404b08:	cmp	x24, #0x500
  404b0c:	b.gt	404ba0 <ferror@plt+0x2110>
  404b10:	cmp	x24, #0x400
  404b14:	b.eq	404bc4 <ferror@plt+0x2134>  // b.none
  404b18:	cmp	x24, #0x500
  404b1c:	b.eq	404bb0 <ferror@plt+0x2120>  // b.none
  404b20:	b	404bd8 <ferror@plt+0x2148>
  404b24:	tbnz	w20, #31, 404b78 <ferror@plt+0x20e8>
  404b28:	mov	w0, w20
  404b2c:	bl	4023e0 <dup@plt>
  404b30:	mov	w23, w0
  404b34:	mov	w28, wzr
  404b38:	ldr	w8, [x19, #1976]
  404b3c:	cbz	w8, 404ac0 <ferror@plt+0x2030>
  404b40:	adrp	x8, 419000 <ferror@plt+0x16570>
  404b44:	ldr	x3, [x8, #960]
  404b48:	adrp	x0, 408000 <ferror@plt+0x5570>
  404b4c:	add	x0, x0, #0x217
  404b50:	mov	w1, #0x10                  	// #16
  404b54:	mov	w2, #0x1                   	// #1
  404b58:	bl	402860 <fwrite@plt>
  404b5c:	adrp	x0, 408000 <ferror@plt+0x5570>
  404b60:	add	x0, x0, #0x228
  404b64:	mov	x1, x22
  404b68:	mov	w2, w20
  404b6c:	bl	4054e4 <ferror@plt+0x2a54>
  404b70:	tbz	w23, #31, 404ac4 <ferror@plt+0x2034>
  404b74:	b	404d10 <ferror@plt+0x2280>
  404b78:	mov	w28, wzr
  404b7c:	mov	w23, #0xffffffff            	// #-1
  404b80:	ldr	w8, [x19, #1976]
  404b84:	cbz	w8, 404ac0 <ferror@plt+0x2030>
  404b88:	b	404b40 <ferror@plt+0x20b0>
  404b8c:	mov	w0, w23
  404b90:	mov	w1, w20
  404b94:	bl	402990 <dup2@plt>
  404b98:	cmp	x24, #0x500
  404b9c:	b.le	404b10 <ferror@plt+0x2080>
  404ba0:	cmp	x24, #0x501
  404ba4:	b.eq	404d08 <ferror@plt+0x2278>  // b.none
  404ba8:	cmp	x24, #0x502
  404bac:	b.ne	404bd8 <ferror@plt+0x2148>  // b.any
  404bb0:	mov	w0, w23
  404bb4:	bl	4026d0 <close@plt>
  404bb8:	adrp	x22, 408000 <ferror@plt+0x5570>
  404bbc:	add	x22, x22, #0x27a
  404bc0:	b	404c54 <ferror@plt+0x21c4>
  404bc4:	sub	x2, x29, #0x10
  404bc8:	mov	w1, #0x5603                	// #22019
  404bcc:	mov	w0, w23
  404bd0:	bl	402a60 <ioctl@plt>
  404bd4:	tbnz	w0, #31, 404c4c <ferror@plt+0x21bc>
  404bd8:	mov	w1, #0x5432                	// #21554
  404bdc:	sub	x2, x29, #0x4
  404be0:	movk	w1, #0x8004, lsl #16
  404be4:	mov	w0, w23
  404be8:	bl	402a60 <ioctl@plt>
  404bec:	tbnz	w0, #31, 404c4c <ferror@plt+0x21bc>
  404bf0:	ldur	w24, [x29, #-4]
  404bf4:	mov	w0, w23
  404bf8:	bl	4026d0 <close@plt>
  404bfc:	adrp	x0, 408000 <ferror@plt+0x5570>
  404c00:	add	x0, x0, #0x395
  404c04:	bl	402490 <opendir@plt>
  404c08:	cbz	x0, 404c54 <ferror@plt+0x21c4>
  404c0c:	mov	x1, x24
  404c10:	mov	x25, x0
  404c14:	bl	405574 <ferror@plt+0x2ae4>
  404c18:	mov	x23, x0
  404c1c:	mov	x0, x25
  404c20:	bl	4026c0 <closedir@plt>
  404c24:	cbz	x23, 405444 <ferror@plt+0x29b4>
  404c28:	mov	x0, x21
  404c2c:	mov	x1, x23
  404c30:	bl	405700 <ferror@plt+0x2c70>
  404c34:	mov	w24, w0
  404c38:	mov	x0, x23
  404c3c:	bl	4027f0 <free@plt>
  404c40:	tbz	w24, #31, 405444 <ferror@plt+0x29b4>
  404c44:	mov	w28, w24
  404c48:	b	405458 <ferror@plt+0x29c8>
  404c4c:	mov	w0, w23
  404c50:	bl	4026d0 <close@plt>
  404c54:	tbnz	w20, #31, 404cc8 <ferror@plt+0x2238>
  404c58:	cbz	x22, 404c64 <ferror@plt+0x21d4>
  404c5c:	ldrb	w8, [x22]
  404c60:	cbnz	w8, 404c70 <ferror@plt+0x21e0>
  404c64:	mov	w0, w20
  404c68:	bl	402450 <ttyname@plt>
  404c6c:	mov	x22, x0
  404c70:	adrp	x8, 408000 <ferror@plt+0x5570>
  404c74:	add	x8, x8, #0x27a
  404c78:	cmp	x22, #0x0
  404c7c:	csel	x0, x8, x22, eq  // eq = none
  404c80:	bl	4026b0 <strdup@plt>
  404c84:	cbz	x0, 404d00 <ferror@plt+0x2270>
  404c88:	mov	x22, x0
  404c8c:	mov	x0, x21
  404c90:	mov	x1, x22
  404c94:	bl	405700 <ferror@plt+0x2c70>
  404c98:	mov	w23, w0
  404c9c:	mov	x0, x22
  404ca0:	bl	4027f0 <free@plt>
  404ca4:	tbnz	w23, #31, 40545c <ferror@plt+0x29cc>
  404ca8:	ldr	x8, [x21]
  404cac:	cmp	x8, x21
  404cb0:	b.eq	405044 <ferror@plt+0x25b4>  // b.none
  404cb4:	ldr	x8, [x21, #8]
  404cb8:	cmp	x8, x21
  404cbc:	b.eq	404cc8 <ferror@plt+0x2238>  // b.none
  404cc0:	cbz	x8, 404cc8 <ferror@plt+0x2238>
  404cc4:	str	w20, [x8, #36]
  404cc8:	ldr	w8, [x19, #1976]
  404ccc:	cbz	w8, 405458 <ferror@plt+0x29c8>
  404cd0:	adrp	x8, 419000 <ferror@plt+0x16570>
  404cd4:	ldr	x3, [x8, #960]
  404cd8:	adrp	x0, 408000 <ferror@plt+0x5570>
  404cdc:	add	x0, x0, #0x217
  404ce0:	mov	w1, #0x10                  	// #16
  404ce4:	mov	w2, #0x1                   	// #1
  404ce8:	bl	402860 <fwrite@plt>
  404cec:	adrp	x0, 408000 <ferror@plt+0x5570>
  404cf0:	add	x0, x0, #0x29d
  404cf4:	mov	w1, w28
  404cf8:	bl	4054e4 <ferror@plt+0x2a54>
  404cfc:	b	405458 <ferror@plt+0x29c8>
  404d00:	mov	w23, #0xfffffff4            	// #-12
  404d04:	b	40545c <ferror@plt+0x29cc>
  404d08:	mov	w0, w23
  404d0c:	bl	4026d0 <close@plt>
  404d10:	ldr	w8, [x19, #1976]
  404d14:	cbnz	w8, 4050d4 <ferror@plt+0x2644>
  404d18:	adrp	x0, 408000 <ferror@plt+0x5570>
  404d1c:	adrp	x1, 408000 <ferror@plt+0x5570>
  404d20:	add	x0, x0, #0x30a
  404d24:	add	x1, x1, #0x319
  404d28:	bl	402560 <fopen@plt>
  404d2c:	cbz	x0, 404e0c <ferror@plt+0x237c>
  404d30:	mov	x24, x0
  404d34:	adrp	x0, 408000 <ferror@plt+0x5570>
  404d38:	add	x0, x0, #0x395
  404d3c:	bl	402490 <opendir@plt>
  404d40:	cbz	x0, 404fac <ferror@plt+0x251c>
  404d44:	adrp	x1, 408000 <ferror@plt+0x5570>
  404d48:	mov	x25, x0
  404d4c:	add	x1, x1, #0x31c
  404d50:	add	x2, sp, #0x10
  404d54:	sub	x3, x29, #0x10
  404d58:	sub	x4, x29, #0x4
  404d5c:	mov	x0, x24
  404d60:	bl	4025b0 <__isoc99_fscanf@plt>
  404d64:	cmp	w0, #0x1
  404d68:	b.lt	404e48 <ferror@plt+0x23b8>  // b.tstop
  404d6c:	adrp	x26, 408000 <ferror@plt+0x5570>
  404d70:	add	x26, x26, #0x31c
  404d74:	b	404d98 <ferror@plt+0x2308>
  404d78:	add	x2, sp, #0x10
  404d7c:	sub	x3, x29, #0x10
  404d80:	sub	x4, x29, #0x4
  404d84:	mov	x0, x24
  404d88:	mov	x1, x26
  404d8c:	bl	4025b0 <__isoc99_fscanf@plt>
  404d90:	cmp	w0, #0x0
  404d94:	b.le	404e48 <ferror@plt+0x23b8>
  404d98:	cmp	w0, #0x3
  404d9c:	b.ne	404d78 <ferror@plt+0x22e8>  // b.any
  404da0:	add	x0, sp, #0x10
  404da4:	mov	w1, #0x45                  	// #69
  404da8:	bl	402850 <strchr@plt>
  404dac:	cbz	x0, 404d78 <ferror@plt+0x22e8>
  404db0:	ldur	w8, [x29, #-16]
  404db4:	ldur	w9, [x29, #-4]
  404db8:	mov	x0, x25
  404dbc:	lsl	w10, w8, #8
  404dc0:	and	w8, w8, #0xfffff000
  404dc4:	and	x1, x10, #0xfff00
  404dc8:	lsr	x8, x8, #12
  404dcc:	and	x11, x9, #0xffffff00
  404dd0:	bfi	x1, x8, #44, #20
  404dd4:	bfxil	x1, x9, #0, #8
  404dd8:	lsr	x8, x11, #8
  404ddc:	bfi	x1, x8, #20, #24
  404de0:	bl	405574 <ferror@plt+0x2ae4>
  404de4:	cbz	x0, 404d78 <ferror@plt+0x22e8>
  404de8:	mov	x27, x0
  404dec:	mov	x0, x21
  404df0:	mov	x1, x27
  404df4:	bl	405700 <ferror@plt+0x2c70>
  404df8:	mov	w23, w0
  404dfc:	mov	x0, x27
  404e00:	bl	4027f0 <free@plt>
  404e04:	tbz	w23, #31, 404d78 <ferror@plt+0x22e8>
  404e08:	b	404e54 <ferror@plt+0x23c4>
  404e0c:	mov	w23, #0x2                   	// #2
  404e10:	ldr	w8, [x19, #1976]
  404e14:	cbz	w8, 404e6c <ferror@plt+0x23dc>
  404e18:	adrp	x8, 419000 <ferror@plt+0x16570>
  404e1c:	ldr	x3, [x8, #960]
  404e20:	adrp	x0, 408000 <ferror@plt+0x5570>
  404e24:	add	x0, x0, #0x217
  404e28:	mov	w1, #0x10                  	// #16
  404e2c:	mov	w2, #0x1                   	// #1
  404e30:	bl	402860 <fwrite@plt>
  404e34:	adrp	x0, 408000 <ferror@plt+0x5570>
  404e38:	add	x0, x0, #0x334
  404e3c:	mov	w1, w23
  404e40:	bl	4054e4 <ferror@plt+0x2a54>
  404e44:	b	404e6c <ferror@plt+0x23dc>
  404e48:	ldr	x8, [x21]
  404e4c:	cmp	x8, x21
  404e50:	cset	w23, eq  // eq = none
  404e54:	mov	x0, x25
  404e58:	bl	4026c0 <closedir@plt>
  404e5c:	mov	x0, x24
  404e60:	bl	402540 <fclose@plt>
  404e64:	ldr	w8, [x19, #1976]
  404e68:	cbnz	w8, 404e18 <ferror@plt+0x2388>
  404e6c:	cbz	w23, 405458 <ferror@plt+0x29c8>
  404e70:	tbnz	w23, #31, 40545c <ferror@plt+0x29cc>
  404e74:	ldr	w8, [x19, #1976]
  404e78:	cbnz	w8, 405290 <ferror@plt+0x2800>
  404e7c:	adrp	x1, 408000 <ferror@plt+0x5570>
  404e80:	adrp	x2, 407000 <ferror@plt+0x4570>
  404e84:	add	x1, x1, #0x360
  404e88:	add	x2, x2, #0xd15
  404e8c:	add	x0, sp, #0x10
  404e90:	bl	4024d0 <asprintf@plt>
  404e94:	tbnz	w0, #31, 404fc4 <ferror@plt+0x2534>
  404e98:	ldr	x0, [sp, #16]
  404e9c:	bl	405910 <ferror@plt+0x2e80>
  404ea0:	ldr	x8, [sp, #16]
  404ea4:	mov	x24, x0
  404ea8:	mov	x0, x8
  404eac:	bl	4027f0 <free@plt>
  404eb0:	cbz	x24, 404fc8 <ferror@plt+0x2538>
  404eb4:	adrp	x0, 408000 <ferror@plt+0x5570>
  404eb8:	add	x0, x0, #0x395
  404ebc:	stur	x24, [x29, #-16]
  404ec0:	bl	402490 <opendir@plt>
  404ec4:	cbz	x0, 405100 <ferror@plt+0x2670>
  404ec8:	adrp	x1, 408000 <ferror@plt+0x5570>
  404ecc:	mov	x25, x0
  404ed0:	add	x1, x1, #0x34e
  404ed4:	sub	x0, x29, #0x10
  404ed8:	str	w28, [sp, #8]
  404edc:	bl	402760 <strsep@plt>
  404ee0:	cbz	x0, 40504c <ferror@plt+0x25bc>
  404ee4:	adrp	x26, 408000 <ferror@plt+0x5570>
  404ee8:	adrp	x27, 408000 <ferror@plt+0x5570>
  404eec:	mov	x23, x0
  404ef0:	add	x26, x26, #0x34e
  404ef4:	add	x27, x27, #0x360
  404ef8:	b	404f10 <ferror@plt+0x2480>
  404efc:	sub	x0, x29, #0x10
  404f00:	mov	x1, x26
  404f04:	bl	402760 <strsep@plt>
  404f08:	mov	x23, x0
  404f0c:	cbz	x0, 40504c <ferror@plt+0x25bc>
  404f10:	ldrb	w8, [x23]
  404f14:	cbz	w8, 404efc <ferror@plt+0x246c>
  404f18:	mov	x0, x23
  404f1c:	bl	40584c <ferror@plt+0x2dbc>
  404f20:	mov	x28, x0
  404f24:	cmp	x0, #0x400
  404f28:	b.ne	404f78 <ferror@plt+0x24e8>  // b.any
  404f2c:	ldrb	w8, [x23]
  404f30:	cbz	w8, 404efc <ferror@plt+0x246c>
  404f34:	add	x0, sp, #0x10
  404f38:	mov	x1, x27
  404f3c:	mov	x2, x23
  404f40:	bl	4024d0 <asprintf@plt>
  404f44:	tbnz	w0, #31, 404efc <ferror@plt+0x246c>
  404f48:	ldr	x0, [sp, #16]
  404f4c:	bl	405910 <ferror@plt+0x2e80>
  404f50:	ldr	x8, [sp, #16]
  404f54:	mov	x23, x0
  404f58:	mov	x0, x8
  404f5c:	bl	4027f0 <free@plt>
  404f60:	cbz	x23, 404efc <ferror@plt+0x246c>
  404f64:	mov	x0, x23
  404f68:	bl	40584c <ferror@plt+0x2dbc>
  404f6c:	mov	x28, x0
  404f70:	mov	x0, x23
  404f74:	bl	4027f0 <free@plt>
  404f78:	mov	x0, x25
  404f7c:	mov	x1, x28
  404f80:	bl	405574 <ferror@plt+0x2ae4>
  404f84:	cbz	x0, 404efc <ferror@plt+0x246c>
  404f88:	mov	x28, x0
  404f8c:	mov	x0, x21
  404f90:	mov	x1, x28
  404f94:	bl	405700 <ferror@plt+0x2c70>
  404f98:	mov	w23, w0
  404f9c:	mov	x0, x28
  404fa0:	bl	4027f0 <free@plt>
  404fa4:	tbz	w23, #31, 404efc <ferror@plt+0x246c>
  404fa8:	b	405058 <ferror@plt+0x25c8>
  404fac:	mov	w23, #0x1                   	// #1
  404fb0:	mov	x0, x24
  404fb4:	bl	402540 <fclose@plt>
  404fb8:	ldr	w8, [x19, #1976]
  404fbc:	cbz	w8, 404e6c <ferror@plt+0x23dc>
  404fc0:	b	404e18 <ferror@plt+0x2388>
  404fc4:	mov	x24, xzr
  404fc8:	mov	w23, #0x2                   	// #2
  404fcc:	mov	x0, x24
  404fd0:	bl	4027f0 <free@plt>
  404fd4:	ldr	w8, [x19, #1976]
  404fd8:	cbnz	w8, 405074 <ferror@plt+0x25e4>
  404fdc:	cbz	w23, 405458 <ferror@plt+0x29c8>
  404fe0:	tbnz	w23, #31, 40545c <ferror@plt+0x29cc>
  404fe4:	ldr	w8, [x19, #1976]
  404fe8:	cbnz	w8, 4052bc <ferror@plt+0x282c>
  404fec:	adrp	x0, 408000 <ferror@plt+0x5570>
  404ff0:	add	x0, x0, #0x3b0
  404ff4:	bl	405910 <ferror@plt+0x2e80>
  404ff8:	mov	x24, x0
  404ffc:	cbz	x0, 405118 <ferror@plt+0x2688>
  405000:	adrp	x0, 408000 <ferror@plt+0x5570>
  405004:	add	x0, x0, #0x395
  405008:	str	x24, [sp, #16]
  40500c:	bl	402490 <opendir@plt>
  405010:	str	x0, [sp, #8]
  405014:	cbz	x0, 405120 <ferror@plt+0x2690>
  405018:	adrp	x1, 408000 <ferror@plt+0x5570>
  40501c:	add	x1, x1, #0x34e
  405020:	add	x0, sp, #0x10
  405024:	bl	402760 <strsep@plt>
  405028:	cbz	x0, 40523c <ferror@plt+0x27ac>
  40502c:	adrp	x26, 408000 <ferror@plt+0x5570>
  405030:	adrp	x27, 408000 <ferror@plt+0x5570>
  405034:	mov	x23, x0
  405038:	add	x26, x26, #0x3be
  40503c:	add	x27, x27, #0x34e
  405040:	b	405144 <ferror@plt+0x26b4>
  405044:	mov	w23, #0x1                   	// #1
  405048:	b	40545c <ferror@plt+0x29cc>
  40504c:	ldr	x8, [x21]
  405050:	cmp	x8, x21
  405054:	cset	w23, eq  // eq = none
  405058:	mov	x0, x24
  40505c:	bl	4027f0 <free@plt>
  405060:	mov	x0, x25
  405064:	bl	4026c0 <closedir@plt>
  405068:	ldr	w28, [sp, #8]
  40506c:	ldr	w8, [x19, #1976]
  405070:	cbz	w8, 404fdc <ferror@plt+0x254c>
  405074:	adrp	x8, 419000 <ferror@plt+0x16570>
  405078:	ldr	x3, [x8, #960]
  40507c:	adrp	x0, 408000 <ferror@plt+0x5570>
  405080:	add	x0, x0, #0x217
  405084:	mov	w1, #0x10                  	// #16
  405088:	mov	w2, #0x1                   	// #1
  40508c:	bl	402860 <fwrite@plt>
  405090:	adrp	x0, 408000 <ferror@plt+0x5570>
  405094:	add	x0, x0, #0x353
  405098:	mov	w1, w23
  40509c:	bl	4054e4 <ferror@plt+0x2a54>
  4050a0:	cbnz	w23, 404fe0 <ferror@plt+0x2550>
  4050a4:	b	405458 <ferror@plt+0x29c8>
  4050a8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4050ac:	ldr	x3, [x8, #960]
  4050b0:	adrp	x0, 408000 <ferror@plt+0x5570>
  4050b4:	add	x0, x0, #0x217
  4050b8:	mov	w1, #0x10                  	// #16
  4050bc:	mov	w2, #0x1                   	// #1
  4050c0:	bl	402860 <fwrite@plt>
  4050c4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4050c8:	add	x0, x0, #0x253
  4050cc:	bl	4054e4 <ferror@plt+0x2a54>
  4050d0:	b	404acc <ferror@plt+0x203c>
  4050d4:	adrp	x8, 419000 <ferror@plt+0x16570>
  4050d8:	ldr	x3, [x8, #960]
  4050dc:	adrp	x0, 408000 <ferror@plt+0x5570>
  4050e0:	add	x0, x0, #0x217
  4050e4:	mov	w1, #0x10                  	// #16
  4050e8:	mov	w2, #0x1                   	// #1
  4050ec:	bl	402860 <fwrite@plt>
  4050f0:	adrp	x0, 408000 <ferror@plt+0x5570>
  4050f4:	add	x0, x0, #0x2fd
  4050f8:	bl	4054e4 <ferror@plt+0x2a54>
  4050fc:	b	404d18 <ferror@plt+0x2288>
  405100:	mov	w23, #0x1                   	// #1
  405104:	mov	x0, x24
  405108:	bl	4027f0 <free@plt>
  40510c:	ldr	w8, [x19, #1976]
  405110:	cbz	w8, 404fdc <ferror@plt+0x254c>
  405114:	b	405074 <ferror@plt+0x25e4>
  405118:	mov	w23, #0x2                   	// #2
  40511c:	b	405250 <ferror@plt+0x27c0>
  405120:	mov	w23, #0x1                   	// #1
  405124:	b	405250 <ferror@plt+0x27c0>
  405128:	mov	w0, w23
  40512c:	bl	4026d0 <close@plt>
  405130:	add	x0, sp, #0x10
  405134:	mov	x1, x27
  405138:	bl	402760 <strsep@plt>
  40513c:	mov	x23, x0
  405140:	cbz	x0, 40523c <ferror@plt+0x27ac>
  405144:	ldrb	w8, [x23]
  405148:	cmp	w8, #0x63
  40514c:	b.ne	405130 <ferror@plt+0x26a0>  // b.any
  405150:	mov	w2, #0x8                   	// #8
  405154:	mov	x0, x23
  405158:	mov	x1, x26
  40515c:	bl	4025f0 <strncmp@plt>
  405160:	cbnz	w0, 405130 <ferror@plt+0x26a0>
  405164:	mov	w25, w28
  405168:	add	x28, x23, #0x8
  40516c:	adrp	x1, 408000 <ferror@plt+0x5570>
  405170:	mov	x0, x28
  405174:	add	x1, x1, #0x3c7
  405178:	bl	402780 <strcmp@plt>
  40517c:	add	x8, x23, #0xc
  405180:	cmp	w0, #0x0
  405184:	csel	x23, x8, x28, eq  // eq = none
  405188:	mov	w1, #0x2c                  	// #44
  40518c:	mov	x0, x23
  405190:	bl	402850 <strchr@plt>
  405194:	cbz	x0, 40519c <ferror@plt+0x270c>
  405198:	strb	wzr, [x0]
  40519c:	adrp	x1, 408000 <ferror@plt+0x5570>
  4051a0:	sub	x0, x29, #0x10
  4051a4:	add	x1, x1, #0x2e8
  4051a8:	mov	x2, x23
  4051ac:	bl	4024d0 <asprintf@plt>
  4051b0:	mov	w28, w25
  4051b4:	tbnz	w0, #31, 405130 <ferror@plt+0x26a0>
  4051b8:	ldur	x0, [x29, #-16]
  4051bc:	mov	w1, #0x902                 	// #2306
  4051c0:	movk	w1, #0x8, lsl #16
  4051c4:	bl	402590 <open@plt>
  4051c8:	ldur	x8, [x29, #-16]
  4051cc:	mov	w23, w0
  4051d0:	mov	x0, x8
  4051d4:	bl	4027f0 <free@plt>
  4051d8:	tbnz	w23, #31, 405130 <ferror@plt+0x26a0>
  4051dc:	mov	w1, #0x5432                	// #21554
  4051e0:	sub	x2, x29, #0x4
  4051e4:	movk	w1, #0x8004, lsl #16
  4051e8:	mov	w0, w23
  4051ec:	bl	402a60 <ioctl@plt>
  4051f0:	tbnz	w0, #31, 405128 <ferror@plt+0x2698>
  4051f4:	ldur	w28, [x29, #-4]
  4051f8:	mov	w0, w23
  4051fc:	bl	4026d0 <close@plt>
  405200:	ldr	x0, [sp, #8]
  405204:	mov	x1, x28
  405208:	mov	w28, w25
  40520c:	bl	405574 <ferror@plt+0x2ae4>
  405210:	stur	x0, [x29, #-16]
  405214:	cbz	x0, 405130 <ferror@plt+0x26a0>
  405218:	mov	x1, x0
  40521c:	mov	x0, x21
  405220:	bl	405700 <ferror@plt+0x2c70>
  405224:	ldur	x8, [x29, #-16]
  405228:	mov	w23, w0
  40522c:	mov	x0, x8
  405230:	bl	4027f0 <free@plt>
  405234:	tbz	w23, #31, 405130 <ferror@plt+0x26a0>
  405238:	b	405248 <ferror@plt+0x27b8>
  40523c:	ldr	x8, [x21]
  405240:	cmp	x8, x21
  405244:	cset	w23, eq  // eq = none
  405248:	ldr	x0, [sp, #8]
  40524c:	bl	4026c0 <closedir@plt>
  405250:	mov	x0, x24
  405254:	bl	4027f0 <free@plt>
  405258:	ldr	w8, [x19, #1976]
  40525c:	cbnz	w8, 4052e8 <ferror@plt+0x2858>
  405260:	cbz	w23, 405458 <ferror@plt+0x29c8>
  405264:	tbnz	w23, #31, 40545c <ferror@plt+0x29cc>
  405268:	ldr	w8, [x19, #1976]
  40526c:	cbnz	w8, 40531c <ferror@plt+0x288c>
  405270:	cbz	x22, 405348 <ferror@plt+0x28b8>
  405274:	ldrb	w8, [x22]
  405278:	cbz	w8, 405348 <ferror@plt+0x28b8>
  40527c:	mov	w1, #0x902                 	// #2306
  405280:	movk	w1, #0x8, lsl #16
  405284:	mov	x0, x22
  405288:	bl	402590 <open@plt>
  40528c:	b	405350 <ferror@plt+0x28c0>
  405290:	adrp	x8, 419000 <ferror@plt+0x16570>
  405294:	ldr	x3, [x8, #960]
  405298:	adrp	x0, 408000 <ferror@plt+0x5570>
  40529c:	add	x0, x0, #0x217
  4052a0:	mov	w1, #0x10                  	// #16
  4052a4:	mov	w2, #0x1                   	// #1
  4052a8:	bl	402860 <fwrite@plt>
  4052ac:	adrp	x0, 408000 <ferror@plt+0x5570>
  4052b0:	add	x0, x0, #0x342
  4052b4:	bl	4054e4 <ferror@plt+0x2a54>
  4052b8:	b	404e7c <ferror@plt+0x23ec>
  4052bc:	adrp	x8, 419000 <ferror@plt+0x16570>
  4052c0:	ldr	x3, [x8, #960]
  4052c4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4052c8:	add	x0, x0, #0x217
  4052cc:	mov	w1, #0x10                  	// #16
  4052d0:	mov	w2, #0x1                   	// #1
  4052d4:	bl	402860 <fwrite@plt>
  4052d8:	adrp	x0, 408000 <ferror@plt+0x5570>
  4052dc:	add	x0, x0, #0x39a
  4052e0:	bl	4054e4 <ferror@plt+0x2a54>
  4052e4:	b	404fec <ferror@plt+0x255c>
  4052e8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4052ec:	ldr	x3, [x8, #960]
  4052f0:	adrp	x0, 408000 <ferror@plt+0x5570>
  4052f4:	add	x0, x0, #0x217
  4052f8:	mov	w1, #0x10                  	// #16
  4052fc:	mov	w2, #0x1                   	// #1
  405300:	bl	402860 <fwrite@plt>
  405304:	adrp	x0, 408000 <ferror@plt+0x5570>
  405308:	add	x0, x0, #0x3cb
  40530c:	mov	w1, w23
  405310:	bl	4054e4 <ferror@plt+0x2a54>
  405314:	cbnz	w23, 405264 <ferror@plt+0x27d4>
  405318:	b	405458 <ferror@plt+0x29c8>
  40531c:	adrp	x8, 419000 <ferror@plt+0x16570>
  405320:	ldr	x3, [x8, #960]
  405324:	adrp	x0, 408000 <ferror@plt+0x5570>
  405328:	add	x0, x0, #0x217
  40532c:	mov	w1, #0x10                  	// #16
  405330:	mov	w2, #0x1                   	// #1
  405334:	bl	402860 <fwrite@plt>
  405338:	adrp	x0, 408000 <ferror@plt+0x5570>
  40533c:	add	x0, x0, #0x3e2
  405340:	bl	4054e4 <ferror@plt+0x2a54>
  405344:	cbnz	x22, 405274 <ferror@plt+0x27e4>
  405348:	mov	w0, w20
  40534c:	bl	4023e0 <dup@plt>
  405350:	mov	w24, w0
  405354:	tbnz	w0, #31, 405430 <ferror@plt+0x29a0>
  405358:	mov	w1, #0x5432                	// #21554
  40535c:	add	x2, sp, #0x10
  405360:	movk	w1, #0x8004, lsl #16
  405364:	mov	w0, w24
  405368:	bl	402a60 <ioctl@plt>
  40536c:	tbnz	w0, #31, 405420 <ferror@plt+0x2990>
  405370:	ldr	w23, [sp, #16]
  405374:	adrp	x0, 408000 <ferror@plt+0x5570>
  405378:	add	x0, x0, #0x395
  40537c:	bl	402490 <opendir@plt>
  405380:	cbz	x0, 405420 <ferror@plt+0x2990>
  405384:	mov	x1, x23
  405388:	mov	x26, x0
  40538c:	bl	405574 <ferror@plt+0x2ae4>
  405390:	mov	x25, x0
  405394:	mov	x0, x26
  405398:	bl	4026c0 <closedir@plt>
  40539c:	cbnz	x25, 4053d4 <ferror@plt+0x2944>
  4053a0:	cbz	x22, 4053b0 <ferror@plt+0x2920>
  4053a4:	ldrb	w8, [x22]
  4053a8:	mov	x0, x22
  4053ac:	cbnz	w8, 4053b8 <ferror@plt+0x2928>
  4053b0:	mov	w0, w20
  4053b4:	bl	402450 <ttyname@plt>
  4053b8:	adrp	x8, 408000 <ferror@plt+0x5570>
  4053bc:	add	x8, x8, #0x3f2
  4053c0:	cmp	x0, #0x0
  4053c4:	csel	x0, x8, x0, eq  // eq = none
  4053c8:	bl	4026b0 <strdup@plt>
  4053cc:	mov	x25, x0
  4053d0:	cbz	x0, 4054dc <ferror@plt+0x2a4c>
  4053d4:	mov	x0, x21
  4053d8:	mov	x1, x25
  4053dc:	bl	405700 <ferror@plt+0x2c70>
  4053e0:	mov	w23, w0
  4053e4:	mov	x0, x25
  4053e8:	bl	4027f0 <free@plt>
  4053ec:	tbnz	w23, #31, 405424 <ferror@plt+0x2994>
  4053f0:	ldr	x8, [x21]
  4053f4:	cmp	x8, x21
  4053f8:	b.eq	405420 <ferror@plt+0x2990>  // b.none
  4053fc:	ldr	x8, [x21, #8]
  405400:	cmp	x8, x21
  405404:	b.eq	405424 <ferror@plt+0x2994>  // b.none
  405408:	cbz	x8, 405424 <ferror@plt+0x2994>
  40540c:	cbz	x22, 405418 <ferror@plt+0x2988>
  405410:	ldrb	w9, [x22]
  405414:	cbnz	w9, 405424 <ferror@plt+0x2994>
  405418:	str	w20, [x8, #36]
  40541c:	b	405424 <ferror@plt+0x2994>
  405420:	mov	w23, #0x1                   	// #1
  405424:	mov	w0, w24
  405428:	bl	4026d0 <close@plt>
  40542c:	b	405434 <ferror@plt+0x29a4>
  405430:	mov	w23, #0x1                   	// #1
  405434:	ldr	w8, [x19, #1976]
  405438:	cbnz	w8, 4054a8 <ferror@plt+0x2a18>
  40543c:	cbz	w23, 405458 <ferror@plt+0x29c8>
  405440:	tbnz	w23, #31, 40545c <ferror@plt+0x29cc>
  405444:	ldr	x8, [x21]
  405448:	cmp	x8, x21
  40544c:	b.eq	404c54 <ferror@plt+0x21c4>  // b.none
  405450:	ldr	w8, [x19, #1976]
  405454:	cbnz	w8, 405480 <ferror@plt+0x29f0>
  405458:	mov	w23, w28
  40545c:	mov	w0, w23
  405460:	ldp	x20, x19, [sp, #240]
  405464:	ldp	x22, x21, [sp, #224]
  405468:	ldp	x24, x23, [sp, #208]
  40546c:	ldp	x26, x25, [sp, #192]
  405470:	ldp	x28, x27, [sp, #176]
  405474:	ldp	x29, x30, [sp, #160]
  405478:	add	sp, sp, #0x100
  40547c:	ret
  405480:	adrp	x8, 419000 <ferror@plt+0x16570>
  405484:	ldr	x3, [x8, #960]
  405488:	adrp	x0, 408000 <ferror@plt+0x5570>
  40548c:	add	x0, x0, #0x217
  405490:	mov	w1, #0x10                  	// #16
  405494:	mov	w2, #0x1                   	// #1
  405498:	bl	402860 <fwrite@plt>
  40549c:	adrp	x0, 408000 <ferror@plt+0x5570>
  4054a0:	add	x0, x0, #0x283
  4054a4:	b	404cf4 <ferror@plt+0x2264>
  4054a8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4054ac:	ldr	x3, [x8, #960]
  4054b0:	adrp	x0, 408000 <ferror@plt+0x5570>
  4054b4:	add	x0, x0, #0x217
  4054b8:	mov	w1, #0x10                  	// #16
  4054bc:	mov	w2, #0x1                   	// #1
  4054c0:	bl	402860 <fwrite@plt>
  4054c4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4054c8:	add	x0, x0, #0x3fc
  4054cc:	mov	w1, w23
  4054d0:	bl	4054e4 <ferror@plt+0x2a54>
  4054d4:	cbnz	w23, 405440 <ferror@plt+0x29b0>
  4054d8:	b	405458 <ferror@plt+0x29c8>
  4054dc:	mov	w23, #0xfffffff4            	// #-12
  4054e0:	b	405424 <ferror@plt+0x2994>
  4054e4:	sub	sp, sp, #0x120
  4054e8:	stp	x29, x30, [sp, #256]
  4054ec:	add	x29, sp, #0x100
  4054f0:	mov	x9, #0xffffffffffffffc8    	// #-56
  4054f4:	mov	x10, sp
  4054f8:	sub	x11, x29, #0x78
  4054fc:	movk	x9, #0xff80, lsl #32
  405500:	add	x12, x29, #0x20
  405504:	add	x10, x10, #0x80
  405508:	add	x11, x11, #0x38
  40550c:	stp	x28, x19, [sp, #272]
  405510:	adrp	x19, 419000 <ferror@plt+0x16570>
  405514:	stp	x10, x9, [x29, #-16]
  405518:	stp	x12, x11, [x29, #-32]
  40551c:	mov	x8, x0
  405520:	stp	x1, x2, [x29, #-120]
  405524:	stp	x3, x4, [x29, #-104]
  405528:	stp	x5, x6, [x29, #-88]
  40552c:	stur	x7, [x29, #-72]
  405530:	stp	q0, q1, [sp]
  405534:	ldr	x0, [x19, #960]
  405538:	ldp	q0, q1, [x29, #-32]
  40553c:	sub	x2, x29, #0x40
  405540:	mov	x1, x8
  405544:	stp	q2, q3, [sp, #32]
  405548:	stp	q4, q5, [sp, #64]
  40554c:	stp	q6, q7, [sp, #96]
  405550:	stp	q0, q1, [x29, #-64]
  405554:	bl	4029e0 <vfprintf@plt>
  405558:	ldr	x1, [x19, #960]
  40555c:	mov	w0, #0xa                   	// #10
  405560:	bl	4024b0 <fputc@plt>
  405564:	ldp	x28, x19, [sp, #272]
  405568:	ldp	x29, x30, [sp, #256]
  40556c:	add	sp, sp, #0x120
  405570:	ret
  405574:	stp	x29, x30, [sp, #-64]!
  405578:	stp	x28, x23, [sp, #16]
  40557c:	stp	x22, x21, [sp, #32]
  405580:	stp	x20, x19, [sp, #48]
  405584:	mov	x29, sp
  405588:	sub	sp, sp, #0x1, lsl #12
  40558c:	sub	sp, sp, #0x80
  405590:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  405594:	ldr	w8, [x8, #1976]
  405598:	mov	x19, x1
  40559c:	mov	x20, x0
  4055a0:	cbnz	w8, 4056bc <ferror@plt+0x2c2c>
  4055a4:	lsr	x21, x19, #32
  4055a8:	lsr	x22, x19, #12
  4055ac:	bfxil	w21, w19, #8, #12
  4055b0:	bfxil	w22, w19, #0, #8
  4055b4:	adrp	x2, 408000 <ferror@plt+0x5570>
  4055b8:	add	x2, x2, #0x2d8
  4055bc:	add	x0, sp, #0x80
  4055c0:	mov	w1, #0x1000                	// #4096
  4055c4:	mov	w3, w21
  4055c8:	mov	w4, w22
  4055cc:	bl	4024f0 <snprintf@plt>
  4055d0:	cmp	w0, #0x1
  4055d4:	b.lt	4055f0 <ferror@plt+0x2b60>  // b.tstop
  4055d8:	cmp	w0, #0xfff
  4055dc:	b.hi	4055f0 <ferror@plt+0x2b60>  // b.pmore
  4055e0:	add	x0, sp, #0x80
  4055e4:	mov	x1, xzr
  4055e8:	bl	402960 <realpath@plt>
  4055ec:	cbnz	x0, 4056a0 <ferror@plt+0x2c10>
  4055f0:	mov	x0, x20
  4055f4:	bl	4028b0 <dirfd@plt>
  4055f8:	mov	w21, w0
  4055fc:	mov	x0, x20
  405600:	bl	4027b0 <rewinddir@plt>
  405604:	mov	x0, x20
  405608:	bl	4026a0 <readdir@plt>
  40560c:	cbz	x0, 4056a0 <ferror@plt+0x2c10>
  405610:	adrp	x22, 408000 <ferror@plt+0x5570>
  405614:	add	x22, x22, #0x2e8
  405618:	b	405628 <ferror@plt+0x2b98>
  40561c:	mov	x0, x20
  405620:	bl	4026a0 <readdir@plt>
  405624:	cbz	x0, 4056a0 <ferror@plt+0x2c10>
  405628:	ldrb	w8, [x0, #18]
  40562c:	orr	w8, w8, #0x2
  405630:	cmp	w8, #0x2
  405634:	b.ne	40561c <ferror@plt+0x2b8c>  // b.any
  405638:	add	x23, x0, #0x13
  40563c:	mov	x3, sp
  405640:	mov	w0, wzr
  405644:	mov	w1, w21
  405648:	mov	x2, x23
  40564c:	mov	w4, wzr
  405650:	bl	402a80 <__fxstatat@plt>
  405654:	tbnz	w0, #31, 40561c <ferror@plt+0x2b8c>
  405658:	ldr	w8, [sp, #16]
  40565c:	and	w8, w8, #0xf000
  405660:	cmp	w8, #0x2, lsl #12
  405664:	b.ne	40561c <ferror@plt+0x2b8c>  // b.any
  405668:	ldr	x8, [sp, #32]
  40566c:	cmp	x8, x19
  405670:	b.ne	40561c <ferror@plt+0x2b8c>  // b.any
  405674:	add	x0, sp, #0x80
  405678:	mov	w1, #0x1000                	// #4096
  40567c:	mov	x2, x22
  405680:	mov	x3, x23
  405684:	bl	4024f0 <snprintf@plt>
  405688:	cmp	w0, #0xfff
  40568c:	b.hi	40561c <ferror@plt+0x2b8c>  // b.pmore
  405690:	add	x0, sp, #0x80
  405694:	mov	x1, xzr
  405698:	bl	402960 <realpath@plt>
  40569c:	cbz	x0, 40561c <ferror@plt+0x2b8c>
  4056a0:	add	sp, sp, #0x1, lsl #12
  4056a4:	add	sp, sp, #0x80
  4056a8:	ldp	x20, x19, [sp, #48]
  4056ac:	ldp	x22, x21, [sp, #32]
  4056b0:	ldp	x28, x23, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #64
  4056b8:	ret
  4056bc:	adrp	x8, 419000 <ferror@plt+0x16570>
  4056c0:	ldr	x3, [x8, #960]
  4056c4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4056c8:	add	x0, x0, #0x217
  4056cc:	mov	w1, #0x10                  	// #16
  4056d0:	mov	w2, #0x1                   	// #1
  4056d4:	bl	402860 <fwrite@plt>
  4056d8:	lsr	x21, x19, #32
  4056dc:	lsr	x22, x19, #12
  4056e0:	bfxil	w21, w19, #8, #12
  4056e4:	bfxil	w22, w19, #0, #8
  4056e8:	adrp	x0, 408000 <ferror@plt+0x5570>
  4056ec:	add	x0, x0, #0x2c0
  4056f0:	mov	w1, w21
  4056f4:	mov	w2, w22
  4056f8:	bl	4054e4 <ferror@plt+0x2a54>
  4056fc:	b	4055b4 <ferror@plt+0x2b24>
  405700:	stp	x29, x30, [sp, #-48]!
  405704:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  405708:	ldr	w8, [x8, #1976]
  40570c:	stp	x20, x19, [sp, #32]
  405710:	mov	x19, x1
  405714:	mov	x20, x0
  405718:	str	x21, [sp, #16]
  40571c:	mov	x29, sp
  405720:	cbnz	w8, 405814 <ferror@plt+0x2d84>
  405724:	mov	x21, xzr
  405728:	cbz	x20, 405744 <ferror@plt+0x2cb4>
  40572c:	ldr	x8, [x20]
  405730:	cmp	x8, x20
  405734:	b.eq	405744 <ferror@plt+0x2cb4>  // b.none
  405738:	ldr	x8, [x20, #8]
  40573c:	cmp	x8, x20
  405740:	csel	x21, xzr, x8, eq  // eq = none
  405744:	mov	x0, x19
  405748:	bl	4023a0 <strlen@plt>
  40574c:	add	x2, x0, #0x81
  405750:	add	x0, x29, #0x18
  405754:	mov	w1, #0x8                   	// #8
  405758:	bl	402660 <posix_memalign@plt>
  40575c:	cbz	w0, 405774 <ferror@plt+0x2ce4>
  405760:	mov	w0, #0xfffffff4            	// #-12
  405764:	ldp	x20, x19, [sp, #32]
  405768:	ldr	x21, [sp, #16]
  40576c:	ldp	x29, x30, [sp], #48
  405770:	ret
  405774:	ldr	x8, [x29, #24]
  405778:	adrp	x9, 408000 <ferror@plt+0x5570>
  40577c:	ldr	d0, [x9, #504]
  405780:	adrp	x9, 408000 <ferror@plt+0x5570>
  405784:	str	x8, [x8]
  405788:	ldr	x8, [x29, #24]
  40578c:	ldr	d1, [x9, #512]
  405790:	mov	x1, x19
  405794:	str	x8, [x8, #8]
  405798:	stp	d0, d1, [x8, #48]
  40579c:	str	wzr, [x8, #64]
  4057a0:	ldr	x9, [x20, #8]
  4057a4:	str	x8, [x20, #8]
  4057a8:	stp	x20, x9, [x8]
  4057ac:	str	x8, [x9]
  4057b0:	ldr	x8, [x29, #24]
  4057b4:	add	x0, x8, #0x80
  4057b8:	str	x0, [x8, #16]
  4057bc:	bl	4028a0 <strcpy@plt>
  4057c0:	ldr	x8, [x29, #24]
  4057c4:	movi	d0, #0xffffffff00000000
  4057c8:	str	xzr, [x8, #24]
  4057cc:	str	d0, [x8, #32]
  4057d0:	cbz	x21, 4057e0 <ferror@plt+0x2d50>
  4057d4:	ldr	w9, [x21, #40]
  4057d8:	add	w9, w9, #0x1
  4057dc:	b	4057e4 <ferror@plt+0x2d54>
  4057e0:	mov	w9, wzr
  4057e4:	mov	w0, wzr
  4057e8:	mov	w10, #0xffffffff            	// #-1
  4057ec:	movi	v0.2d, #0x0
  4057f0:	stp	w9, w10, [x8, #40]
  4057f4:	stur	q0, [x8, #68]
  4057f8:	stur	q0, [x8, #84]
  4057fc:	stur	q0, [x8, #100]
  405800:	str	q0, [x8, #112]
  405804:	ldp	x20, x19, [sp, #32]
  405808:	ldr	x21, [sp, #16]
  40580c:	ldp	x29, x30, [sp], #48
  405810:	ret
  405814:	adrp	x8, 419000 <ferror@plt+0x16570>
  405818:	ldr	x3, [x8, #960]
  40581c:	adrp	x0, 408000 <ferror@plt+0x5570>
  405820:	add	x0, x0, #0x217
  405824:	mov	w1, #0x10                  	// #16
  405828:	mov	w2, #0x1                   	// #1
  40582c:	bl	402860 <fwrite@plt>
  405830:	adrp	x0, 408000 <ferror@plt+0x5570>
  405834:	add	x0, x0, #0x2f0
  405838:	mov	x1, x19
  40583c:	bl	4054e4 <ferror@plt+0x2a54>
  405840:	mov	x21, xzr
  405844:	cbnz	x20, 40572c <ferror@plt+0x2c9c>
  405848:	b	405744 <ferror@plt+0x2cb4>
  40584c:	sub	sp, sp, #0x30
  405850:	stp	x29, x30, [sp, #16]
  405854:	stp	x20, x19, [sp, #32]
  405858:	add	x29, sp, #0x10
  40585c:	cbz	x0, 4058d8 <ferror@plt+0x2e48>
  405860:	ldrb	w8, [x0]
  405864:	mov	x2, x0
  405868:	cbz	w8, 4058d8 <ferror@plt+0x2e48>
  40586c:	adrp	x1, 408000 <ferror@plt+0x5570>
  405870:	add	x1, x1, #0x384
  405874:	add	x0, sp, #0x8
  405878:	bl	4024d0 <asprintf@plt>
  40587c:	tbnz	w0, #31, 4058d8 <ferror@plt+0x2e48>
  405880:	ldr	x0, [sp, #8]
  405884:	bl	405910 <ferror@plt+0x2e80>
  405888:	cbz	x0, 4058e0 <ferror@plt+0x2e50>
  40588c:	adrp	x1, 408000 <ferror@plt+0x5570>
  405890:	add	x1, x1, #0x2d2
  405894:	add	x2, sp, #0x4
  405898:	mov	x3, sp
  40589c:	mov	x19, x0
  4058a0:	bl	402970 <__isoc99_sscanf@plt>
  4058a4:	cmp	w0, #0x2
  4058a8:	b.ne	4058e8 <ferror@plt+0x2e58>  // b.any
  4058ac:	ldp	w9, w8, [sp]
  4058b0:	lsl	w10, w8, #8
  4058b4:	and	w8, w8, #0xfffff000
  4058b8:	and	x20, x10, #0xfff00
  4058bc:	lsr	x8, x8, #12
  4058c0:	and	x11, x9, #0xffffff00
  4058c4:	bfi	x20, x8, #44, #20
  4058c8:	bfxil	x20, x9, #0, #8
  4058cc:	lsr	x8, x11, #8
  4058d0:	bfi	x20, x8, #20, #24
  4058d4:	b	4058ec <ferror@plt+0x2e5c>
  4058d8:	mov	x20, xzr
  4058dc:	b	4058fc <ferror@plt+0x2e6c>
  4058e0:	mov	x20, xzr
  4058e4:	b	4058f4 <ferror@plt+0x2e64>
  4058e8:	mov	x20, xzr
  4058ec:	mov	x0, x19
  4058f0:	bl	4027f0 <free@plt>
  4058f4:	ldr	x0, [sp, #8]
  4058f8:	bl	4027f0 <free@plt>
  4058fc:	mov	x0, x20
  405900:	ldp	x20, x19, [sp, #32]
  405904:	ldp	x29, x30, [sp, #16]
  405908:	add	sp, sp, #0x30
  40590c:	ret
  405910:	sub	sp, sp, #0x30
  405914:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c20>
  405918:	ldr	w8, [x8, #1976]
  40591c:	stp	x29, x30, [sp, #16]
  405920:	str	x19, [sp, #32]
  405924:	add	x29, sp, #0x10
  405928:	mov	x19, x0
  40592c:	str	xzr, [x29, #24]
  405930:	str	xzr, [sp, #8]
  405934:	cbnz	w8, 4059a8 <ferror@plt+0x2f18>
  405938:	adrp	x1, 408000 <ferror@plt+0x5570>
  40593c:	add	x1, x1, #0x319
  405940:	mov	x0, x19
  405944:	bl	402560 <fopen@plt>
  405948:	cbz	x0, 405998 <ferror@plt+0x2f08>
  40594c:	mov	x19, x0
  405950:	add	x0, x29, #0x18
  405954:	add	x1, sp, #0x8
  405958:	mov	w2, #0xa                   	// #10
  40595c:	mov	x3, x19
  405960:	bl	402a30 <__getdelim@plt>
  405964:	tbnz	x0, #63, 40598c <ferror@plt+0x2efc>
  405968:	cbz	x0, 405978 <ferror@plt+0x2ee8>
  40596c:	ldr	x8, [x29, #24]
  405970:	add	x8, x0, x8
  405974:	sturb	wzr, [x8, #-1]
  405978:	ldr	x0, [x29, #24]
  40597c:	mov	w1, #0xa                   	// #10
  405980:	bl	402850 <strchr@plt>
  405984:	cbz	x0, 40598c <ferror@plt+0x2efc>
  405988:	strb	wzr, [x0]
  40598c:	mov	x0, x19
  405990:	bl	402540 <fclose@plt>
  405994:	ldr	x0, [x29, #24]
  405998:	ldr	x19, [sp, #32]
  40599c:	ldp	x29, x30, [sp, #16]
  4059a0:	add	sp, sp, #0x30
  4059a4:	ret
  4059a8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4059ac:	ldr	x3, [x8, #960]
  4059b0:	adrp	x0, 408000 <ferror@plt+0x5570>
  4059b4:	add	x0, x0, #0x217
  4059b8:	mov	w1, #0x10                  	// #16
  4059bc:	mov	w2, #0x1                   	// #1
  4059c0:	bl	402860 <fwrite@plt>
  4059c4:	adrp	x0, 408000 <ferror@plt+0x5570>
  4059c8:	add	x0, x0, #0x379
  4059cc:	mov	x1, x19
  4059d0:	bl	4054e4 <ferror@plt+0x2a54>
  4059d4:	b	405938 <ferror@plt+0x2ea8>
  4059d8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4059dc:	str	w0, [x8, #952]
  4059e0:	ret
  4059e4:	sub	sp, sp, #0x70
  4059e8:	stp	x29, x30, [sp, #16]
  4059ec:	stp	x28, x27, [sp, #32]
  4059f0:	stp	x26, x25, [sp, #48]
  4059f4:	stp	x24, x23, [sp, #64]
  4059f8:	stp	x22, x21, [sp, #80]
  4059fc:	stp	x20, x19, [sp, #96]
  405a00:	add	x29, sp, #0x10
  405a04:	str	xzr, [x1]
  405a08:	cbz	x0, 405a4c <ferror@plt+0x2fbc>
  405a0c:	ldrb	w22, [x0]
  405a10:	mov	x20, x0
  405a14:	cbz	x22, 405a4c <ferror@plt+0x2fbc>
  405a18:	mov	x21, x2
  405a1c:	mov	x19, x1
  405a20:	bl	4027a0 <__ctype_b_loc@plt>
  405a24:	ldr	x8, [x0]
  405a28:	mov	x23, x0
  405a2c:	ldrh	w9, [x8, x22, lsl #1]
  405a30:	tbz	w9, #13, 405a44 <ferror@plt+0x2fb4>
  405a34:	add	x9, x20, #0x1
  405a38:	ldrb	w22, [x9], #1
  405a3c:	ldrh	w10, [x8, x22, lsl #1]
  405a40:	tbnz	w10, #13, 405a38 <ferror@plt+0x2fa8>
  405a44:	cmp	w22, #0x2d
  405a48:	b.ne	405a80 <ferror@plt+0x2ff0>  // b.any
  405a4c:	mov	w22, #0xffffffea            	// #-22
  405a50:	neg	w19, w22
  405a54:	bl	402a00 <__errno_location@plt>
  405a58:	str	w19, [x0]
  405a5c:	mov	w0, w22
  405a60:	ldp	x20, x19, [sp, #96]
  405a64:	ldp	x22, x21, [sp, #80]
  405a68:	ldp	x24, x23, [sp, #64]
  405a6c:	ldp	x26, x25, [sp, #48]
  405a70:	ldp	x28, x27, [sp, #32]
  405a74:	ldp	x29, x30, [sp, #16]
  405a78:	add	sp, sp, #0x70
  405a7c:	ret
  405a80:	bl	402a00 <__errno_location@plt>
  405a84:	mov	x24, x0
  405a88:	str	wzr, [x0]
  405a8c:	add	x1, sp, #0x8
  405a90:	mov	x0, x20
  405a94:	mov	w2, wzr
  405a98:	mov	w3, wzr
  405a9c:	str	xzr, [sp, #8]
  405aa0:	bl	402670 <__strtoul_internal@plt>
  405aa4:	ldr	x25, [sp, #8]
  405aa8:	ldr	w8, [x24]
  405aac:	cmp	x25, x20
  405ab0:	b.eq	405c30 <ferror@plt+0x31a0>  // b.none
  405ab4:	add	x9, x0, #0x1
  405ab8:	mov	x20, x0
  405abc:	cmp	x9, #0x1
  405ac0:	b.hi	405ac8 <ferror@plt+0x3038>  // b.pmore
  405ac4:	cbnz	w8, 405c34 <ferror@plt+0x31a4>
  405ac8:	cbz	x25, 405c40 <ferror@plt+0x31b0>
  405acc:	ldrb	w8, [x25]
  405ad0:	cbz	w8, 405c40 <ferror@plt+0x31b0>
  405ad4:	mov	w27, wzr
  405ad8:	mov	x28, xzr
  405adc:	b	405aec <ferror@plt+0x305c>
  405ae0:	mov	x28, xzr
  405ae4:	str	x22, [sp, #8]
  405ae8:	mov	x25, x22
  405aec:	ldrb	w8, [x25, #1]
  405af0:	cmp	w8, #0x61
  405af4:	b.le	405b24 <ferror@plt+0x3094>
  405af8:	cmp	w8, #0x62
  405afc:	b.eq	405b2c <ferror@plt+0x309c>  // b.none
  405b00:	cmp	w8, #0x69
  405b04:	b.ne	405b3c <ferror@plt+0x30ac>  // b.any
  405b08:	ldrb	w8, [x25, #2]
  405b0c:	orr	w8, w8, #0x20
  405b10:	cmp	w8, #0x62
  405b14:	b.ne	405b3c <ferror@plt+0x30ac>  // b.any
  405b18:	ldrb	w8, [x25, #3]
  405b1c:	cbnz	w8, 405b3c <ferror@plt+0x30ac>
  405b20:	b	405c50 <ferror@plt+0x31c0>
  405b24:	cmp	w8, #0x42
  405b28:	b.ne	405b38 <ferror@plt+0x30a8>  // b.any
  405b2c:	ldrb	w8, [x25, #2]
  405b30:	cbnz	w8, 405b3c <ferror@plt+0x30ac>
  405b34:	b	405c58 <ferror@plt+0x31c8>
  405b38:	cbz	w8, 405c50 <ferror@plt+0x31c0>
  405b3c:	bl	402510 <localeconv@plt>
  405b40:	cbz	x0, 405b60 <ferror@plt+0x30d0>
  405b44:	ldr	x22, [x0]
  405b48:	cbz	x22, 405b6c <ferror@plt+0x30dc>
  405b4c:	mov	x0, x22
  405b50:	bl	4023a0 <strlen@plt>
  405b54:	mov	x26, x0
  405b58:	mov	w8, #0x1                   	// #1
  405b5c:	b	405b74 <ferror@plt+0x30e4>
  405b60:	mov	w8, wzr
  405b64:	mov	x22, xzr
  405b68:	b	405b70 <ferror@plt+0x30e0>
  405b6c:	mov	w8, wzr
  405b70:	mov	x26, xzr
  405b74:	cbnz	x28, 405a4c <ferror@plt+0x2fbc>
  405b78:	ldrb	w9, [x25]
  405b7c:	eor	w8, w8, #0x1
  405b80:	cmp	w9, #0x0
  405b84:	cset	w9, eq  // eq = none
  405b88:	orr	w8, w8, w9
  405b8c:	tbnz	w8, #0, 405a4c <ferror@plt+0x2fbc>
  405b90:	mov	x0, x22
  405b94:	mov	x1, x25
  405b98:	mov	x2, x26
  405b9c:	bl	4025f0 <strncmp@plt>
  405ba0:	cbnz	w0, 405a4c <ferror@plt+0x2fbc>
  405ba4:	add	x22, x25, x26
  405ba8:	ldrb	w8, [x22]
  405bac:	cmp	w8, #0x30
  405bb0:	b.ne	405bc4 <ferror@plt+0x3134>  // b.any
  405bb4:	ldrb	w8, [x22, #1]!
  405bb8:	add	w27, w27, #0x1
  405bbc:	cmp	w8, #0x30
  405bc0:	b.eq	405bb4 <ferror@plt+0x3124>  // b.none
  405bc4:	ldr	x9, [x23]
  405bc8:	sxtb	x8, w8
  405bcc:	ldrh	w8, [x9, x8, lsl #1]
  405bd0:	tbz	w8, #11, 405ae0 <ferror@plt+0x3050>
  405bd4:	add	x1, sp, #0x8
  405bd8:	mov	x0, x22
  405bdc:	mov	w2, wzr
  405be0:	mov	w3, wzr
  405be4:	str	wzr, [x24]
  405be8:	str	xzr, [sp, #8]
  405bec:	bl	402670 <__strtoul_internal@plt>
  405bf0:	ldr	x25, [sp, #8]
  405bf4:	ldr	w8, [x24]
  405bf8:	cmp	x25, x22
  405bfc:	b.eq	405c30 <ferror@plt+0x31a0>  // b.none
  405c00:	add	x9, x0, #0x1
  405c04:	cmp	x9, #0x1
  405c08:	b.hi	405c10 <ferror@plt+0x3180>  // b.pmore
  405c0c:	cbnz	w8, 405c34 <ferror@plt+0x31a4>
  405c10:	mov	x28, xzr
  405c14:	cbz	x0, 405aec <ferror@plt+0x305c>
  405c18:	cbz	x25, 405a4c <ferror@plt+0x2fbc>
  405c1c:	ldrb	w8, [x25]
  405c20:	mov	w22, #0xffffffea            	// #-22
  405c24:	mov	x28, x0
  405c28:	cbnz	w8, 405aec <ferror@plt+0x305c>
  405c2c:	b	405a50 <ferror@plt+0x2fc0>
  405c30:	cbz	w8, 405a4c <ferror@plt+0x2fbc>
  405c34:	neg	w22, w8
  405c38:	tbz	w22, #31, 405a5c <ferror@plt+0x2fcc>
  405c3c:	b	405a50 <ferror@plt+0x2fc0>
  405c40:	mov	w22, wzr
  405c44:	str	x20, [x19]
  405c48:	tbz	w22, #31, 405a5c <ferror@plt+0x2fcc>
  405c4c:	b	405a50 <ferror@plt+0x2fc0>
  405c50:	mov	w24, #0x400                 	// #1024
  405c54:	b	405c5c <ferror@plt+0x31cc>
  405c58:	mov	w24, #0x3e8                 	// #1000
  405c5c:	ldrsb	w22, [x25]
  405c60:	adrp	x23, 408000 <ferror@plt+0x5570>
  405c64:	add	x23, x23, #0x419
  405c68:	mov	w2, #0x9                   	// #9
  405c6c:	mov	x0, x23
  405c70:	mov	w1, w22
  405c74:	bl	4028f0 <memchr@plt>
  405c78:	cbnz	x0, 405c98 <ferror@plt+0x3208>
  405c7c:	adrp	x23, 408000 <ferror@plt+0x5570>
  405c80:	add	x23, x23, #0x422
  405c84:	mov	w2, #0x9                   	// #9
  405c88:	mov	x0, x23
  405c8c:	mov	w1, w22
  405c90:	bl	4028f0 <memchr@plt>
  405c94:	cbz	x0, 405a4c <ferror@plt+0x2fbc>
  405c98:	sub	w8, w0, w23
  405c9c:	adds	w8, w8, #0x1
  405ca0:	b.cs	405cc4 <ferror@plt+0x3234>  // b.hs, b.nlast
  405ca4:	mvn	w9, w0
  405ca8:	add	w9, w9, w23
  405cac:	umulh	x10, x24, x20
  405cb0:	cmp	xzr, x10
  405cb4:	b.ne	405ccc <ferror@plt+0x323c>  // b.any
  405cb8:	adds	w9, w9, #0x1
  405cbc:	mul	x20, x20, x24
  405cc0:	b.cc	405cac <ferror@plt+0x321c>  // b.lo, b.ul, b.last
  405cc4:	mov	w22, wzr
  405cc8:	b	405cd0 <ferror@plt+0x3240>
  405ccc:	mov	w22, #0xffffffde            	// #-34
  405cd0:	cbz	x21, 405cd8 <ferror@plt+0x3248>
  405cd4:	str	w8, [x21]
  405cd8:	cbz	x28, 405c44 <ferror@plt+0x31b4>
  405cdc:	cbz	w8, 405c44 <ferror@plt+0x31b4>
  405ce0:	mvn	w8, w0
  405ce4:	add	w9, w8, w23
  405ce8:	mov	w8, #0x1                   	// #1
  405cec:	umulh	x10, x24, x8
  405cf0:	cmp	xzr, x10
  405cf4:	b.ne	405d04 <ferror@plt+0x3274>  // b.any
  405cf8:	adds	w9, w9, #0x1
  405cfc:	mul	x8, x8, x24
  405d00:	b.cc	405cec <ferror@plt+0x325c>  // b.lo, b.ul, b.last
  405d04:	mov	w9, #0xa                   	// #10
  405d08:	cmp	x28, #0xb
  405d0c:	b.cc	405d20 <ferror@plt+0x3290>  // b.lo, b.ul, b.last
  405d10:	add	x9, x9, x9, lsl #2
  405d14:	lsl	x9, x9, #1
  405d18:	cmp	x9, x28
  405d1c:	b.cc	405d10 <ferror@plt+0x3280>  // b.lo, b.ul, b.last
  405d20:	cmp	w27, #0x1
  405d24:	b.lt	405dd0 <ferror@plt+0x3340>  // b.tstop
  405d28:	cmp	w27, #0x3
  405d2c:	b.hi	405d38 <ferror@plt+0x32a8>  // b.pmore
  405d30:	mov	w10, wzr
  405d34:	b	405dbc <ferror@plt+0x332c>
  405d38:	mov	w10, #0x1                   	// #1
  405d3c:	dup	v0.2d, x10
  405d40:	and	w10, w27, #0xfffffffc
  405d44:	mov	v1.16b, v0.16b
  405d48:	mov	v1.d[0], x9
  405d4c:	mov	w9, w10
  405d50:	fmov	x12, d1
  405d54:	mov	x11, v1.d[1]
  405d58:	add	x12, x12, x12, lsl #2
  405d5c:	fmov	x13, d0
  405d60:	lsl	x12, x12, #1
  405d64:	add	x11, x11, x11, lsl #2
  405d68:	add	x13, x13, x13, lsl #2
  405d6c:	mov	x14, v0.d[1]
  405d70:	fmov	d1, x12
  405d74:	lsl	x11, x11, #1
  405d78:	lsl	x13, x13, #1
  405d7c:	mov	v1.d[1], x11
  405d80:	add	x11, x14, x14, lsl #2
  405d84:	fmov	d0, x13
  405d88:	lsl	x11, x11, #1
  405d8c:	subs	w9, w9, #0x4
  405d90:	mov	v0.d[1], x11
  405d94:	b.ne	405d50 <ferror@plt+0x32c0>  // b.any
  405d98:	mov	x9, v1.d[1]
  405d9c:	mov	x11, v0.d[1]
  405da0:	fmov	x12, d1
  405da4:	fmov	x13, d0
  405da8:	mul	x12, x13, x12
  405dac:	mul	x9, x11, x9
  405db0:	cmp	w27, w10
  405db4:	mul	x9, x12, x9
  405db8:	b.eq	405dd0 <ferror@plt+0x3340>  // b.none
  405dbc:	sub	w10, w27, w10
  405dc0:	add	x9, x9, x9, lsl #2
  405dc4:	subs	w10, w10, #0x1
  405dc8:	lsl	x9, x9, #1
  405dcc:	b.ne	405dc0 <ferror@plt+0x3330>  // b.any
  405dd0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  405dd4:	mov	w12, #0x1                   	// #1
  405dd8:	movk	x10, #0xcccd
  405ddc:	mov	w11, #0xa                   	// #10
  405de0:	b	405df4 <ferror@plt+0x3364>
  405de4:	cmp	x28, #0x9
  405de8:	mov	x28, x13
  405dec:	mov	x12, x14
  405df0:	b.ls	405c44 <ferror@plt+0x31b4>  // b.plast
  405df4:	umulh	x13, x28, x10
  405df8:	lsr	x13, x13, #3
  405dfc:	add	x14, x12, x12, lsl #2
  405e00:	msub	x15, x13, x11, x28
  405e04:	lsl	x14, x14, #1
  405e08:	cbz	x15, 405de4 <ferror@plt+0x3354>
  405e0c:	udiv	x12, x9, x12
  405e10:	udiv	x12, x12, x15
  405e14:	udiv	x12, x8, x12
  405e18:	add	x20, x12, x20
  405e1c:	b	405de4 <ferror@plt+0x3354>
  405e20:	mov	x2, xzr
  405e24:	b	4059e4 <ferror@plt+0x2f54>
  405e28:	stp	x29, x30, [sp, #-48]!
  405e2c:	stp	x20, x19, [sp, #32]
  405e30:	mov	x20, x1
  405e34:	mov	x19, x0
  405e38:	str	x21, [sp, #16]
  405e3c:	mov	x29, sp
  405e40:	cbz	x0, 405e74 <ferror@plt+0x33e4>
  405e44:	ldrb	w21, [x19]
  405e48:	mov	x8, x19
  405e4c:	cbz	w21, 405e78 <ferror@plt+0x33e8>
  405e50:	bl	4027a0 <__ctype_b_loc@plt>
  405e54:	ldr	x9, [x0]
  405e58:	mov	x8, x19
  405e5c:	and	x10, x21, #0xff
  405e60:	ldrh	w10, [x9, x10, lsl #1]
  405e64:	tbz	w10, #11, 405e78 <ferror@plt+0x33e8>
  405e68:	ldrb	w21, [x8, #1]!
  405e6c:	cbnz	w21, 405e5c <ferror@plt+0x33cc>
  405e70:	b	405e78 <ferror@plt+0x33e8>
  405e74:	mov	x8, xzr
  405e78:	cbz	x20, 405e80 <ferror@plt+0x33f0>
  405e7c:	str	x8, [x20]
  405e80:	cmp	x8, x19
  405e84:	b.ls	405ea4 <ferror@plt+0x3414>  // b.plast
  405e88:	ldrb	w8, [x8]
  405e8c:	cmp	w8, #0x0
  405e90:	cset	w0, eq  // eq = none
  405e94:	ldp	x20, x19, [sp, #32]
  405e98:	ldr	x21, [sp, #16]
  405e9c:	ldp	x29, x30, [sp], #48
  405ea0:	ret
  405ea4:	mov	w0, wzr
  405ea8:	ldp	x20, x19, [sp, #32]
  405eac:	ldr	x21, [sp, #16]
  405eb0:	ldp	x29, x30, [sp], #48
  405eb4:	ret
  405eb8:	stp	x29, x30, [sp, #-48]!
  405ebc:	stp	x20, x19, [sp, #32]
  405ec0:	mov	x20, x1
  405ec4:	mov	x19, x0
  405ec8:	str	x21, [sp, #16]
  405ecc:	mov	x29, sp
  405ed0:	cbz	x0, 405f04 <ferror@plt+0x3474>
  405ed4:	ldrb	w21, [x19]
  405ed8:	mov	x8, x19
  405edc:	cbz	w21, 405f08 <ferror@plt+0x3478>
  405ee0:	bl	4027a0 <__ctype_b_loc@plt>
  405ee4:	ldr	x9, [x0]
  405ee8:	mov	x8, x19
  405eec:	and	x10, x21, #0xff
  405ef0:	ldrh	w10, [x9, x10, lsl #1]
  405ef4:	tbz	w10, #12, 405f08 <ferror@plt+0x3478>
  405ef8:	ldrb	w21, [x8, #1]!
  405efc:	cbnz	w21, 405eec <ferror@plt+0x345c>
  405f00:	b	405f08 <ferror@plt+0x3478>
  405f04:	mov	x8, xzr
  405f08:	cbz	x20, 405f10 <ferror@plt+0x3480>
  405f0c:	str	x8, [x20]
  405f10:	cmp	x8, x19
  405f14:	b.ls	405f34 <ferror@plt+0x34a4>  // b.plast
  405f18:	ldrb	w8, [x8]
  405f1c:	cmp	w8, #0x0
  405f20:	cset	w0, eq  // eq = none
  405f24:	ldp	x20, x19, [sp, #32]
  405f28:	ldr	x21, [sp, #16]
  405f2c:	ldp	x29, x30, [sp], #48
  405f30:	ret
  405f34:	mov	w0, wzr
  405f38:	ldp	x20, x19, [sp, #32]
  405f3c:	ldr	x21, [sp, #16]
  405f40:	ldp	x29, x30, [sp], #48
  405f44:	ret
  405f48:	sub	sp, sp, #0x110
  405f4c:	stp	x29, x30, [sp, #208]
  405f50:	add	x29, sp, #0xd0
  405f54:	mov	x8, #0xffffffffffffffd0    	// #-48
  405f58:	mov	x9, sp
  405f5c:	sub	x10, x29, #0x50
  405f60:	stp	x28, x23, [sp, #224]
  405f64:	stp	x22, x21, [sp, #240]
  405f68:	stp	x20, x19, [sp, #256]
  405f6c:	mov	x20, x1
  405f70:	mov	x19, x0
  405f74:	movk	x8, #0xff80, lsl #32
  405f78:	add	x11, x29, #0x40
  405f7c:	add	x9, x9, #0x80
  405f80:	add	x22, x10, #0x30
  405f84:	mov	w23, #0xffffffd0            	// #-48
  405f88:	stp	x2, x3, [x29, #-80]
  405f8c:	stp	x4, x5, [x29, #-64]
  405f90:	stp	x6, x7, [x29, #-48]
  405f94:	stp	q1, q2, [sp, #16]
  405f98:	stp	q3, q4, [sp, #48]
  405f9c:	str	q0, [sp]
  405fa0:	stp	q5, q6, [sp, #80]
  405fa4:	str	q7, [sp, #112]
  405fa8:	stp	x9, x8, [x29, #-16]
  405fac:	stp	x11, x22, [x29, #-32]
  405fb0:	tbnz	w23, #31, 405fbc <ferror@plt+0x352c>
  405fb4:	mov	w8, w23
  405fb8:	b	405fd4 <ferror@plt+0x3544>
  405fbc:	add	w8, w23, #0x8
  405fc0:	cmn	w23, #0x8
  405fc4:	stur	w8, [x29, #-8]
  405fc8:	b.gt	405fd4 <ferror@plt+0x3544>
  405fcc:	add	x9, x22, w23, sxtw
  405fd0:	b	405fe0 <ferror@plt+0x3550>
  405fd4:	ldur	x9, [x29, #-32]
  405fd8:	add	x10, x9, #0x8
  405fdc:	stur	x10, [x29, #-32]
  405fe0:	ldr	x1, [x9]
  405fe4:	cbz	x1, 40605c <ferror@plt+0x35cc>
  405fe8:	tbnz	w8, #31, 405ff4 <ferror@plt+0x3564>
  405fec:	mov	w23, w8
  405ff0:	b	40600c <ferror@plt+0x357c>
  405ff4:	add	w23, w8, #0x8
  405ff8:	cmn	w8, #0x8
  405ffc:	stur	w23, [x29, #-8]
  406000:	b.gt	40600c <ferror@plt+0x357c>
  406004:	add	x8, x22, w8, sxtw
  406008:	b	406018 <ferror@plt+0x3588>
  40600c:	ldur	x8, [x29, #-32]
  406010:	add	x9, x8, #0x8
  406014:	stur	x9, [x29, #-32]
  406018:	ldr	x21, [x8]
  40601c:	cbz	x21, 40605c <ferror@plt+0x35cc>
  406020:	mov	x0, x19
  406024:	bl	402780 <strcmp@plt>
  406028:	cbz	w0, 406040 <ferror@plt+0x35b0>
  40602c:	mov	x0, x19
  406030:	mov	x1, x21
  406034:	bl	402780 <strcmp@plt>
  406038:	cbnz	w0, 405fb0 <ferror@plt+0x3520>
  40603c:	b	406044 <ferror@plt+0x35b4>
  406040:	mov	w0, #0x1                   	// #1
  406044:	ldp	x20, x19, [sp, #256]
  406048:	ldp	x22, x21, [sp, #240]
  40604c:	ldp	x28, x23, [sp, #224]
  406050:	ldp	x29, x30, [sp, #208]
  406054:	add	sp, sp, #0x110
  406058:	ret
  40605c:	adrp	x8, 419000 <ferror@plt+0x16570>
  406060:	ldr	w0, [x8, #952]
  406064:	adrp	x1, 408000 <ferror@plt+0x5570>
  406068:	add	x1, x1, #0x42b
  40606c:	mov	x2, x20
  406070:	mov	x3, x19
  406074:	bl	4029b0 <errx@plt>
  406078:	cbz	x1, 40609c <ferror@plt+0x360c>
  40607c:	sxtb	w8, w2
  406080:	ldrsb	w9, [x0]
  406084:	cbz	w9, 40609c <ferror@plt+0x360c>
  406088:	cmp	w8, w9
  40608c:	b.eq	4060a0 <ferror@plt+0x3610>  // b.none
  406090:	sub	x1, x1, #0x1
  406094:	add	x0, x0, #0x1
  406098:	cbnz	x1, 406080 <ferror@plt+0x35f0>
  40609c:	mov	x0, xzr
  4060a0:	ret
  4060a4:	stp	x29, x30, [sp, #-32]!
  4060a8:	stp	x20, x19, [sp, #16]
  4060ac:	mov	x29, sp
  4060b0:	mov	x20, x1
  4060b4:	mov	x19, x0
  4060b8:	bl	406214 <ferror@plt+0x3784>
  4060bc:	cmp	x0, w0, sxtw
  4060c0:	b.ne	4060d8 <ferror@plt+0x3648>  // b.any
  4060c4:	cmp	w0, w0, sxth
  4060c8:	b.ne	4060d8 <ferror@plt+0x3648>  // b.any
  4060cc:	ldp	x20, x19, [sp, #16]
  4060d0:	ldp	x29, x30, [sp], #32
  4060d4:	ret
  4060d8:	bl	402a00 <__errno_location@plt>
  4060dc:	mov	w8, #0x22                  	// #34
  4060e0:	str	w8, [x0]
  4060e4:	adrp	x8, 419000 <ferror@plt+0x16570>
  4060e8:	ldr	w0, [x8, #952]
  4060ec:	adrp	x1, 408000 <ferror@plt+0x5570>
  4060f0:	add	x1, x1, #0x42b
  4060f4:	mov	x2, x20
  4060f8:	mov	x3, x19
  4060fc:	bl	402a50 <err@plt>
  406100:	stp	x29, x30, [sp, #-32]!
  406104:	stp	x20, x19, [sp, #16]
  406108:	mov	x29, sp
  40610c:	mov	x20, x1
  406110:	mov	x19, x0
  406114:	bl	406214 <ferror@plt+0x3784>
  406118:	cmp	x0, w0, sxtw
  40611c:	b.ne	40612c <ferror@plt+0x369c>  // b.any
  406120:	ldp	x20, x19, [sp, #16]
  406124:	ldp	x29, x30, [sp], #32
  406128:	ret
  40612c:	bl	402a00 <__errno_location@plt>
  406130:	mov	w8, #0x22                  	// #34
  406134:	str	w8, [x0]
  406138:	adrp	x8, 419000 <ferror@plt+0x16570>
  40613c:	ldr	w0, [x8, #952]
  406140:	adrp	x1, 408000 <ferror@plt+0x5570>
  406144:	add	x1, x1, #0x42b
  406148:	mov	x2, x20
  40614c:	mov	x3, x19
  406150:	bl	402a50 <err@plt>
  406154:	stp	x29, x30, [sp, #-32]!
  406158:	mov	w2, #0xa                   	// #10
  40615c:	stp	x20, x19, [sp, #16]
  406160:	mov	x29, sp
  406164:	mov	x20, x1
  406168:	mov	x19, x0
  40616c:	bl	406384 <ferror@plt+0x38f4>
  406170:	lsr	x8, x0, #32
  406174:	cbnz	x8, 40618c <ferror@plt+0x36fc>
  406178:	cmp	w0, #0x10, lsl #12
  40617c:	b.cs	40618c <ferror@plt+0x36fc>  // b.hs, b.nlast
  406180:	ldp	x20, x19, [sp, #16]
  406184:	ldp	x29, x30, [sp], #32
  406188:	ret
  40618c:	bl	402a00 <__errno_location@plt>
  406190:	mov	w8, #0x22                  	// #34
  406194:	str	w8, [x0]
  406198:	adrp	x8, 419000 <ferror@plt+0x16570>
  40619c:	ldr	w0, [x8, #952]
  4061a0:	adrp	x1, 408000 <ferror@plt+0x5570>
  4061a4:	add	x1, x1, #0x42b
  4061a8:	mov	x2, x20
  4061ac:	mov	x3, x19
  4061b0:	bl	402a50 <err@plt>
  4061b4:	stp	x29, x30, [sp, #-32]!
  4061b8:	mov	w2, #0x10                  	// #16
  4061bc:	stp	x20, x19, [sp, #16]
  4061c0:	mov	x29, sp
  4061c4:	mov	x20, x1
  4061c8:	mov	x19, x0
  4061cc:	bl	406384 <ferror@plt+0x38f4>
  4061d0:	lsr	x8, x0, #32
  4061d4:	cbnz	x8, 4061ec <ferror@plt+0x375c>
  4061d8:	cmp	w0, #0x10, lsl #12
  4061dc:	b.cs	4061ec <ferror@plt+0x375c>  // b.hs, b.nlast
  4061e0:	ldp	x20, x19, [sp, #16]
  4061e4:	ldp	x29, x30, [sp], #32
  4061e8:	ret
  4061ec:	bl	402a00 <__errno_location@plt>
  4061f0:	mov	w8, #0x22                  	// #34
  4061f4:	str	w8, [x0]
  4061f8:	adrp	x8, 419000 <ferror@plt+0x16570>
  4061fc:	ldr	w0, [x8, #952]
  406200:	adrp	x1, 408000 <ferror@plt+0x5570>
  406204:	add	x1, x1, #0x42b
  406208:	mov	x2, x20
  40620c:	mov	x3, x19
  406210:	bl	402a50 <err@plt>
  406214:	stp	x29, x30, [sp, #-48]!
  406218:	mov	x29, sp
  40621c:	str	x21, [sp, #16]
  406220:	stp	x20, x19, [sp, #32]
  406224:	mov	x20, x1
  406228:	mov	x19, x0
  40622c:	str	xzr, [x29, #24]
  406230:	bl	402a00 <__errno_location@plt>
  406234:	str	wzr, [x0]
  406238:	cbz	x19, 40628c <ferror@plt+0x37fc>
  40623c:	ldrb	w8, [x19]
  406240:	cbz	w8, 40628c <ferror@plt+0x37fc>
  406244:	mov	x21, x0
  406248:	add	x1, x29, #0x18
  40624c:	mov	w2, #0xa                   	// #10
  406250:	mov	x0, x19
  406254:	mov	w3, wzr
  406258:	bl	4025d0 <__strtol_internal@plt>
  40625c:	ldr	w8, [x21]
  406260:	cbnz	w8, 4062a8 <ferror@plt+0x3818>
  406264:	ldr	x8, [x29, #24]
  406268:	cmp	x8, x19
  40626c:	b.eq	40628c <ferror@plt+0x37fc>  // b.none
  406270:	cbz	x8, 40627c <ferror@plt+0x37ec>
  406274:	ldrb	w8, [x8]
  406278:	cbnz	w8, 40628c <ferror@plt+0x37fc>
  40627c:	ldp	x20, x19, [sp, #32]
  406280:	ldr	x21, [sp, #16]
  406284:	ldp	x29, x30, [sp], #48
  406288:	ret
  40628c:	adrp	x8, 419000 <ferror@plt+0x16570>
  406290:	ldr	w0, [x8, #952]
  406294:	adrp	x1, 408000 <ferror@plt+0x5570>
  406298:	add	x1, x1, #0x42b
  40629c:	mov	x2, x20
  4062a0:	mov	x3, x19
  4062a4:	bl	4029b0 <errx@plt>
  4062a8:	adrp	x9, 419000 <ferror@plt+0x16570>
  4062ac:	ldr	w0, [x9, #952]
  4062b0:	cmp	w8, #0x22
  4062b4:	b.ne	406294 <ferror@plt+0x3804>  // b.any
  4062b8:	adrp	x1, 408000 <ferror@plt+0x5570>
  4062bc:	add	x1, x1, #0x42b
  4062c0:	mov	x2, x20
  4062c4:	mov	x3, x19
  4062c8:	bl	402a50 <err@plt>
  4062cc:	stp	x29, x30, [sp, #-32]!
  4062d0:	mov	w2, #0xa                   	// #10
  4062d4:	stp	x20, x19, [sp, #16]
  4062d8:	mov	x29, sp
  4062dc:	mov	x20, x1
  4062e0:	mov	x19, x0
  4062e4:	bl	406384 <ferror@plt+0x38f4>
  4062e8:	lsr	x8, x0, #32
  4062ec:	cbnz	x8, 4062fc <ferror@plt+0x386c>
  4062f0:	ldp	x20, x19, [sp, #16]
  4062f4:	ldp	x29, x30, [sp], #32
  4062f8:	ret
  4062fc:	bl	402a00 <__errno_location@plt>
  406300:	mov	w8, #0x22                  	// #34
  406304:	str	w8, [x0]
  406308:	adrp	x8, 419000 <ferror@plt+0x16570>
  40630c:	ldr	w0, [x8, #952]
  406310:	adrp	x1, 408000 <ferror@plt+0x5570>
  406314:	add	x1, x1, #0x42b
  406318:	mov	x2, x20
  40631c:	mov	x3, x19
  406320:	bl	402a50 <err@plt>
  406324:	stp	x29, x30, [sp, #-32]!
  406328:	mov	w2, #0x10                  	// #16
  40632c:	stp	x20, x19, [sp, #16]
  406330:	mov	x29, sp
  406334:	mov	x20, x1
  406338:	mov	x19, x0
  40633c:	bl	406384 <ferror@plt+0x38f4>
  406340:	lsr	x8, x0, #32
  406344:	cbnz	x8, 406354 <ferror@plt+0x38c4>
  406348:	ldp	x20, x19, [sp, #16]
  40634c:	ldp	x29, x30, [sp], #32
  406350:	ret
  406354:	bl	402a00 <__errno_location@plt>
  406358:	mov	w8, #0x22                  	// #34
  40635c:	str	w8, [x0]
  406360:	adrp	x8, 419000 <ferror@plt+0x16570>
  406364:	ldr	w0, [x8, #952]
  406368:	adrp	x1, 408000 <ferror@plt+0x5570>
  40636c:	add	x1, x1, #0x42b
  406370:	mov	x2, x20
  406374:	mov	x3, x19
  406378:	bl	402a50 <err@plt>
  40637c:	mov	w2, #0xa                   	// #10
  406380:	b	406384 <ferror@plt+0x38f4>
  406384:	sub	sp, sp, #0x40
  406388:	stp	x29, x30, [sp, #16]
  40638c:	stp	x22, x21, [sp, #32]
  406390:	stp	x20, x19, [sp, #48]
  406394:	add	x29, sp, #0x10
  406398:	mov	w21, w2
  40639c:	mov	x20, x1
  4063a0:	mov	x19, x0
  4063a4:	str	xzr, [sp, #8]
  4063a8:	bl	402a00 <__errno_location@plt>
  4063ac:	str	wzr, [x0]
  4063b0:	cbz	x19, 406408 <ferror@plt+0x3978>
  4063b4:	ldrb	w8, [x19]
  4063b8:	cbz	w8, 406408 <ferror@plt+0x3978>
  4063bc:	mov	x22, x0
  4063c0:	add	x1, sp, #0x8
  4063c4:	mov	x0, x19
  4063c8:	mov	w2, w21
  4063cc:	mov	w3, wzr
  4063d0:	bl	402670 <__strtoul_internal@plt>
  4063d4:	ldr	w8, [x22]
  4063d8:	cbnz	w8, 406424 <ferror@plt+0x3994>
  4063dc:	ldr	x8, [sp, #8]
  4063e0:	cmp	x8, x19
  4063e4:	b.eq	406408 <ferror@plt+0x3978>  // b.none
  4063e8:	cbz	x8, 4063f4 <ferror@plt+0x3964>
  4063ec:	ldrb	w8, [x8]
  4063f0:	cbnz	w8, 406408 <ferror@plt+0x3978>
  4063f4:	ldp	x20, x19, [sp, #48]
  4063f8:	ldp	x22, x21, [sp, #32]
  4063fc:	ldp	x29, x30, [sp, #16]
  406400:	add	sp, sp, #0x40
  406404:	ret
  406408:	adrp	x8, 419000 <ferror@plt+0x16570>
  40640c:	ldr	w0, [x8, #952]
  406410:	adrp	x1, 408000 <ferror@plt+0x5570>
  406414:	add	x1, x1, #0x42b
  406418:	mov	x2, x20
  40641c:	mov	x3, x19
  406420:	bl	4029b0 <errx@plt>
  406424:	adrp	x9, 419000 <ferror@plt+0x16570>
  406428:	ldr	w0, [x9, #952]
  40642c:	cmp	w8, #0x22
  406430:	b.ne	406410 <ferror@plt+0x3980>  // b.any
  406434:	adrp	x1, 408000 <ferror@plt+0x5570>
  406438:	add	x1, x1, #0x42b
  40643c:	mov	x2, x20
  406440:	mov	x3, x19
  406444:	bl	402a50 <err@plt>
  406448:	mov	w2, #0x10                  	// #16
  40644c:	b	406384 <ferror@plt+0x38f4>
  406450:	stp	x29, x30, [sp, #-48]!
  406454:	mov	x29, sp
  406458:	str	x21, [sp, #16]
  40645c:	stp	x20, x19, [sp, #32]
  406460:	mov	x20, x1
  406464:	mov	x19, x0
  406468:	str	xzr, [x29, #24]
  40646c:	bl	402a00 <__errno_location@plt>
  406470:	str	wzr, [x0]
  406474:	cbz	x19, 4064c0 <ferror@plt+0x3a30>
  406478:	ldrb	w8, [x19]
  40647c:	cbz	w8, 4064c0 <ferror@plt+0x3a30>
  406480:	mov	x21, x0
  406484:	add	x1, x29, #0x18
  406488:	mov	x0, x19
  40648c:	bl	402420 <strtod@plt>
  406490:	ldr	w8, [x21]
  406494:	cbnz	w8, 4064dc <ferror@plt+0x3a4c>
  406498:	ldr	x8, [x29, #24]
  40649c:	cmp	x8, x19
  4064a0:	b.eq	4064c0 <ferror@plt+0x3a30>  // b.none
  4064a4:	cbz	x8, 4064b0 <ferror@plt+0x3a20>
  4064a8:	ldrb	w8, [x8]
  4064ac:	cbnz	w8, 4064c0 <ferror@plt+0x3a30>
  4064b0:	ldp	x20, x19, [sp, #32]
  4064b4:	ldr	x21, [sp, #16]
  4064b8:	ldp	x29, x30, [sp], #48
  4064bc:	ret
  4064c0:	adrp	x8, 419000 <ferror@plt+0x16570>
  4064c4:	ldr	w0, [x8, #952]
  4064c8:	adrp	x1, 408000 <ferror@plt+0x5570>
  4064cc:	add	x1, x1, #0x42b
  4064d0:	mov	x2, x20
  4064d4:	mov	x3, x19
  4064d8:	bl	4029b0 <errx@plt>
  4064dc:	adrp	x9, 419000 <ferror@plt+0x16570>
  4064e0:	ldr	w0, [x9, #952]
  4064e4:	cmp	w8, #0x22
  4064e8:	b.ne	4064c8 <ferror@plt+0x3a38>  // b.any
  4064ec:	adrp	x1, 408000 <ferror@plt+0x5570>
  4064f0:	add	x1, x1, #0x42b
  4064f4:	mov	x2, x20
  4064f8:	mov	x3, x19
  4064fc:	bl	402a50 <err@plt>
  406500:	stp	x29, x30, [sp, #-48]!
  406504:	mov	x29, sp
  406508:	str	x21, [sp, #16]
  40650c:	stp	x20, x19, [sp, #32]
  406510:	mov	x20, x1
  406514:	mov	x19, x0
  406518:	str	xzr, [x29, #24]
  40651c:	bl	402a00 <__errno_location@plt>
  406520:	str	wzr, [x0]
  406524:	cbz	x19, 406574 <ferror@plt+0x3ae4>
  406528:	ldrb	w8, [x19]
  40652c:	cbz	w8, 406574 <ferror@plt+0x3ae4>
  406530:	mov	x21, x0
  406534:	add	x1, x29, #0x18
  406538:	mov	w2, #0xa                   	// #10
  40653c:	mov	x0, x19
  406540:	bl	4027c0 <strtol@plt>
  406544:	ldr	w8, [x21]
  406548:	cbnz	w8, 406590 <ferror@plt+0x3b00>
  40654c:	ldr	x8, [x29, #24]
  406550:	cmp	x8, x19
  406554:	b.eq	406574 <ferror@plt+0x3ae4>  // b.none
  406558:	cbz	x8, 406564 <ferror@plt+0x3ad4>
  40655c:	ldrb	w8, [x8]
  406560:	cbnz	w8, 406574 <ferror@plt+0x3ae4>
  406564:	ldp	x20, x19, [sp, #32]
  406568:	ldr	x21, [sp, #16]
  40656c:	ldp	x29, x30, [sp], #48
  406570:	ret
  406574:	adrp	x8, 419000 <ferror@plt+0x16570>
  406578:	ldr	w0, [x8, #952]
  40657c:	adrp	x1, 408000 <ferror@plt+0x5570>
  406580:	add	x1, x1, #0x42b
  406584:	mov	x2, x20
  406588:	mov	x3, x19
  40658c:	bl	4029b0 <errx@plt>
  406590:	adrp	x9, 419000 <ferror@plt+0x16570>
  406594:	ldr	w0, [x9, #952]
  406598:	cmp	w8, #0x22
  40659c:	b.ne	40657c <ferror@plt+0x3aec>  // b.any
  4065a0:	adrp	x1, 408000 <ferror@plt+0x5570>
  4065a4:	add	x1, x1, #0x42b
  4065a8:	mov	x2, x20
  4065ac:	mov	x3, x19
  4065b0:	bl	402a50 <err@plt>
  4065b4:	stp	x29, x30, [sp, #-48]!
  4065b8:	mov	x29, sp
  4065bc:	str	x21, [sp, #16]
  4065c0:	stp	x20, x19, [sp, #32]
  4065c4:	mov	x20, x1
  4065c8:	mov	x19, x0
  4065cc:	str	xzr, [x29, #24]
  4065d0:	bl	402a00 <__errno_location@plt>
  4065d4:	str	wzr, [x0]
  4065d8:	cbz	x19, 406628 <ferror@plt+0x3b98>
  4065dc:	ldrb	w8, [x19]
  4065e0:	cbz	w8, 406628 <ferror@plt+0x3b98>
  4065e4:	mov	x21, x0
  4065e8:	add	x1, x29, #0x18
  4065ec:	mov	w2, #0xa                   	// #10
  4065f0:	mov	x0, x19
  4065f4:	bl	402390 <strtoul@plt>
  4065f8:	ldr	w8, [x21]
  4065fc:	cbnz	w8, 406644 <ferror@plt+0x3bb4>
  406600:	ldr	x8, [x29, #24]
  406604:	cmp	x8, x19
  406608:	b.eq	406628 <ferror@plt+0x3b98>  // b.none
  40660c:	cbz	x8, 406618 <ferror@plt+0x3b88>
  406610:	ldrb	w8, [x8]
  406614:	cbnz	w8, 406628 <ferror@plt+0x3b98>
  406618:	ldp	x20, x19, [sp, #32]
  40661c:	ldr	x21, [sp, #16]
  406620:	ldp	x29, x30, [sp], #48
  406624:	ret
  406628:	adrp	x8, 419000 <ferror@plt+0x16570>
  40662c:	ldr	w0, [x8, #952]
  406630:	adrp	x1, 408000 <ferror@plt+0x5570>
  406634:	add	x1, x1, #0x42b
  406638:	mov	x2, x20
  40663c:	mov	x3, x19
  406640:	bl	4029b0 <errx@plt>
  406644:	adrp	x9, 419000 <ferror@plt+0x16570>
  406648:	ldr	w0, [x9, #952]
  40664c:	cmp	w8, #0x22
  406650:	b.ne	406630 <ferror@plt+0x3ba0>  // b.any
  406654:	adrp	x1, 408000 <ferror@plt+0x5570>
  406658:	add	x1, x1, #0x42b
  40665c:	mov	x2, x20
  406660:	mov	x3, x19
  406664:	bl	402a50 <err@plt>
  406668:	sub	sp, sp, #0x30
  40666c:	stp	x20, x19, [sp, #32]
  406670:	mov	x20, x1
  406674:	add	x1, sp, #0x8
  406678:	mov	x2, xzr
  40667c:	stp	x29, x30, [sp, #16]
  406680:	add	x29, sp, #0x10
  406684:	mov	x19, x0
  406688:	bl	4059e4 <ferror@plt+0x2f54>
  40668c:	cbnz	w0, 4066a4 <ferror@plt+0x3c14>
  406690:	ldr	x0, [sp, #8]
  406694:	ldp	x20, x19, [sp, #32]
  406698:	ldp	x29, x30, [sp, #16]
  40669c:	add	sp, sp, #0x30
  4066a0:	ret
  4066a4:	bl	402a00 <__errno_location@plt>
  4066a8:	adrp	x9, 419000 <ferror@plt+0x16570>
  4066ac:	ldr	w8, [x0]
  4066b0:	ldr	w0, [x9, #952]
  4066b4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4066b8:	add	x1, x1, #0x42b
  4066bc:	mov	x2, x20
  4066c0:	mov	x3, x19
  4066c4:	cbnz	w8, 4066cc <ferror@plt+0x3c3c>
  4066c8:	bl	4029b0 <errx@plt>
  4066cc:	bl	402a50 <err@plt>
  4066d0:	stp	x29, x30, [sp, #-32]!
  4066d4:	str	x19, [sp, #16]
  4066d8:	mov	x19, x1
  4066dc:	mov	x1, x2
  4066e0:	mov	x29, sp
  4066e4:	bl	406450 <ferror@plt+0x39c0>
  4066e8:	fcvtzs	x8, d0
  4066ec:	mov	x9, #0x848000000000        	// #145685290680320
  4066f0:	movk	x9, #0x412e, lsl #48
  4066f4:	scvtf	d1, x8
  4066f8:	fmov	d2, x9
  4066fc:	fsub	d0, d0, d1
  406700:	fmul	d0, d0, d2
  406704:	fcvtzs	x9, d0
  406708:	stp	x8, x9, [x19]
  40670c:	ldr	x19, [sp, #16]
  406710:	ldp	x29, x30, [sp], #32
  406714:	ret
  406718:	and	w8, w0, #0xf000
  40671c:	sub	w8, w8, #0x1, lsl #12
  406720:	lsr	w9, w8, #12
  406724:	cmp	w9, #0xb
  406728:	mov	w8, wzr
  40672c:	b.hi	406780 <ferror@plt+0x3cf0>  // b.pmore
  406730:	adrp	x10, 408000 <ferror@plt+0x5570>
  406734:	add	x10, x10, #0x40d
  406738:	adr	x11, 40674c <ferror@plt+0x3cbc>
  40673c:	ldrb	w12, [x10, x9]
  406740:	add	x11, x11, x12, lsl #2
  406744:	mov	w9, #0x64                  	// #100
  406748:	br	x11
  40674c:	mov	w9, #0x70                  	// #112
  406750:	b	406778 <ferror@plt+0x3ce8>
  406754:	mov	w9, #0x63                  	// #99
  406758:	b	406778 <ferror@plt+0x3ce8>
  40675c:	mov	w9, #0x62                  	// #98
  406760:	b	406778 <ferror@plt+0x3ce8>
  406764:	mov	w9, #0x6c                  	// #108
  406768:	b	406778 <ferror@plt+0x3ce8>
  40676c:	mov	w9, #0x73                  	// #115
  406770:	b	406778 <ferror@plt+0x3ce8>
  406774:	mov	w9, #0x2d                  	// #45
  406778:	mov	w8, #0x1                   	// #1
  40677c:	strb	w9, [x1]
  406780:	tst	w0, #0x100
  406784:	mov	w9, #0x72                  	// #114
  406788:	mov	w10, #0x2d                  	// #45
  40678c:	add	x11, x1, x8
  406790:	mov	w12, #0x77                  	// #119
  406794:	csel	w17, w10, w9, eq  // eq = none
  406798:	tst	w0, #0x80
  40679c:	mov	w14, #0x53                  	// #83
  4067a0:	mov	w15, #0x73                  	// #115
  4067a4:	mov	w16, #0x78                  	// #120
  4067a8:	strb	w17, [x11]
  4067ac:	csel	w17, w10, w12, eq  // eq = none
  4067b0:	tst	w0, #0x40
  4067b4:	orr	x13, x8, #0x2
  4067b8:	strb	w17, [x11, #1]
  4067bc:	csel	w11, w15, w14, ne  // ne = any
  4067c0:	csel	w17, w16, w10, ne  // ne = any
  4067c4:	tst	w0, #0x800
  4067c8:	csel	w11, w17, w11, eq  // eq = none
  4067cc:	add	x13, x13, x1
  4067d0:	tst	w0, #0x20
  4067d4:	strb	w11, [x13]
  4067d8:	csel	w11, w10, w9, eq  // eq = none
  4067dc:	tst	w0, #0x10
  4067e0:	strb	w11, [x13, #1]
  4067e4:	csel	w11, w10, w12, eq  // eq = none
  4067e8:	tst	w0, #0x8
  4067ec:	csel	w14, w15, w14, ne  // ne = any
  4067f0:	csel	w15, w16, w10, ne  // ne = any
  4067f4:	tst	w0, #0x400
  4067f8:	orr	x8, x8, #0x6
  4067fc:	csel	w14, w15, w14, eq  // eq = none
  406800:	tst	w0, #0x4
  406804:	add	x8, x8, x1
  406808:	csel	w9, w10, w9, eq  // eq = none
  40680c:	tst	w0, #0x2
  406810:	mov	w17, #0x54                  	// #84
  406814:	strb	w11, [x13, #2]
  406818:	mov	w11, #0x74                  	// #116
  40681c:	strb	w14, [x13, #3]
  406820:	strb	w9, [x8]
  406824:	csel	w9, w10, w12, eq  // eq = none
  406828:	tst	w0, #0x1
  40682c:	strb	w9, [x8, #1]
  406830:	csel	w9, w11, w17, ne  // ne = any
  406834:	csel	w10, w16, w10, ne  // ne = any
  406838:	tst	w0, #0x200
  40683c:	csel	w9, w10, w9, eq  // eq = none
  406840:	mov	x0, x1
  406844:	strb	w9, [x8, #2]
  406848:	strb	wzr, [x8, #3]
  40684c:	ret
  406850:	sub	sp, sp, #0x50
  406854:	add	x8, sp, #0x8
  406858:	stp	x29, x30, [sp, #48]
  40685c:	stp	x20, x19, [sp, #64]
  406860:	add	x29, sp, #0x30
  406864:	tbz	w0, #1, 406874 <ferror@plt+0x3de4>
  406868:	orr	x8, x8, #0x1
  40686c:	mov	w9, #0x20                  	// #32
  406870:	strb	w9, [sp, #8]
  406874:	cmp	x1, #0x400
  406878:	b.cs	40688c <ferror@plt+0x3dfc>  // b.hs, b.nlast
  40687c:	mov	w9, #0x42                  	// #66
  406880:	mov	w19, w1
  406884:	strh	w9, [x8]
  406888:	b	4069ec <ferror@plt+0x3f5c>
  40688c:	cmp	x1, #0x100, lsl #12
  406890:	b.cs	40689c <ferror@plt+0x3e0c>  // b.hs, b.nlast
  406894:	mov	w9, #0xa                   	// #10
  406898:	b	4068e0 <ferror@plt+0x3e50>
  40689c:	lsr	x9, x1, #30
  4068a0:	cbnz	x9, 4068ac <ferror@plt+0x3e1c>
  4068a4:	mov	w9, #0x14                  	// #20
  4068a8:	b	4068e0 <ferror@plt+0x3e50>
  4068ac:	lsr	x9, x1, #40
  4068b0:	cbnz	x9, 4068bc <ferror@plt+0x3e2c>
  4068b4:	mov	w9, #0x1e                  	// #30
  4068b8:	b	4068e0 <ferror@plt+0x3e50>
  4068bc:	lsr	x9, x1, #50
  4068c0:	cbnz	x9, 4068cc <ferror@plt+0x3e3c>
  4068c4:	mov	w9, #0x28                  	// #40
  4068c8:	b	4068e0 <ferror@plt+0x3e50>
  4068cc:	lsr	x9, x1, #60
  4068d0:	mov	w10, #0x3c                  	// #60
  4068d4:	cmp	x9, #0x0
  4068d8:	mov	w9, #0x32                  	// #50
  4068dc:	csel	w9, w9, w10, eq  // eq = none
  4068e0:	mov	w10, #0xcccd                	// #52429
  4068e4:	movk	w10, #0xcccc, lsl #16
  4068e8:	adrp	x11, 408000 <ferror@plt+0x5570>
  4068ec:	umull	x10, w9, w10
  4068f0:	add	x11, x11, #0x434
  4068f4:	lsr	x10, x10, #35
  4068f8:	ldrb	w12, [x11, x10]
  4068fc:	mov	x10, #0xffffffffffffffff    	// #-1
  406900:	lsl	x10, x10, x9
  406904:	mov	x11, x8
  406908:	lsr	x19, x1, x9
  40690c:	bic	x10, x1, x10
  406910:	strb	w12, [x11], #1
  406914:	tbz	w0, #0, 40692c <ferror@plt+0x3e9c>
  406918:	cmp	w9, #0xa
  40691c:	b.cc	40692c <ferror@plt+0x3e9c>  // b.lo, b.ul, b.last
  406920:	mov	w11, #0x4269                	// #17001
  406924:	sturh	w11, [x8, #1]
  406928:	add	x11, x8, #0x3
  40692c:	strb	wzr, [x11]
  406930:	cbz	x10, 4069ec <ferror@plt+0x3f5c>
  406934:	sub	w8, w9, #0xa
  406938:	lsr	x8, x10, x8
  40693c:	tbnz	w0, #2, 406954 <ferror@plt+0x3ec4>
  406940:	sub	x9, x8, #0x3b6
  406944:	cmp	x9, #0x64
  406948:	b.cs	4069c8 <ferror@plt+0x3f38>  // b.hs, b.nlast
  40694c:	add	w19, w19, #0x1
  406950:	b	4069ec <ferror@plt+0x3f5c>
  406954:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406958:	add	x8, x8, #0x5
  40695c:	movk	x9, #0xcccd
  406960:	umulh	x10, x8, x9
  406964:	lsr	x20, x10, #3
  406968:	mul	x9, x20, x9
  40696c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406970:	ror	x9, x9, #1
  406974:	movk	x10, #0x1999, lsl #48
  406978:	cmp	x9, x10
  40697c:	b.ls	4069cc <ferror@plt+0x3f3c>  // b.plast
  406980:	cbz	x20, 4069ec <ferror@plt+0x3f5c>
  406984:	bl	402510 <localeconv@plt>
  406988:	cbz	x0, 40699c <ferror@plt+0x3f0c>
  40698c:	ldr	x4, [x0]
  406990:	cbz	x4, 40699c <ferror@plt+0x3f0c>
  406994:	ldrb	w8, [x4]
  406998:	cbnz	w8, 4069a4 <ferror@plt+0x3f14>
  40699c:	adrp	x4, 408000 <ferror@plt+0x5570>
  4069a0:	add	x4, x4, #0x43c
  4069a4:	adrp	x2, 408000 <ferror@plt+0x5570>
  4069a8:	add	x2, x2, #0x43e
  4069ac:	add	x0, sp, #0x10
  4069b0:	add	x6, sp, #0x8
  4069b4:	mov	w1, #0x20                  	// #32
  4069b8:	mov	w3, w19
  4069bc:	mov	x5, x20
  4069c0:	bl	4024f0 <snprintf@plt>
  4069c4:	b	406a08 <ferror@plt+0x3f78>
  4069c8:	add	x8, x8, #0x32
  4069cc:	mov	x9, #0xf5c3                	// #62915
  4069d0:	movk	x9, #0x5c28, lsl #16
  4069d4:	movk	x9, #0xc28f, lsl #32
  4069d8:	lsr	x8, x8, #2
  4069dc:	movk	x9, #0x28f5, lsl #48
  4069e0:	umulh	x8, x8, x9
  4069e4:	lsr	x20, x8, #2
  4069e8:	cbnz	x20, 406984 <ferror@plt+0x3ef4>
  4069ec:	adrp	x2, 408000 <ferror@plt+0x5570>
  4069f0:	add	x2, x2, #0x448
  4069f4:	add	x0, sp, #0x10
  4069f8:	add	x4, sp, #0x8
  4069fc:	mov	w1, #0x20                  	// #32
  406a00:	mov	w3, w19
  406a04:	bl	4024f0 <snprintf@plt>
  406a08:	add	x0, sp, #0x10
  406a0c:	bl	4026b0 <strdup@plt>
  406a10:	ldp	x20, x19, [sp, #64]
  406a14:	ldp	x29, x30, [sp, #48]
  406a18:	add	sp, sp, #0x50
  406a1c:	ret
  406a20:	stp	x29, x30, [sp, #-64]!
  406a24:	stp	x24, x23, [sp, #16]
  406a28:	stp	x22, x21, [sp, #32]
  406a2c:	stp	x20, x19, [sp, #48]
  406a30:	mov	x29, sp
  406a34:	cbz	x0, 406af0 <ferror@plt+0x4060>
  406a38:	mov	x19, x3
  406a3c:	mov	x9, x0
  406a40:	mov	w0, #0xffffffff            	// #-1
  406a44:	cbz	x3, 406af4 <ferror@plt+0x4064>
  406a48:	mov	x20, x2
  406a4c:	cbz	x2, 406af4 <ferror@plt+0x4064>
  406a50:	mov	x21, x1
  406a54:	cbz	x1, 406af4 <ferror@plt+0x4064>
  406a58:	ldrb	w10, [x9]
  406a5c:	cbz	w10, 406af4 <ferror@plt+0x4064>
  406a60:	mov	x23, xzr
  406a64:	mov	x8, xzr
  406a68:	add	x22, x9, #0x1
  406a6c:	b	406a80 <ferror@plt+0x3ff0>
  406a70:	mov	x0, x23
  406a74:	add	x22, x22, #0x1
  406a78:	mov	x23, x0
  406a7c:	cbz	w10, 406af4 <ferror@plt+0x4064>
  406a80:	cmp	x23, x20
  406a84:	b.cs	406b08 <ferror@plt+0x4078>  // b.hs, b.nlast
  406a88:	and	w11, w10, #0xff
  406a8c:	ldrb	w10, [x22]
  406a90:	sub	x9, x22, #0x1
  406a94:	cmp	x8, #0x0
  406a98:	csel	x8, x9, x8, eq  // eq = none
  406a9c:	cmp	w11, #0x2c
  406aa0:	csel	x9, x9, xzr, eq  // eq = none
  406aa4:	cmp	w10, #0x0
  406aa8:	csel	x24, x22, x9, eq  // eq = none
  406aac:	cbz	x8, 406a70 <ferror@plt+0x3fe0>
  406ab0:	cbz	x24, 406a70 <ferror@plt+0x3fe0>
  406ab4:	subs	x1, x24, x8
  406ab8:	b.ls	406af0 <ferror@plt+0x4060>  // b.plast
  406abc:	mov	x0, x8
  406ac0:	blr	x19
  406ac4:	cmn	w0, #0x1
  406ac8:	b.eq	406af0 <ferror@plt+0x4060>  // b.none
  406acc:	str	w0, [x21, x23, lsl #2]
  406ad0:	ldrb	w8, [x24]
  406ad4:	add	x0, x23, #0x1
  406ad8:	cbz	w8, 406af4 <ferror@plt+0x4064>
  406adc:	ldrb	w10, [x22], #1
  406ae0:	mov	x8, xzr
  406ae4:	mov	x23, x0
  406ae8:	cbnz	w10, 406a80 <ferror@plt+0x3ff0>
  406aec:	b	406af4 <ferror@plt+0x4064>
  406af0:	mov	w0, #0xffffffff            	// #-1
  406af4:	ldp	x20, x19, [sp, #48]
  406af8:	ldp	x22, x21, [sp, #32]
  406afc:	ldp	x24, x23, [sp, #16]
  406b00:	ldp	x29, x30, [sp], #64
  406b04:	ret
  406b08:	mov	w0, #0xfffffffe            	// #-2
  406b0c:	b	406af4 <ferror@plt+0x4064>
  406b10:	stp	x29, x30, [sp, #-80]!
  406b14:	str	x25, [sp, #16]
  406b18:	stp	x24, x23, [sp, #32]
  406b1c:	stp	x22, x21, [sp, #48]
  406b20:	stp	x20, x19, [sp, #64]
  406b24:	mov	x29, sp
  406b28:	cbz	x0, 406b50 <ferror@plt+0x40c0>
  406b2c:	mov	x19, x3
  406b30:	mov	x9, x0
  406b34:	mov	w0, #0xffffffff            	// #-1
  406b38:	cbz	x3, 406b54 <ferror@plt+0x40c4>
  406b3c:	ldrb	w8, [x9]
  406b40:	cbz	w8, 406b54 <ferror@plt+0x40c4>
  406b44:	ldr	x11, [x19]
  406b48:	cmp	x11, x2
  406b4c:	b.ls	406b6c <ferror@plt+0x40dc>  // b.plast
  406b50:	mov	w0, #0xffffffff            	// #-1
  406b54:	ldp	x20, x19, [sp, #64]
  406b58:	ldp	x22, x21, [sp, #48]
  406b5c:	ldp	x24, x23, [sp, #32]
  406b60:	ldr	x25, [sp, #16]
  406b64:	ldp	x29, x30, [sp], #80
  406b68:	ret
  406b6c:	mov	x20, x4
  406b70:	cmp	w8, #0x2b
  406b74:	b.ne	406b80 <ferror@plt+0x40f0>  // b.any
  406b78:	add	x9, x9, #0x1
  406b7c:	b	406b88 <ferror@plt+0x40f8>
  406b80:	mov	x11, xzr
  406b84:	str	xzr, [x19]
  406b88:	mov	w0, #0xffffffff            	// #-1
  406b8c:	cbz	x20, 406b54 <ferror@plt+0x40c4>
  406b90:	sub	x21, x2, x11
  406b94:	cbz	x21, 406b54 <ferror@plt+0x40c4>
  406b98:	cbz	x1, 406b54 <ferror@plt+0x40c4>
  406b9c:	ldrb	w10, [x9]
  406ba0:	cbz	w10, 406b54 <ferror@plt+0x40c4>
  406ba4:	mov	x24, xzr
  406ba8:	mov	x8, xzr
  406bac:	add	x22, x1, x11, lsl #2
  406bb0:	add	x23, x9, #0x1
  406bb4:	b	406bc8 <ferror@plt+0x4138>
  406bb8:	mov	x0, x24
  406bbc:	add	x23, x23, #0x1
  406bc0:	mov	x24, x0
  406bc4:	cbz	w10, 406c34 <ferror@plt+0x41a4>
  406bc8:	cmp	x24, x21
  406bcc:	b.cs	406c4c <ferror@plt+0x41bc>  // b.hs, b.nlast
  406bd0:	and	w11, w10, #0xff
  406bd4:	ldrb	w10, [x23]
  406bd8:	sub	x9, x23, #0x1
  406bdc:	cmp	x8, #0x0
  406be0:	csel	x8, x9, x8, eq  // eq = none
  406be4:	cmp	w11, #0x2c
  406be8:	csel	x9, x9, xzr, eq  // eq = none
  406bec:	cmp	w10, #0x0
  406bf0:	csel	x25, x23, x9, eq  // eq = none
  406bf4:	cbz	x8, 406bb8 <ferror@plt+0x4128>
  406bf8:	cbz	x25, 406bb8 <ferror@plt+0x4128>
  406bfc:	subs	x1, x25, x8
  406c00:	b.ls	406b50 <ferror@plt+0x40c0>  // b.plast
  406c04:	mov	x0, x8
  406c08:	blr	x20
  406c0c:	cmn	w0, #0x1
  406c10:	b.eq	406b50 <ferror@plt+0x40c0>  // b.none
  406c14:	str	w0, [x22, x24, lsl #2]
  406c18:	ldrb	w8, [x25]
  406c1c:	add	x0, x24, #0x1
  406c20:	cbz	w8, 406c34 <ferror@plt+0x41a4>
  406c24:	ldrb	w10, [x23], #1
  406c28:	mov	x8, xzr
  406c2c:	mov	x24, x0
  406c30:	cbnz	w10, 406bc8 <ferror@plt+0x4138>
  406c34:	cmp	w0, #0x1
  406c38:	b.lt	406b54 <ferror@plt+0x40c4>  // b.tstop
  406c3c:	ldr	x8, [x19]
  406c40:	add	x8, x8, w0, uxtw
  406c44:	str	x8, [x19]
  406c48:	b	406b54 <ferror@plt+0x40c4>
  406c4c:	mov	w0, #0xfffffffe            	// #-2
  406c50:	b	406b54 <ferror@plt+0x40c4>
  406c54:	stp	x29, x30, [sp, #-64]!
  406c58:	mov	x8, x0
  406c5c:	mov	w0, #0xffffffea            	// #-22
  406c60:	str	x23, [sp, #16]
  406c64:	stp	x22, x21, [sp, #32]
  406c68:	stp	x20, x19, [sp, #48]
  406c6c:	mov	x29, sp
  406c70:	cbz	x1, 406d18 <ferror@plt+0x4288>
  406c74:	cbz	x8, 406d18 <ferror@plt+0x4288>
  406c78:	mov	x19, x2
  406c7c:	cbz	x2, 406d18 <ferror@plt+0x4288>
  406c80:	ldrb	w9, [x8]
  406c84:	cbz	w9, 406d14 <ferror@plt+0x4284>
  406c88:	mov	x20, x1
  406c8c:	mov	x0, xzr
  406c90:	add	x21, x8, #0x1
  406c94:	mov	w22, #0x1                   	// #1
  406c98:	b	406ca4 <ferror@plt+0x4214>
  406c9c:	add	x21, x21, #0x1
  406ca0:	cbz	w9, 406d14 <ferror@plt+0x4284>
  406ca4:	mov	x8, x21
  406ca8:	ldrb	w10, [x8], #-1
  406cac:	and	w9, w9, #0xff
  406cb0:	cmp	x0, #0x0
  406cb4:	csel	x0, x8, x0, eq  // eq = none
  406cb8:	cmp	w9, #0x2c
  406cbc:	csel	x8, x8, xzr, eq  // eq = none
  406cc0:	cmp	w10, #0x0
  406cc4:	mov	w9, w10
  406cc8:	csel	x23, x21, x8, eq  // eq = none
  406ccc:	cbz	x0, 406c9c <ferror@plt+0x420c>
  406cd0:	cbz	x23, 406c9c <ferror@plt+0x420c>
  406cd4:	subs	x1, x23, x0
  406cd8:	b.ls	406d2c <ferror@plt+0x429c>  // b.plast
  406cdc:	blr	x19
  406ce0:	tbnz	w0, #31, 406d18 <ferror@plt+0x4288>
  406ce4:	mov	w8, w0
  406ce8:	lsr	x8, x8, #3
  406cec:	ldrb	w9, [x20, x8]
  406cf0:	and	w10, w0, #0x7
  406cf4:	lsl	w10, w22, w10
  406cf8:	orr	w9, w9, w10
  406cfc:	strb	w9, [x20, x8]
  406d00:	ldrb	w8, [x23]
  406d04:	cbz	w8, 406d14 <ferror@plt+0x4284>
  406d08:	ldrb	w9, [x21]
  406d0c:	mov	x0, xzr
  406d10:	b	406c9c <ferror@plt+0x420c>
  406d14:	mov	w0, wzr
  406d18:	ldp	x20, x19, [sp, #48]
  406d1c:	ldp	x22, x21, [sp, #32]
  406d20:	ldr	x23, [sp, #16]
  406d24:	ldp	x29, x30, [sp], #64
  406d28:	ret
  406d2c:	mov	w0, #0xffffffff            	// #-1
  406d30:	b	406d18 <ferror@plt+0x4288>
  406d34:	stp	x29, x30, [sp, #-48]!
  406d38:	mov	x8, x0
  406d3c:	mov	w0, #0xffffffea            	// #-22
  406d40:	stp	x22, x21, [sp, #16]
  406d44:	stp	x20, x19, [sp, #32]
  406d48:	mov	x29, sp
  406d4c:	cbz	x1, 406de0 <ferror@plt+0x4350>
  406d50:	cbz	x8, 406de0 <ferror@plt+0x4350>
  406d54:	mov	x19, x2
  406d58:	cbz	x2, 406de0 <ferror@plt+0x4350>
  406d5c:	ldrb	w9, [x8]
  406d60:	cbz	w9, 406ddc <ferror@plt+0x434c>
  406d64:	mov	x20, x1
  406d68:	mov	x0, xzr
  406d6c:	add	x21, x8, #0x1
  406d70:	b	406d7c <ferror@plt+0x42ec>
  406d74:	add	x21, x21, #0x1
  406d78:	cbz	w9, 406ddc <ferror@plt+0x434c>
  406d7c:	mov	x8, x21
  406d80:	ldrb	w10, [x8], #-1
  406d84:	and	w9, w9, #0xff
  406d88:	cmp	x0, #0x0
  406d8c:	csel	x0, x8, x0, eq  // eq = none
  406d90:	cmp	w9, #0x2c
  406d94:	csel	x8, x8, xzr, eq  // eq = none
  406d98:	cmp	w10, #0x0
  406d9c:	mov	w9, w10
  406da0:	csel	x22, x21, x8, eq  // eq = none
  406da4:	cbz	x0, 406d74 <ferror@plt+0x42e4>
  406da8:	cbz	x22, 406d74 <ferror@plt+0x42e4>
  406dac:	subs	x1, x22, x0
  406db0:	b.ls	406df0 <ferror@plt+0x4360>  // b.plast
  406db4:	blr	x19
  406db8:	tbnz	x0, #63, 406de0 <ferror@plt+0x4350>
  406dbc:	ldr	x8, [x20]
  406dc0:	orr	x8, x8, x0
  406dc4:	str	x8, [x20]
  406dc8:	ldrb	w8, [x22]
  406dcc:	cbz	w8, 406ddc <ferror@plt+0x434c>
  406dd0:	ldrb	w9, [x21]
  406dd4:	mov	x0, xzr
  406dd8:	b	406d74 <ferror@plt+0x42e4>
  406ddc:	mov	w0, wzr
  406de0:	ldp	x20, x19, [sp, #32]
  406de4:	ldp	x22, x21, [sp, #16]
  406de8:	ldp	x29, x30, [sp], #48
  406dec:	ret
  406df0:	mov	w0, #0xffffffff            	// #-1
  406df4:	ldp	x20, x19, [sp, #32]
  406df8:	ldp	x22, x21, [sp, #16]
  406dfc:	ldp	x29, x30, [sp], #48
  406e00:	ret
  406e04:	stp	x29, x30, [sp, #-64]!
  406e08:	mov	x29, sp
  406e0c:	str	x23, [sp, #16]
  406e10:	stp	x22, x21, [sp, #32]
  406e14:	stp	x20, x19, [sp, #48]
  406e18:	str	xzr, [x29, #24]
  406e1c:	cbz	x0, 406ef4 <ferror@plt+0x4464>
  406e20:	mov	w21, w3
  406e24:	mov	x19, x2
  406e28:	mov	x23, x1
  406e2c:	mov	x22, x0
  406e30:	str	w3, [x1]
  406e34:	str	w3, [x2]
  406e38:	bl	402a00 <__errno_location@plt>
  406e3c:	str	wzr, [x0]
  406e40:	ldrb	w8, [x22]
  406e44:	mov	x20, x0
  406e48:	cmp	w8, #0x3a
  406e4c:	b.ne	406e58 <ferror@plt+0x43c8>  // b.any
  406e50:	add	x21, x22, #0x1
  406e54:	b	406eb4 <ferror@plt+0x4424>
  406e58:	add	x1, x29, #0x18
  406e5c:	mov	w2, #0xa                   	// #10
  406e60:	mov	x0, x22
  406e64:	bl	4027c0 <strtol@plt>
  406e68:	str	w0, [x23]
  406e6c:	str	w0, [x19]
  406e70:	ldr	x8, [x29, #24]
  406e74:	mov	w0, #0xffffffff            	// #-1
  406e78:	cmp	x8, x22
  406e7c:	b.eq	406ef4 <ferror@plt+0x4464>  // b.none
  406e80:	ldr	w9, [x20]
  406e84:	cbnz	w9, 406ef4 <ferror@plt+0x4464>
  406e88:	cbz	x8, 406ef4 <ferror@plt+0x4464>
  406e8c:	ldrb	w9, [x8]
  406e90:	cmp	w9, #0x2d
  406e94:	b.eq	406ea8 <ferror@plt+0x4418>  // b.none
  406e98:	cmp	w9, #0x3a
  406e9c:	b.ne	406ef0 <ferror@plt+0x4460>  // b.any
  406ea0:	ldrb	w9, [x8, #1]
  406ea4:	cbz	w9, 406f08 <ferror@plt+0x4478>
  406ea8:	add	x21, x8, #0x1
  406eac:	str	xzr, [x29, #24]
  406eb0:	str	wzr, [x20]
  406eb4:	add	x1, x29, #0x18
  406eb8:	mov	w2, #0xa                   	// #10
  406ebc:	mov	x0, x21
  406ec0:	bl	4027c0 <strtol@plt>
  406ec4:	str	w0, [x19]
  406ec8:	ldr	w8, [x20]
  406ecc:	mov	w0, #0xffffffff            	// #-1
  406ed0:	cbnz	w8, 406ef4 <ferror@plt+0x4464>
  406ed4:	ldr	x8, [x29, #24]
  406ed8:	cbz	x8, 406ef4 <ferror@plt+0x4464>
  406edc:	cmp	x8, x21
  406ee0:	mov	w0, #0xffffffff            	// #-1
  406ee4:	b.eq	406ef4 <ferror@plt+0x4464>  // b.none
  406ee8:	ldrb	w8, [x8]
  406eec:	cbnz	w8, 406ef4 <ferror@plt+0x4464>
  406ef0:	mov	w0, wzr
  406ef4:	ldp	x20, x19, [sp, #48]
  406ef8:	ldp	x22, x21, [sp, #32]
  406efc:	ldr	x23, [sp, #16]
  406f00:	ldp	x29, x30, [sp], #64
  406f04:	ret
  406f08:	str	w21, [x19]
  406f0c:	b	406ef0 <ferror@plt+0x4460>
  406f10:	stp	x29, x30, [sp, #-48]!
  406f14:	mov	w8, wzr
  406f18:	str	x21, [sp, #16]
  406f1c:	stp	x20, x19, [sp, #32]
  406f20:	mov	x29, sp
  406f24:	cbz	x1, 407058 <ferror@plt+0x45c8>
  406f28:	cbz	x0, 407058 <ferror@plt+0x45c8>
  406f2c:	ldrb	w8, [x0]
  406f30:	and	w8, w8, #0xff
  406f34:	cmp	w8, #0x2f
  406f38:	mov	x19, x0
  406f3c:	b.ne	406f58 <ferror@plt+0x44c8>  // b.any
  406f40:	mov	x0, x19
  406f44:	ldrb	w8, [x0, #1]!
  406f48:	cmp	w8, #0x2f
  406f4c:	mov	w8, #0x2f                  	// #47
  406f50:	b.eq	406f30 <ferror@plt+0x44a0>  // b.none
  406f54:	b	406f68 <ferror@plt+0x44d8>
  406f58:	cbnz	w8, 406f68 <ferror@plt+0x44d8>
  406f5c:	mov	x20, xzr
  406f60:	mov	x19, xzr
  406f64:	b	406f88 <ferror@plt+0x44f8>
  406f68:	mov	w20, #0x1                   	// #1
  406f6c:	ldrb	w8, [x19, x20]
  406f70:	cbz	w8, 406f88 <ferror@plt+0x44f8>
  406f74:	cmp	w8, #0x2f
  406f78:	b.eq	406f88 <ferror@plt+0x44f8>  // b.none
  406f7c:	add	x20, x20, #0x1
  406f80:	ldrb	w8, [x19, x20]
  406f84:	cbnz	w8, 406f74 <ferror@plt+0x44e4>
  406f88:	ldrb	w8, [x1]
  406f8c:	and	w8, w8, #0xff
  406f90:	cmp	w8, #0x2f
  406f94:	mov	x21, x1
  406f98:	b.ne	406fb4 <ferror@plt+0x4524>  // b.any
  406f9c:	mov	x1, x21
  406fa0:	ldrb	w8, [x1, #1]!
  406fa4:	cmp	w8, #0x2f
  406fa8:	mov	w8, #0x2f                  	// #47
  406fac:	b.eq	406f8c <ferror@plt+0x44fc>  // b.none
  406fb0:	b	406fc4 <ferror@plt+0x4534>
  406fb4:	cbnz	w8, 406fc4 <ferror@plt+0x4534>
  406fb8:	mov	x8, xzr
  406fbc:	mov	x21, xzr
  406fc0:	b	406fe4 <ferror@plt+0x4554>
  406fc4:	mov	w8, #0x1                   	// #1
  406fc8:	ldrb	w9, [x21, x8]
  406fcc:	cbz	w9, 406fe4 <ferror@plt+0x4554>
  406fd0:	cmp	w9, #0x2f
  406fd4:	b.eq	406fe4 <ferror@plt+0x4554>  // b.none
  406fd8:	add	x8, x8, #0x1
  406fdc:	ldrb	w9, [x21, x8]
  406fe0:	cbnz	w9, 406fd0 <ferror@plt+0x4540>
  406fe4:	add	x9, x8, x20
  406fe8:	cmp	x9, #0x1
  406fec:	b.eq	406ff8 <ferror@plt+0x4568>  // b.none
  406ff0:	cbnz	x9, 407018 <ferror@plt+0x4588>
  406ff4:	b	40704c <ferror@plt+0x45bc>
  406ff8:	cbz	x19, 407008 <ferror@plt+0x4578>
  406ffc:	ldrb	w9, [x19]
  407000:	cmp	w9, #0x2f
  407004:	b.eq	40704c <ferror@plt+0x45bc>  // b.none
  407008:	cbz	x21, 407054 <ferror@plt+0x45c4>
  40700c:	ldrb	w9, [x21]
  407010:	cmp	w9, #0x2f
  407014:	b.eq	40704c <ferror@plt+0x45bc>  // b.none
  407018:	cmp	x20, x8
  40701c:	mov	w8, wzr
  407020:	b.ne	407058 <ferror@plt+0x45c8>  // b.any
  407024:	cbz	x19, 407058 <ferror@plt+0x45c8>
  407028:	cbz	x21, 407058 <ferror@plt+0x45c8>
  40702c:	mov	x0, x19
  407030:	mov	x1, x21
  407034:	mov	x2, x20
  407038:	bl	4025f0 <strncmp@plt>
  40703c:	cbnz	w0, 407054 <ferror@plt+0x45c4>
  407040:	add	x0, x19, x20
  407044:	add	x1, x21, x20
  407048:	b	406f2c <ferror@plt+0x449c>
  40704c:	mov	w8, #0x1                   	// #1
  407050:	b	407058 <ferror@plt+0x45c8>
  407054:	mov	w8, wzr
  407058:	ldp	x20, x19, [sp, #32]
  40705c:	ldr	x21, [sp, #16]
  407060:	mov	w0, w8
  407064:	ldp	x29, x30, [sp], #48
  407068:	ret
  40706c:	stp	x29, x30, [sp, #-64]!
  407070:	orr	x8, x0, x1
  407074:	stp	x24, x23, [sp, #16]
  407078:	stp	x22, x21, [sp, #32]
  40707c:	stp	x20, x19, [sp, #48]
  407080:	mov	x29, sp
  407084:	cbz	x8, 4070b8 <ferror@plt+0x4628>
  407088:	mov	x19, x1
  40708c:	mov	x21, x0
  407090:	mov	x20, x2
  407094:	cbz	x0, 4070d4 <ferror@plt+0x4644>
  407098:	cbz	x19, 4070f0 <ferror@plt+0x4660>
  40709c:	mov	x0, x21
  4070a0:	bl	4023a0 <strlen@plt>
  4070a4:	mvn	x8, x0
  4070a8:	cmp	x8, x20
  4070ac:	b.cs	4070f8 <ferror@plt+0x4668>  // b.hs, b.nlast
  4070b0:	mov	x22, xzr
  4070b4:	b	407134 <ferror@plt+0x46a4>
  4070b8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4070bc:	add	x0, x0, #0xd61
  4070c0:	ldp	x20, x19, [sp, #48]
  4070c4:	ldp	x22, x21, [sp, #32]
  4070c8:	ldp	x24, x23, [sp, #16]
  4070cc:	ldp	x29, x30, [sp], #64
  4070d0:	b	4026b0 <strdup@plt>
  4070d4:	mov	x0, x19
  4070d8:	mov	x1, x20
  4070dc:	ldp	x20, x19, [sp, #48]
  4070e0:	ldp	x22, x21, [sp, #32]
  4070e4:	ldp	x24, x23, [sp, #16]
  4070e8:	ldp	x29, x30, [sp], #64
  4070ec:	b	402830 <strndup@plt>
  4070f0:	mov	x0, x21
  4070f4:	b	4070c0 <ferror@plt+0x4630>
  4070f8:	add	x24, x0, x20
  4070fc:	mov	x23, x0
  407100:	add	x0, x24, #0x1
  407104:	bl	402570 <malloc@plt>
  407108:	mov	x22, x0
  40710c:	cbz	x0, 407134 <ferror@plt+0x46a4>
  407110:	mov	x0, x22
  407114:	mov	x1, x21
  407118:	mov	x2, x23
  40711c:	bl	402350 <memcpy@plt>
  407120:	add	x0, x22, x23
  407124:	mov	x1, x19
  407128:	mov	x2, x20
  40712c:	bl	402350 <memcpy@plt>
  407130:	strb	wzr, [x22, x24]
  407134:	mov	x0, x22
  407138:	ldp	x20, x19, [sp, #48]
  40713c:	ldp	x22, x21, [sp, #32]
  407140:	ldp	x24, x23, [sp, #16]
  407144:	ldp	x29, x30, [sp], #64
  407148:	ret
  40714c:	stp	x29, x30, [sp, #-64]!
  407150:	stp	x20, x19, [sp, #48]
  407154:	mov	x20, x0
  407158:	stp	x24, x23, [sp, #16]
  40715c:	stp	x22, x21, [sp, #32]
  407160:	mov	x29, sp
  407164:	cbz	x1, 407198 <ferror@plt+0x4708>
  407168:	mov	x0, x1
  40716c:	mov	x19, x1
  407170:	bl	4023a0 <strlen@plt>
  407174:	mov	x21, x0
  407178:	cbz	x20, 4071a4 <ferror@plt+0x4714>
  40717c:	mov	x0, x20
  407180:	bl	4023a0 <strlen@plt>
  407184:	mvn	x8, x0
  407188:	cmp	x21, x8
  40718c:	b.ls	4071c0 <ferror@plt+0x4730>  // b.plast
  407190:	mov	x22, xzr
  407194:	b	4071fc <ferror@plt+0x476c>
  407198:	cbz	x20, 407214 <ferror@plt+0x4784>
  40719c:	mov	x0, x20
  4071a0:	b	40721c <ferror@plt+0x478c>
  4071a4:	mov	x0, x19
  4071a8:	mov	x1, x21
  4071ac:	ldp	x20, x19, [sp, #48]
  4071b0:	ldp	x22, x21, [sp, #32]
  4071b4:	ldp	x24, x23, [sp, #16]
  4071b8:	ldp	x29, x30, [sp], #64
  4071bc:	b	402830 <strndup@plt>
  4071c0:	add	x24, x0, x21
  4071c4:	mov	x23, x0
  4071c8:	add	x0, x24, #0x1
  4071cc:	bl	402570 <malloc@plt>
  4071d0:	mov	x22, x0
  4071d4:	cbz	x0, 4071fc <ferror@plt+0x476c>
  4071d8:	mov	x0, x22
  4071dc:	mov	x1, x20
  4071e0:	mov	x2, x23
  4071e4:	bl	402350 <memcpy@plt>
  4071e8:	add	x0, x22, x23
  4071ec:	mov	x1, x19
  4071f0:	mov	x2, x21
  4071f4:	bl	402350 <memcpy@plt>
  4071f8:	strb	wzr, [x22, x24]
  4071fc:	mov	x0, x22
  407200:	ldp	x20, x19, [sp, #48]
  407204:	ldp	x22, x21, [sp, #32]
  407208:	ldp	x24, x23, [sp, #16]
  40720c:	ldp	x29, x30, [sp], #64
  407210:	ret
  407214:	adrp	x0, 407000 <ferror@plt+0x4570>
  407218:	add	x0, x0, #0xd61
  40721c:	ldp	x20, x19, [sp, #48]
  407220:	ldp	x22, x21, [sp, #32]
  407224:	ldp	x24, x23, [sp, #16]
  407228:	ldp	x29, x30, [sp], #64
  40722c:	b	4026b0 <strdup@plt>
  407230:	sub	sp, sp, #0x140
  407234:	stp	x29, x30, [sp, #240]
  407238:	add	x29, sp, #0xf0
  40723c:	sub	x9, x29, #0x70
  407240:	mov	x10, sp
  407244:	mov	x11, #0xffffffffffffffd0    	// #-48
  407248:	add	x8, x29, #0x50
  40724c:	movk	x11, #0xff80, lsl #32
  407250:	add	x9, x9, #0x30
  407254:	add	x10, x10, #0x80
  407258:	stp	x8, x9, [x29, #-32]
  40725c:	stp	x10, x11, [x29, #-16]
  407260:	stp	x2, x3, [x29, #-112]
  407264:	stp	x4, x5, [x29, #-96]
  407268:	stp	x6, x7, [x29, #-80]
  40726c:	stp	q1, q2, [sp, #16]
  407270:	str	q0, [sp]
  407274:	ldp	q0, q1, [x29, #-32]
  407278:	stp	x20, x19, [sp, #304]
  40727c:	mov	x19, x0
  407280:	add	x0, x29, #0x18
  407284:	sub	x2, x29, #0x40
  407288:	str	x28, [sp, #256]
  40728c:	stp	x24, x23, [sp, #272]
  407290:	stp	x22, x21, [sp, #288]
  407294:	stp	q3, q4, [sp, #48]
  407298:	stp	q5, q6, [sp, #80]
  40729c:	str	q7, [sp, #112]
  4072a0:	stp	q0, q1, [x29, #-64]
  4072a4:	bl	402810 <vasprintf@plt>
  4072a8:	tbnz	w0, #31, 4072e0 <ferror@plt+0x4850>
  4072ac:	ldr	x21, [x29, #24]
  4072b0:	orr	x8, x19, x21
  4072b4:	cbz	x8, 4072e8 <ferror@plt+0x4858>
  4072b8:	mov	w22, w0
  4072bc:	cbz	x19, 4072fc <ferror@plt+0x486c>
  4072c0:	cbz	x21, 407310 <ferror@plt+0x4880>
  4072c4:	mov	x0, x19
  4072c8:	bl	4023a0 <strlen@plt>
  4072cc:	mvn	x8, x0
  4072d0:	cmp	x8, x22
  4072d4:	b.cs	407318 <ferror@plt+0x4888>  // b.hs, b.nlast
  4072d8:	mov	x20, xzr
  4072dc:	b	407354 <ferror@plt+0x48c4>
  4072e0:	mov	x20, xzr
  4072e4:	b	40735c <ferror@plt+0x48cc>
  4072e8:	adrp	x0, 407000 <ferror@plt+0x4570>
  4072ec:	add	x0, x0, #0xd61
  4072f0:	bl	4026b0 <strdup@plt>
  4072f4:	mov	x20, x0
  4072f8:	b	407354 <ferror@plt+0x48c4>
  4072fc:	mov	x0, x21
  407300:	mov	x1, x22
  407304:	bl	402830 <strndup@plt>
  407308:	mov	x20, x0
  40730c:	b	407354 <ferror@plt+0x48c4>
  407310:	mov	x0, x19
  407314:	b	4072f0 <ferror@plt+0x4860>
  407318:	add	x24, x0, x22
  40731c:	mov	x23, x0
  407320:	add	x0, x24, #0x1
  407324:	bl	402570 <malloc@plt>
  407328:	mov	x20, x0
  40732c:	cbz	x0, 407354 <ferror@plt+0x48c4>
  407330:	mov	x0, x20
  407334:	mov	x1, x19
  407338:	mov	x2, x23
  40733c:	bl	402350 <memcpy@plt>
  407340:	add	x0, x20, x23
  407344:	mov	x1, x21
  407348:	mov	x2, x22
  40734c:	bl	402350 <memcpy@plt>
  407350:	strb	wzr, [x20, x24]
  407354:	ldr	x0, [x29, #24]
  407358:	bl	4027f0 <free@plt>
  40735c:	mov	x0, x20
  407360:	ldp	x20, x19, [sp, #304]
  407364:	ldp	x22, x21, [sp, #288]
  407368:	ldp	x24, x23, [sp, #272]
  40736c:	ldr	x28, [sp, #256]
  407370:	ldp	x29, x30, [sp, #240]
  407374:	add	sp, sp, #0x140
  407378:	ret
  40737c:	sub	sp, sp, #0x60
  407380:	stp	x29, x30, [sp, #16]
  407384:	stp	x26, x25, [sp, #32]
  407388:	stp	x24, x23, [sp, #48]
  40738c:	stp	x22, x21, [sp, #64]
  407390:	stp	x20, x19, [sp, #80]
  407394:	ldr	x23, [x0]
  407398:	add	x29, sp, #0x10
  40739c:	ldrb	w8, [x23]
  4073a0:	cbz	w8, 407560 <ferror@plt+0x4ad0>
  4073a4:	mov	x20, x0
  4073a8:	mov	x22, x1
  4073ac:	mov	x0, x23
  4073b0:	mov	x1, x2
  4073b4:	mov	w24, w3
  4073b8:	mov	x21, x2
  4073bc:	bl	402840 <strspn@plt>
  4073c0:	add	x19, x23, x0
  4073c4:	ldrb	w25, [x19]
  4073c8:	cbz	x25, 40755c <ferror@plt+0x4acc>
  4073cc:	cbz	w24, 40745c <ferror@plt+0x49cc>
  4073d0:	cmp	w25, #0x3f
  4073d4:	b.hi	407478 <ferror@plt+0x49e8>  // b.pmore
  4073d8:	mov	w8, #0x1                   	// #1
  4073dc:	mov	x9, #0x1                   	// #1
  4073e0:	lsl	x8, x8, x25
  4073e4:	movk	x9, #0x84, lsl #32
  4073e8:	and	x8, x8, x9
  4073ec:	cbz	x8, 407478 <ferror@plt+0x49e8>
  4073f0:	sturb	w25, [x29, #-4]
  4073f4:	sturb	wzr, [x29, #-3]
  4073f8:	mov	x24, x19
  4073fc:	ldrb	w9, [x24, #1]!
  407400:	cbz	w9, 4074f8 <ferror@plt+0x4a68>
  407404:	add	x10, x0, x23
  407408:	mov	x26, xzr
  40740c:	mov	w8, wzr
  407410:	add	x23, x10, #0x2
  407414:	b	407438 <ferror@plt+0x49a8>
  407418:	sxtb	w1, w9
  40741c:	sub	x0, x29, #0x4
  407420:	bl	402850 <strchr@plt>
  407424:	cbnz	x0, 40750c <ferror@plt+0x4a7c>
  407428:	mov	w8, wzr
  40742c:	ldrb	w9, [x23, x26]
  407430:	add	x26, x26, #0x1
  407434:	cbz	w9, 407458 <ferror@plt+0x49c8>
  407438:	cbnz	w8, 407428 <ferror@plt+0x4998>
  40743c:	and	w8, w9, #0xff
  407440:	cmp	w8, #0x5c
  407444:	b.ne	407418 <ferror@plt+0x4988>  // b.any
  407448:	mov	w8, #0x1                   	// #1
  40744c:	ldrb	w9, [x23, x26]
  407450:	add	x26, x26, #0x1
  407454:	cbnz	w9, 407438 <ferror@plt+0x49a8>
  407458:	b	407510 <ferror@plt+0x4a80>
  40745c:	mov	x0, x19
  407460:	mov	x1, x21
  407464:	bl	4029d0 <strcspn@plt>
  407468:	add	x8, x19, x0
  40746c:	str	x0, [x22]
  407470:	str	x8, [x20]
  407474:	b	407564 <ferror@plt+0x4ad4>
  407478:	add	x9, x0, x23
  40747c:	mov	x24, xzr
  407480:	mov	w8, wzr
  407484:	add	x23, x9, #0x1
  407488:	b	4074ac <ferror@plt+0x4a1c>
  40748c:	sxtb	w1, w25
  407490:	mov	x0, x21
  407494:	bl	402850 <strchr@plt>
  407498:	cbnz	x0, 407504 <ferror@plt+0x4a74>
  40749c:	mov	w8, wzr
  4074a0:	ldrb	w25, [x23, x24]
  4074a4:	add	x24, x24, #0x1
  4074a8:	cbz	w25, 4074cc <ferror@plt+0x4a3c>
  4074ac:	cbnz	w8, 40749c <ferror@plt+0x4a0c>
  4074b0:	and	w8, w25, #0xff
  4074b4:	cmp	w8, #0x5c
  4074b8:	b.ne	40748c <ferror@plt+0x49fc>  // b.any
  4074bc:	mov	w8, #0x1                   	// #1
  4074c0:	ldrb	w25, [x23, x24]
  4074c4:	add	x24, x24, #0x1
  4074c8:	cbnz	w25, 4074ac <ferror@plt+0x4a1c>
  4074cc:	sub	w8, w24, w8
  4074d0:	sxtw	x8, w8
  4074d4:	str	x8, [x22]
  4074d8:	add	x22, x19, x8
  4074dc:	ldrsb	w1, [x22]
  4074e0:	cbz	w1, 4074f0 <ferror@plt+0x4a60>
  4074e4:	mov	x0, x21
  4074e8:	bl	402850 <strchr@plt>
  4074ec:	cbz	x0, 40755c <ferror@plt+0x4acc>
  4074f0:	str	x22, [x20]
  4074f4:	b	407564 <ferror@plt+0x4ad4>
  4074f8:	mov	w8, wzr
  4074fc:	mov	w26, wzr
  407500:	b	407510 <ferror@plt+0x4a80>
  407504:	mov	w8, wzr
  407508:	b	4074cc <ferror@plt+0x4a3c>
  40750c:	mov	w8, wzr
  407510:	sub	w8, w26, w8
  407514:	sxtw	x23, w8
  407518:	str	x23, [x22]
  40751c:	add	x8, x23, x19
  407520:	ldrb	w8, [x8, #1]
  407524:	cbz	w8, 40755c <ferror@plt+0x4acc>
  407528:	cmp	w8, w25
  40752c:	b.ne	40755c <ferror@plt+0x4acc>  // b.any
  407530:	add	x8, x23, x19
  407534:	ldrsb	w1, [x8, #2]
  407538:	cbz	w1, 407548 <ferror@plt+0x4ab8>
  40753c:	mov	x0, x21
  407540:	bl	402850 <strchr@plt>
  407544:	cbz	x0, 40755c <ferror@plt+0x4acc>
  407548:	add	x8, x19, x23
  40754c:	add	x8, x8, #0x2
  407550:	str	x8, [x20]
  407554:	mov	x19, x24
  407558:	b	407564 <ferror@plt+0x4ad4>
  40755c:	str	x19, [x20]
  407560:	mov	x19, xzr
  407564:	mov	x0, x19
  407568:	ldp	x20, x19, [sp, #80]
  40756c:	ldp	x22, x21, [sp, #64]
  407570:	ldp	x24, x23, [sp, #48]
  407574:	ldp	x26, x25, [sp, #32]
  407578:	ldp	x29, x30, [sp, #16]
  40757c:	add	sp, sp, #0x60
  407580:	ret
  407584:	stp	x29, x30, [sp, #-32]!
  407588:	str	x19, [sp, #16]
  40758c:	mov	x19, x0
  407590:	mov	x29, sp
  407594:	mov	x0, x19
  407598:	bl	402620 <fgetc@plt>
  40759c:	cmp	w0, #0xa
  4075a0:	b.eq	4075bc <ferror@plt+0x4b2c>  // b.none
  4075a4:	cmn	w0, #0x1
  4075a8:	b.ne	407594 <ferror@plt+0x4b04>  // b.any
  4075ac:	mov	w0, #0x1                   	// #1
  4075b0:	ldr	x19, [sp, #16]
  4075b4:	ldp	x29, x30, [sp], #32
  4075b8:	ret
  4075bc:	mov	w0, wzr
  4075c0:	ldr	x19, [sp, #16]
  4075c4:	ldp	x29, x30, [sp], #32
  4075c8:	ret
  4075cc:	stp	x29, x30, [sp, #-64]!
  4075d0:	str	x28, [sp, #16]
  4075d4:	stp	x22, x21, [sp, #32]
  4075d8:	stp	x20, x19, [sp, #48]
  4075dc:	mov	x29, sp
  4075e0:	sub	sp, sp, #0x210
  4075e4:	sub	x8, x29, #0xa8
  4075e8:	mov	w19, w0
  4075ec:	add	x0, x8, #0x8
  4075f0:	stp	x1, x2, [sp, #152]
  4075f4:	stp	x3, x4, [sp, #168]
  4075f8:	stp	x5, x6, [sp, #184]
  4075fc:	str	x7, [sp, #200]
  407600:	stp	q0, q1, [sp, #16]
  407604:	stp	q2, q3, [sp, #48]
  407608:	stp	q4, q5, [sp, #80]
  40760c:	stp	q6, q7, [sp, #112]
  407610:	bl	4025e0 <sigemptyset@plt>
  407614:	mov	w8, #0x1                   	// #1
  407618:	mov	w9, #0x10000000            	// #268435456
  40761c:	sub	x1, x29, #0xa8
  407620:	add	x2, sp, #0xd0
  407624:	mov	w0, #0xd                   	// #13
  407628:	stur	x8, [x29, #-168]
  40762c:	stur	w9, [x29, #-32]
  407630:	bl	4026e0 <sigaction@plt>
  407634:	cmp	w19, #0x3f
  407638:	strb	wzr, [x29, #25]
  40763c:	b.eq	4076ec <ferror@plt+0x4c5c>  // b.none
  407640:	cmp	w19, #0x51
  407644:	b.eq	4076f4 <ferror@plt+0x4c64>  // b.none
  407648:	cmp	w19, #0x50
  40764c:	b.ne	4077f8 <ferror@plt+0x4d68>  // b.any
  407650:	bl	4078ec <ferror@plt+0x4e5c>
  407654:	tbnz	w0, #31, 4078b0 <ferror@plt+0x4e20>
  407658:	mov	w8, #0x50                  	// #80
  40765c:	mov	w19, w0
  407660:	add	x20, x29, #0x18
  407664:	strb	w8, [x29, #24]
  407668:	mov	w21, #0x2                   	// #2
  40766c:	bl	402a00 <__errno_location@plt>
  407670:	adrp	x8, 407000 <ferror@plt+0x4570>
  407674:	ldr	q0, [x8, #2768]
  407678:	mov	x22, x0
  40767c:	str	q0, [sp]
  407680:	b	407688 <ferror@plt+0x4bf8>
  407684:	cbz	x21, 407790 <ferror@plt+0x4d00>
  407688:	mov	w0, w19
  40768c:	mov	x1, x20
  407690:	mov	x2, x21
  407694:	str	wzr, [x22]
  407698:	bl	402720 <write@plt>
  40769c:	cmp	x0, #0x1
  4076a0:	b.lt	4076b8 <ferror@plt+0x4c28>  // b.tstop
  4076a4:	ldr	w8, [x22]
  4076a8:	subs	x21, x21, x0
  4076ac:	add	x9, x20, x0
  4076b0:	csel	x20, x20, x9, eq  // eq = none
  4076b4:	b	4076cc <ferror@plt+0x4c3c>
  4076b8:	ldr	w8, [x22]
  4076bc:	cmp	w8, #0xb
  4076c0:	b.eq	4076cc <ferror@plt+0x4c3c>  // b.none
  4076c4:	cmp	w8, #0x4
  4076c8:	b.ne	407790 <ferror@plt+0x4d00>  // b.any
  4076cc:	cmp	w8, #0xb
  4076d0:	b.ne	407684 <ferror@plt+0x4bf4>  // b.any
  4076d4:	ldr	q0, [sp]
  4076d8:	sub	x0, x29, #0x10
  4076dc:	mov	x1, xzr
  4076e0:	stur	q0, [x29, #-16]
  4076e4:	bl	402800 <nanosleep@plt>
  4076e8:	b	407684 <ferror@plt+0x4bf4>
  4076ec:	mov	w19, wzr
  4076f0:	b	4078d0 <ferror@plt+0x4e40>
  4076f4:	bl	4078ec <ferror@plt+0x4e5c>
  4076f8:	tbnz	w0, #31, 4078b0 <ferror@plt+0x4e20>
  4076fc:	mov	w8, #0x51                  	// #81
  407700:	mov	w19, w0
  407704:	add	x20, x29, #0x18
  407708:	strb	w8, [x29, #24]
  40770c:	mov	w21, #0x2                   	// #2
  407710:	bl	402a00 <__errno_location@plt>
  407714:	adrp	x8, 407000 <ferror@plt+0x4570>
  407718:	ldr	q0, [x8, #2768]
  40771c:	mov	x22, x0
  407720:	str	q0, [sp]
  407724:	b	40772c <ferror@plt+0x4c9c>
  407728:	cbz	x21, 407790 <ferror@plt+0x4d00>
  40772c:	mov	w0, w19
  407730:	mov	x1, x20
  407734:	mov	x2, x21
  407738:	str	wzr, [x22]
  40773c:	bl	402720 <write@plt>
  407740:	cmp	x0, #0x1
  407744:	b.lt	40775c <ferror@plt+0x4ccc>  // b.tstop
  407748:	ldr	w8, [x22]
  40774c:	subs	x21, x21, x0
  407750:	add	x9, x20, x0
  407754:	csel	x20, x20, x9, eq  // eq = none
  407758:	b	407770 <ferror@plt+0x4ce0>
  40775c:	ldr	w8, [x22]
  407760:	cmp	w8, #0xb
  407764:	b.eq	407770 <ferror@plt+0x4ce0>  // b.none
  407768:	cmp	w8, #0x4
  40776c:	b.ne	407790 <ferror@plt+0x4d00>  // b.any
  407770:	cmp	w8, #0xb
  407774:	b.ne	407728 <ferror@plt+0x4c98>  // b.any
  407778:	ldr	q0, [sp]
  40777c:	sub	x0, x29, #0x10
  407780:	mov	x1, xzr
  407784:	stur	q0, [x29, #-16]
  407788:	bl	402800 <nanosleep@plt>
  40778c:	b	407728 <ferror@plt+0x4c98>
  407790:	strb	wzr, [x29, #28]
  407794:	tbnz	w19, #31, 4078bc <ferror@plt+0x4e2c>
  407798:	mov	w8, #0x3                   	// #3
  40779c:	stp	w19, w8, [x29, #-16]
  4077a0:	sub	x0, x29, #0x10
  4077a4:	mov	w1, #0x1                   	// #1
  4077a8:	mov	w2, #0x3e8                 	// #1000
  4077ac:	bl	4025a0 <poll@plt>
  4077b0:	mov	w20, w0
  4077b4:	tbz	w0, #31, 4077c8 <ferror@plt+0x4d38>
  4077b8:	bl	402a00 <__errno_location@plt>
  4077bc:	ldr	w8, [x0]
  4077c0:	cmp	w8, #0x4
  4077c4:	b.eq	4077a0 <ferror@plt+0x4d10>  // b.none
  4077c8:	cmp	w20, #0x1
  4077cc:	b.ne	407898 <ferror@plt+0x4e08>  // b.any
  4077d0:	ldurh	w8, [x29, #-10]
  4077d4:	and	w8, w8, #0x3
  4077d8:	cbz	w8, 407898 <ferror@plt+0x4e08>
  4077dc:	adrp	x8, 407000 <ferror@plt+0x4570>
  4077e0:	ldr	q0, [x8, #2768]
  4077e4:	add	x20, x29, #0x1c
  4077e8:	mov	w21, #0x2                   	// #2
  4077ec:	strh	wzr, [x29, #28]
  4077f0:	str	q0, [sp]
  4077f4:	b	407828 <ferror@plt+0x4d98>
  4077f8:	adrp	x1, 408000 <ferror@plt+0x5570>
  4077fc:	add	x1, x1, #0x44d
  407800:	mov	w2, #0x5                   	// #5
  407804:	mov	x0, xzr
  407808:	bl	402950 <dcgettext@plt>
  40780c:	mov	w1, w19
  407810:	bl	4028d0 <warnx@plt>
  407814:	mov	w19, wzr
  407818:	b	4078d0 <ferror@plt+0x4e40>
  40781c:	subs	x21, x21, x0
  407820:	add	x20, x20, x0
  407824:	b.eq	407898 <ferror@plt+0x4e08>  // b.none
  407828:	mov	w0, w19
  40782c:	mov	x1, x20
  407830:	mov	x2, x21
  407834:	bl	4028e0 <read@plt>
  407838:	cmp	x0, #0x0
  40783c:	b.gt	40781c <ferror@plt+0x4d8c>
  407840:	mov	w22, #0x6                   	// #6
  407844:	tbz	x0, #63, 407898 <ferror@plt+0x4e08>
  407848:	bl	402a00 <__errno_location@plt>
  40784c:	ldr	w8, [x0]
  407850:	cmp	w8, #0xb
  407854:	b.eq	407860 <ferror@plt+0x4dd0>  // b.none
  407858:	cmp	w8, #0x4
  40785c:	b.ne	407898 <ferror@plt+0x4e08>  // b.any
  407860:	subs	w22, w22, #0x1
  407864:	b.eq	407898 <ferror@plt+0x4e08>  // b.none
  407868:	ldr	q0, [sp]
  40786c:	sub	x0, x29, #0x10
  407870:	mov	x1, xzr
  407874:	stur	q0, [x29, #-16]
  407878:	bl	402800 <nanosleep@plt>
  40787c:	mov	w0, w19
  407880:	mov	x1, x20
  407884:	mov	x2, x21
  407888:	bl	4028e0 <read@plt>
  40788c:	cmp	x0, #0x1
  407890:	b.lt	407844 <ferror@plt+0x4db4>  // b.tstop
  407894:	b	40781c <ferror@plt+0x4d8c>
  407898:	mov	w0, w19
  40789c:	bl	4026d0 <close@plt>
  4078a0:	ldrb	w8, [x29, #28]
  4078a4:	cmp	w8, #0x6
  4078a8:	cset	w19, eq  // eq = none
  4078ac:	b	4078c0 <ferror@plt+0x4e30>
  4078b0:	mov	w19, wzr
  4078b4:	strb	wzr, [x29, #28]
  4078b8:	b	4078c0 <ferror@plt+0x4e30>
  4078bc:	mov	w19, wzr
  4078c0:	add	x1, sp, #0xd0
  4078c4:	mov	w0, #0xd                   	// #13
  4078c8:	mov	x2, xzr
  4078cc:	bl	4026e0 <sigaction@plt>
  4078d0:	mov	w0, w19
  4078d4:	add	sp, sp, #0x210
  4078d8:	ldp	x20, x19, [sp, #48]
  4078dc:	ldp	x22, x21, [sp, #32]
  4078e0:	ldr	x28, [sp, #16]
  4078e4:	ldp	x29, x30, [sp], #64
  4078e8:	ret
  4078ec:	sub	sp, sp, #0x90
  4078f0:	adrp	x8, 408000 <ferror@plt+0x5570>
  4078f4:	add	x8, x8, #0x4d0
  4078f8:	ldp	q0, q1, [x8, #48]
  4078fc:	ldr	q2, [x8, #80]
  407900:	mov	w1, #0x801                 	// #2049
  407904:	stp	x29, x30, [sp, #112]
  407908:	stp	q0, q1, [sp, #48]
  40790c:	ldur	q0, [x8, #94]
  407910:	ldr	q1, [x8]
  407914:	str	q2, [sp, #80]
  407918:	ldp	q2, q3, [x8, #16]
  40791c:	add	x29, sp, #0x70
  407920:	mov	w8, #0x1                   	// #1
  407924:	mov	w0, #0x1                   	// #1
  407928:	movk	w1, #0x8, lsl #16
  40792c:	mov	w2, wzr
  407930:	str	x19, [sp, #128]
  407934:	stur	q0, [sp, #94]
  407938:	stp	q1, q2, [sp]
  40793c:	str	q3, [sp, #32]
  407940:	str	w8, [x29, #28]
  407944:	bl	402880 <socket@plt>
  407948:	mov	w19, w0
  40794c:	tbnz	w0, #31, 4079a8 <ferror@plt+0x4f18>
  407950:	add	x3, x29, #0x1c
  407954:	mov	w1, #0x1                   	// #1
  407958:	mov	w2, #0x10                  	// #16
  40795c:	mov	w4, #0x4                   	// #4
  407960:	mov	w0, w19
  407964:	bl	402580 <setsockopt@plt>
  407968:	tbnz	w0, #31, 4079c4 <ferror@plt+0x4f34>
  40796c:	mov	x8, sp
  407970:	orr	x0, x8, #0x3
  407974:	bl	4023a0 <strlen@plt>
  407978:	add	w2, w0, #0x3
  40797c:	mov	x1, sp
  407980:	mov	w0, w19
  407984:	bl	402820 <connect@plt>
  407988:	tbz	w0, #31, 4079e8 <ferror@plt+0x4f58>
  40798c:	bl	402a00 <__errno_location@plt>
  407990:	ldr	w8, [x0]
  407994:	cmp	w8, #0x6f
  407998:	b.eq	4079dc <ferror@plt+0x4f4c>  // b.none
  40799c:	adrp	x1, 408000 <ferror@plt+0x5570>
  4079a0:	add	x1, x1, #0x4b2
  4079a4:	b	4079cc <ferror@plt+0x4f3c>
  4079a8:	adrp	x1, 408000 <ferror@plt+0x5570>
  4079ac:	add	x1, x1, #0x478
  4079b0:	mov	w2, #0x5                   	// #5
  4079b4:	mov	x0, xzr
  4079b8:	bl	402950 <dcgettext@plt>
  4079bc:	bl	4028d0 <warnx@plt>
  4079c0:	b	4079e8 <ferror@plt+0x4f58>
  4079c4:	adrp	x1, 408000 <ferror@plt+0x5570>
  4079c8:	add	x1, x1, #0x490
  4079cc:	mov	w2, #0x5                   	// #5
  4079d0:	mov	x0, xzr
  4079d4:	bl	402950 <dcgettext@plt>
  4079d8:	bl	4028d0 <warnx@plt>
  4079dc:	mov	w0, w19
  4079e0:	bl	4026d0 <close@plt>
  4079e4:	mov	w19, #0xffffffff            	// #-1
  4079e8:	mov	w0, w19
  4079ec:	ldr	x19, [sp, #128]
  4079f0:	ldp	x29, x30, [sp, #112]
  4079f4:	add	sp, sp, #0x90
  4079f8:	ret
  4079fc:	nop
  407a00:	stp	x29, x30, [sp, #-64]!
  407a04:	mov	x29, sp
  407a08:	stp	x19, x20, [sp, #16]
  407a0c:	adrp	x20, 418000 <ferror@plt+0x15570>
  407a10:	add	x20, x20, #0xde0
  407a14:	stp	x21, x22, [sp, #32]
  407a18:	adrp	x21, 418000 <ferror@plt+0x15570>
  407a1c:	add	x21, x21, #0xdd8
  407a20:	sub	x20, x20, x21
  407a24:	mov	w22, w0
  407a28:	stp	x23, x24, [sp, #48]
  407a2c:	mov	x23, x1
  407a30:	mov	x24, x2
  407a34:	bl	402318 <memcpy@plt-0x38>
  407a38:	cmp	xzr, x20, asr #3
  407a3c:	b.eq	407a68 <ferror@plt+0x4fd8>  // b.none
  407a40:	asr	x20, x20, #3
  407a44:	mov	x19, #0x0                   	// #0
  407a48:	ldr	x3, [x21, x19, lsl #3]
  407a4c:	mov	x2, x24
  407a50:	add	x19, x19, #0x1
  407a54:	mov	x1, x23
  407a58:	mov	w0, w22
  407a5c:	blr	x3
  407a60:	cmp	x20, x19
  407a64:	b.ne	407a48 <ferror@plt+0x4fb8>  // b.any
  407a68:	ldp	x19, x20, [sp, #16]
  407a6c:	ldp	x21, x22, [sp, #32]
  407a70:	ldp	x23, x24, [sp, #48]
  407a74:	ldp	x29, x30, [sp], #64
  407a78:	ret
  407a7c:	nop
  407a80:	ret
  407a84:	nop
  407a88:	adrp	x2, 419000 <ferror@plt+0x16570>
  407a8c:	mov	x1, #0x0                   	// #0
  407a90:	ldr	x2, [x2, #944]
  407a94:	b	4024a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407a98 <.fini>:
  407a98:	stp	x29, x30, [sp, #-16]!
  407a9c:	mov	x29, sp
  407aa0:	ldp	x29, x30, [sp], #16
  407aa4:	ret
