Classic Timing Analyzer report for two_one_multi
Sun Oct 28 10:12:16 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.649 ns   ; SW[17] ; LEDG[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 11.649 ns       ; SW[17] ; LEDG[1]  ;
; N/A   ; None              ; 11.627 ns       ; SW[13] ; LEDG[5]  ;
; N/A   ; None              ; 11.612 ns       ; SW[17] ; LEDG[0]  ;
; N/A   ; None              ; 11.591 ns       ; SW[17] ; LEDG[3]  ;
; N/A   ; None              ; 11.589 ns       ; SW[17] ; LEDG[2]  ;
; N/A   ; None              ; 11.408 ns       ; SW[17] ; LEDG[4]  ;
; N/A   ; None              ; 11.396 ns       ; SW[13] ; m[5]     ;
; N/A   ; None              ; 11.389 ns       ; SW[17] ; LEDG[6]  ;
; N/A   ; None              ; 11.388 ns       ; SW[17] ; m[2]     ;
; N/A   ; None              ; 11.387 ns       ; SW[17] ; m[4]     ;
; N/A   ; None              ; 11.341 ns       ; SW[17] ; LEDG[7]  ;
; N/A   ; None              ; 11.253 ns       ; SW[14] ; LEDG[6]  ;
; N/A   ; None              ; 11.170 ns       ; SW[17] ; m[3]     ;
; N/A   ; None              ; 11.166 ns       ; SW[17] ; m[0]     ;
; N/A   ; None              ; 11.165 ns       ; SW[17] ; m[6]     ;
; N/A   ; None              ; 11.149 ns       ; SW[17] ; m[7]     ;
; N/A   ; None              ; 11.145 ns       ; SW[17] ; m[1]     ;
; N/A   ; None              ; 11.133 ns       ; SW[15] ; LEDG[7]  ;
; N/A   ; None              ; 11.131 ns       ; SW[17] ; LEDG[5]  ;
; N/A   ; None              ; 11.029 ns       ; SW[14] ; m[6]     ;
; N/A   ; None              ; 10.941 ns       ; SW[15] ; m[7]     ;
; N/A   ; None              ; 10.900 ns       ; SW[17] ; m[5]     ;
; N/A   ; None              ; 9.912 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.811 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.753 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.615 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.430 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 7.767 ns        ; SW[8]  ; LEDG[0]  ;
; N/A   ; None              ; 7.666 ns        ; SW[9]  ; LEDG[1]  ;
; N/A   ; None              ; 7.665 ns        ; SW[11] ; LEDG[3]  ;
; N/A   ; None              ; 7.536 ns        ; SW[1]  ; LEDG[1]  ;
; N/A   ; None              ; 7.481 ns        ; SW[10] ; LEDG[2]  ;
; N/A   ; None              ; 7.329 ns        ; SW[12] ; LEDG[4]  ;
; N/A   ; None              ; 7.321 ns        ; SW[8]  ; m[0]     ;
; N/A   ; None              ; 7.308 ns        ; SW[12] ; m[4]     ;
; N/A   ; None              ; 7.280 ns        ; SW[10] ; m[2]     ;
; N/A   ; None              ; 7.244 ns        ; SW[11] ; m[3]     ;
; N/A   ; None              ; 7.162 ns        ; SW[9]  ; m[1]     ;
; N/A   ; None              ; 7.160 ns        ; SW[7]  ; LEDG[7]  ;
; N/A   ; None              ; 7.134 ns        ; SW[0]  ; LEDG[0]  ;
; N/A   ; None              ; 7.051 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 7.032 ns        ; SW[1]  ; m[1]     ;
; N/A   ; None              ; 6.968 ns        ; SW[7]  ; m[7]     ;
; N/A   ; None              ; 6.765 ns        ; SW[2]  ; LEDG[2]  ;
; N/A   ; None              ; 6.688 ns        ; SW[0]  ; m[0]     ;
; N/A   ; None              ; 6.675 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.655 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 6.564 ns        ; SW[2]  ; m[2]     ;
; N/A   ; None              ; 6.513 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.470 ns        ; SW[5]  ; LEDG[5]  ;
; N/A   ; None              ; 6.468 ns        ; SW[3]  ; LEDG[3]  ;
; N/A   ; None              ; 6.279 ns        ; SW[6]  ; LEDG[6]  ;
; N/A   ; None              ; 6.239 ns        ; SW[5]  ; m[5]     ;
; N/A   ; None              ; 6.148 ns        ; SW[4]  ; LEDG[4]  ;
; N/A   ; None              ; 6.127 ns        ; SW[4]  ; m[4]     ;
; N/A   ; None              ; 6.055 ns        ; SW[6]  ; m[6]     ;
; N/A   ; None              ; 6.047 ns        ; SW[3]  ; m[3]     ;
; N/A   ; None              ; 5.916 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 5.877 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.872 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.659 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.462 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.437 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.414 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.282 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.183 ns        ; SW[1]  ; LEDR[1]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Oct 28 10:12:16 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_one_multi -c two_one_multi --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "SW[17]" to destination pin "LEDG[1]" is 11.649 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; PIN Node = 'SW[17]'
    Info: 2: + IC(6.511 ns) + CELL(0.419 ns) = 7.782 ns; Loc. = LCCOMB_X54_Y1_N26; Fanout = 2; COMB Node = 'Selector6~0'
    Info: 3: + IC(1.059 ns) + CELL(2.808 ns) = 11.649 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDG[1]'
    Info: Total cell delay = 4.079 ns ( 35.02 % )
    Info: Total interconnect delay = 7.570 ns ( 64.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sun Oct 28 10:12:16 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


