
*** Running vivado
    with args -log two_digit_bcd_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source two_digit_bcd_adder.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source two_digit_bcd_adder.tcl -notrace
Command: synth_design -top two_digit_bcd_adder -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19784
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two_digit_bcd_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/two_digit_bcd_adder.vhd:46]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'BCD1' of component 'bcd_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/two_digit_bcd_adder.vhd:65]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:42]
INFO: [Synth 8-3491] module 'four_bit_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:37' bound to instance 'A1' of component 'four_bit_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'four_bit_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'four_bit_adder' (1#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:45]
INFO: [Synth 8-3491] module 'four_bit_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:37' bound to instance 'A2' of component 'four_bit_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (2#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:42]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'BCD2' of component 'bcd_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/two_digit_bcd_adder.vhd:73]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'BCD3' of component 'bcd_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/two_digit_bcd_adder.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'two_digit_bcd_adder' (3#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/two_digit_bcd_adder.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT3 |     5|
|3     |LUT4 |     2|
|4     |LUT5 |     7|
|5     |LUT6 |    10|
|6     |IBUF |    17|
|7     |OBUF |    13|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    58|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.465 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.runs/synth_1/two_digit_bcd_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file two_digit_bcd_adder_utilization_synth.rpt -pb two_digit_bcd_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  5 22:20:41 2021...
