{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:01:42 2024 " "Info: Processing started: Thu Jan 04 10:01:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[2\] " "Warning: Node \"decoding:qzbj\|Aluctr\[2\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|MemtoReg " "Warning: Node \"decoding:qzbj\|MemtoReg\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[0\] " "Warning: Node \"decoding:qzbj\|Aluctr\[0\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[1\] " "Warning: Node \"decoding:qzbj\|Aluctr\[1\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|RegDst " "Warning: Node \"decoding:qzbj\|RegDst\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "decoding:qzbj\|Selector7~2 " "Info: Detected gated clock \"decoding:qzbj\|Selector7~2\" as buffer" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoding:qzbj\|Selector7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decoding:qzbj\|RegDst register dataroad:dataroadbj\|Reg:regs\|regs~76 44.3 MHz 22.574 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.3 MHz between source register \"decoding:qzbj\|RegDst\" and destination register \"dataroad:dataroadbj\|Reg:regs\|regs~76\" (period= 22.574 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.078 ns + Longest register register " "Info: + Longest register to register delay is 4.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|RegDst 1 REG LCCOMB_X39_Y29_N22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y29_N22; Fanout = 3; REG Node = 'decoding:qzbj\|RegDst'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|RegDst } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 0.440 ns dataroad:dataroadbj\|MUX2to1:mux6\|Z\[2\]~0 2 COMB LCCOMB_X39_Y29_N30 8 " "Info: 2: + IC(0.290 ns) + CELL(0.150 ns) = 0.440 ns; Loc. = LCCOMB_X39_Y29_N30; Fanout = 8; COMB Node = 'dataroad:dataroadbj\|MUX2to1:mux6\|Z\[2\]~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { decoding:qzbj|RegDst dataroad:dataroadbj|MUX2to1:mux6|Z[2]~0 } "NODE_NAME" } } { "MUX2to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX2to1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.398 ns) 1.283 ns dataroad:dataroadbj\|Reg:regs\|regs~1352 3 COMB LCCOMB_X40_Y29_N6 1 " "Info: 3: + IC(0.445 ns) + CELL(0.398 ns) = 1.283 ns; Loc. = LCCOMB_X40_Y29_N6; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|Reg:regs\|regs~1352'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { dataroad:dataroadbj|MUX2to1:mux6|Z[2]~0 dataroad:dataroadbj|Reg:regs|regs~1352 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.150 ns) 2.413 ns dataroad:dataroadbj\|Reg:regs\|regs~1353 4 COMB LCCOMB_X38_Y31_N28 32 " "Info: 4: + IC(0.980 ns) + CELL(0.150 ns) = 2.413 ns; Loc. = LCCOMB_X38_Y31_N28; Fanout = 32; COMB Node = 'dataroad:dataroadbj\|Reg:regs\|regs~1353'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { dataroad:dataroadbj|Reg:regs|regs~1352 dataroad:dataroadbj|Reg:regs|regs~1353 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.660 ns) 4.078 ns dataroad:dataroadbj\|Reg:regs\|regs~76 5 REG LCFF_X34_Y33_N25 2 " "Info: 5: + IC(1.005 ns) + CELL(0.660 ns) = 4.078 ns; Loc. = LCFF_X34_Y33_N25; Fanout = 2; REG Node = 'dataroad:dataroadbj\|Reg:regs\|regs~76'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { dataroad:dataroadbj|Reg:regs|regs~1353 dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 33.30 % ) " "Info: Total cell delay = 1.358 ns ( 33.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.720 ns ( 66.70 % ) " "Info: Total interconnect delay = 2.720 ns ( 66.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.078 ns" { decoding:qzbj|RegDst dataroad:dataroadbj|MUX2to1:mux6|Z[2]~0 dataroad:dataroadbj|Reg:regs|regs~1352 dataroad:dataroadbj|Reg:regs|regs~1353 dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.078 ns" { decoding:qzbj|RegDst {} dataroad:dataroadbj|MUX2to1:mux6|Z[2]~0 {} dataroad:dataroadbj|Reg:regs|regs~1352 {} dataroad:dataroadbj|Reg:regs|regs~1353 {} dataroad:dataroadbj|Reg:regs|regs~76 {} } { 0.000ns 0.290ns 0.445ns 0.980ns 1.005ns } { 0.000ns 0.150ns 0.398ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.245 ns - Smallest " "Info: - Smallest clock skew is -7.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 2.857 ns dataroad:dataroadbj\|Reg:regs\|regs~76 3 REG LCFF_X34_Y33_N25 2 " "Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.857 ns; Loc. = LCFF_X34_Y33_N25; Fanout = 2; REG Node = 'dataroad:dataroadbj\|Reg:regs\|regs~76'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.41 % ) " "Info: Total cell delay = 1.526 ns ( 53.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 46.59 % ) " "Info: Total interconnect delay = 1.331 ns ( 46.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~76 {} } { 0.000ns 0.000ns 0.114ns 1.217ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.102 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.787 ns) 3.549 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] 2 REG LCFF_X42_Y30_N13 3 " "Info: 2: + IC(1.773 ns) + CELL(0.787 ns) = 3.549 ns; Loc. = LCFF_X42_Y30_N13; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.398 ns) 4.695 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X41_Y30_N28 17 " "Info: 3: + IC(0.748 ns) + CELL(0.398 ns) = 4.695 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 17; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 5.519 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 4 COMB LCCOMB_X43_Y30_N24 4 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 5.519 ns; Loc. = LCCOMB_X43_Y30_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.271 ns) 6.062 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22 5 COMB LCCOMB_X43_Y30_N28 12 " "Info: 5: + IC(0.272 ns) + CELL(0.271 ns) = 6.062 ns; Loc. = LCCOMB_X43_Y30_N28; Fanout = 12; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~22 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.000 ns) 8.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22clkctrl 6 COMB CLKCTRL_G1 2 " "Info: 6: + IC(2.305 ns) + CELL(0.000 ns) = 8.367 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~22clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~22 dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.150 ns) 10.102 ns decoding:qzbj\|RegDst 7 REG LCCOMB_X39_Y29_N22 3 " "Info: 7: + IC(1.585 ns) + CELL(0.150 ns) = 10.102 ns; Loc. = LCCOMB_X39_Y29_N22; Fanout = 3; REG Node = 'decoding:qzbj\|RegDst'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl decoding:qzbj|RegDst } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.745 ns ( 27.17 % ) " "Info: Total cell delay = 2.745 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.357 ns ( 72.83 % ) " "Info: Total interconnect delay = 7.357 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "10.102 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~22 dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl decoding:qzbj|RegDst } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "10.102 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~22 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl {} decoding:qzbj|RegDst {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.674ns 0.272ns 2.305ns 1.585ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~76 {} } { 0.000ns 0.000ns 0.114ns 1.217ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "10.102 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~22 dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl decoding:qzbj|RegDst } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "10.102 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~22 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl {} decoding:qzbj|RegDst {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.674ns 0.272ns 2.305ns 1.585ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.078 ns" { decoding:qzbj|RegDst dataroad:dataroadbj|MUX2to1:mux6|Z[2]~0 dataroad:dataroadbj|Reg:regs|regs~1352 dataroad:dataroadbj|Reg:regs|regs~1353 dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "4.078 ns" { decoding:qzbj|RegDst {} dataroad:dataroadbj|MUX2to1:mux6|Z[2]~0 {} dataroad:dataroadbj|Reg:regs|regs~1352 {} dataroad:dataroadbj|Reg:regs|regs~1353 {} dataroad:dataroadbj|Reg:regs|regs~76 {} } { 0.000ns 0.290ns 0.445ns 0.980ns 1.005ns } { 0.000ns 0.150ns 0.398ns 0.150ns 0.660ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~76 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~76 {} } { 0.000ns 0.000ns 0.114ns 1.217ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "10.102 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~22 dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl decoding:qzbj|RegDst } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "10.102 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~22 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~22clkctrl {} decoding:qzbj|RegDst {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.674ns 0.272ns 2.305ns 1.585ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] decoding:qzbj\|Aluctr\[1\] clk 6.875 ns " "Info: Found hold time violation between source  pin or register \"dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]\" and destination pin or register \"decoding:qzbj\|Aluctr\[1\]\" for clock \"clk\" (Hold time is 6.875 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.609 ns + Largest " "Info: + Largest clock skew is 8.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.908 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.787 ns) 3.549 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] 2 REG LCFF_X42_Y30_N13 3 " "Info: 2: + IC(1.773 ns) + CELL(0.787 ns) = 3.549 ns; Loc. = LCFF_X42_Y30_N13; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.398 ns) 4.695 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X41_Y30_N28 17 " "Info: 3: + IC(0.748 ns) + CELL(0.398 ns) = 4.695 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 17; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.819 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 4 COMB LCCOMB_X43_Y30_N4 3 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 5.819 ns; Loc. = LCCOMB_X43_Y30_N4; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 6.646 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 5 COMB LCCOMB_X40_Y30_N28 7 " "Info: 5: + IC(0.677 ns) + CELL(0.150 ns) = 6.646 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 7; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.419 ns) 7.333 ns decoding:qzbj\|WideOr0~0 6 COMB LCCOMB_X40_Y30_N6 1 " "Info: 6: + IC(0.268 ns) + CELL(0.419 ns) = 7.333 ns; Loc. = LCCOMB_X40_Y30_N6; Fanout = 1; COMB Node = 'decoding:qzbj\|WideOr0~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.438 ns) 8.442 ns decoding:qzbj\|Selector7~2 7 COMB LCCOMB_X43_Y30_N8 1 " "Info: 7: + IC(0.671 ns) + CELL(0.438 ns) = 8.442 ns; Loc. = LCCOMB_X43_Y30_N8; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector7~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.000 ns) 10.190 ns decoding:qzbj\|Selector7~2clkctrl 8 COMB CLKCTRL_G8 3 " "Info: 8: + IC(1.748 ns) + CELL(0.000 ns) = 10.190 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'decoding:qzbj\|Selector7~2clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.150 ns) 11.908 ns decoding:qzbj\|Aluctr\[1\] 9 REG LCCOMB_X43_Y30_N12 21 " "Info: 9: + IC(1.568 ns) + CELL(0.150 ns) = 11.908 ns; Loc. = LCCOMB_X43_Y30_N12; Fanout = 21; REG Node = 'decoding:qzbj\|Aluctr\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.769 ns ( 31.65 % ) " "Info: Total cell delay = 3.769 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.139 ns ( 68.35 % ) " "Info: Total interconnect delay = 8.139 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.908 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.908 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[1] {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.686ns 0.677ns 0.268ns 0.671ns 1.748ns 1.568ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.438ns 0.150ns 0.419ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.299 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.537 ns) 3.299 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] 2 REG LCFF_X42_Y30_N3 16 " "Info: 2: + IC(1.773 ns) + CELL(0.537 ns) = 3.299 ns; Loc. = LCFF_X42_Y30_N3; Fanout = 16; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 46.26 % ) " "Info: Total cell delay = 1.526 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 53.74 % ) " "Info: Total interconnect delay = 1.773 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.908 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.908 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[1] {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.686ns 0.677ns 0.268ns 0.671ns 1.748ns 1.568ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.438ns 0.150ns 0.419ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.484 ns - Shortest register register " "Info: - Shortest register to register delay is 1.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] 1 REG LCFF_X42_Y30_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N3; Fanout = 16; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.150 ns) 0.944 ns decoding:qzbj\|Selector8~2 2 COMB LCCOMB_X43_Y30_N20 1 " "Info: 2: + IC(0.794 ns) + CELL(0.150 ns) = 0.944 ns; Loc. = LCCOMB_X43_Y30_N20; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector8~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] decoding:qzbj|Selector8~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 1.484 ns decoding:qzbj\|Aluctr\[1\] 3 REG LCCOMB_X43_Y30_N12 21 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 1.484 ns; Loc. = LCCOMB_X43_Y30_N12; Fanout = 21; REG Node = 'decoding:qzbj\|Aluctr\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { decoding:qzbj|Selector8~2 decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 28.64 % ) " "Info: Total cell delay = 0.425 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 71.36 % ) " "Info: Total interconnect delay = 1.059 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] decoding:qzbj|Selector8~2 decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] {} decoding:qzbj|Selector8~2 {} decoding:qzbj|Aluctr[1] {} } { 0.000ns 0.794ns 0.265ns } { 0.000ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.908 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.908 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[1] {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.686ns 0.677ns 0.268ns 0.671ns 1.748ns 1.568ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.438ns 0.150ns 0.419ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "3.299 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "3.299 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 0.989ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] decoding:qzbj|Selector8~2 decoding:qzbj|Aluctr[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] {} decoding:qzbj|Selector8~2 {} decoding:qzbj|Aluctr[1] {} } { 0.000ns 0.794ns 0.265ns } { 0.000ns 0.150ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AluF\[0\] decoding:qzbj\|Aluctr\[2\] 25.464 ns register " "Info: tco from clock \"clk\" to destination pin \"AluF\[0\]\" through register \"decoding:qzbj\|Aluctr\[2\]\" is 25.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.892 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.787 ns) 3.549 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] 2 REG LCFF_X42_Y30_N13 3 " "Info: 2: + IC(1.773 ns) + CELL(0.787 ns) = 3.549 ns; Loc. = LCFF_X42_Y30_N13; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.398 ns) 4.695 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X41_Y30_N28 17 " "Info: 3: + IC(0.748 ns) + CELL(0.398 ns) = 4.695 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 17; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.819 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 4 COMB LCCOMB_X43_Y30_N4 3 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 5.819 ns; Loc. = LCCOMB_X43_Y30_N4; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 6.646 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 5 COMB LCCOMB_X40_Y30_N28 7 " "Info: 5: + IC(0.677 ns) + CELL(0.150 ns) = 6.646 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 7; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.419 ns) 7.333 ns decoding:qzbj\|WideOr0~0 6 COMB LCCOMB_X40_Y30_N6 1 " "Info: 6: + IC(0.268 ns) + CELL(0.419 ns) = 7.333 ns; Loc. = LCCOMB_X40_Y30_N6; Fanout = 1; COMB Node = 'decoding:qzbj\|WideOr0~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.438 ns) 8.442 ns decoding:qzbj\|Selector7~2 7 COMB LCCOMB_X43_Y30_N8 1 " "Info: 7: + IC(0.671 ns) + CELL(0.438 ns) = 8.442 ns; Loc. = LCCOMB_X43_Y30_N8; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector7~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.000 ns) 10.190 ns decoding:qzbj\|Selector7~2clkctrl 8 COMB CLKCTRL_G8 3 " "Info: 8: + IC(1.748 ns) + CELL(0.000 ns) = 10.190 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'decoding:qzbj\|Selector7~2clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.150 ns) 11.892 ns decoding:qzbj\|Aluctr\[2\] 9 REG LCCOMB_X39_Y31_N14 46 " "Info: 9: + IC(1.552 ns) + CELL(0.150 ns) = 11.892 ns; Loc. = LCCOMB_X39_Y31_N14; Fanout = 46; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.769 ns ( 31.69 % ) " "Info: Total cell delay = 3.769 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.123 ns ( 68.31 % ) " "Info: Total interconnect delay = 8.123 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.892 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.892 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.686ns 0.677ns 0.268ns 0.671ns 1.748ns 1.552ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.438ns 0.150ns 0.419ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.572 ns + Longest register pin " "Info: + Longest register to pin delay is 13.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|Aluctr\[2\] 1 REG LCCOMB_X39_Y31_N14 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y31_N14; Fanout = 46; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.150 ns) 1.186 ns dataroad:dataroadbj\|alu:alu1\|X\[7\] 2 COMB LCCOMB_X36_Y30_N18 2 " "Info: 2: + IC(1.036 ns) + CELL(0.150 ns) = 1.186 ns; Loc. = LCCOMB_X36_Y30_N18; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|X\[7\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[7] } "NODE_NAME" } } { "alu.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.485 ns) 2.677 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~17 3 COMB LCCOMB_X38_Y33_N30 2 " "Info: 3: + IC(1.006 ns) + CELL(0.485 ns) = 2.677 ns; Loc. = LCCOMB_X38_Y33_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~17'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { dataroad:dataroadbj|alu:alu1|X[7] dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~17 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.748 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~19 4 COMB LCCOMB_X38_Y32_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.748 ns; Loc. = LCCOMB_X38_Y32_N0; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~19'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~19 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.819 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~21 5 COMB LCCOMB_X38_Y32_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.819 ns; Loc. = LCCOMB_X38_Y32_N2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~21 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.890 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~23 6 COMB LCCOMB_X38_Y32_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.890 ns; Loc. = LCCOMB_X38_Y32_N4; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~23 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.961 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~25 7 COMB LCCOMB_X38_Y32_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.961 ns; Loc. = LCCOMB_X38_Y32_N6; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~25 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.032 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~27 8 COMB LCCOMB_X38_Y32_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.032 ns; Loc. = LCCOMB_X38_Y32_N8; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~27'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~27 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.103 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~29 9 COMB LCCOMB_X38_Y32_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.103 ns; Loc. = LCCOMB_X38_Y32_N10; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~29'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~29 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.174 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~31 10 COMB LCCOMB_X38_Y32_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.174 ns; Loc. = LCCOMB_X38_Y32_N12; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~31'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~31 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.333 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~33 11 COMB LCCOMB_X38_Y32_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 3.333 ns; Loc. = LCCOMB_X38_Y32_N14; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~33'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~33 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.404 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~35 12 COMB LCCOMB_X38_Y32_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.404 ns; Loc. = LCCOMB_X38_Y32_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~35'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~35 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.475 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~37 13 COMB LCCOMB_X38_Y32_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.475 ns; Loc. = LCCOMB_X38_Y32_N18; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~37'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~37 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.546 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~39 14 COMB LCCOMB_X38_Y32_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.546 ns; Loc. = LCCOMB_X38_Y32_N20; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~39'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~39 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.617 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~41 15 COMB LCCOMB_X38_Y32_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.617 ns; Loc. = LCCOMB_X38_Y32_N22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~41'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~41 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.688 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~43 16 COMB LCCOMB_X38_Y32_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.688 ns; Loc. = LCCOMB_X38_Y32_N24; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~43'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~43 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.759 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~45 17 COMB LCCOMB_X38_Y32_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.759 ns; Loc. = LCCOMB_X38_Y32_N26; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~45'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~45 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.830 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~47 18 COMB LCCOMB_X38_Y32_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.830 ns; Loc. = LCCOMB_X38_Y32_N28; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~47'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~47 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.976 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~49 19 COMB LCCOMB_X38_Y32_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.146 ns) = 3.976 ns; Loc. = LCCOMB_X38_Y32_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~49'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~49 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.047 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~51 20 COMB LCCOMB_X38_Y31_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.047 ns; Loc. = LCCOMB_X38_Y31_N0; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~51'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~51 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.118 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~53 21 COMB LCCOMB_X38_Y31_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.118 ns; Loc. = LCCOMB_X38_Y31_N2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~53'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~53 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.189 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~55 22 COMB LCCOMB_X38_Y31_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.189 ns; Loc. = LCCOMB_X38_Y31_N4; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~55'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~55 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.260 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~57 23 COMB LCCOMB_X38_Y31_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.260 ns; Loc. = LCCOMB_X38_Y31_N6; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~57'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~55 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~57 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.331 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~59 24 COMB LCCOMB_X38_Y31_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.331 ns; Loc. = LCCOMB_X38_Y31_N8; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~59'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~57 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~59 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.402 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~61 25 COMB LCCOMB_X38_Y31_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.402 ns; Loc. = LCCOMB_X38_Y31_N10; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~61'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~59 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~61 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.473 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~63 26 COMB LCCOMB_X38_Y31_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.473 ns; Loc. = LCCOMB_X38_Y31_N12; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~63'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~61 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~63 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.632 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~65 27 COMB LCCOMB_X38_Y31_N14 1 " "Info: 27: + IC(0.000 ns) + CELL(0.159 ns) = 4.632 ns; Loc. = LCCOMB_X38_Y31_N14; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~65'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~63 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~65 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.042 ns dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~66 28 COMB LCCOMB_X38_Y31_N16 3 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 5.042 ns; Loc. = LCCOMB_X38_Y31_N16; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:ad\|Add0~66'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~65 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~66 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.150 ns) 6.168 ns dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[0\]~47 29 COMB LCCOMB_X40_Y32_N30 2 " "Info: 29: + IC(0.976 ns) + CELL(0.150 ns) = 6.168 ns; Loc. = LCCOMB_X40_Y32_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[0\]~47'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~66 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~47 } "NODE_NAME" } } { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.420 ns) 7.607 ns dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[0\]~49 30 COMB LCCOMB_X40_Y30_N18 1 " "Info: 30: + IC(1.019 ns) + CELL(0.420 ns) = 7.607 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[0\]~49'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~47 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~49 } "NODE_NAME" } } { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.177 ns) + CELL(2.788 ns) 13.572 ns AluF\[0\] 31 PIN PIN_AH15 0 " "Info: 31: + IC(3.177 ns) + CELL(2.788 ns) = 13.572 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'AluF\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~49 AluF[0] } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.358 ns ( 46.85 % ) " "Info: Total cell delay = 6.358 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.214 ns ( 53.15 % ) " "Info: Total interconnect delay = 7.214 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[7] dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~55 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~57 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~59 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~61 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~63 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~65 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~66 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~47 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~49 AluF[0] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { decoding:qzbj|Aluctr[2] {} dataroad:dataroadbj|alu:alu1|X[7] {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~17 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~19 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~21 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~23 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~25 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~27 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~29 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~31 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~33 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~35 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~37 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~39 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~41 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~43 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~45 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~47 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~49 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~51 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~53 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~55 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~57 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~59 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~61 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~63 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~65 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~66 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~47 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~49 {} AluF[0] {} } { 0.000ns 1.036ns 1.006ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.976ns 1.019ns 3.177ns } { 0.000ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "11.892 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[6] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "11.892 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[6] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 1.773ns 0.748ns 0.686ns 0.677ns 0.268ns 0.671ns 1.748ns 1.552ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.438ns 0.150ns 0.419ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "13.572 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[7] dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~55 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~57 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~59 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~61 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~63 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~65 dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~66 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~47 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~49 AluF[0] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "13.572 ns" { decoding:qzbj|Aluctr[2] {} dataroad:dataroadbj|alu:alu1|X[7] {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~17 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~19 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~21 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~23 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~25 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~27 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~29 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~31 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~33 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~35 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~37 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~39 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~41 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~43 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~45 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~47 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~49 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~51 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~53 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~55 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~57 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~59 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~61 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~63 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~65 {} dataroad:dataroadbj|alu:alu1|Adder:ad|Add0~66 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~47 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[0]~49 {} AluF[0] {} } { 0.000ns 1.036ns 1.006ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.976ns 1.019ns 3.177ns } { 0.000ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:01:42 2024 " "Info: Processing ended: Thu Jan 04 10:01:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
