// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Wed Oct  8 09:56:02 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/pll_spi/rtl/pll_spi.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 9 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 30 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, output pll_clk, output o_STM32_SPI_MOSI, 
            input i_STM32_SPI_MISO, output o_STM32_SPI_Clk, output o_STM32_SPI_CS_n, 
            output o_RHD_SPI_MOSI, input i_RHD_SPI_MISO, output o_RHD_SPI_Clk, 
            output o_RHD_SPI_CS_n, output RGB0_OUT, output RGB1_OUT, output RGB2_OUT, 
            output LED1_OUT, output LED2_OUT, output LED3_OUT, output LED4_OUT, 
            output [3:0]o_Controller_Mode, output o_reset, output [7:0]o_reset_Counter);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    wire GND_net, VCC_net, o_STM32_SPI_MOSI_c, RGB0_OUT_c_c, o_STM32_SPI_Clk_c, 
        o_STM32_SPI_CS_n_c, o_RHD_SPI_MOSI_c, RGB1_OUT_c_c, o_RHD_SPI_Clk_c, 
        o_RHD_SPI_CS_n_c, o_reset_c, o_Controller_Mode_c_1, o_Controller_Mode_c_0, 
        o_reset_Counter_c_7, o_reset_Counter_c_6, o_reset_Counter_c_5, 
        o_reset_Counter_c_4, o_reset_Counter_c_3, o_reset_Counter_c_2, 
        o_reset_Counter_c_1, o_reset_Counter_c_0;
    (* lineinfo="@7(90[9],90[16])" *) wire [31:0]counter;
    (* lineinfo="@7(91[12],91[16])" *) wire [2:0]step;
    
    wire LED3_OUT_c, LED4_OUT_c, RGB2_OUT_c, stop_counting, n1128, 
        n1129, n6852, n14501, o_RHD_RX_DV;
    (* lineinfo="@3(68[5],68[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    
    wire n10485, n10484, n20524, n14532, n9437, n14499, n14497, 
        n14528, n14530, n14495, n16021;
    wire [7:0]o_reset_Counter_c_7_N_2481;
    
    wire n134, n135, n136, n137, n138, n139, n140, n141, n142, 
        n143, n144, n145, n146, n147, n148, n149, n150, n151, 
        n152, n153, n154, n155, n156, n157, n158, n159, n160, 
        n161, n162, n163, n164, n165, n20476, n17461, n17459, 
        n17458, init_FIFO_State, n9, n5, maxfan_replicated_net_999, 
        maxfan_replicated_net_1431, n8, n20731, n20728, n20515, n20725, 
        n11129, n11128, n11124, n12682, n20722, n14519, n14517, 
        n14515, n20719, n12013, n15603, n20716, n230, n20713, 
        n20710, n14, n13, n20707, n14513, n14493, n20704, n26, 
        n20701, n20698, n14526, n12, n20695, n20692, n20689, n14511, 
        n20686, n1988, n1987, n1986, n1985, n1984, n1983, n1982, 
        n1981, n1980, n1979, n1978, n1977, n1976, n1975, n1974, 
        n1973, n14507, n7491, n20521, n14505, n20530, n16171, 
        n14509, n11119, n14523, n20527, n14503, n14521;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@7(117[23],117[58])" *) \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=64,stm32_cs_inactive_clks=16,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=64,rhd_cs_inactive_clks=16) Controller_inst (i_clk_c, 
            maxfan_replicated_net_999, maxfan_replicated_net_1431, o_reset_c, 
            GND_net, VCC_net, o_Controller_Mode_c_0, o_Controller_Mode_c_1, 
            o_STM32_SPI_CS_n_c, o_STM32_SPI_Clk_c, o_STM32_SPI_MOSI_c, 
            n9437, {n1988, n1987, n1986, n1985, n1984, n1983, 
            n1982, n1981, n1980, n1979, n1978, n1977, n1976, n1975, 
            n1974, n1973}, n10484, n11119, init_FIFO_State, o_RHD_SPI_CS_n_c, 
            o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c, RGB1_OUT_c_c, {o_RHD_RX_Byte_Falling}, 
            o_RHD_RX_DV);
    (* lse_init_val=0, lineinfo="@7(237[9],261[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(o_reset_Counter_c_1), 
            .SP(n11129), .CK(i_clk_c), .SR(n12682), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@7(46[9],46[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c_c), .O(RGB0_OUT));
    (* lineinfo="@7(44[9],44[23])" *) OB o_RHD_SPI_CS_n_pad (.I(o_RHD_SPI_CS_n_c), 
            .O(o_RHD_SPI_CS_n));
    (* lineinfo="@7(43[9],43[22])" *) OB o_RHD_SPI_Clk_pad (.I(o_RHD_SPI_Clk_c), 
            .O(o_RHD_SPI_Clk));
    (* lineinfo="@7(41[9],41[23])" *) OB o_RHD_SPI_MOSI_pad (.I(o_RHD_SPI_MOSI_c), 
            .O(o_RHD_SPI_MOSI));
    (* lineinfo="@7(30[9],30[25])" *) OB o_STM32_SPI_CS_n_pad (.I(o_STM32_SPI_CS_n_c), 
            .O(o_STM32_SPI_CS_n));
    (* lineinfo="@7(29[9],29[24])" *) OB o_STM32_SPI_Clk_pad (.I(o_STM32_SPI_Clk_c), 
            .O(o_STM32_SPI_Clk));
    (* lineinfo="@7(27[9],27[25])" *) OB o_STM32_SPI_MOSI_pad (.I(o_STM32_SPI_MOSI_c), 
            .O(o_STM32_SPI_MOSI));
    (* lineinfo="@7(24[9],24[16])" *) OB pll_clk_pad (.I(GND_net), .O(pll_clk));
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n14507), .CI0(n14507), 
            .A1(GND_net), .B1(GND_net), .C1(counter[16]), .D1(n20707), 
            .CI1(n20707), .CO0(n20707), .CO1(n14509), .S0(n150), .S1(n149));
    defparam counter_1449_add_4_17.INIT0 = "0xc33c";
    defparam counter_1449_add_4_17.INIT1 = "0xc33c";
    (* lse_init_val=0, lineinfo="@7(167[9],174[16])" *) FD1P3XZ step_i0_i0 (.D(n1129), 
            .SP(n10485), .CK(i_clk_c), .SR(GND_net), .Q(step[0]));
    defparam step_i0_i0.REGSET = "RESET";
    defparam step_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i1 (.D(o_reset_Counter_c_7_N_2481[0]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_0));
    defparam reset_counter_1450__i1.REGSET = "RESET";
    defparam reset_counter_1450__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@7(258[22],258[35])" *) LUT4 i1_4_lut (.A(o_reset_Counter_c_0), 
            .B(o_reset_Counter_c_5), .C(o_reset_Counter_c_3), .D(o_reset_Counter_c_7), 
            .Z(n16171));
    defparam i1_4_lut.INIT = "0x0004";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i0 (.D(n165), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[0]));
    defparam counter_1449__i0.REGSET = "RESET";
    defparam counter_1449__i0.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B))", lineinfo="@7(258[22],258[35])" *) LUT4 i1_2_lut (.A(n8), 
            .B(n16171), .Z(n6852));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@7(47[9],47[17])" *) OB RGB1_OUT_pad (.I(RGB1_OUT_c_c), .O(RGB1_OUT));
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(90[9],90[16])" *) LUT4 i5_4_lut (.A(counter[24]), 
            .B(counter[25]), .C(counter[30]), .D(counter[29]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(90[9],90[16])" *) LUT4 i6_4_lut (.A(counter[28]), 
            .B(n12), .C(counter[26]), .D(counter[27]), .Z(n12013));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut_adj_79 (.A(counter[7]), 
            .B(counter[6]), .C(counter[2]), .D(counter[5]), .Z(n14));
    defparam i6_4_lut_adj_79.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut_adj_80 (.A(counter[0]), 
            .B(counter[4]), .C(counter[3]), .D(counter[1]), .Z(n13));
    defparam i5_4_lut_adj_80.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_81 (.A(counter[9]), 
            .B(n13), .C(counter[8]), .D(n14), .Z(n230));
    defparam i1_4_lut_adj_81.INIT = "0xa8a0";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(counter[11]), 
            .B(counter[10]), .C(counter[12]), .D(n230), .Z(n15603));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(90[9],90[16])" *) LUT4 i3_4_lut (.A(counter[15]), 
            .B(n15603), .C(counter[13]), .D(counter[14]), .Z(n9));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(90[9],90[16])" *) LUT4 i9414_4_lut (.A(counter[18]), 
            .B(counter[17]), .C(counter[16]), .D(n9), .Z(n17461));
    defparam i9414_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (D))+!A (B (C (D))))", lineinfo="@7(90[9],90[16])" *) LUT4 i9411_4_lut (.A(n17461), 
            .B(counter[20]), .C(counter[19]), .D(counter[21]), .Z(n17459));
    defparam i9411_4_lut.INIT = "0xc800";
    (* lut_function="(A+(B+(C)))", lineinfo="@7(90[9],90[16])" *) LUT4 i9409_3_lut (.A(n17459), 
            .B(counter[22]), .C(n12013), .Z(n17458));
    defparam i9409_3_lut.INIT = "0xfefe";
    (* lse_init_val=0, lineinfo="@7(237[9],261[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n11128), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@7(90[9],90[16])" *) LUT4 i1_4_lut_adj_82 (.A(counter[31]), 
            .B(n12013), .C(n17458), .D(counter[23]), .Z(n10485));
    defparam i1_4_lut_adj_82.INIT = "0x5044";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n14499), .CI0(n14499), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n20695), 
            .CI1(n20695), .CO0(n20695), .CO1(n14501), .S0(n158), .S1(n157));
    defparam counter_1449_add_4_9.INIT0 = "0xc33c";
    defparam counter_1449_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n14509), .CI0(n14509), 
            .A1(GND_net), .B1(GND_net), .C1(counter[18]), .D1(n20710), 
            .CI1(n20710), .CO0(n20710), .CO1(n14511), .S0(n148), .S1(n147));
    defparam counter_1449_add_4_19.INIT0 = "0xc33c";
    defparam counter_1449_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@7(237[9],261[16])" *) LUT4 i1438_1_lut (.A(stop_counting), 
            .Z(n7491));
    defparam i1438_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(init_FIFO_State), .Z(n11119));
    defparam i1_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(A (D)+!A (B (C (D))+!B ((D)+!C)))" *) LUT4 i1_2_lut_4_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_DV), 
            .Z(n9437));
    defparam i1_2_lut_4_lut_4_lut.INIT = "0xfb01";
    (* lineinfo="@7(48[9],48[17])" *) OB RGB2_OUT_pad (.I(RGB2_OUT_c), .O(RGB2_OUT));
    (* lineinfo="@7(50[3],50[11])" *) OB LED1_OUT_pad (.I(LED3_OUT_c), .O(LED1_OUT));
    (* lineinfo="@7(51[3],51[11])" *) OB LED2_OUT_pad (.I(LED4_OUT_c), .O(LED2_OUT));
    (* lineinfo="@7(52[3],52[11])" *) OB LED3_OUT_pad (.I(LED3_OUT_c), .O(LED3_OUT));
    (* lineinfo="@7(53[3],53[11])" *) OB LED4_OUT_pad (.I(LED4_OUT_c), .O(LED4_OUT));
    (* lineinfo="@7(55[3],55[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@7(55[3],55[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@7(55[3],55[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@7(55[3],55[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@7(56[3],56[10])" *) OB o_reset_pad (.I(maxfan_replicated_net_999), 
            .O(o_reset));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[7]  (.I(o_reset_Counter_c_7), 
            .O(o_reset_Counter[7]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[6]  (.I(o_reset_Counter_c_6), 
            .O(o_reset_Counter[6]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[5]  (.I(o_reset_Counter_c_5), 
            .O(o_reset_Counter[5]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[4]  (.I(o_reset_Counter_c_4), 
            .O(o_reset_Counter[4]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[3]  (.I(o_reset_Counter_c_3), 
            .O(o_reset_Counter[3]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[2]  (.I(o_reset_Counter_c_2), 
            .O(o_reset_Counter[2]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[1]  (.I(o_reset_Counter_c_1), 
            .O(o_reset_Counter[1]));
    (* lineinfo="@7(57[3],57[18])" *) OB \o_reset_Counter_pad[0]  (.I(o_reset_Counter_c_0), 
            .O(o_reset_Counter[0]));
    (* lineinfo="@7(22[9],22[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@7(28[9],28[25])" *) IB RGB0_OUT_c_pad (.I(i_STM32_SPI_MISO), 
            .O(RGB0_OUT_c_c));
    (* lineinfo="@7(42[3],42[17])" *) IB RGB1_OUT_c_pad (.I(i_RHD_SPI_MISO), 
            .O(RGB1_OUT_c_c));
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_3_lut (.A(o_reset_Counter_c_2), 
            .B(o_reset_Counter_c_6), .C(o_reset_Counter_c_4), .Z(n5));
    defparam i1_3_lut.INIT = "0x0808";
    (* lut_function="(A (B+!(C+!(D)))+!A (B))", lineinfo="@7(70[9],70[22])" *) LUT4 i1_4_lut_adj_83 (.A(n5), 
            .B(stop_counting), .C(o_reset_Counter_c_1), .D(n16171), .Z(n11124));
    defparam i1_4_lut_adj_83.INIT = "0xcecc";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))", lineinfo="@7(237[9],261[16])" *) LUT4 i4206_4_lut (.A(n12682), 
            .B(o_Controller_Mode_c_1), .C(o_reset_Counter_c_1), .D(n6852), 
            .Z(n11128));
    defparam i4206_4_lut.INIT = "0x0544";
    (* lse_init_val=0, lineinfo="@7(237[9],261[16])" *) FD1P3XZ stop_counting_c (.D(n11124), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@7(167[9],174[16])" *) FD1P3XZ step_i0_i1 (.D(n1128), 
            .SP(n10485), .CK(i_clk_c), .SR(GND_net), .Q(step[1]));
    defparam step_i0_i1.REGSET = "RESET";
    defparam step_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@7(190[9],232[18])" *) LUT4 i5511_2_lut (.A(step[0]), 
            .B(step[2]), .Z(LED4_OUT_c));
    defparam i5511_2_lut.INIT = "0xeeee";
    (* lut_function="((B)+!A)", lineinfo="@7(190[9],232[18])" *) LUT4 i5510_2_lut (.A(step[0]), 
            .B(step[2]), .Z(LED3_OUT_c));
    defparam i5510_2_lut.INIT = "0xdddd";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n14497), .CI0(n14497), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n20692), 
            .CI1(n20692), .CO0(n20692), .CO1(n14499), .S0(n160), .S1(n159));
    defparam counter_1449_add_4_7.INIT0 = "0xc33c";
    defparam counter_1449_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n14495), .CI0(n14495), 
            .A1(GND_net), .B1(GND_net), .C1(counter[4]), .D1(n20689), 
            .CI1(n20689), .CO0(n20689), .CO1(n14497), .S0(n162), .S1(n161));
    defparam counter_1449_add_4_5.INIT0 = "0xc33c";
    defparam counter_1449_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n14493), .CI0(n14493), 
            .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n20686), 
            .CI1(n20686), .CO0(n20686), .CO1(n14495), .S0(n164), .S1(n163));
    defparam counter_1449_add_4_3.INIT0 = "0xc33c";
    defparam counter_1449_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n20515), .CI1(n20515), .CO0(n20515), 
            .CO1(n14493), .S1(n165));
    defparam counter_1449_add_4_1.INIT0 = "0xc33c";
    defparam counter_1449_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@7(258[22],258[35])" *) FA2 reset_counter_1450_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_7), .D0(n14532), .CI0(n14532), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20530), .CI1(n20530), 
            .CO0(n20530), .S0(o_reset_Counter_c_7_N_2481[7]));
    defparam reset_counter_1450_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1450_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@7(258[22],258[35])" *) FA2 reset_counter_1450_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_5), .D0(n14530), .CI0(n14530), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_6), .D1(n20527), 
            .CI1(n20527), .CO0(n20527), .CO1(n14532), .S0(o_reset_Counter_c_7_N_2481[5]), 
            .S1(o_reset_Counter_c_7_N_2481[6]));
    defparam reset_counter_1450_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1450_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@7(258[22],258[35])" *) FA2 reset_counter_1450_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_3), .D0(n14528), .CI0(n14528), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_4), .D1(n20524), 
            .CI1(n20524), .CO0(n20524), .CO1(n14530), .S0(o_reset_Counter_c_7_N_2481[3]), 
            .S1(o_reset_Counter_c_7_N_2481[4]));
    defparam reset_counter_1450_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1450_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B (C)))", lineinfo="@7(70[9],70[22])" *) LUT4 i55_3_lut (.A(o_reset_Counter_c_3), 
            .B(o_reset_Counter_c_4), .C(o_reset_Counter_c_2), .Z(n26));
    defparam i55_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9720_4_lut (.A(o_reset_Counter_c_6), 
            .B(n26), .C(o_reset_Counter_c_5), .D(o_reset_Counter_c_7), 
            .Z(n12682));
    defparam i9720_4_lut.INIT = "0x0001";
    (* lineinfo="@7(258[22],258[35])" *) FA2 reset_counter_1450_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_1), .D0(n14526), .CI0(n14526), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_2), .D1(n20521), 
            .CI1(n20521), .CO0(n20521), .CO1(n14528), .S0(o_reset_Counter_c_7_N_2481[1]), 
            .S1(o_reset_Counter_c_7_N_2481[2]));
    defparam reset_counter_1450_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1450_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@7(258[22],258[35])" *) FA2 reset_counter_1450_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n7491), .C1(o_reset_Counter_c_0), 
            .D1(n20476), .CI1(n20476), .CO0(n20476), .CO1(n14526), .S1(o_reset_Counter_c_7_N_2481[0]));
    defparam reset_counter_1450_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1450_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n14501), .CI0(n14501), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n20698), 
            .CI1(n20698), .CO0(n20698), .CO1(n14503), .S0(n156), .S1(n155));
    defparam counter_1449_add_4_11.INIT0 = "0xc33c";
    defparam counter_1449_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n14523), .CI0(n14523), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20731), .CI1(n20731), 
            .CO0(n20731), .S0(n134));
    defparam counter_1449_add_4_33.INIT0 = "0xc33c";
    defparam counter_1449_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n14521), .CI0(n14521), 
            .A1(GND_net), .B1(GND_net), .C1(counter[30]), .D1(n20728), 
            .CI1(n20728), .CO0(n20728), .CO1(n14523), .S0(n136), .S1(n135));
    defparam counter_1449_add_4_31.INIT0 = "0xc33c";
    defparam counter_1449_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A ((C)+!B)))", lineinfo="@7(190[9],232[18])" *) LUT4 mod_8_i68_3_lut_3_lut_3_lut (.A(step[0]), 
            .B(step[1]), .C(step[2]), .Z(n1128));
    defparam mod_8_i68_3_lut_3_lut_3_lut.INIT = "0x2626";
    (* lut_function="(!(A (B+((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i19_4_lut (.A(o_reset_Counter_c_2), 
            .B(o_reset_Counter_c_4), .C(o_reset_Counter_c_6), .D(o_reset_Counter_c_1), 
            .Z(n8));
    defparam i19_4_lut.INIT = "0x0420";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n14519), .CI0(n14519), 
            .A1(GND_net), .B1(GND_net), .C1(counter[28]), .D1(n20725), 
            .CI1(n20725), .CO0(n20725), .CO1(n14521), .S0(n138), .S1(n137));
    defparam counter_1449_add_4_29.INIT0 = "0xc33c";
    defparam counter_1449_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5489_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[15]), 
            .Z(n1988));
    defparam i5489_2_lut_4_lut.INIT = "0xff01";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n14505), .CI0(n14505), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n20704), 
            .CI1(n20704), .CO0(n20704), .CO1(n14507), .S0(n152), .S1(n151));
    defparam counter_1449_add_4_15.INIT0 = "0xc33c";
    defparam counter_1449_add_4_15.INIT1 = "0xc33c";
    (* lse_init_val=0, lineinfo="@7(167[9],174[16])" *) FD1P3XZ step_i0_i2 (.D(n16021), 
            .SP(n10485), .CK(i_clk_c), .SR(GND_net), .Q(step[2]));
    defparam step_i0_i2.REGSET = "RESET";
    defparam step_i0_i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i2 (.D(o_reset_Counter_c_7_N_2481[1]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_1));
    defparam reset_counter_1450__i2.REGSET = "RESET";
    defparam reset_counter_1450__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i3 (.D(o_reset_Counter_c_7_N_2481[2]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_2));
    defparam reset_counter_1450__i3.REGSET = "RESET";
    defparam reset_counter_1450__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i4 (.D(o_reset_Counter_c_7_N_2481[3]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_3));
    defparam reset_counter_1450__i4.REGSET = "RESET";
    defparam reset_counter_1450__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i5 (.D(o_reset_Counter_c_7_N_2481[4]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_4));
    defparam reset_counter_1450__i5.REGSET = "RESET";
    defparam reset_counter_1450__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i6 (.D(o_reset_Counter_c_7_N_2481[5]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_5));
    defparam reset_counter_1450__i6.REGSET = "RESET";
    defparam reset_counter_1450__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i7 (.D(o_reset_Counter_c_7_N_2481[6]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_6));
    defparam reset_counter_1450__i7.REGSET = "RESET";
    defparam reset_counter_1450__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(258[22],258[35])" *) FD1P3XZ reset_counter_1450__i8 (.D(o_reset_Counter_c_7_N_2481[7]), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(o_reset_Counter_c_7));
    defparam reset_counter_1450__i8.REGSET = "RESET";
    defparam reset_counter_1450__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i1 (.D(n164), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[1]));
    defparam counter_1449__i1.REGSET = "RESET";
    defparam counter_1449__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5490_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[14]), 
            .Z(n1987));
    defparam i5490_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5491_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[13]), 
            .Z(n1986));
    defparam i5491_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5492_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[12]), 
            .Z(n1985));
    defparam i5492_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5493_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[11]), 
            .Z(n1984));
    defparam i5493_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(!(A ((C)+!B)+!A !(C)))", lineinfo="@7(172[26],172[30])" *) LUT4 i20_3_lut_3_lut (.A(step[1]), 
            .B(step[0]), .C(step[2]), .Z(n16021));
    defparam i20_3_lut_3_lut.INIT = "0x5858";
    (* lut_function="(!(A+!(B (C (D))+!B ((D)+!C))))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_DV), 
            .Z(n10484));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x5101";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5494_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[10]), 
            .Z(n1983));
    defparam i5494_2_lut_4_lut.INIT = "0xfe00";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i2 (.D(n163), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[2]));
    defparam counter_1449__i2.REGSET = "RESET";
    defparam counter_1449__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i3 (.D(n162), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[3]));
    defparam counter_1449__i3.REGSET = "RESET";
    defparam counter_1449__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i4 (.D(n161), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[4]));
    defparam counter_1449__i4.REGSET = "RESET";
    defparam counter_1449__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i5 (.D(n160), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[5]));
    defparam counter_1449__i5.REGSET = "RESET";
    defparam counter_1449__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i6 (.D(n159), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[6]));
    defparam counter_1449__i6.REGSET = "RESET";
    defparam counter_1449__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i7 (.D(n158), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[7]));
    defparam counter_1449__i7.REGSET = "RESET";
    defparam counter_1449__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i8 (.D(n157), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[8]));
    defparam counter_1449__i8.REGSET = "RESET";
    defparam counter_1449__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i9 (.D(n156), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[9]));
    defparam counter_1449__i9.REGSET = "RESET";
    defparam counter_1449__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i10 (.D(n155), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[10]));
    defparam counter_1449__i10.REGSET = "RESET";
    defparam counter_1449__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i11 (.D(n154), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[11]));
    defparam counter_1449__i11.REGSET = "RESET";
    defparam counter_1449__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i12 (.D(n153), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[12]));
    defparam counter_1449__i12.REGSET = "RESET";
    defparam counter_1449__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i13 (.D(n152), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[13]));
    defparam counter_1449__i13.REGSET = "RESET";
    defparam counter_1449__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i14 (.D(n151), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[14]));
    defparam counter_1449__i14.REGSET = "RESET";
    defparam counter_1449__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i15 (.D(n150), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[15]));
    defparam counter_1449__i15.REGSET = "RESET";
    defparam counter_1449__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i16 (.D(n149), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[16]));
    defparam counter_1449__i16.REGSET = "RESET";
    defparam counter_1449__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i17 (.D(n148), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[17]));
    defparam counter_1449__i17.REGSET = "RESET";
    defparam counter_1449__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i18 (.D(n147), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[18]));
    defparam counter_1449__i18.REGSET = "RESET";
    defparam counter_1449__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i19 (.D(n146), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[19]));
    defparam counter_1449__i19.REGSET = "RESET";
    defparam counter_1449__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i20 (.D(n145), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[20]));
    defparam counter_1449__i20.REGSET = "RESET";
    defparam counter_1449__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i21 (.D(n144), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[21]));
    defparam counter_1449__i21.REGSET = "RESET";
    defparam counter_1449__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i22 (.D(n143), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[22]));
    defparam counter_1449__i22.REGSET = "RESET";
    defparam counter_1449__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i23 (.D(n142), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[23]));
    defparam counter_1449__i23.REGSET = "RESET";
    defparam counter_1449__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i24 (.D(n141), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[24]));
    defparam counter_1449__i24.REGSET = "RESET";
    defparam counter_1449__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i25 (.D(n140), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[25]));
    defparam counter_1449__i25.REGSET = "RESET";
    defparam counter_1449__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i26 (.D(n139), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[26]));
    defparam counter_1449__i26.REGSET = "RESET";
    defparam counter_1449__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i27 (.D(n138), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[27]));
    defparam counter_1449__i27.REGSET = "RESET";
    defparam counter_1449__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i28 (.D(n137), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[28]));
    defparam counter_1449__i28.REGSET = "RESET";
    defparam counter_1449__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i29 (.D(n136), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[29]));
    defparam counter_1449__i29.REGSET = "RESET";
    defparam counter_1449__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i30 (.D(n135), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[30]));
    defparam counter_1449__i30.REGSET = "RESET";
    defparam counter_1449__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@7(169[28],169[35])" *) FD1P3XZ counter_1449__i31 (.D(n134), 
            .SP(VCC_net), .CK(i_clk_c), .SR(n10485), .Q(counter[31]));
    defparam counter_1449__i31.REGSET = "RESET";
    defparam counter_1449__i31.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@7(237[9],261[16])" *) FD1P3XZ w_reset_rep_148 (.D(n12682), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(maxfan_replicated_net_1431));
    defparam w_reset_rep_148.REGSET = "RESET";
    defparam w_reset_rep_148.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C))+!A ((C)+!B)))", lineinfo="@7(190[9],232[18])" *) LUT4 i5371_2_lut_3_lut (.A(step[0]), 
            .B(step[1]), .C(step[2]), .Z(RGB2_OUT_c));
    defparam i5371_2_lut_3_lut.INIT = "0x0606";
    (* lut_function="(A (B (C))+!A !(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_84 (.A(step[0]), 
            .B(step[1]), .C(step[2]), .Z(n1129));
    defparam i1_2_lut_3_lut_adj_84.INIT = "0x9595";
    (* lut_function="(A (B+(C))+!A (C))", lineinfo="@7(237[9],261[16])" *) LUT4 i4207_2_lut_3_lut (.A(n8), 
            .B(n16171), .C(n12682), .Z(n11129));
    defparam i4207_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5495_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[9]), 
            .Z(n1982));
    defparam i5495_2_lut_4_lut.INIT = "0xff01";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n14517), .CI0(n14517), 
            .A1(GND_net), .B1(GND_net), .C1(counter[26]), .D1(n20722), 
            .CI1(n20722), .CO0(n20722), .CO1(n14519), .S0(n140), .S1(n139));
    defparam counter_1449_add_4_27.INIT0 = "0xc33c";
    defparam counter_1449_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n14511), .CI0(n14511), 
            .A1(GND_net), .B1(GND_net), .C1(counter[20]), .D1(n20713), 
            .CI1(n20713), .CO0(n20713), .CO1(n14513), .S0(n146), .S1(n145));
    defparam counter_1449_add_4_21.INIT0 = "0xc33c";
    defparam counter_1449_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n14515), .CI0(n14515), 
            .A1(GND_net), .B1(GND_net), .C1(counter[24]), .D1(n20719), 
            .CI1(n20719), .CO0(n20719), .CO1(n14517), .S0(n142), .S1(n141));
    defparam counter_1449_add_4_25.INIT0 = "0xc33c";
    defparam counter_1449_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5496_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[8]), 
            .Z(n1981));
    defparam i5496_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5497_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[7]), 
            .Z(n1980));
    defparam i5497_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5498_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[6]), 
            .Z(n1979));
    defparam i5498_2_lut_4_lut.INIT = "0xfe00";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n14513), .CI0(n14513), 
            .A1(GND_net), .B1(GND_net), .C1(counter[22]), .D1(n20716), 
            .CI1(n20716), .CO0(n20716), .CO1(n14515), .S0(n144), .S1(n143));
    defparam counter_1449_add_4_23.INIT0 = "0xc33c";
    defparam counter_1449_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5499_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[5]), 
            .Z(n1978));
    defparam i5499_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5500_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[4]), 
            .Z(n1977));
    defparam i5500_2_lut_4_lut.INIT = "0xff01";
    (* maxfan_replicated_inst=1, lineinfo="@7(237[9],261[16])" *) FD1P3XZ w_reset_rep_147 (.D(n12682), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_147.REGSET = "RESET";
    defparam w_reset_rep_147.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5501_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[3]), 
            .Z(n1976));
    defparam i5501_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5502_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[2]), 
            .Z(n1975));
    defparam i5502_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5503_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[1]), 
            .Z(n1974));
    defparam i5503_2_lut_4_lut.INIT = "0xff01";
    (* lineinfo="@7(237[9],261[16])" *) FD1P3XZ w_reset (.D(n12682), .SP(VCC_net), 
            .CK(i_clk_c), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 i5369_2_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_1), .D(o_RHD_RX_Byte_Falling[0]), 
            .Z(n1973));
    defparam i5369_2_lut_4_lut.INIT = "0xff01";
    (* lineinfo="@7(169[28],169[35])" *) FA2 counter_1449_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n14503), .CI0(n14503), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n20701), 
            .CI1(n20701), .CO0(n20701), .CO1(n14505), .S0(n154), .S1(n153));
    defparam counter_1449_add_4_13.INIT0 = "0xc33c";
    defparam counter_1449_add_4_13.INIT1 = "0xc33c";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=64,stm32_cs_inactive_clks=16,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=64,rhd_cs_inactive_clks=16) 
//

module \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=64,stm32_cs_inactive_clks=16,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=64,rhd_cs_inactive_clks=16) (input i_clk_c, 
            input maxfan_replicated_net_999, input maxfan_replicated_net_1431, 
            input o_reset_c, input GND_net, input VCC_net, input o_Controller_Mode_c_0, 
            input o_Controller_Mode_c_1, output o_STM32_SPI_CS_n_c, output o_STM32_SPI_Clk_c, 
            output o_STM32_SPI_MOSI_c, input n9437, input [15:0]n8368, 
            input n10484, input n11119, output init_FIFO_State, output o_RHD_SPI_CS_n_c, 
            output o_RHD_SPI_Clk_c, output o_RHD_SPI_MOSI_c, input RGB1_OUT_c_c, 
            output [15:0]o_RHD_RX_Byte_Falling, output o_RHD_RX_DV);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* lineinfo="@3(192[9],192[20])" *) wire [511:0]temp_buffer;
    
    wire n7603;
    (* lineinfo="@3(173[9],173[26])" *) wire [511:0]int_STM32_TX_Byte;
    
    wire n15599, n10457;
    (* lineinfo="@3(186[9],186[20])" *) wire [31:0]stm32_state;
    wire [31:0]n133;
    
    wire n9580;
    wire [31:0]n167;
    
    wire n14570, n20584;
    (* lineinfo="@3(378[18],378[23])" *) wire [31:0]index;
    
    wire n14572, n10758, n14, int_FIFO_RE;
    (* lineinfo="@3(152[9],152[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n7585;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[1] ;
    
    wire n14568, n20581, n7587;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[2] ;
    
    wire n7591;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[3] ;
    
    wire n7599;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[4] ;
    
    wire n7611;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[5] ;
    
    wire n7627;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[6] ;
    
    wire n7643;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[7] ;
    
    wire n7663;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[8] ;
    
    wire n7535;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[9] ;
    
    wire n7543;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[10] ;
    
    wire n7549;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[11] ;
    
    wire n7581;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[12] ;
    
    wire n7593;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[13] ;
    
    wire n7597;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[14] ;
    
    wire n7601;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[15] ;
    
    wire n7605;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[16] ;
    
    wire n7613;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[17] ;
    
    wire n7621;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[18] ;
    
    wire n7629;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[19] ;
    
    wire n7637;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[20] ;
    
    wire n7645;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[21] ;
    
    wire n7651;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[22] ;
    
    wire n7655;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[23] ;
    
    wire n7659;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[24] ;
    
    wire n7665;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[25] ;
    
    wire n7667;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[26] ;
    
    wire n7669;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[27] ;
    
    wire n7555;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[28] ;
    
    wire n7561;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[29] ;
    
    wire n7563;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[30] ;
    
    wire n7567;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[31] ;
    
    wire n7575, n20482, n14565, n20578;
    (* lineinfo="@3(179[9],179[22])" *) wire [31:0]stm32_counter;
    wire [31:0]n133_adj_2653;
    
    wire n7583;
    (* lineinfo="@3(261[11],261[21])" *) wire [15:0]\temp_array[0] ;
    
    wire n5, n9847, n48, n10;
    wire [0:0]n6950;
    wire [31:0]n167_adj_2654;
    
    wire n48_adj_2537, n46, n47, n45, n44, n43, n54, n49, n4, 
        n15656, n4_adj_2542, n8, n4_adj_2544, n19727, int_STM32_TX_DV, 
        n14563, n20575, n14561, n20572, n14559, n20569, n14557, 
        n20566, n3, n10317;
    (* lineinfo="@3(188[9],188[17])" *) wire [31:0]NUM_DATA;
    
    wire n16152, n10311, n13, n12, n13_adj_2588, n2031, int_RHD_TX_DV;
    wire [3:0]n1692;
    
    wire n9, n10324, n1215, n11395, int_STM32_TX_Ready, n12350;
    (* lineinfo="@3(162[9],162[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n7595, n11125, n12482;
    wire [15:0]n9546;
    
    wire n10332, n6;
    (* lineinfo="@3(367[18],367[23])" *) wire [31:0]state;
    
    wire n11121, n10_adj_2589, n10_adj_2590, n9_adj_2591, n11, n11_adj_2592, 
        n8_adj_2593, n11_adj_2594, n10326, n16703, n10315, n10281;
    wire [3:0]n1580;
    
    wire n16150, n32, n10_adj_2595, n12366, n12_adj_2596, n11623, 
        n88, n3_adj_2597, n44_adj_2598, n85, n10290, n12_adj_2599, 
        n14555, n20563, n14553, n20560, n14551, n20557, n14549, 
        n20554, n14547, n20551, n4_adj_2600, n6_adj_2601, n8_adj_2602, 
        n14545, n20548, n10_adj_2603, n12_adj_2604, n14543, n20545, 
        n14_adj_2605, n16, n18, n14541, n20542, n20, n22, n24, 
        n26, n28, n30, n32_adj_2606, n34, n36, n12_adj_2607, n38, 
        n40, n42, n14539, n20539, n44_adj_2608, n14674, n20443;
    wire [31:0]n167_adj_2655;
    
    wire n14672, n20434, n59, n61, n46_adj_2610, n48_adj_2611, n14670, 
        n20425, n55, n57, n14668, n20416, n51, n53, n14666, 
        n20407, n47_adj_2612, n49_adj_2613, n14537, n20536, n12_adj_2614, 
        n14535, n20533, n50, n14598, n20626, n14664, n20398, n43_adj_2616, 
        n45_adj_2617, n52, n54_adj_2618, n56, n14662, n20389, n39, 
        n41, n14660, n20380, n35, n37, n20479, n14596, n20623, 
        n58, n14594, n20620, n14658, n20371, n31, n33, n14656, 
        n20362, n27, n29, n60, n14654, n20353, n23, n25, n14592, 
        n20617, n62, n1213, n16719, n14652, n20344, n19, n21, 
        n14590, n20614, n14650, n20335, n17, n14648, n20326, n11_adj_2629, 
        n16750, n7, n16167, n14646, n20317, n14644, n20308, n10_adj_2634, 
        init_FIFO_Read, n20302, n14588, n20611, n14586, n20608, 
        n3_adj_2635;
    (* lineinfo="@3(149[9],149[23])" *) wire [7:0]int_FIFO_COUNT;
    
    wire n4_adj_2636, n6_adj_2637, n14584, n20605, n14582, n20602, 
        n8_adj_2638, n10_adj_2639, n12_adj_2640, n14580, n20599, n14578, 
        n20596, n14_adj_2641, n16_adj_2642, n14576, n20593, n16727, 
        n16723, n14574, n20590, n20587, n16725, n37_adj_2643, n16733, 
        n46_adj_2644, n16729, n11117, n12547, n12368, n75, n16667, 
        n10307, n10304, n11118, VCC_net_2, GND_net_2;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n15599), 
            .SP(n10457), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5629_2_lut (.A(n133[23]), 
            .B(n9580), .Z(n167[23]));
    defparam i5629_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5628_2_lut (.A(n133[22]), 
            .B(n9580), .Z(n167[22]));
    defparam i5628_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5627_2_lut (.A(n133[21]), 
            .B(n9580), .Z(n167[21]));
    defparam i5627_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5626_2_lut (.A(n133[20]), 
            .B(n9580), .Z(n167[20]));
    defparam i5626_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(index[3]), .D0(n14570), .CI0(n14570), 
            .A1(GND_net), .B1(GND_net), .C1(index[4]), .D1(n20584), 
            .CI1(n20584), .CO0(n20584), .CO1(n14572), .S0(n133[3]), 
            .S1(n133[4]));
    defparam index_1453_add_4_5.INIT0 = "0xc33c";
    defparam index_1453_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5625_2_lut (.A(n133[19]), 
            .B(n9580), .Z(n167[19]));
    defparam i5625_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5624_2_lut (.A(n133[18]), 
            .B(n9580), .Z(n167[18]));
    defparam i5624_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n10758), 
            .SP(n14), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7585), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[1] [0]));
    defparam \temp_array[1]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(index[1]), .D0(n14568), .CI0(n14568), 
            .A1(GND_net), .B1(GND_net), .C1(index[2]), .D1(n20581), 
            .CI1(n20581), .CO0(n20581), .CO1(n14570), .S0(n133[1]), 
            .S1(n133[2]));
    defparam index_1453_add_4_3.INIT0 = "0xc33c";
    defparam index_1453_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7587), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[2] [0]));
    defparam \temp_array[2]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5623_2_lut (.A(n133[17]), 
            .B(n9580), .Z(n167[17]));
    defparam i5623_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [0]));
    defparam \temp_array[3]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5622_2_lut (.A(n133[16]), 
            .B(n9580), .Z(n167[16]));
    defparam i5622_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7599), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[4] [0]));
    defparam \temp_array[4]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [0]));
    defparam \temp_array[5]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [0]));
    defparam \temp_array[6]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [0]));
    defparam \temp_array[7]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [0]));
    defparam \temp_array[8]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [0]));
    defparam \temp_array[9]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [0]));
    defparam \temp_array[10]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [0]));
    defparam \temp_array[11]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [0]));
    defparam \temp_array[12]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [0]));
    defparam \temp_array[13]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [0]));
    defparam \temp_array[14]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [0]));
    defparam \temp_array[15]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [0]));
    defparam \temp_array[16]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [0]));
    defparam \temp_array[17]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [0]));
    defparam \temp_array[18]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [0]));
    defparam \temp_array[19]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [0]));
    defparam \temp_array[20]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [0]));
    defparam \temp_array[21]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [0]));
    defparam \temp_array[22]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [0]));
    defparam \temp_array[23]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [0]));
    defparam \temp_array[24]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [0]));
    defparam \temp_array[25]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [0]));
    defparam \temp_array[26]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [0]));
    defparam \temp_array[27]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [0]));
    defparam \temp_array[28]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [0]));
    defparam \temp_array[29]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [0]));
    defparam \temp_array[30]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [0]));
    defparam \temp_array[31]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(\temp_array[31] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "RESET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5621_2_lut (.A(n133[15]), 
            .B(n9580), .Z(n167[15]));
    defparam i5621_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(index[0]), .D1(n20482), .CI1(n20482), .CO0(n20482), 
            .CO1(n14568), .S1(n133[0]));
    defparam index_1453_add_4_1.INIT0 = "0xc33c";
    defparam index_1453_add_4_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5620_2_lut (.A(n133[14]), 
            .B(n9580), .Z(n167[14]));
    defparam i5620_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n14565), .CI0(n14565), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20578), .CI1(n20578), 
            .CO0(n20578), .S0(n133_adj_2653[31]));
    defparam stm32_counter_1451_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_33.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5619_2_lut (.A(n133[13]), 
            .B(n9580), .Z(n167[13]));
    defparam i5619_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5618_2_lut (.A(n133[12]), 
            .B(n9580), .Z(n167[12]));
    defparam i5618_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7583), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[0] [0]));
    defparam \temp_array[0]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5617_2_lut (.A(n133[11]), 
            .B(n9580), .Z(n167[11]));
    defparam i5617_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5616_2_lut (.A(n133[10]), 
            .B(n9580), .Z(n167[10]));
    defparam i5616_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5615_2_lut (.A(n133[9]), 
            .B(n9580), .Z(n167[9]));
    defparam i5615_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5614_2_lut (.A(n133[8]), 
            .B(n9580), .Z(n167[8]));
    defparam i5614_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5613_2_lut (.A(n133[7]), 
            .B(n9580), .Z(n167[7]));
    defparam i5613_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5612_2_lut (.A(n133[6]), 
            .B(n9580), .Z(n167[6]));
    defparam i5612_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5611_2_lut (.A(n133[5]), 
            .B(n9580), .Z(n167[5]));
    defparam i5611_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5610_2_lut (.A(n133[4]), 
            .B(n9580), .Z(n167[4]));
    defparam i5610_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i4_4_lut (.A(stm32_state[2]), 
            .B(n5), .C(n9847), .D(n48), .Z(n10));
    defparam i4_4_lut.INIT = "0x0020";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(294[3],359[13])" *) LUT4 i5367_2_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n6950[0]));
    defparam i5367_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5609_2_lut (.A(n133[3]), 
            .B(n9580), .Z(n167[3]));
    defparam i5609_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5608_2_lut (.A(n133[2]), 
            .B(n9580), .Z(n167[2]));
    defparam i5608_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5607_2_lut (.A(n133[1]), 
            .B(n9580), .Z(n167[1]));
    defparam i5607_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7567), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [15]));
    defparam \temp_array[31]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7567), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [14]));
    defparam \temp_array[31]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [13]));
    defparam \temp_array[31]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [12]));
    defparam \temp_array[31]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [11]));
    defparam \temp_array[31]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [10]));
    defparam \temp_array[31]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [9]));
    defparam \temp_array[31]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7567), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[31] [8]));
    defparam \temp_array[31]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [7]));
    defparam \temp_array[31]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [6]));
    defparam \temp_array[31]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [5]));
    defparam \temp_array[31]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [4]));
    defparam \temp_array[31]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [3]));
    defparam \temp_array[31]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [2]));
    defparam \temp_array[31]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7567), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[31] [1]));
    defparam \temp_array[31]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [15]));
    defparam \temp_array[30]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [14]));
    defparam \temp_array[30]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i14 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5606_2_lut (.A(n133_adj_2653[31]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[31]));
    defparam i5606_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [13]));
    defparam \temp_array[30]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5605_2_lut (.A(n133_adj_2653[30]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[30]));
    defparam i5605_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [12]));
    defparam \temp_array[30]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [11]));
    defparam \temp_array[30]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [10]));
    defparam \temp_array[30]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5604_2_lut (.A(n133_adj_2653[29]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[29]));
    defparam i5604_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [9]));
    defparam \temp_array[30]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i9 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5603_2_lut (.A(n133_adj_2653[28]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[28]));
    defparam i5603_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [8]));
    defparam \temp_array[30]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [7]));
    defparam \temp_array[30]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [6]));
    defparam \temp_array[30]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [5]));
    defparam \temp_array[30]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [4]));
    defparam \temp_array[30]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [3]));
    defparam \temp_array[30]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [2]));
    defparam \temp_array[30]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7563), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[30] [1]));
    defparam \temp_array[30]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [15]));
    defparam \temp_array[29]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [14]));
    defparam \temp_array[29]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [13]));
    defparam \temp_array[29]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [12]));
    defparam \temp_array[29]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [11]));
    defparam \temp_array[29]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [10]));
    defparam \temp_array[29]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [9]));
    defparam \temp_array[29]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [8]));
    defparam \temp_array[29]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [7]));
    defparam \temp_array[29]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [6]));
    defparam \temp_array[29]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [5]));
    defparam \temp_array[29]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [4]));
    defparam \temp_array[29]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [3]));
    defparam \temp_array[29]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [2]));
    defparam \temp_array[29]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7561), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[29] [1]));
    defparam \temp_array[29]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [15]));
    defparam \temp_array[28]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [14]));
    defparam \temp_array[28]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [13]));
    defparam \temp_array[28]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [12]));
    defparam \temp_array[28]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [11]));
    defparam \temp_array[28]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [10]));
    defparam \temp_array[28]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [9]));
    defparam \temp_array[28]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [8]));
    defparam \temp_array[28]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [7]));
    defparam \temp_array[28]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [6]));
    defparam \temp_array[28]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [5]));
    defparam \temp_array[28]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [4]));
    defparam \temp_array[28]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [3]));
    defparam \temp_array[28]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [2]));
    defparam \temp_array[28]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7555), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[28] [1]));
    defparam \temp_array[28]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5602_2_lut (.A(n133_adj_2653[27]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[27]));
    defparam i5602_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [15]));
    defparam \temp_array[27]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7669), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[27] [14]));
    defparam \temp_array[27]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [13]));
    defparam \temp_array[27]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [12]));
    defparam \temp_array[27]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [11]));
    defparam \temp_array[27]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [10]));
    defparam \temp_array[27]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5601_2_lut (.A(n133_adj_2653[26]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[26]));
    defparam i5601_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [9]));
    defparam \temp_array[27]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [8]));
    defparam \temp_array[27]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [7]));
    defparam \temp_array[27]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [6]));
    defparam \temp_array[27]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [5]));
    defparam \temp_array[27]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [4]));
    defparam \temp_array[27]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [3]));
    defparam \temp_array[27]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [2]));
    defparam \temp_array[27]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7669), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[27] [1]));
    defparam \temp_array[27]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [15]));
    defparam \temp_array[26]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [14]));
    defparam \temp_array[26]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [13]));
    defparam \temp_array[26]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [12]));
    defparam \temp_array[26]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [11]));
    defparam \temp_array[26]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7667), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[26] [10]));
    defparam \temp_array[26]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [9]));
    defparam \temp_array[26]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [8]));
    defparam \temp_array[26]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [7]));
    defparam \temp_array[26]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [6]));
    defparam \temp_array[26]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [5]));
    defparam \temp_array[26]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [4]));
    defparam \temp_array[26]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [3]));
    defparam \temp_array[26]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [2]));
    defparam \temp_array[26]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7667), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[26] [1]));
    defparam \temp_array[26]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [15]));
    defparam \temp_array[25]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [14]));
    defparam \temp_array[25]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7665), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[25] [13]));
    defparam \temp_array[25]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [12]));
    defparam \temp_array[25]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [11]));
    defparam \temp_array[25]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i11 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(index[17]), .B(index[10]), 
            .C(index[21]), .D(index[12]), .Z(n48_adj_2537));
    defparam i20_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [10]));
    defparam \temp_array[25]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [9]));
    defparam \temp_array[25]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [8]));
    defparam \temp_array[25]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [7]));
    defparam \temp_array[25]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i7 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(index[30]), .B(index[18]), 
            .C(index[14]), .D(index[20]), .Z(n46));
    defparam i18_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [6]));
    defparam \temp_array[25]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [5]));
    defparam \temp_array[25]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [4]));
    defparam \temp_array[25]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [3]));
    defparam \temp_array[25]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [2]));
    defparam \temp_array[25]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7665), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[25] [1]));
    defparam \temp_array[25]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [15]));
    defparam \temp_array[24]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [14]));
    defparam \temp_array[24]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [13]));
    defparam \temp_array[24]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [12]));
    defparam \temp_array[24]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [11]));
    defparam \temp_array[24]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [10]));
    defparam \temp_array[24]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [9]));
    defparam \temp_array[24]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [8]));
    defparam \temp_array[24]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [7]));
    defparam \temp_array[24]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [6]));
    defparam \temp_array[24]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [5]));
    defparam \temp_array[24]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [4]));
    defparam \temp_array[24]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [3]));
    defparam \temp_array[24]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [2]));
    defparam \temp_array[24]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7659), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[24] [1]));
    defparam \temp_array[24]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [15]));
    defparam \temp_array[23]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [14]));
    defparam \temp_array[23]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7655), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[23] [13]));
    defparam \temp_array[23]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [12]));
    defparam \temp_array[23]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [11]));
    defparam \temp_array[23]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [10]));
    defparam \temp_array[23]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [9]));
    defparam \temp_array[23]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [8]));
    defparam \temp_array[23]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [7]));
    defparam \temp_array[23]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [6]));
    defparam \temp_array[23]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [5]));
    defparam \temp_array[23]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [4]));
    defparam \temp_array[23]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [3]));
    defparam \temp_array[23]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7655), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[23] [2]));
    defparam \temp_array[23]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(index[26]), .B(index[5]), 
            .C(index[27]), .D(index[15]), .Z(n47));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(index[9]), .B(index[23]), 
            .C(index[19]), .D(index[25]), .Z(n45));
    defparam i17_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7655), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[23] [1]));
    defparam \temp_array[23]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7651), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[22] [15]));
    defparam \temp_array[22]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5600_2_lut (.A(n133_adj_2653[25]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[25]));
    defparam i5600_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [14]));
    defparam \temp_array[22]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [13]));
    defparam \temp_array[22]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [12]));
    defparam \temp_array[22]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [11]));
    defparam \temp_array[22]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [10]));
    defparam \temp_array[22]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [9]));
    defparam \temp_array[22]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [8]));
    defparam \temp_array[22]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i8 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(index[29]), .B(index[4]), 
            .C(index[22]), .D(index[7]), .Z(n44));
    defparam i16_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7651), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[22] [7]));
    defparam \temp_array[22]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [6]));
    defparam \temp_array[22]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i6 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(index[6]), .B(index[3]), 
            .C(index[11]), .D(index[28]), .Z(n43));
    defparam i15_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [5]));
    defparam \temp_array[22]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i5 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n45), .B(n47), 
            .C(n46), .D(n48_adj_2537), .Z(n54));
    defparam i26_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [4]));
    defparam \temp_array[22]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [3]));
    defparam \temp_array[22]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [2]));
    defparam \temp_array[22]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(index[16]), .B(index[13]), 
            .C(index[24]), .D(index[8]), .Z(n49));
    defparam i21_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7651), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[22] [1]));
    defparam \temp_array[22]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(index[0]), .B(index[1]), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [15]));
    defparam \temp_array[21]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [14]));
    defparam \temp_array[21]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [13]));
    defparam \temp_array[21]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7645), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[21] [12]));
    defparam \temp_array[21]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i12 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n49), .B(n54), 
            .C(n43), .D(n44), .Z(n15656));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i2054_4_lut (.A(index[2]), 
            .B(index[31]), .C(n15656), .D(n4), .Z(n9580));
    defparam i2054_4_lut.INIT = "0xcdcf";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [11]));
    defparam \temp_array[21]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [10]));
    defparam \temp_array[21]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5599_2_lut (.A(n133_adj_2653[24]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[24]));
    defparam i5599_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [9]));
    defparam \temp_array[21]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [8]));
    defparam \temp_array[21]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [7]));
    defparam \temp_array[21]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [6]));
    defparam \temp_array[21]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [5]));
    defparam \temp_array[21]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [4]));
    defparam \temp_array[21]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [3]));
    defparam \temp_array[21]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [2]));
    defparam \temp_array[21]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7645), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[21] [1]));
    defparam \temp_array[21]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [15]));
    defparam \temp_array[20]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [14]));
    defparam \temp_array[20]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [13]));
    defparam \temp_array[20]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [12]));
    defparam \temp_array[20]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [11]));
    defparam \temp_array[20]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i11 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5598_2_lut (.A(n133_adj_2653[23]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[23]));
    defparam i5598_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5597_2_lut (.A(n133_adj_2653[22]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[22]));
    defparam i5597_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i0 (.D(n167_adj_2654[0]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(o_reset_c), .Q(stm32_counter[0]));
    defparam stm32_counter_1451__i0.REGSET = "RESET";
    defparam stm32_counter_1451__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [10]));
    defparam \temp_array[20]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7637), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[20] [9]));
    defparam \temp_array[20]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [8]));
    defparam \temp_array[20]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [7]));
    defparam \temp_array[20]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [6]));
    defparam \temp_array[20]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [5]));
    defparam \temp_array[20]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i5 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5434_2_lut (.A(n133[0]), 
            .B(n9580), .Z(n167[0]));
    defparam i5434_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [4]));
    defparam \temp_array[20]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i4 .SRMODE = "ASYNC";
    (* lut_function="(!(A ((C+(D))+!B)+!A (((D)+!C)+!B)))", lineinfo="@3(263[3],361[11])" *) LUT4 i3_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .D(stm32_state[3]), 
            .Z(n8));
    defparam i3_4_lut.INIT = "0x0048";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i0 (.D(n167[0]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(o_reset_c), .Q(index[0]));
    defparam index_1453__i0.REGSET = "RESET";
    defparam index_1453__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [3]));
    defparam \temp_array[20]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7637), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[20] [2]));
    defparam \temp_array[20]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7637), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[20] [1]));
    defparam \temp_array[20]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [15]));
    defparam \temp_array[19]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [14]));
    defparam \temp_array[19]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [13]));
    defparam \temp_array[19]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [12]));
    defparam \temp_array[19]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [11]));
    defparam \temp_array[19]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7629), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[19] [10]));
    defparam \temp_array[19]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [9]));
    defparam \temp_array[19]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7629), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[19] [8]));
    defparam \temp_array[19]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [7]));
    defparam \temp_array[19]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [6]));
    defparam \temp_array[19]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [5]));
    defparam \temp_array[19]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [4]));
    defparam \temp_array[19]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [3]));
    defparam \temp_array[19]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7629), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[19] [2]));
    defparam \temp_array[19]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7629), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[19] [1]));
    defparam \temp_array[19]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7621), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[18] [15]));
    defparam \temp_array[18]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5433_2_lut (.A(n133_adj_2653[0]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[0]));
    defparam i5433_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7621), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[18] [14]));
    defparam \temp_array[18]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [13]));
    defparam \temp_array[18]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5596_2_lut (.A(n133_adj_2653[21]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[21]));
    defparam i5596_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [12]));
    defparam \temp_array[18]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [11]));
    defparam \temp_array[18]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [10]));
    defparam \temp_array[18]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [9]));
    defparam \temp_array[18]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [8]));
    defparam \temp_array[18]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [7]));
    defparam \temp_array[18]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [6]));
    defparam \temp_array[18]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [5]));
    defparam \temp_array[18]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [4]));
    defparam \temp_array[18]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7621), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[18] [3]));
    defparam \temp_array[18]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7621), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[18] [2]));
    defparam \temp_array[18]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7621), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[18] [1]));
    defparam \temp_array[18]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n6950[0]), 
            .SP(n19727), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7613), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[17] [15]));
    defparam \temp_array[17]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [14]));
    defparam \temp_array[17]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [13]));
    defparam \temp_array[17]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7613), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[17] [12]));
    defparam \temp_array[17]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7613), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[17] [11]));
    defparam \temp_array[17]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7613), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[17] [10]));
    defparam \temp_array[17]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5595_2_lut (.A(n133_adj_2653[20]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[20]));
    defparam i5595_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7613), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[17] [9]));
    defparam \temp_array[17]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [8]));
    defparam \temp_array[17]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [7]));
    defparam \temp_array[17]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [6]));
    defparam \temp_array[17]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [5]));
    defparam \temp_array[17]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i5 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5594_2_lut (.A(n133_adj_2653[19]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[19]));
    defparam i5594_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [4]));
    defparam \temp_array[17]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7613), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[17] [3]));
    defparam \temp_array[17]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [2]));
    defparam \temp_array[17]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7613), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[17] [1]));
    defparam \temp_array[17]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5593_2_lut (.A(n133_adj_2653[18]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[18]));
    defparam i5593_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5592_2_lut (.A(n133_adj_2653[17]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[17]));
    defparam i5592_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5591_2_lut (.A(n133_adj_2653[16]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[16]));
    defparam i5591_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5590_2_lut (.A(n133_adj_2653[15]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[15]));
    defparam i5590_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5589_2_lut (.A(n133_adj_2653[14]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[14]));
    defparam i5589_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5588_2_lut (.A(n133_adj_2653[13]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[13]));
    defparam i5588_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [15]));
    defparam \temp_array[16]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [14]));
    defparam \temp_array[16]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [13]));
    defparam \temp_array[16]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [12]));
    defparam \temp_array[16]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [11]));
    defparam \temp_array[16]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [10]));
    defparam \temp_array[16]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [9]));
    defparam \temp_array[16]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i9 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5587_2_lut (.A(n133_adj_2653[12]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[12]));
    defparam i5587_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [8]));
    defparam \temp_array[16]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [7]));
    defparam \temp_array[16]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [6]));
    defparam \temp_array[16]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [5]));
    defparam \temp_array[16]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [4]));
    defparam \temp_array[16]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [3]));
    defparam \temp_array[16]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [2]));
    defparam \temp_array[16]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7605), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[16] [1]));
    defparam \temp_array[16]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [15]));
    defparam \temp_array[15]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [14]));
    defparam \temp_array[15]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [13]));
    defparam \temp_array[15]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [12]));
    defparam \temp_array[15]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7601), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[15] [11]));
    defparam \temp_array[15]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [10]));
    defparam \temp_array[15]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [9]));
    defparam \temp_array[15]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [8]));
    defparam \temp_array[15]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [7]));
    defparam \temp_array[15]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [6]));
    defparam \temp_array[15]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i6 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5586_2_lut (.A(n133_adj_2653[11]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[11]));
    defparam i5586_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [5]));
    defparam \temp_array[15]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [4]));
    defparam \temp_array[15]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [3]));
    defparam \temp_array[15]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [2]));
    defparam \temp_array[15]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7601), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[15] [1]));
    defparam \temp_array[15]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [15]));
    defparam \temp_array[14]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [14]));
    defparam \temp_array[14]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [13]));
    defparam \temp_array[14]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [12]));
    defparam \temp_array[14]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [11]));
    defparam \temp_array[14]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [10]));
    defparam \temp_array[14]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [9]));
    defparam \temp_array[14]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [8]));
    defparam \temp_array[14]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [7]));
    defparam \temp_array[14]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [6]));
    defparam \temp_array[14]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7597), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[14] [5]));
    defparam \temp_array[14]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [4]));
    defparam \temp_array[14]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [3]));
    defparam \temp_array[14]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [2]));
    defparam \temp_array[14]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7597), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[14] [1]));
    defparam \temp_array[14]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [15]));
    defparam \temp_array[13]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [14]));
    defparam \temp_array[13]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [13]));
    defparam \temp_array[13]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [12]));
    defparam \temp_array[13]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7593), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[13] [11]));
    defparam \temp_array[13]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [10]));
    defparam \temp_array[13]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [9]));
    defparam \temp_array[13]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [8]));
    defparam \temp_array[13]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [7]));
    defparam \temp_array[13]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i7 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5585_2_lut (.A(n133_adj_2653[10]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[10]));
    defparam i5585_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [6]));
    defparam \temp_array[13]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i6 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5584_2_lut (.A(n133_adj_2653[9]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[9]));
    defparam i5584_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [5]));
    defparam \temp_array[13]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [4]));
    defparam \temp_array[13]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [3]));
    defparam \temp_array[13]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [2]));
    defparam \temp_array[13]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7593), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[13] [1]));
    defparam \temp_array[13]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [15]));
    defparam \temp_array[12]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [14]));
    defparam \temp_array[12]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [13]));
    defparam \temp_array[12]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [12]));
    defparam \temp_array[12]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [11]));
    defparam \temp_array[12]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [10]));
    defparam \temp_array[12]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [9]));
    defparam \temp_array[12]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [8]));
    defparam \temp_array[12]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [7]));
    defparam \temp_array[12]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [6]));
    defparam \temp_array[12]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [5]));
    defparam \temp_array[12]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [4]));
    defparam \temp_array[12]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [3]));
    defparam \temp_array[12]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [2]));
    defparam \temp_array[12]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7581), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[12] [1]));
    defparam \temp_array[12]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [15]));
    defparam \temp_array[11]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [14]));
    defparam \temp_array[11]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [13]));
    defparam \temp_array[11]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [12]));
    defparam \temp_array[11]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [11]));
    defparam \temp_array[11]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [10]));
    defparam \temp_array[11]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [9]));
    defparam \temp_array[11]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [8]));
    defparam \temp_array[11]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [7]));
    defparam \temp_array[11]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [6]));
    defparam \temp_array[11]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [5]));
    defparam \temp_array[11]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i5 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5583_2_lut (.A(n133_adj_2653[8]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[8]));
    defparam i5583_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5582_2_lut (.A(n133_adj_2653[7]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[7]));
    defparam i5582_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [4]));
    defparam \temp_array[11]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [3]));
    defparam \temp_array[11]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i3 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5581_2_lut (.A(n133_adj_2653[6]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[6]));
    defparam i5581_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [2]));
    defparam \temp_array[11]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7549), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[11] [1]));
    defparam \temp_array[11]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5580_2_lut (.A(n133_adj_2653[5]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[5]));
    defparam i5580_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5579_2_lut (.A(n133_adj_2653[4]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[4]));
    defparam i5579_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [15]));
    defparam \temp_array[10]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [14]));
    defparam \temp_array[10]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [13]));
    defparam \temp_array[10]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [12]));
    defparam \temp_array[10]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [11]));
    defparam \temp_array[10]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [10]));
    defparam \temp_array[10]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [9]));
    defparam \temp_array[10]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [8]));
    defparam \temp_array[10]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [7]));
    defparam \temp_array[10]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [6]));
    defparam \temp_array[10]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [5]));
    defparam \temp_array[10]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [4]));
    defparam \temp_array[10]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i4 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5578_2_lut (.A(n133_adj_2653[3]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[3]));
    defparam i5578_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [3]));
    defparam \temp_array[10]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [2]));
    defparam \temp_array[10]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5577_2_lut (.A(n133_adj_2653[2]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[2]));
    defparam i5577_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7543), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[10] [1]));
    defparam \temp_array[10]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [15]));
    defparam \temp_array[9]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [14]));
    defparam \temp_array[9]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [13]));
    defparam \temp_array[9]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [12]));
    defparam \temp_array[9]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [11]));
    defparam \temp_array[9]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [10]));
    defparam \temp_array[9]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [9]));
    defparam \temp_array[9]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [8]));
    defparam \temp_array[9]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [7]));
    defparam \temp_array[9]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [6]));
    defparam \temp_array[9]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [5]));
    defparam \temp_array[9]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [4]));
    defparam \temp_array[9]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [3]));
    defparam \temp_array[9]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [2]));
    defparam \temp_array[9]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7535), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[9] [1]));
    defparam \temp_array[9]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [15]));
    defparam \temp_array[8]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [14]));
    defparam \temp_array[8]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [13]));
    defparam \temp_array[8]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [12]));
    defparam \temp_array[8]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [11]));
    defparam \temp_array[8]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [10]));
    defparam \temp_array[8]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [9]));
    defparam \temp_array[8]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [8]));
    defparam \temp_array[8]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [7]));
    defparam \temp_array[8]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [6]));
    defparam \temp_array[8]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [5]));
    defparam \temp_array[8]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [4]));
    defparam \temp_array[8]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i4 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@3(317[23],317[36])" *) LUT4 i5576_2_lut (.A(n133_adj_2653[1]), 
            .B(stm32_state[0]), .Z(n167_adj_2654[1]));
    defparam i5576_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [3]));
    defparam \temp_array[8]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [2]));
    defparam \temp_array[8]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7663), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[8] [1]));
    defparam \temp_array[8]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [15]));
    defparam \temp_array[7]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [14]));
    defparam \temp_array[7]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [13]));
    defparam \temp_array[7]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [12]));
    defparam \temp_array[7]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [11]));
    defparam \temp_array[7]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [10]));
    defparam \temp_array[7]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [9]));
    defparam \temp_array[7]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [8]));
    defparam \temp_array[7]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [7]));
    defparam \temp_array[7]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [6]));
    defparam \temp_array[7]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [5]));
    defparam \temp_array[7]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [4]));
    defparam \temp_array[7]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [3]));
    defparam \temp_array[7]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [2]));
    defparam \temp_array[7]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7643), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[7] [1]));
    defparam \temp_array[7]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [15]));
    defparam \temp_array[6]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [14]));
    defparam \temp_array[6]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [13]));
    defparam \temp_array[6]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [12]));
    defparam \temp_array[6]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [11]));
    defparam \temp_array[6]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [10]));
    defparam \temp_array[6]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [9]));
    defparam \temp_array[6]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [8]));
    defparam \temp_array[6]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [7]));
    defparam \temp_array[6]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [6]));
    defparam \temp_array[6]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [5]));
    defparam \temp_array[6]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [4]));
    defparam \temp_array[6]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [3]));
    defparam \temp_array[6]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [2]));
    defparam \temp_array[6]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7627), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[6] [1]));
    defparam \temp_array[6]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [15]));
    defparam \temp_array[5]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7611), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[5] [14]));
    defparam \temp_array[5]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [13]));
    defparam \temp_array[5]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [12]));
    defparam \temp_array[5]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [11]));
    defparam \temp_array[5]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [10]));
    defparam \temp_array[5]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [9]));
    defparam \temp_array[5]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [8]));
    defparam \temp_array[5]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [7]));
    defparam \temp_array[5]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [6]));
    defparam \temp_array[5]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [5]));
    defparam \temp_array[5]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [4]));
    defparam \temp_array[5]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [3]));
    defparam \temp_array[5]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7611), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[5] [2]));
    defparam \temp_array[5]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7611), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[5] [1]));
    defparam \temp_array[5]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [15]));
    defparam \temp_array[4]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [14]));
    defparam \temp_array[4]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [13]));
    defparam \temp_array[4]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [12]));
    defparam \temp_array[4]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [11]));
    defparam \temp_array[4]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [10]));
    defparam \temp_array[4]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [9]));
    defparam \temp_array[4]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [8]));
    defparam \temp_array[4]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [7]));
    defparam \temp_array[4]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [6]));
    defparam \temp_array[4]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [5]));
    defparam \temp_array[4]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [4]));
    defparam \temp_array[4]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7599), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[4] [3]));
    defparam \temp_array[4]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i3 .SRMODE = "ASYNC";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n14563), .CI0(n14563), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n20575), 
            .CI1(n20575), .CO0(n20575), .CO1(n14565), .S0(n133_adj_2653[29]), 
            .S1(n133_adj_2653[30]));
    defparam stm32_counter_1451_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n14561), .CI0(n14561), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n20572), 
            .CI1(n20572), .CO0(n20572), .CO1(n14563), .S0(n133_adj_2653[27]), 
            .S1(n133_adj_2653[28]));
    defparam stm32_counter_1451_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n14559), .CI0(n14559), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n20569), 
            .CI1(n20569), .CO0(n20569), .CO1(n14561), .S0(n133_adj_2653[25]), 
            .S1(n133_adj_2653[26]));
    defparam stm32_counter_1451_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n14557), .CI0(n14557), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n20566), 
            .CI1(n20566), .CO0(n20566), .CO1(n14559), .S0(n133_adj_2653[23]), 
            .S1(n133_adj_2653[24]));
    defparam stm32_counter_1451_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7599), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[4] [2]));
    defparam \temp_array[4]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7599), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[4] [1]));
    defparam \temp_array[4]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [15]));
    defparam \temp_array[3]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [14]));
    defparam \temp_array[3]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [13]));
    defparam \temp_array[3]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [12]));
    defparam \temp_array[3]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [11]));
    defparam \temp_array[3]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [10]));
    defparam \temp_array[3]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [9]));
    defparam \temp_array[3]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [8]));
    defparam \temp_array[3]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [7]));
    defparam \temp_array[3]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [6]));
    defparam \temp_array[3]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [5]));
    defparam \temp_array[3]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [4]));
    defparam \temp_array[3]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [3]));
    defparam \temp_array[3]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [2]));
    defparam \temp_array[3]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7591), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[3] [1]));
    defparam \temp_array[3]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [15]));
    defparam \temp_array[2]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [14]));
    defparam \temp_array[2]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [13]));
    defparam \temp_array[2]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [12]));
    defparam \temp_array[2]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [11]));
    defparam \temp_array[2]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [10]));
    defparam \temp_array[2]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [9]));
    defparam \temp_array[2]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [8]));
    defparam \temp_array[2]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [7]));
    defparam \temp_array[2]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [6]));
    defparam \temp_array[2]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [5]));
    defparam \temp_array[2]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [4]));
    defparam \temp_array[2]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [3]));
    defparam \temp_array[2]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [2]));
    defparam \temp_array[2]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7587), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[2] [1]));
    defparam \temp_array[2]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [15]));
    defparam \temp_array[1]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [14]));
    defparam \temp_array[1]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [13]));
    defparam \temp_array[1]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [12]));
    defparam \temp_array[1]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [11]));
    defparam \temp_array[1]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [10]));
    defparam \temp_array[1]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [9]));
    defparam \temp_array[1]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [8]));
    defparam \temp_array[1]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [7]));
    defparam \temp_array[1]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [6]));
    defparam \temp_array[1]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [5]));
    defparam \temp_array[1]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [4]));
    defparam \temp_array[1]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [3]));
    defparam \temp_array[1]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [2]));
    defparam \temp_array[1]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7585), .CK(i_clk_c), .SR(o_reset_c), .Q(\temp_array[1] [1]));
    defparam \temp_array[1]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i1 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n3), 
            .SP(n10457), .CK(i_clk_c), .SR(o_reset_c), .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n10317), 
            .SP(n10457), .CK(i_clk_c), .SR(o_reset_c), .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n16152), 
            .SP(n10457), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5513_2_lut (.A(NUM_DATA[2]), 
            .B(o_reset_c), .Z(NUM_DATA[2]));
    defparam i5513_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5514_2_lut (.A(NUM_DATA[3]), 
            .B(o_reset_c), .Z(NUM_DATA[3]));
    defparam i5514_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5515_2_lut (.A(NUM_DATA[4]), 
            .B(o_reset_c), .Z(NUM_DATA[4]));
    defparam i5515_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))", lineinfo="@3(263[3],361[11])" *) LUT4 i5516_2_lut (.A(NUM_DATA[5]), 
            .B(o_reset_c), .Z(NUM_DATA[5]));
    defparam i5516_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5517_2_lut (.A(NUM_DATA[6]), 
            .B(o_reset_c), .Z(NUM_DATA[6]));
    defparam i5517_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5518_2_lut (.A(NUM_DATA[7]), 
            .B(o_reset_c), .Z(NUM_DATA[7]));
    defparam i5518_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5519_2_lut (.A(NUM_DATA[8]), 
            .B(o_reset_c), .Z(NUM_DATA[8]));
    defparam i5519_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5520_2_lut (.A(NUM_DATA[9]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[9]));
    defparam i5520_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5521_2_lut (.A(NUM_DATA[10]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[10]));
    defparam i5521_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5522_2_lut (.A(NUM_DATA[11]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[11]));
    defparam i5522_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5523_2_lut (.A(NUM_DATA[12]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[12]));
    defparam i5523_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5524_2_lut (.A(NUM_DATA[13]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[13]));
    defparam i5524_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5525_2_lut (.A(NUM_DATA[14]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[14]));
    defparam i5525_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5526_2_lut (.A(NUM_DATA[15]), 
            .B(maxfan_replicated_net_1431), .Z(NUM_DATA[15]));
    defparam i5526_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5527_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[16]));
    defparam i5527_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5528_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[17]));
    defparam i5528_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5529_2_lut (.A(NUM_DATA[18]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[18]));
    defparam i5529_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5530_2_lut (.A(NUM_DATA[19]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[19]));
    defparam i5530_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5531_2_lut (.A(NUM_DATA[20]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[20]));
    defparam i5531_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5532_2_lut (.A(NUM_DATA[21]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[21]));
    defparam i5532_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5533_2_lut (.A(NUM_DATA[22]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[22]));
    defparam i5533_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5534_2_lut (.A(NUM_DATA[23]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[23]));
    defparam i5534_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5535_2_lut (.A(NUM_DATA[24]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[24]));
    defparam i5535_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(C))+!A (C)))", lineinfo="@3(285[2],360[10])" *) LUT4 i9726_4_lut_3_lut (.A(n10311), 
            .B(n13), .C(n5), .Z(n10457));
    defparam i9726_4_lut_3_lut.INIT = "0x0707";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5536_2_lut (.A(NUM_DATA[25]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[25]));
    defparam i5536_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5537_2_lut (.A(NUM_DATA[26]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[26]));
    defparam i5537_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5538_2_lut (.A(NUM_DATA[27]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[27]));
    defparam i5538_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5539_2_lut (.A(NUM_DATA[28]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[28]));
    defparam i5539_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5540_2_lut (.A(NUM_DATA[29]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[29]));
    defparam i5540_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5541_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[30]));
    defparam i5541_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5542_2_lut (.A(NUM_DATA[31]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[31]));
    defparam i5542_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(n12), .D(n13_adj_2588), .Z(n7587));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B)+!A (B+!(C)))" *) LUT4 i1_3_lut (.A(n2031), .B(int_RHD_TX_DV), 
            .C(n1692[0]), .Z(n9));
    defparam i1_3_lut.INIT = "0xcdcd";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n7603), .CK(i_clk_c), .SR(o_reset_c), .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(\temp_array[31] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "RESET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(\temp_array[31] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "RESET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(\temp_array[31] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "RESET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@3(307[9],307[10])" *) LUT4 i1_2_lut_3_lut (.A(stm32_state[1]), 
            .B(n10324), .C(n1215), .Z(n11395));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@3(349[9],349[10])" *) LUT4 select_94_Select_3_i3_2_lut_3_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[0]), .C(int_STM32_TX_Ready), .D(n12350), .Z(n3));
    defparam select_94_Select_3_i3_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(\temp_array[31] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "RESET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(\temp_array[31] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "RESET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(\temp_array[31] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "RESET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(\temp_array[31] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "RESET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(\temp_array[31] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "RESET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(\temp_array[31] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "RESET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(\temp_array[31] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "RESET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(\temp_array[31] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "RESET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(\temp_array[31] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "RESET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(\temp_array[31] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "RESET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(\temp_array[31] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "RESET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(\temp_array[31] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "RESET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(\temp_array[30] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "RESET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(\temp_array[30] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "RESET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(\temp_array[30] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "RESET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(\temp_array[30] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "RESET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(\temp_array[30] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "RESET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(\temp_array[30] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "RESET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(\temp_array[30] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "RESET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(\temp_array[30] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "RESET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(\temp_array[30] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "RESET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(\temp_array[30] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "RESET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(\temp_array[30] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "RESET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(\temp_array[30] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "RESET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(\temp_array[30] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "RESET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(\temp_array[30] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "RESET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(\temp_array[30] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "RESET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(\temp_array[30] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "RESET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(\temp_array[29] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "RESET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(\temp_array[29] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "RESET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(\temp_array[29] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "RESET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(\temp_array[29] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "RESET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(\temp_array[29] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "RESET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(\temp_array[29] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "RESET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(\temp_array[29] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "RESET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(\temp_array[29] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "RESET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(\temp_array[29] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "RESET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(\temp_array[29] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "RESET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(\temp_array[29] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "RESET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(\temp_array[29] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "RESET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(\temp_array[29] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "RESET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(\temp_array[29] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "RESET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(\temp_array[29] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "RESET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(\temp_array[29] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "RESET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(\temp_array[28] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "RESET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(\temp_array[28] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "RESET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(\temp_array[28] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "RESET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(\temp_array[28] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "RESET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(\temp_array[28] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "RESET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(\temp_array[28] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "RESET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(\temp_array[28] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "RESET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(\temp_array[28] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "RESET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(\temp_array[28] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "RESET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(\temp_array[28] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "RESET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(\temp_array[28] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "RESET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(\temp_array[28] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "RESET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(\temp_array[28] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "RESET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(\temp_array[28] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "RESET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(\temp_array[28] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "RESET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(\temp_array[28] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "RESET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(\temp_array[27] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "RESET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(\temp_array[27] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "RESET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(\temp_array[27] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "RESET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(\temp_array[27] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "RESET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(\temp_array[27] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "RESET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(\temp_array[27] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "RESET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(\temp_array[27] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "RESET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(\temp_array[27] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "RESET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(\temp_array[27] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "RESET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(\temp_array[27] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "RESET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(\temp_array[27] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "RESET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(\temp_array[27] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "RESET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(\temp_array[27] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "RESET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(\temp_array[27] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "RESET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(\temp_array[27] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "RESET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(\temp_array[27] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "RESET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(\temp_array[26] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "RESET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(\temp_array[26] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "RESET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(\temp_array[26] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "RESET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(\temp_array[26] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "RESET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(\temp_array[26] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "RESET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(\temp_array[26] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "RESET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(\temp_array[26] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "RESET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(\temp_array[26] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "RESET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(\temp_array[26] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "RESET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(\temp_array[26] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "RESET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(\temp_array[26] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "RESET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(\temp_array[26] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "RESET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(\temp_array[26] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "RESET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(\temp_array[26] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "RESET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(\temp_array[26] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "RESET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(\temp_array[26] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "RESET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(\temp_array[25] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "RESET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(\temp_array[25] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "RESET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(\temp_array[25] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "RESET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(\temp_array[25] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "RESET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(\temp_array[25] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "RESET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(\temp_array[25] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "RESET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(\temp_array[25] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "RESET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(\temp_array[25] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "RESET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(\temp_array[25] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "RESET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(\temp_array[25] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "RESET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(\temp_array[25] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "RESET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(\temp_array[25] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "RESET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(\temp_array[25] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "RESET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(\temp_array[25] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "RESET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(\temp_array[25] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "RESET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(\temp_array[25] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "RESET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(\temp_array[24] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "RESET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(\temp_array[24] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "RESET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(\temp_array[24] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "RESET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(\temp_array[24] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "RESET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(\temp_array[24] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "RESET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(\temp_array[24] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "RESET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(\temp_array[24] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "RESET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(\temp_array[24] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "RESET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(\temp_array[24] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "RESET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(\temp_array[24] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "RESET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(\temp_array[24] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "RESET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(\temp_array[24] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "RESET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(\temp_array[24] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "RESET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(\temp_array[24] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "RESET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(\temp_array[24] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "RESET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(\temp_array[24] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "RESET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(\temp_array[23] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "RESET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(\temp_array[23] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "RESET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(\temp_array[23] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "RESET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(\temp_array[23] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "RESET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(\temp_array[23] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "RESET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(\temp_array[23] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "RESET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(\temp_array[23] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "RESET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(\temp_array[23] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "RESET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(\temp_array[23] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "RESET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(\temp_array[23] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "RESET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(\temp_array[23] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "RESET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(\temp_array[23] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "RESET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(\temp_array[23] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "RESET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(\temp_array[23] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "RESET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(\temp_array[23] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "RESET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(\temp_array[23] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "RESET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(\temp_array[22] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "RESET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(\temp_array[22] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "RESET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(\temp_array[22] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "RESET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(\temp_array[22] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "RESET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(\temp_array[22] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "RESET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(\temp_array[22] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "RESET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(\temp_array[22] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "RESET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(\temp_array[22] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "RESET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(\temp_array[22] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "RESET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(\temp_array[22] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "RESET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(\temp_array[22] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "RESET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(\temp_array[22] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "RESET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(\temp_array[22] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "RESET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(\temp_array[22] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "RESET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(\temp_array[22] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "RESET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(\temp_array[22] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "RESET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(\temp_array[21] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "RESET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(\temp_array[21] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "RESET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(\temp_array[21] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "RESET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(\temp_array[21] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "RESET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(\temp_array[21] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "RESET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(\temp_array[21] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "RESET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(\temp_array[21] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "RESET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(\temp_array[21] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "RESET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(\temp_array[21] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "RESET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(\temp_array[21] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "RESET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(\temp_array[21] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "RESET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(\temp_array[21] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "RESET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(\temp_array[21] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "RESET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(\temp_array[21] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "RESET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(\temp_array[21] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "RESET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(\temp_array[21] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "RESET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(\temp_array[20] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "RESET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(\temp_array[20] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "RESET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(\temp_array[20] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "RESET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(\temp_array[20] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "RESET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(\temp_array[20] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "RESET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(\temp_array[20] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "RESET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(\temp_array[20] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "RESET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(\temp_array[20] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "RESET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(\temp_array[20] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "RESET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(\temp_array[20] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "RESET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(\temp_array[20] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "RESET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(\temp_array[20] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "RESET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(\temp_array[20] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "RESET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(\temp_array[20] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "RESET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(\temp_array[20] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "RESET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(\temp_array[20] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "RESET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(\temp_array[19] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "RESET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(\temp_array[19] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "RESET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(\temp_array[19] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "RESET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(\temp_array[19] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "RESET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(\temp_array[19] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "RESET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(\temp_array[19] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "RESET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(\temp_array[19] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "RESET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(\temp_array[19] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "RESET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(\temp_array[19] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "RESET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(\temp_array[19] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "RESET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(\temp_array[19] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "RESET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(\temp_array[19] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "RESET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(\temp_array[19] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "RESET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(\temp_array[19] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "RESET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(\temp_array[19] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "RESET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(\temp_array[19] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "RESET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(\temp_array[18] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "RESET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(\temp_array[18] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "RESET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(\temp_array[18] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "RESET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(\temp_array[18] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "RESET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(\temp_array[18] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "RESET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(\temp_array[18] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "RESET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(\temp_array[18] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "RESET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(\temp_array[18] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "RESET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(\temp_array[18] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "RESET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(\temp_array[18] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "RESET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(\temp_array[18] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "RESET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(\temp_array[18] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "RESET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(\temp_array[18] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "RESET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(\temp_array[18] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "RESET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(\temp_array[18] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "RESET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(\temp_array[18] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "RESET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(\temp_array[17] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "RESET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(\temp_array[17] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "RESET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(\temp_array[17] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "RESET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(\temp_array[17] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "RESET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(\temp_array[17] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "RESET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(\temp_array[17] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "RESET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(\temp_array[17] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "RESET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(\temp_array[17] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "RESET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(\temp_array[17] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "RESET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(\temp_array[17] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "RESET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(\temp_array[17] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "RESET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(\temp_array[17] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "RESET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(\temp_array[17] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "RESET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(\temp_array[17] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "RESET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(\temp_array[17] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "RESET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(\temp_array[17] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "RESET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(\temp_array[16] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "RESET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(\temp_array[16] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "RESET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(\temp_array[16] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "RESET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(\temp_array[16] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "RESET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(\temp_array[16] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "RESET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(\temp_array[16] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "RESET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(\temp_array[16] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "RESET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(\temp_array[16] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "RESET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(\temp_array[16] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "RESET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(\temp_array[16] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "RESET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(\temp_array[16] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "RESET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(\temp_array[16] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "RESET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(\temp_array[16] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "RESET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(\temp_array[16] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "RESET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(\temp_array[16] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "RESET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(\temp_array[16] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "RESET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(\temp_array[15] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "RESET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(\temp_array[15] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "RESET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(\temp_array[15] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "RESET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(\temp_array[15] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "RESET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(\temp_array[15] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "RESET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(\temp_array[15] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "RESET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(\temp_array[15] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "RESET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(\temp_array[15] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "RESET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(\temp_array[15] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "RESET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(\temp_array[15] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "RESET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(\temp_array[15] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "RESET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(\temp_array[15] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "RESET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(\temp_array[15] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "RESET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(\temp_array[15] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "RESET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(\temp_array[15] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "RESET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(\temp_array[15] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "RESET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(\temp_array[14] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "RESET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(\temp_array[14] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "RESET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(\temp_array[14] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "RESET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(\temp_array[14] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "RESET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(\temp_array[14] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "RESET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(\temp_array[14] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "RESET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(\temp_array[14] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "RESET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(\temp_array[14] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "RESET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(\temp_array[14] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "RESET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(\temp_array[14] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "RESET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(\temp_array[14] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "RESET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(\temp_array[14] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "RESET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(\temp_array[14] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "RESET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(\temp_array[14] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "RESET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(\temp_array[14] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "RESET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(\temp_array[14] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "RESET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(\temp_array[13] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "RESET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(\temp_array[13] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "RESET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(\temp_array[13] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "RESET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(\temp_array[13] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "RESET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(\temp_array[13] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "RESET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(\temp_array[13] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "RESET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(\temp_array[13] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "RESET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(\temp_array[13] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "RESET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(\temp_array[13] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "RESET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(\temp_array[13] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "RESET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(\temp_array[13] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "RESET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(\temp_array[13] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "RESET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(\temp_array[13] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "RESET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(\temp_array[13] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "RESET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(\temp_array[13] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "RESET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(\temp_array[13] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "RESET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(\temp_array[12] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "RESET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(\temp_array[12] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "RESET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(\temp_array[12] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "RESET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(\temp_array[12] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "RESET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(\temp_array[12] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "RESET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(\temp_array[12] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "RESET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(\temp_array[12] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "RESET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(\temp_array[12] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "RESET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(\temp_array[12] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "RESET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(\temp_array[12] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "RESET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(\temp_array[12] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "RESET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(\temp_array[12] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "RESET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(\temp_array[12] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "RESET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(\temp_array[12] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "RESET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(\temp_array[12] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "RESET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(\temp_array[12] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "RESET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(\temp_array[11] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "RESET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(\temp_array[11] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "RESET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(\temp_array[11] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "RESET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(\temp_array[11] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "RESET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(\temp_array[11] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "RESET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(\temp_array[11] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "RESET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(\temp_array[11] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "RESET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(\temp_array[11] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "RESET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(\temp_array[11] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "RESET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(\temp_array[11] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "RESET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(\temp_array[11] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "RESET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(\temp_array[11] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "RESET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(\temp_array[11] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "RESET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(\temp_array[11] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "RESET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(\temp_array[11] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "RESET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(\temp_array[11] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "RESET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(\temp_array[10] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "RESET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(\temp_array[10] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "RESET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(\temp_array[10] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "RESET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(\temp_array[10] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "RESET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(\temp_array[10] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "RESET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(\temp_array[10] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "RESET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(\temp_array[10] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "RESET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(\temp_array[10] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "RESET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(\temp_array[10] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "RESET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(\temp_array[10] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "RESET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(\temp_array[10] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "RESET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(\temp_array[10] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "RESET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(\temp_array[10] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "RESET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(\temp_array[10] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "RESET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(\temp_array[10] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "RESET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(\temp_array[10] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "RESET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(\temp_array[9] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "RESET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(\temp_array[9] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "RESET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(\temp_array[9] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "RESET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(\temp_array[9] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "RESET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(\temp_array[9] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "RESET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(\temp_array[9] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "RESET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(\temp_array[9] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "RESET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(\temp_array[9] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "RESET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(\temp_array[9] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "RESET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(\temp_array[9] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "RESET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(\temp_array[9] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "RESET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(\temp_array[9] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "RESET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(\temp_array[9] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "RESET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(\temp_array[9] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "RESET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(\temp_array[9] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "RESET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(\temp_array[9] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "RESET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(\temp_array[8] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "RESET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(\temp_array[8] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "RESET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(\temp_array[8] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "RESET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(\temp_array[8] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "RESET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(\temp_array[8] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "RESET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(\temp_array[8] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "RESET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(\temp_array[8] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "RESET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(\temp_array[8] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "RESET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(\temp_array[8] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "RESET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(\temp_array[8] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "RESET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(\temp_array[8] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "RESET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(\temp_array[8] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "RESET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(\temp_array[8] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "RESET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(\temp_array[8] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "RESET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(\temp_array[8] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "RESET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(\temp_array[8] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "RESET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(\temp_array[7] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "RESET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(\temp_array[7] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "RESET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(\temp_array[7] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "RESET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(\temp_array[7] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "RESET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(\temp_array[7] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "RESET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(\temp_array[7] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "RESET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(\temp_array[7] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "RESET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(\temp_array[7] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "RESET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(\temp_array[7] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "RESET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(\temp_array[7] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "RESET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(\temp_array[7] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "RESET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(\temp_array[7] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "RESET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(\temp_array[7] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "RESET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(\temp_array[7] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "RESET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(\temp_array[7] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "RESET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(\temp_array[7] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "RESET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(\temp_array[6] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "RESET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(\temp_array[6] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "RESET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(\temp_array[6] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "RESET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(\temp_array[6] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "RESET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(\temp_array[6] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "RESET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(\temp_array[6] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "RESET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(\temp_array[6] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "RESET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(\temp_array[6] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "RESET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(\temp_array[6] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "RESET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(\temp_array[6] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "RESET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(\temp_array[6] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "RESET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(\temp_array[6] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "RESET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(\temp_array[6] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "RESET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(\temp_array[6] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "RESET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(\temp_array[6] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "RESET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(\temp_array[6] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "RESET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(\temp_array[5] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "RESET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(\temp_array[5] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "RESET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(\temp_array[5] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "RESET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(\temp_array[5] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "RESET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(\temp_array[5] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "RESET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(\temp_array[5] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "RESET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(\temp_array[5] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "RESET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(\temp_array[5] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "RESET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(\temp_array[5] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "RESET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(\temp_array[5] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "RESET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(\temp_array[5] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "RESET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(\temp_array[5] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "RESET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(\temp_array[5] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "RESET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(\temp_array[5] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "RESET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(\temp_array[5] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "RESET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(\temp_array[5] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(o_reset_c), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "RESET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(\temp_array[4] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "RESET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(\temp_array[4] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "RESET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(\temp_array[4] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "RESET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(\temp_array[4] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "RESET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(\temp_array[4] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "RESET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(\temp_array[4] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "RESET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(\temp_array[4] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "RESET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(\temp_array[4] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "RESET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(\temp_array[4] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "RESET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(\temp_array[4] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "RESET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(\temp_array[4] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "RESET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(\temp_array[4] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "RESET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(\temp_array[4] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "RESET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(\temp_array[4] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "RESET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(\temp_array[4] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "RESET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(\temp_array[4] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "RESET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(\temp_array[3] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "RESET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(\temp_array[3] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "RESET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(\temp_array[3] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "RESET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(\temp_array[3] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "RESET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(\temp_array[3] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "RESET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(\temp_array[3] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "RESET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(\temp_array[3] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "RESET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(\temp_array[3] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "RESET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(\temp_array[3] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "RESET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(\temp_array[3] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "RESET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(\temp_array[3] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "RESET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(\temp_array[3] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "RESET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(\temp_array[3] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "RESET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(\temp_array[3] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "RESET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(\temp_array[3] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "RESET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(\temp_array[3] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "RESET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(\temp_array[2] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "RESET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(\temp_array[2] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "RESET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(\temp_array[2] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "RESET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(\temp_array[2] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "RESET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(\temp_array[2] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "RESET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(\temp_array[2] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "RESET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(\temp_array[2] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "RESET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(\temp_array[2] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "RESET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(\temp_array[2] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "RESET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(\temp_array[2] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "RESET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(\temp_array[2] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "RESET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(\temp_array[2] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "RESET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(\temp_array[2] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "RESET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(\temp_array[2] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "RESET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(\temp_array[2] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "RESET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(\temp_array[2] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "RESET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(\temp_array[1] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "RESET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(\temp_array[1] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "RESET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(\temp_array[1] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "RESET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(\temp_array[1] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "RESET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(\temp_array[1] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "RESET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(\temp_array[1] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "RESET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(\temp_array[1] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "RESET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(\temp_array[1] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "RESET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(\temp_array[1] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "RESET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(\temp_array[1] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "RESET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(\temp_array[1] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "RESET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(\temp_array[1] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "RESET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(\temp_array[1] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "RESET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(\temp_array[1] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "RESET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(\temp_array[1] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "RESET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(\temp_array[1] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "RESET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(\temp_array[0] [0]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "RESET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(\temp_array[0] [1]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "RESET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(\temp_array[0] [2]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "RESET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(\temp_array[0] [3]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "RESET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(\temp_array[0] [4]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "RESET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(\temp_array[0] [5]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "RESET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(\temp_array[0] [6]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "RESET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(\temp_array[0] [7]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "RESET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(\temp_array[0] [8]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "RESET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(\temp_array[0] [9]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "RESET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(\temp_array[0] [10]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "RESET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(\temp_array[0] [11]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "RESET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(\temp_array[0] [12]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "RESET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(\temp_array[0] [13]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "RESET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(\temp_array[0] [14]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "RESET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(\temp_array[0] [15]), 
            .SP(n7575), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "RESET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i2 (.D(index[0]), 
            .SP(n7595), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i2.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@3(380[9],416[16])" *) LUT4 i5404_2_lut (.A(int_RHD_TX_Byte[15]), 
            .B(n7595), .Z(n11125));
    defparam i5404_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C)+!B))", lineinfo="@3(349[9],349[10])" *) LUT4 i1_2_lut_3_lut_adj_32 (.A(stm32_state[3]), 
            .B(stm32_state[0]), .C(stm32_state[2]), .Z(n10324));
    defparam i1_2_lut_3_lut_adj_32.INIT = "0xfbfb";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@3(349[9],349[10])" *) LUT4 i5504_2_lut_3_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[0]), .C(int_STM32_TX_Ready), .D(n12350), .Z(n12482));
    defparam i5504_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i3 (.D(index[1]), 
            .SP(n7595), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i4 (.D(index[2]), 
            .SP(n7595), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i5 (.D(n9546[12]), 
            .SP(n7595), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[12]));
    defparam int_RHD_TX_Byte__i5.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i6 (.D(n11125), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i6.SRMODE = "ASYNC";
    (* lut_function="(A+(((D)+!C)+!B))", lineinfo="@3(349[9],349[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_33 (.A(stm32_state[3]), 
            .B(stm32_state[0]), .C(stm32_state[2]), .D(stm32_state[1]), 
            .Z(n10332));
    defparam i1_2_lut_3_lut_4_lut_adj_33.INIT = "0xffbf";
    (* lut_function="(A (B)+!A (B (C)))", lineinfo="@3(390[55],390[60])" *) LUT4 i5405_3_lut (.A(index[0]), 
            .B(index[2]), .C(index[1]), .Z(n9546[12]));
    defparam i5405_3_lut.INIT = "0xc8c8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ state_i0_i0 (.D(n6), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net_2), .Q(state[0]));
    defparam state_i0_i0.REGSET = "RESET";
    defparam state_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ state_i0_i1 (.D(n11121), 
            .SP(VCC_net), .CK(i_clk_c), .SR(GND_net_2), .Q(state[1]));
    defparam state_i0_i1.REGSET = "RESET";
    defparam state_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [1]));
    defparam \temp_array[0]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [2]));
    defparam \temp_array[0]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [3]));
    defparam \temp_array[0]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [4]));
    defparam \temp_array[0]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [5]));
    defparam \temp_array[0]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [6]));
    defparam \temp_array[0]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [7]));
    defparam \temp_array[0]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [8]));
    defparam \temp_array[0]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [9]));
    defparam \temp_array[0]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [10]));
    defparam \temp_array[0]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[0] [11]));
    defparam \temp_array[0]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[0] [12]));
    defparam \temp_array[0]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[0] [13]));
    defparam \temp_array[0]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[0] [14]));
    defparam \temp_array[0]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7583), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\temp_array[0] [15]));
    defparam \temp_array[0]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i1 (.D(n167_adj_2654[1]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[1]));
    defparam stm32_counter_1451__i1.REGSET = "RESET";
    defparam stm32_counter_1451__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))" *) LUT4 i3_2_lut (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .Z(n10_adj_2589));
    defparam i3_2_lut.INIT = "0x4444";
    (* lut_function="(!((B)+!A))" *) LUT4 i3_2_lut_adj_34 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .Z(n10_adj_2590));
    defparam i3_2_lut_adj_34.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(n9_adj_2591), .B(n10_adj_2590), 
            .C(n11), .Z(n7593));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut_adj_35 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .Z(n11_adj_2592));
    defparam i3_2_lut_adj_35.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4_2_lut (.A(stm32_counter[0]), 
            .B(n8_adj_2593), .Z(n11_adj_2594));
    defparam i4_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B))", lineinfo="@3(302[9],302[10])" *) LUT4 i1_2_lut_adj_36 (.A(stm32_state[1]), 
            .B(n10324), .Z(n10326));
    defparam i1_2_lut_adj_36.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2_2_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .Z(n9_adj_2591));
    defparam i2_2_lut.INIT = "0x4444";
    (* lut_function="(A (B (C)+!B !((D)+!C)))" *) LUT4 i8792_4_lut (.A(n10332), 
            .B(n10311), .C(n10326), .D(n12350), .Z(n16703));
    defparam i8792_4_lut.INIT = "0x80a0";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_4_lut (.A(n11395), .B(n10315), 
            .C(n16703), .D(n12482), .Z(n16152));
    defparam i1_4_lut.INIT = "0xbfff";
    (* lut_function="((B+!(C+(D)))+!A)" *) LUT4 i1_4_lut_adj_37 (.A(stm32_state[0]), 
            .B(int_STM32_TX_DV), .C(n10281), .D(n1580[0]), .Z(n16150));
    defparam i1_4_lut_adj_37.INIT = "0xdddf";
    (* lut_function="(!(A (C)+!A (B+!(C (D)))))" *) LUT4 i38_4_lut (.A(stm32_state[2]), 
            .B(n1215), .C(stm32_state[1]), .D(stm32_state[0]), .Z(n32));
    defparam i38_4_lut.INIT = "0x1a0a";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut_adj_38 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .Z(n10_adj_2595));
    defparam i3_2_lut_adj_38.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut_adj_39 (.A(stm32_counter[0]), 
            .B(n8_adj_2593), .Z(n11));
    defparam i4_2_lut_adj_39.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut_adj_40 (.A(n11), 
            .B(stm32_counter[4]), .C(n10_adj_2595), .D(stm32_counter[3]), 
            .Z(n7643));
    defparam i3_4_lut_adj_40.INIT = "0x0020";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))" *) LUT4 i1_4_lut_adj_41 (.A(stm32_state[3]), 
            .B(n12350), .C(n32), .D(n16150), .Z(n10317));
    defparam i1_4_lut_adj_41.INIT = "0x5450";
    (* lut_function="(A+(B))" *) LUT4 i5388_2_lut (.A(stm32_counter[1]), .B(stm32_counter[0]), 
            .Z(n12366));
    defparam i5388_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut_adj_42 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .Z(n12_adj_2596));
    defparam i4_2_lut_adj_42.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i4_2_lut_adj_43 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .Z(n12));
    defparam i4_2_lut_adj_43.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5372_2_lut (.A(stm32_state[2]), .B(stm32_state[1]), 
            .Z(n12350));
    defparam i5372_2_lut.INIT = "0x8888";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_44 (.A(n13_adj_2588), 
            .B(n12), .C(stm32_counter[2]), .D(stm32_counter[3]), .Z(n7627));
    defparam i1_2_lut_3_lut_4_lut_adj_44.INIT = "0x0080";
    (* lut_function="(!(A+(B)))" *) LUT4 i9769_2_lut (.A(int_STM32_TX_DV), 
            .B(n11623), .Z(n88));
    defparam i9769_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i9775_2_lut (.A(int_RHD_TX_DV), .B(n3_adj_2597), 
            .Z(n44_adj_2598));
    defparam i9775_2_lut.INIT = "0x1111";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_45 (.A(n1215), .B(n85), 
            .Z(n10290));
    defparam i1_2_lut_adj_45.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4_2_lut_adj_46 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .Z(n12_adj_2599));
    defparam i4_2_lut_adj_46.INIT = "0x4444";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n14555), .CI0(n14555), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n20563), 
            .CI1(n20563), .CO0(n20563), .CO1(n14557), .S0(n133_adj_2653[21]), 
            .S1(n133_adj_2653[22]));
    defparam stm32_counter_1451_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n14553), .CI0(n14553), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n20560), 
            .CI1(n20560), .CO0(n20560), .CO1(n14555), .S0(n133_adj_2653[19]), 
            .S1(n133_adj_2653[20]));
    defparam stm32_counter_1451_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n14551), .CI0(n14551), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n20557), 
            .CI1(n20557), .CO0(n20557), .CO1(n14553), .S0(n133_adj_2653[17]), 
            .S1(n133_adj_2653[18]));
    defparam stm32_counter_1451_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n14549), .CI0(n14549), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n20554), 
            .CI1(n20554), .CO0(n20554), .CO1(n14551), .S0(n133_adj_2653[15]), 
            .S1(n133_adj_2653[16]));
    defparam stm32_counter_1451_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n14547), .CI0(n14547), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n20551), 
            .CI1(n20551), .CO0(n20551), .CO1(n14549), .S0(n133_adj_2653[13]), 
            .S1(n133_adj_2653[14]));
    defparam stm32_counter_1451_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(294[3],359[13])" *) LUT4 i1426_2_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n48));
    defparam i1426_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i6_3_lut (.A(n4_adj_2600), 
            .B(NUM_DATA[2]), .C(stm32_counter[2]), .Z(n6_adj_2601));
    defparam LessThan_11_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i8_3_lut (.A(n6_adj_2601), 
            .B(NUM_DATA[3]), .C(stm32_counter[3]), .Z(n8_adj_2602));
    defparam LessThan_11_i8_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n14545), .CI0(n14545), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n20548), 
            .CI1(n20548), .CO0(n20548), .CO1(n14547), .S0(n133_adj_2653[11]), 
            .S1(n133_adj_2653[12]));
    defparam stm32_counter_1451_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i10_3_lut (.A(n8_adj_2602), 
            .B(NUM_DATA[4]), .C(stm32_counter[4]), .Z(n10_adj_2603));
    defparam LessThan_11_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i12_3_lut (.A(n10_adj_2603), 
            .B(NUM_DATA[5]), .C(stm32_counter[5]), .Z(n12_adj_2604));
    defparam LessThan_11_i12_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n14543), .CI0(n14543), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n20545), 
            .CI1(n20545), .CO0(n20545), .CO1(n14545), .S0(n133_adj_2653[9]), 
            .S1(n133_adj_2653[10]));
    defparam stm32_counter_1451_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i14_3_lut (.A(n12_adj_2604), 
            .B(NUM_DATA[6]), .C(stm32_counter[6]), .Z(n14_adj_2605));
    defparam LessThan_11_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i16_3_lut (.A(n14_adj_2605), 
            .B(NUM_DATA[7]), .C(stm32_counter[7]), .Z(n16));
    defparam LessThan_11_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i18_3_lut (.A(n16), 
            .B(NUM_DATA[8]), .C(stm32_counter[8]), .Z(n18));
    defparam LessThan_11_i18_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n14541), .CI0(n14541), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n20542), 
            .CI1(n20542), .CO0(n20542), .CO1(n14543), .S0(n133_adj_2653[7]), 
            .S1(n133_adj_2653[8]));
    defparam stm32_counter_1451_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i20_3_lut (.A(n18), 
            .B(NUM_DATA[9]), .C(stm32_counter[9]), .Z(n20));
    defparam LessThan_11_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i22_3_lut (.A(n20), 
            .B(NUM_DATA[10]), .C(stm32_counter[10]), .Z(n22));
    defparam LessThan_11_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i24_3_lut (.A(n22), 
            .B(NUM_DATA[11]), .C(stm32_counter[11]), .Z(n24));
    defparam LessThan_11_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i26_3_lut (.A(n24), 
            .B(NUM_DATA[12]), .C(stm32_counter[12]), .Z(n26));
    defparam LessThan_11_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i28_3_lut (.A(n26), 
            .B(NUM_DATA[13]), .C(stm32_counter[13]), .Z(n28));
    defparam LessThan_11_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i30_3_lut (.A(n28), 
            .B(NUM_DATA[14]), .C(stm32_counter[14]), .Z(n30));
    defparam LessThan_11_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i32_3_lut (.A(n30), 
            .B(NUM_DATA[15]), .C(stm32_counter[15]), .Z(n32_adj_2606));
    defparam LessThan_11_i32_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5375_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[0]));
    defparam i5375_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i34_3_lut (.A(n32_adj_2606), 
            .B(NUM_DATA[16]), .C(stm32_counter[16]), .Z(n34));
    defparam LessThan_11_i34_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i36_3_lut (.A(n34), 
            .B(NUM_DATA[17]), .C(stm32_counter[17]), .Z(n36));
    defparam LessThan_11_i36_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i5_2_lut_3_lut_4_lut (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(stm32_counter[3]), .D(stm32_counter[4]), 
            .Z(n12_adj_2607));
    defparam i5_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i38_3_lut (.A(n36), 
            .B(NUM_DATA[18]), .C(stm32_counter[18]), .Z(n38));
    defparam LessThan_11_i38_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i40_3_lut (.A(n38), 
            .B(NUM_DATA[19]), .C(stm32_counter[19]), .Z(n40));
    defparam LessThan_11_i40_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i42_3_lut (.A(n40), 
            .B(NUM_DATA[20]), .C(stm32_counter[20]), .Z(n42));
    defparam LessThan_11_i42_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n14539), .CI0(n14539), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n20539), 
            .CI1(n20539), .CO0(n20539), .CO1(n14541), .S0(n133_adj_2653[5]), 
            .S1(n133_adj_2653[6]));
    defparam stm32_counter_1451_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i44_3_lut (.A(n42), 
            .B(NUM_DATA[21]), .C(stm32_counter[21]), .Z(n44_adj_2608));
    defparam LessThan_11_i44_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_33 (.A0(GND_net), 
            .B0(NUM_DATA[31]), .C0(VCC_net), .D0(n14674), .CI0(n14674), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20443), .CI1(n20443), 
            .CO0(n20443), .S0(n167_adj_2655[31]));
    defparam sub_416_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_33.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[29]), .C0(VCC_net), .D0(n14672), .CI0(n14672), 
            .A1(GND_net), .B1(NUM_DATA[30]), .C1(VCC_net), .D1(n20434), 
            .CI1(n20434), .CO0(n20434), .CO1(n14674), .S0(n59), .S1(n61));
    defparam sub_416_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i46_3_lut (.A(n44_adj_2608), 
            .B(NUM_DATA[22]), .C(stm32_counter[22]), .Z(n46_adj_2610));
    defparam LessThan_11_i46_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n11_adj_2594), .D(n9_adj_2591), .Z(n7663));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i48_3_lut (.A(n46_adj_2610), 
            .B(NUM_DATA[23]), .C(stm32_counter[23]), .Z(n48_adj_2611));
    defparam LessThan_11_i48_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[27]), .C0(VCC_net), .D0(n14670), .CI0(n14670), 
            .A1(GND_net), .B1(NUM_DATA[28]), .C1(VCC_net), .D1(n20425), 
            .CI1(n20425), .CO0(n20425), .CO1(n14672), .S0(n55), .S1(n57));
    defparam sub_416_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[25]), .C0(VCC_net), .D0(n14668), .CI0(n14668), 
            .A1(GND_net), .B1(NUM_DATA[26]), .C1(VCC_net), .D1(n20416), 
            .CI1(n20416), .CO0(n20416), .CO1(n14670), .S0(n51), .S1(n53));
    defparam sub_416_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[23]), .C0(VCC_net), .D0(n14666), .CI0(n14666), 
            .A1(GND_net), .B1(NUM_DATA[24]), .C1(VCC_net), .D1(n20407), 
            .CI1(n20407), .CO0(n20407), .CO1(n14668), .S0(n47_adj_2612), 
            .S1(n49_adj_2613));
    defparam sub_416_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n14537), .CI0(n14537), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n20536), 
            .CI1(n20536), .CO0(n20536), .CO1(n14539), .S0(n133_adj_2653[3]), 
            .S1(n133_adj_2653[4]));
    defparam stm32_counter_1451_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i5_2_lut_3_lut_4_lut_adj_47 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(stm32_counter[3]), .D(stm32_counter[4]), 
            .Z(n12_adj_2614));
    defparam i5_2_lut_3_lut_4_lut_adj_47.INIT = "0x1000";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n14535), .CI0(n14535), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n20533), 
            .CI1(n20533), .CO0(n20533), .CO1(n14537), .S0(n133_adj_2653[1]), 
            .S1(n133_adj_2653[2]));
    defparam stm32_counter_1451_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i50_3_lut (.A(n48_adj_2611), 
            .B(NUM_DATA[24]), .C(stm32_counter[24]), .Z(n50));
    defparam LessThan_11_i50_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(index[31]), .D0(n14598), .CI0(n14598), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20626), .CI1(n20626), 
            .CO0(n20626), .S0(n133[31]));
    defparam index_1453_add_4_33.INIT0 = "0xc33c";
    defparam index_1453_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[21]), .C0(VCC_net), .D0(n14664), .CI0(n14664), 
            .A1(GND_net), .B1(NUM_DATA[22]), .C1(VCC_net), .D1(n20398), 
            .CI1(n20398), .CO0(n20398), .CO1(n14666), .S0(n43_adj_2616), 
            .S1(n45_adj_2617));
    defparam sub_416_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i52_3_lut (.A(n50), 
            .B(NUM_DATA[25]), .C(stm32_counter[25]), .Z(n52));
    defparam LessThan_11_i52_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i54_3_lut (.A(n52), 
            .B(NUM_DATA[26]), .C(stm32_counter[26]), .Z(n54_adj_2618));
    defparam LessThan_11_i54_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i56_3_lut (.A(n54_adj_2618), 
            .B(NUM_DATA[27]), .C(stm32_counter[27]), .Z(n56));
    defparam LessThan_11_i56_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[19]), .C0(VCC_net), .D0(n14662), .CI0(n14662), 
            .A1(GND_net), .B1(NUM_DATA[20]), .C1(VCC_net), .D1(n20389), 
            .CI1(n20389), .CO0(n20389), .CO1(n14664), .S0(n39), .S1(n41));
    defparam sub_416_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_4_lut (.A(stm32_counter[2]), 
            .B(n13_adj_2588), .C(stm32_counter[3]), .D(n12_adj_2596), 
            .Z(n7549));
    defparam i1_2_lut_4_lut.INIT = "0x4000";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[17]), .C0(VCC_net), .D0(n14660), .CI0(n14660), 
            .A1(GND_net), .B1(NUM_DATA[18]), .C1(VCC_net), .D1(n20380), 
            .CI1(n20380), .CO0(n20380), .CO1(n14662), .S0(n35), .S1(n37));
    defparam sub_416_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@3(317[23],317[36])" *) FA2 stm32_counter_1451_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n1215), .C1(stm32_counter[0]), 
            .D1(n20479), .CI1(n20479), .CO0(n20479), .CO1(n14535), .S1(n133_adj_2653[0]));
    defparam stm32_counter_1451_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1451_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(index[29]), .D0(n14596), .CI0(n14596), 
            .A1(GND_net), .B1(GND_net), .C1(index[30]), .D1(n20623), 
            .CI1(n20623), .CO0(n20623), .CO1(n14598), .S0(n133[29]), 
            .S1(n133[30]));
    defparam index_1453_add_4_31.INIT0 = "0xc33c";
    defparam index_1453_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i58_3_lut (.A(n56), 
            .B(NUM_DATA[28]), .C(stm32_counter[28]), .Z(n58));
    defparam LessThan_11_i58_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(index[27]), .D0(n14594), .CI0(n14594), 
            .A1(GND_net), .B1(GND_net), .C1(index[28]), .D1(n20620), 
            .CI1(n20620), .CO0(n20620), .CO1(n14596), .S0(n133[27]), 
            .S1(n133[28]));
    defparam index_1453_add_4_29.INIT0 = "0xc33c";
    defparam index_1453_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[15]), .C0(VCC_net), .D0(n14658), .CI0(n14658), 
            .A1(GND_net), .B1(NUM_DATA[16]), .C1(VCC_net), .D1(n20371), 
            .CI1(n20371), .CO0(n20371), .CO1(n14660), .S0(n31), .S1(n33));
    defparam sub_416_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_4_lut_adj_48 (.A(stm32_counter[2]), 
            .B(n13_adj_2588), .C(stm32_counter[3]), .D(n12), .Z(n7543));
    defparam i1_2_lut_4_lut_adj_48.INIT = "0x4000";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[13]), .C0(VCC_net), .D0(n14656), .CI0(n14656), 
            .A1(GND_net), .B1(NUM_DATA[14]), .C1(VCC_net), .D1(n20362), 
            .CI1(n20362), .CO0(n20362), .CO1(n14658), .S0(n27), .S1(n29));
    defparam sub_416_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i60_3_lut (.A(n58), 
            .B(NUM_DATA[29]), .C(stm32_counter[29]), .Z(n60));
    defparam LessThan_11_i60_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_4_lut_adj_49 (.A(stm32_counter[2]), 
            .B(n13_adj_2588), .C(stm32_counter[3]), .D(n12_adj_2599), 
            .Z(n7535));
    defparam i1_2_lut_4_lut_adj_49.INIT = "0x4000";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[11]), .C0(VCC_net), .D0(n14654), .CI0(n14654), 
            .A1(GND_net), .B1(NUM_DATA[12]), .C1(VCC_net), .D1(n20353), 
            .CI1(n20353), .CO0(n20353), .CO1(n14656), .S0(n23), .S1(n25));
    defparam sub_416_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i7_2_lut_3_lut (.A(n11_adj_2592), 
            .B(n12366), .C(n13_adj_2588), .Z(n7581));
    defparam i7_2_lut_3_lut.INIT = "0x2020";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(index[25]), .D0(n14592), .CI0(n14592), 
            .A1(GND_net), .B1(GND_net), .C1(index[26]), .D1(n20617), 
            .CI1(n20617), .CO0(n20617), .CO1(n14594), .S0(n133[25]), 
            .S1(n133[26]));
    defparam index_1453_add_4_27.INIT0 = "0xc33c";
    defparam index_1453_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i62_3_lut (.A(n60), 
            .B(NUM_DATA[30]), .C(stm32_counter[30]), .Z(n62));
    defparam LessThan_11_i62_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(179[9],179[22])" *) LUT4 i11_3_lut (.A(n62), 
            .B(stm32_counter[31]), .C(NUM_DATA[31]), .Z(n1215));
    defparam i11_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+!(B))", lineinfo="@3(293[8],293[32])" *) LUT4 equal_7_i5_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n5));
    defparam equal_7_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i7_2_lut_3_lut_4_lut (.A(n11_adj_2592), 
            .B(n12366), .C(n10290), .D(stm32_counter[4]), .Z(n7555));
    defparam i7_2_lut_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_50 (.A(stm32_state[1]), 
            .B(stm32_state[0]), .Z(n9847));
    defparam i1_2_lut_adj_50.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8807_4_lut (.A(stm32_state[3]), 
            .B(n1213), .C(n9847), .D(stm32_state[2]), .Z(n16719));
    defparam i8807_4_lut.INIT = "0xfffe";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[9]), .C0(VCC_net), .D0(n14652), .CI0(n14652), 
            .A1(GND_net), .B1(NUM_DATA[10]), .C1(VCC_net), .D1(n20344), 
            .CI1(n20344), .CO0(n20344), .CO1(n14654), .S0(n19), .S1(n21));
    defparam sub_416_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(index[23]), .D0(n14590), .CI0(n14590), 
            .A1(GND_net), .B1(GND_net), .C1(index[24]), .D1(n20614), 
            .CI1(n20614), .CO0(n20614), .CO1(n14592), .S0(n133[23]), 
            .S1(n133[24]));
    defparam index_1453_add_4_25.INIT0 = "0xc33c";
    defparam index_1453_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[7]), .C0(VCC_net), .D0(n14650), .CI0(n14650), 
            .A1(GND_net), .B1(NUM_DATA[8]), .C1(VCC_net), .D1(n20335), 
            .CI1(n20335), .CO0(n20335), .CO1(n14652), .S0(n167_adj_2655[7]), 
            .S1(n17));
    defparam sub_416_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i5512_2_lut (.A(NUM_DATA[1]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[1]));
    defparam i5512_2_lut.INIT = "0x2222";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[5]), .C0(VCC_net), .D0(n14648), .CI0(n14648), 
            .A1(GND_net), .B1(NUM_DATA[6]), .C1(VCC_net), .D1(n20326), 
            .CI1(n20326), .CO0(n20326), .CO1(n14650), .S0(n167_adj_2655[5]), 
            .S1(n167_adj_2655[6]));
    defparam sub_416_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i8838_4_lut (.A(n11_adj_2629), 
            .B(n16719), .C(n5), .D(stm32_state[2]), .Z(n16750));
    defparam i8838_4_lut.INIT = "0x0008";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))))" *) LUT4 i9772_4_lut (.A(n7), 
            .B(n1215), .C(n16750), .D(n16167), .Z(n14));
    defparam i9772_4_lut.INIT = "0x75f5";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut (.A(n9_adj_2591), 
            .B(n10_adj_2595), .C(n11), .Z(n7601));
    defparam i6_2_lut_3_lut.INIT = "0x8080";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[3]), .C0(VCC_net), .D0(n14646), .CI0(n14646), 
            .A1(GND_net), .B1(NUM_DATA[4]), .C1(VCC_net), .D1(n20317), 
            .CI1(n20317), .CO0(n20317), .CO1(n14648), .S0(n167_adj_2655[3]), 
            .S1(n167_adj_2655[4]));
    defparam sub_416_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_51 (.A(n9_adj_2591), 
            .B(n10_adj_2595), .C(n11_adj_2594), .Z(n7597));
    defparam i6_2_lut_3_lut_adj_51.INIT = "0x8080";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[1]), .C0(VCC_net), .D0(n14644), .CI0(n14644), 
            .A1(GND_net), .B1(NUM_DATA[2]), .C1(VCC_net), .D1(n20308), 
            .CI1(n20308), .CO0(n20308), .CO1(n14646), .S0(n167_adj_2655[1]), 
            .S1(n167_adj_2655[2]));
    defparam sub_416_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+(C))+!A (B ((D)+!C)+!B (C (D)))))", lineinfo="@3(263[3],361[11])" *) LUT4 i2745_4_lut (.A(n10_adj_2634), 
            .B(init_FIFO_Read), .C(n7), .D(stm32_state[3]), .Z(n10758));
    defparam i2745_4_lut.INIT = "0x0353";
    (* lineinfo="@3(296[9],296[17])" *) FA2 sub_416_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[0]), 
            .C1(VCC_net), .D1(n20302), .CI1(n20302), .CO0(n20302), .CO1(n14644), 
            .S1(n167_adj_2655[0]));
    defparam sub_416_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11), .D(n10_adj_2589), .Z(n7629));
    defparam i6_2_lut_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_52 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2594), .D(n10_adj_2589), 
            .Z(n7621));
    defparam i6_2_lut_3_lut_4_lut_adj_52.INIT = "0x2000";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(index[21]), .D0(n14588), .CI0(n14588), 
            .A1(GND_net), .B1(GND_net), .C1(index[22]), .D1(n20611), 
            .CI1(n20611), .CO0(n20611), .CO1(n14590), .S0(n133[21]), 
            .S1(n133[22]));
    defparam index_1453_add_4_23.INIT0 = "0xc33c";
    defparam index_1453_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(index[19]), .D0(n14586), .CI0(n14586), 
            .A1(GND_net), .B1(GND_net), .C1(index[20]), .D1(n20608), 
            .CI1(n20608), .CO0(n20608), .CO1(n14588), .S0(n133[19]), 
            .S1(n133[20]));
    defparam index_1453_add_4_21.INIT0 = "0xc33c";
    defparam index_1453_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@3(263[3],361[11])" *) LUT4 i3_1_lut (.A(o_Controller_Mode_c_0), 
            .Z(n3_adj_2635));
    defparam i3_1_lut.INIT = "0x5555";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_53 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11), .D(n10_adj_2595), .Z(n7655));
    defparam i6_2_lut_3_lut_4_lut_adj_53.INIT = "0x2000";
    (* lut_function="(A+(B))", lineinfo="@3(344[9],344[10])" *) LUT4 i1_2_lut_adj_54 (.A(stm32_state[0]), 
            .B(stm32_state[3]), .Z(n10311));
    defparam i1_2_lut_adj_54.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n167_adj_2655[1]), .D(n167_adj_2655[0]), 
            .Z(n4_adj_2636));
    defparam LessThan_9_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i6_3_lut (.A(n4_adj_2636), 
            .B(int_FIFO_COUNT[2]), .C(n167_adj_2655[2]), .Z(n6_adj_2637));
    defparam LessThan_9_i6_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(index[17]), .D0(n14584), .CI0(n14584), 
            .A1(GND_net), .B1(GND_net), .C1(index[18]), .D1(n20605), 
            .CI1(n20605), .CO0(n20605), .CO1(n14586), .S0(n133[17]), 
            .S1(n133[18]));
    defparam index_1453_add_4_19.INIT0 = "0xc33c";
    defparam index_1453_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(index[15]), .D0(n14582), .CI0(n14582), 
            .A1(GND_net), .B1(GND_net), .C1(index[16]), .D1(n20602), 
            .CI1(n20602), .CO0(n20602), .CO1(n14584), .S0(n133[15]), 
            .S1(n133[16]));
    defparam index_1453_add_4_17.INIT0 = "0xc33c";
    defparam index_1453_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i8_3_lut (.A(n6_adj_2637), 
            .B(int_FIFO_COUNT[3]), .C(n167_adj_2655[3]), .Z(n8_adj_2638));
    defparam LessThan_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i10_3_lut (.A(n8_adj_2638), 
            .B(int_FIFO_COUNT[4]), .C(n167_adj_2655[4]), .Z(n10_adj_2639));
    defparam LessThan_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i12_3_lut (.A(n10_adj_2639), 
            .B(int_FIFO_COUNT[5]), .C(n167_adj_2655[5]), .Z(n12_adj_2640));
    defparam LessThan_9_i12_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(index[13]), .D0(n14580), .CI0(n14580), 
            .A1(GND_net), .B1(GND_net), .C1(index[14]), .D1(n20599), 
            .CI1(n20599), .CO0(n20599), .CO1(n14582), .S0(n133[13]), 
            .S1(n133[14]));
    defparam index_1453_add_4_15.INIT0 = "0xc33c";
    defparam index_1453_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(index[11]), .D0(n14578), .CI0(n14578), 
            .A1(GND_net), .B1(GND_net), .C1(index[12]), .D1(n20596), 
            .CI1(n20596), .CO0(n20596), .CO1(n14580), .S0(n133[11]), 
            .S1(n133[12]));
    defparam index_1453_add_4_13.INIT0 = "0xc33c";
    defparam index_1453_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i14_3_lut (.A(n12_adj_2640), 
            .B(int_FIFO_COUNT[6]), .C(n167_adj_2655[6]), .Z(n14_adj_2641));
    defparam LessThan_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@3(296[8],296[59])" *) LUT4 LessThan_9_i16_3_lut (.A(n14_adj_2641), 
            .B(int_FIFO_COUNT[7]), .C(n167_adj_2655[7]), .Z(n16_adj_2642));
    defparam LessThan_9_i16_3_lut.INIT = "0x8e8e";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(index[9]), .D0(n14576), .CI0(n14576), 
            .A1(GND_net), .B1(GND_net), .C1(index[10]), .D1(n20593), 
            .CI1(n20593), .CO0(n20593), .CO1(n14578), .S0(n133[9]), 
            .S1(n133[10]));
    defparam index_1453_add_4_11.INIT0 = "0xc33c";
    defparam index_1453_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8815_4_lut (.A(n21), .B(n43_adj_2616), 
            .C(n29), .D(n55), .Z(n16727));
    defparam i8815_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8811_4_lut (.A(n39), .B(n47_adj_2612), 
            .C(n45_adj_2617), .D(n19), .Z(n16723));
    defparam i8811_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_55 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2594), .D(n10_adj_2590), 
            .Z(n7637));
    defparam i6_2_lut_3_lut_4_lut_adj_55.INIT = "0x2000";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(index[7]), .D0(n14574), .CI0(n14574), 
            .A1(GND_net), .B1(GND_net), .C1(index[8]), .D1(n20590), 
            .CI1(n20590), .CO0(n20590), .CO1(n14576), .S0(n133[7]), 
            .S1(n133[8]));
    defparam index_1453_add_4_9.INIT0 = "0xc33c";
    defparam index_1453_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@3(406[38],406[43])" *) FA2 index_1453_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(index[5]), .D0(n14572), .CI0(n14572), 
            .A1(GND_net), .B1(GND_net), .C1(index[6]), .D1(n20587), 
            .CI1(n20587), .CO0(n20587), .CO1(n14574), .S0(n133[5]), 
            .S1(n133[6]));
    defparam index_1453_add_4_7.INIT0 = "0xc33c";
    defparam index_1453_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8813_4_lut (.A(n17), .B(n27), 
            .C(n41), .D(n35), .Z(n16725));
    defparam i8813_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_56 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2594), .D(n10_adj_2595), 
            .Z(n7651));
    defparam i6_2_lut_3_lut_4_lut_adj_56.INIT = "0x2000";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut (.A(n16_adj_2642), 
            .B(n33), .C(n49_adj_2613), .D(n31), .Z(n37_adj_2643));
    defparam i13_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8821_4_lut (.A(n61), .B(n51), 
            .C(n25), .D(n53), .Z(n16733));
    defparam i8821_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut (.A(n37_adj_2643), 
            .B(n16725), .C(n16723), .D(n16727), .Z(n46_adj_2644));
    defparam i22_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8817_4_lut (.A(n59), .B(n37), 
            .C(n23), .D(n57), .Z(n16729));
    defparam i8817_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@3(308[8],308[32])" *) LUT4 LessThan_11_i4_4_lut (.A(NUM_DATA[0]), 
            .B(NUM_DATA[1]), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n4_adj_2600));
    defparam LessThan_11_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (C)+!A (B+((D)+!C)))", lineinfo="@3(285[2],360[10])" *) LUT4 i29_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[3]), .D(stm32_state[1]), 
            .Z(n13));
    defparam i29_4_lut.INIT = "0xf5e5";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2505_4_lut (.A(n16729), 
            .B(n167_adj_2655[31]), .C(n46_adj_2644), .D(n16733), .Z(n1213));
    defparam i2505_4_lut.INIT = "0xccdc";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_57 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11), .D(n10_adj_2590), .Z(n7645));
    defparam i6_2_lut_3_lut_4_lut_adj_57.INIT = "0x2000";
    (* lut_function="(!(A+(B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@3(263[3],361[11])" *) LUT4 i22_4_lut_adj_58 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n11_adj_2629));
    defparam i22_4_lut_adj_58.INIT = "0x1005";
    (* lut_function="(A+!((C)+!B))", lineinfo="@3(263[3],361[11])" *) LUT4 i5639_2_lut_3_lut (.A(init_FIFO_Read), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n11117));
    defparam i5639_2_lut_3_lut.INIT = "0xaeae";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5566_4_lut (.A(n12482), .B(n10311), 
            .C(stm32_state[2]), .Z(n12547));
    defparam i5566_4_lut.INIT = "0x8a8a";
    (* lut_function="(A+(B))" *) LUT4 i5390_2_lut (.A(stm32_state[3]), .B(stm32_state[2]), 
            .Z(n12368));
    defparam i5390_2_lut.INIT = "0xeeee";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_4_lut_adj_59 (.A(n1213), 
            .B(n10311), .C(stm32_state[1]), .D(stm32_state[2]), .Z(n75));
    defparam i1_4_lut_adj_59.INIT = "0xfffd";
    (* lut_function="(!(A (B (C (D)))+!A (B (D))))" *) LUT4 i9778_4_lut (.A(stm32_state[1]), 
            .B(n75), .C(n12368), .D(n12547), .Z(n15599));
    defparam i9778_4_lut.INIT = "0x3bff";
    (* lut_function="(A (B (C)+!B !(C+(D)))+!A (B (C)+!B !(C)))" *) LUT4 i8837_2_lut_4_lut (.A(n9), 
            .B(n16667), .C(state[0]), .D(state[1]), .Z(n6));
    defparam i8837_2_lut_4_lut.INIT = "0xc1c3";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))" *) LUT4 i4199_4_lut_3_lut (.A(n16667), 
            .B(state[0]), .C(state[1]), .Z(n11121));
    defparam i4199_4_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_60 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2594), .D(n10_adj_2589), 
            .Z(n7667));
    defparam i6_2_lut_3_lut_4_lut_adj_60.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_61 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11), .D(n10_adj_2589), .Z(n7669));
    defparam i6_2_lut_3_lut_4_lut_adj_61.INIT = "0x8000";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_3_lut_3_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n16167));
    defparam i1_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="((B)+!A)", lineinfo="@3(285[5],285[29])" *) LUT4 equal_4_i5_2_lut_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n7));
    defparam equal_4_i5_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_62 (.A(stm32_counter[4]), 
            .B(n10290), .C(n12_adj_2596), .D(n11_adj_2592), .Z(n7567));
    defparam i1_2_lut_3_lut_4_lut_adj_62.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_63 (.A(stm32_counter[4]), 
            .B(n10290), .C(n12_adj_2599), .D(n11_adj_2592), .Z(n7561));
    defparam i1_2_lut_3_lut_4_lut_adj_63.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(285[2],360[10])" *) LUT4 i2_2_lut_3_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n10_adj_2634));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_64 (.A(stm32_counter[4]), 
            .B(n10290), .C(n12), .D(n11_adj_2592), .Z(n7563));
    defparam i1_2_lut_3_lut_4_lut_adj_64.INIT = "0x8000";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i2 (.D(n167_adj_2654[2]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[2]));
    defparam stm32_counter_1451__i2.REGSET = "RESET";
    defparam stm32_counter_1451__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i3 (.D(n167_adj_2654[3]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_1451__i3.REGSET = "RESET";
    defparam stm32_counter_1451__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i4 (.D(n167_adj_2654[4]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[4]));
    defparam stm32_counter_1451__i4.REGSET = "RESET";
    defparam stm32_counter_1451__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i5 (.D(n167_adj_2654[5]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_1451__i5.REGSET = "RESET";
    defparam stm32_counter_1451__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i6 (.D(n167_adj_2654[6]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_1451__i6.REGSET = "RESET";
    defparam stm32_counter_1451__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i7 (.D(n167_adj_2654[7]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_1451__i7.REGSET = "RESET";
    defparam stm32_counter_1451__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i8 (.D(n167_adj_2654[8]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(o_reset_c), .Q(stm32_counter[8]));
    defparam stm32_counter_1451__i8.REGSET = "RESET";
    defparam stm32_counter_1451__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i9 (.D(n167_adj_2654[9]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_1451__i9.REGSET = "RESET";
    defparam stm32_counter_1451__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i10 (.D(n167_adj_2654[10]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_1451__i10.REGSET = "RESET";
    defparam stm32_counter_1451__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i11 (.D(n167_adj_2654[11]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_1451__i11.REGSET = "RESET";
    defparam stm32_counter_1451__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i12 (.D(n167_adj_2654[12]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_1451__i12.REGSET = "RESET";
    defparam stm32_counter_1451__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i13 (.D(n167_adj_2654[13]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_1451__i13.REGSET = "RESET";
    defparam stm32_counter_1451__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i14 (.D(n167_adj_2654[14]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_1451__i14.REGSET = "RESET";
    defparam stm32_counter_1451__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i15 (.D(n167_adj_2654[15]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_1451__i15.REGSET = "RESET";
    defparam stm32_counter_1451__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i16 (.D(n167_adj_2654[16]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_1451__i16.REGSET = "RESET";
    defparam stm32_counter_1451__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i17 (.D(n167_adj_2654[17]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_1451__i17.REGSET = "RESET";
    defparam stm32_counter_1451__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i18 (.D(n167_adj_2654[18]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_1451__i18.REGSET = "RESET";
    defparam stm32_counter_1451__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i19 (.D(n167_adj_2654[19]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_1451__i19.REGSET = "RESET";
    defparam stm32_counter_1451__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i20 (.D(n167_adj_2654[20]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_1451__i20.REGSET = "RESET";
    defparam stm32_counter_1451__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i21 (.D(n167_adj_2654[21]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_1451__i21.REGSET = "RESET";
    defparam stm32_counter_1451__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i22 (.D(n167_adj_2654[22]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_1451__i22.REGSET = "RESET";
    defparam stm32_counter_1451__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i23 (.D(n167_adj_2654[23]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_1451__i23.REGSET = "RESET";
    defparam stm32_counter_1451__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i24 (.D(n167_adj_2654[24]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_1451__i24.REGSET = "RESET";
    defparam stm32_counter_1451__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i25 (.D(n167_adj_2654[25]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_1451__i25.REGSET = "RESET";
    defparam stm32_counter_1451__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i26 (.D(n167_adj_2654[26]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_1451__i26.REGSET = "RESET";
    defparam stm32_counter_1451__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i27 (.D(n167_adj_2654[27]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_1451__i27.REGSET = "RESET";
    defparam stm32_counter_1451__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i28 (.D(n167_adj_2654[28]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_1451__i28.REGSET = "RESET";
    defparam stm32_counter_1451__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i29 (.D(n167_adj_2654[29]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_1451__i29.REGSET = "RESET";
    defparam stm32_counter_1451__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i30 (.D(n167_adj_2654[30]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_1451__i30.REGSET = "RESET";
    defparam stm32_counter_1451__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(317[23],317[36])" *) FD1P3XZ stm32_counter_1451__i31 (.D(n167_adj_2654[31]), 
            .SP(n4_adj_2542), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_1451__i31.REGSET = "RESET";
    defparam stm32_counter_1451__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i1 (.D(n167[1]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[1]));
    defparam index_1453__i1.REGSET = "RESET";
    defparam index_1453__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i2 (.D(n167[2]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[2]));
    defparam index_1453__i2.REGSET = "RESET";
    defparam index_1453__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i3 (.D(n167[3]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[3]));
    defparam index_1453__i3.REGSET = "RESET";
    defparam index_1453__i3.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i1_2_lut_3_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n10332), .Z(n7603));
    defparam i1_2_lut_3_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_65 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n10307), .Z(n7585));
    defparam i1_2_lut_3_lut_adj_65.INIT = "0x4040";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i2_2_lut_3_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n11395), .Z(n8_adj_2593));
    defparam i2_2_lut_3_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_66 (.A(stm32_counter[4]), 
            .B(n1215), .C(n85), .Z(n13_adj_2588));
    defparam i1_2_lut_3_lut_adj_66.INIT = "0x0404";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i4_3_lut_4_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(state[1]), .D(state[0]), .Z(n4_adj_2544));
    defparam i4_3_lut_4_lut_4_lut.INIT = "0x2000";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i1_3_lut_4_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(state[1]), .D(state[0]), .Z(n7595));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_67 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(stm32_counter[4]), .D(n10290), .Z(n10304));
    defparam i1_2_lut_3_lut_4_lut_adj_67.INIT = "0x0400";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_68 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n10307), .Z(n7591));
    defparam i1_2_lut_3_lut_adj_68.INIT = "0x8080";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_69 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n10304), .Z(n7599));
    defparam i1_2_lut_3_lut_adj_69.INIT = "0x1010";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_70 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n10304), .Z(n7611));
    defparam i1_2_lut_3_lut_adj_70.INIT = "0x4040";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@3(305[9],305[10])" *) LUT4 i2_3_lut_4_lut_adj_71 (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(stm32_state[3]), .D(stm32_state[2]), 
            .Z(n10315));
    defparam i2_3_lut_4_lut_adj_71.INIT = "0xfffd";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i6_2_lut_3_lut_adj_72 (.A(stm32_counter[0]), 
            .B(n8_adj_2593), .C(n12_adj_2607), .Z(n7605));
    defparam i6_2_lut_3_lut_adj_72.INIT = "0x4040";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_73 (.A(stm32_counter[0]), 
            .B(n8_adj_2593), .C(n12_adj_2607), .Z(n7613));
    defparam i6_2_lut_3_lut_adj_73.INIT = "0x8080";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i4 (.D(n167[4]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[4]));
    defparam index_1453__i4.REGSET = "RESET";
    defparam index_1453__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i5 (.D(n167[5]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[5]));
    defparam index_1453__i5.REGSET = "RESET";
    defparam index_1453__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i6 (.D(n167[6]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[6]));
    defparam index_1453__i6.REGSET = "RESET";
    defparam index_1453__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i7 (.D(n167[7]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[7]));
    defparam index_1453__i7.REGSET = "RESET";
    defparam index_1453__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i8 (.D(n167[8]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[8]));
    defparam index_1453__i8.REGSET = "RESET";
    defparam index_1453__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i9 (.D(n167[9]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[9]));
    defparam index_1453__i9.REGSET = "RESET";
    defparam index_1453__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i10 (.D(n167[10]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[10]));
    defparam index_1453__i10.REGSET = "RESET";
    defparam index_1453__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i11 (.D(n167[11]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[11]));
    defparam index_1453__i11.REGSET = "RESET";
    defparam index_1453__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i12 (.D(n167[12]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[12]));
    defparam index_1453__i12.REGSET = "RESET";
    defparam index_1453__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i13 (.D(n167[13]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[13]));
    defparam index_1453__i13.REGSET = "RESET";
    defparam index_1453__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i14 (.D(n167[14]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[14]));
    defparam index_1453__i14.REGSET = "RESET";
    defparam index_1453__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i15 (.D(n167[15]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[15]));
    defparam index_1453__i15.REGSET = "RESET";
    defparam index_1453__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i16 (.D(n167[16]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[16]));
    defparam index_1453__i16.REGSET = "RESET";
    defparam index_1453__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i17 (.D(n167[17]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[17]));
    defparam index_1453__i17.REGSET = "RESET";
    defparam index_1453__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i18 (.D(n167[18]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[18]));
    defparam index_1453__i18.REGSET = "RESET";
    defparam index_1453__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i19 (.D(n167[19]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[19]));
    defparam index_1453__i19.REGSET = "RESET";
    defparam index_1453__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i20 (.D(n167[20]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[20]));
    defparam index_1453__i20.REGSET = "RESET";
    defparam index_1453__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i21 (.D(n167[21]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[21]));
    defparam index_1453__i21.REGSET = "RESET";
    defparam index_1453__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i22 (.D(n167[22]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[22]));
    defparam index_1453__i22.REGSET = "RESET";
    defparam index_1453__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i23 (.D(n167[23]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[23]));
    defparam index_1453__i23.REGSET = "RESET";
    defparam index_1453__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i24 (.D(n167[24]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[24]));
    defparam index_1453__i24.REGSET = "RESET";
    defparam index_1453__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i25 (.D(n167[25]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[25]));
    defparam index_1453__i25.REGSET = "RESET";
    defparam index_1453__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i26 (.D(n167[26]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[26]));
    defparam index_1453__i26.REGSET = "RESET";
    defparam index_1453__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i27 (.D(n167[27]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[27]));
    defparam index_1453__i27.REGSET = "RESET";
    defparam index_1453__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i28 (.D(n167[28]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[28]));
    defparam index_1453__i28.REGSET = "RESET";
    defparam index_1453__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i29 (.D(n167[29]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[29]));
    defparam index_1453__i29.REGSET = "RESET";
    defparam index_1453__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i30 (.D(n167[30]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(index[30]));
    defparam index_1453__i30.REGSET = "RESET";
    defparam index_1453__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@3(406[38],406[43])" *) FD1P3XZ index_1453__i31 (.D(n167[31]), 
            .SP(n4_adj_2544), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(index[31]));
    defparam index_1453__i31.REGSET = "RESET";
    defparam index_1453__i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(380[9],416[16])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n11118), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i6_2_lut_3_lut_adj_74 (.A(stm32_counter[0]), 
            .B(n8_adj_2593), .C(n12_adj_2614), .Z(n7659));
    defparam i6_2_lut_3_lut_adj_74.INIT = "0x4040";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@3(307[9],307[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_75 (.A(stm32_state[1]), 
            .B(n10324), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(n85));
    defparam i1_2_lut_3_lut_4_lut_adj_75.INIT = "0xfdff";
    (* lut_function="(A+((C)+!B))" *) LUT4 i8758_2_lut_3_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(maxfan_replicated_net_999), .Z(n16667));
    defparam i8758_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_76 (.A(stm32_counter[0]), 
            .B(n8_adj_2593), .C(n12_adj_2614), .Z(n7665));
    defparam i6_2_lut_3_lut_adj_76.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n11117), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+(D)))+!A (B+!(C+(D))))", lineinfo="@3(380[9],416[16])" *) LUT4 i4196_4_lut (.A(state[0]), 
            .B(int_RHD_TX_DV), .C(state[1]), .D(n5), .Z(n11118));
    defparam i4196_4_lut.INIT = "0xccc5";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_77 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .C(stm32_counter[4]), .D(n10290), .Z(n10307));
    defparam i1_2_lut_3_lut_4_lut_adj_77.INIT = "0x0100";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9781_2_lut_4_lut (.A(n1215), 
            .B(stm32_state[1]), .C(n10324), .D(n5), .Z(n7575));
    defparam i9781_2_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_78 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n10307), .Z(n7583));
    defparam i1_2_lut_3_lut_adj_78.INIT = "0x1010";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@3(263[3],361[11])" *) LUT4 i4_3_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(n8), .C(o_Controller_Mode_c_0), .Z(n4_adj_2542));
    defparam i4_3_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(A+!(B ((D)+!C))))" *) LUT4 i5_4_lut_4_lut (.A(stm32_state[3]), 
            .B(n10), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(n19727));
    defparam i5_4_lut_4_lut.INIT = "0x4404";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5637_2_lut (.A(n133[31]), 
            .B(n9580), .Z(n167[31]));
    defparam i5637_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5636_2_lut (.A(n133[30]), 
            .B(n9580), .Z(n167[30]));
    defparam i5636_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5635_2_lut (.A(n133[29]), 
            .B(n9580), .Z(n167[29]));
    defparam i5635_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5634_2_lut (.A(n133[28]), 
            .B(n9580), .Z(n167[28]));
    defparam i5634_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5633_2_lut (.A(n133[27]), 
            .B(n9580), .Z(n167[27]));
    defparam i5633_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5632_2_lut (.A(n133[26]), 
            .B(n9580), .Z(n167[26]));
    defparam i5632_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5631_2_lut (.A(n133[25]), 
            .B(n9580), .Z(n167[25]));
    defparam i5631_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(406[38],406[43])" *) LUT4 i5630_2_lut (.A(n133[24]), 
            .B(n9580), .Z(n167[24]));
    defparam i5630_2_lut.INIT = "0x8888";
    (* lineinfo="@3(233[27],233[52])" *) \SPI_Master_CS(clks_per_half_bit=64,num_of_bits_per_packet=512,cs_inactive_clks=16) SPI_Master_CS_STM32_1 (o_STM32_SPI_CS_n_c, 
            i_clk_c, maxfan_replicated_net_1431, maxfan_replicated_net_999, 
            n1580[0], o_reset_c, int_STM32_TX_DV, n11623, n10281, 
            int_STM32_TX_Ready, GND_net, VCC_net, o_STM32_SPI_Clk_c, 
            {int_STM32_TX_Byte}, o_STM32_SPI_MOSI_c, n88);
    (* lineinfo="@3(200[27],200[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=64,cs_inactive_clks=16) Controller_RHD_FIFO_1 (n9437, 
            n3_adj_2635, i_clk_c, o_reset_c, {n8368}, n10484, maxfan_replicated_net_999, 
            n11119, init_FIFO_State, maxfan_replicated_net_1431, n2031, 
            int_RHD_TX_DV, o_RHD_SPI_CS_n_c, n1692[0], n3_adj_2597, 
            VCC_net, o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c, RGB1_OUT_c_c, 
            {o_RHD_RX_Byte_Falling}, o_RHD_RX_DV, n44_adj_2598, int_RHD_TX_Byte[8], 
            GND_net, int_RHD_TX_Byte[9], int_RHD_TX_Byte[10], int_RHD_TX_Byte[12], 
            int_RHD_TX_Byte[15], int_FIFO_RE, int_FIFO_Q[0], {int_FIFO_COUNT}, 
            int_FIFO_Q[1], int_FIFO_Q[2], int_FIFO_Q[3], int_FIFO_Q[4], 
            int_FIFO_Q[5], int_FIFO_Q[6], int_FIFO_Q[7], int_FIFO_Q[8], 
            int_FIFO_Q[9], int_FIFO_Q[10], int_FIFO_Q[11], int_FIFO_Q[12], 
            int_FIFO_Q[13], int_FIFO_Q[14], int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=117, LSE_RLINE=117, lineinfo="@3(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n7603), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=64,num_of_bits_per_packet=512,cs_inactive_clks=16) 
//

module \SPI_Master_CS(clks_per_half_bit=64,num_of_bits_per_packet=512,cs_inactive_clks=16) (output o_STM32_SPI_CS_n_c, 
            input i_clk_c, input maxfan_replicated_net_1431, input maxfan_replicated_net_999, 
            output n1584, input o_reset_c, input int_STM32_TX_DV, output n11623, 
            output n10281, output int_STM32_TX_Ready, input GND_net, input VCC_net, 
            output o_STM32_SPI_Clk_c, input [511:0]int_STM32_TX_Byte, output o_STM32_SPI_MOSI_c, 
            input n88);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    wire n1637, n16747, n1563, w_Master_Ready, n2010, n1547;
    wire [3:0]n1580;
    
    wire n10490;
    wire [4:0]r_CS_Inactive_Count_4__N_1738;
    
    wire n10499;
    (* lineinfo="@6(81[10],81[29])" *) wire [4:0]r_CS_Inactive_Count;
    
    wire n9592, n16681, n16745;
    wire [9:0]n57;
    (* lineinfo="@6(82[10],82[20])" *) wire [9:0]r_TX_Count;
    
    wire n1629, n10280, n9588, n9589, n9590, n6, n9450, int_STM32_TX_Ready_N_2499, 
        n12645, n6_adj_2536, n2;
    (* lineinfo="@5(43[10],43[25])" *) wire [6:0]r_SPI_Clk_Count;
    
    wire n2022, n15610, n16, n17, n14607, n20665;
    wire [9:0]n45;
    
    wire n14605, n20662, n14603, n20659, n14601, n20656, n20506, 
        VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_4__N_1738[0]), 
            .SP(n10499), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@6(164[11],174[18])" *) LUT4 i524_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n2010));
    defparam i524_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@6(147[5],186[12])" *) LUT4 i9736_4_lut (.A(n1547), 
            .B(n1580[2]), .C(n2010), .D(n1580[1]), .Z(n10490));
    defparam i9736_4_lut.INIT = "0x3022";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9592), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(n1584));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i0 (.D(n57[0]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_1455__i0.REGSET = "RESET";
    defparam r_TX_Count_1455__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@6(156[14],156[44])" *) LUT4 i5_2_lut (.A(o_STM32_SPI_CS_n_c), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i8771_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[2]), .Z(n16681));
    defparam i8771_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8833_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(r_CS_Inactive_Count[0]), .C(r_CS_Inactive_Count[1]), .D(n16681), 
            .Z(n16745));
    defparam i8833_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@6(154[7],185[16])" *) LUT4 i2903_4_lut (.A(n1584), 
            .B(n1580[2]), .C(n1547), .D(n16745), .Z(n9592));
    defparam i2903_4_lut.INIT = "0x0ace";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_4__N_1738[1]), 
            .SP(n10499), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@6(154[7],185[16])" *) LUT4 i2899_4_lut (.A(n1580[2]), 
            .B(n1563), .C(n1629), .D(n10280), .Z(n9588));
    defparam i2899_4_lut.INIT = "0xb3a0";
    (* lut_function="(A+(B (C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i2901_3_lut (.A(n9589), 
            .B(n1547), .C(n1584), .Z(n9590));
    defparam i2901_3_lut.INIT = "0xeaea";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[1]), .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[4]), .C(r_CS_Inactive_Count[0]), .D(n6), 
            .Z(n1629));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5428_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1580[2]), .C(n1629), .Z(r_CS_Inactive_Count_4__N_1738[0]));
    defparam i5428_3_lut.INIT = "0x4848";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(208[5],208[19])" *) LUT4 i1_2_lut_adj_30 (.A(int_STM32_TX_DV), 
            .B(n11623), .Z(n9450));
    defparam i1_2_lut_adj_30.INIT = "0x4444";
    (* lut_function="(!(A))", lineinfo="@6(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2499));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A !(B+!(C)))", lineinfo="@6(164[11],174[18])" *) LUT4 i2900_2_lut_3_lut (.A(n1563), 
            .B(w_Master_Ready), .C(n1580[1]), .Z(n9589));
    defparam i2900_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))", lineinfo="@6(164[11],174[18])" *) LUT4 i1_3_lut_4_lut (.A(n1563), 
            .B(w_Master_Ready), .C(n1580[2]), .D(n1580[1]), .Z(n10499));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_4__N_1738[2]), 
            .SP(n10499), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_4__N_1738[3]), 
            .SP(n10499), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(n12645), 
            .SP(n10499), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "SET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n9590), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(n1580[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+(D))))" *) LUT4 i9787_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n1580[2]), .C(r_CS_Inactive_Count[3]), .D(n6_adj_2536), 
            .Z(n12645));
    defparam i9787_4_lut.INIT = "0xbbb7";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@6(154[7],185[16])" *) LUT4 i5574_3_lut (.A(r_CS_Inactive_Count[3]), 
            .B(n1580[2]), .C(n6_adj_2536), .Z(r_CS_Inactive_Count_4__N_1738[3]));
    defparam i5574_3_lut.INIT = "0x8484";
    (* lut_function="(A+!(B))", lineinfo="@6(178[36],178[55])" *) LUT4 i1863_2_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1629), .Z(n2));
    defparam i1863_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))", lineinfo="@6(208[48],208[110])" *) LUT4 i1_2_lut_adj_31 (.A(n1580[1]), 
            .B(w_Master_Ready), .Z(n10280));
    defparam i1_2_lut_adj_31.INIT = "0x8888";
    (* lut_function="(!(A+!(B+(C))))", lineinfo="@6(208[5],208[112])" *) LUT4 int_STM32_TX_Ready_I_0_3_lut (.A(int_STM32_TX_DV), 
            .B(n1584), .C(n10281), .Z(int_STM32_TX_Ready));
    defparam int_STM32_TX_Ready_I_0_3_lut.INIT = "0x5454";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@6(208[5],208[19])" *) LUT4 i2_3_lut (.A(r_SPI_Clk_Count[6]), 
            .B(n2022), .C(int_STM32_TX_DV), .Z(n15610));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n1563));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i5429_3_lut (.A(int_STM32_TX_DV), 
            .B(n1580[1]), .C(o_STM32_SPI_CS_n_c), .Z(n1637));
    defparam i5429_3_lut.INIT = "0xdcdc";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1455_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n14607), .CI0(n14607), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n20665), 
            .CI1(n20665), .CO0(n20665), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_1455_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_1455_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1455_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n14605), .CI0(n14605), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n20662), 
            .CI1(n20662), .CO0(n20662), .CO1(n14607), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_1455_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1455_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1455_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n14603), .CI0(n14603), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n20659), 
            .CI1(n20659), .CO0(n20659), .CO1(n14605), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_1455_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1455_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1455_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n14601), .CI0(n14601), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n20656), 
            .CI1(n20656), .CO0(n20656), .CO1(n14603), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_1455_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1455_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@6(167[31],167[41])" *) FA2 r_TX_Count_1455_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2499), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n20506), 
            .CI1(n20506), .CO0(n20506), .CO1(n14601), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_1455_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1455_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5443_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[0]), .Z(n57[0]));
    defparam i5443_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5649_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[1]), .Z(n57[1]));
    defparam i5649_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5650_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[2]), .Z(n57[2]));
    defparam i5650_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5651_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[3]), .Z(n57[3]));
    defparam i5651_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5652_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[4]), .Z(n57[4]));
    defparam i5652_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5653_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[5]), .Z(n57[5]));
    defparam i5653_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5654_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[6]), .Z(n57[6]));
    defparam i5654_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5655_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[7]), .Z(n57[7]));
    defparam i5655_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5656_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[8]), .Z(n57[8]));
    defparam i5656_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5657_2_lut_3_lut_4_lut (.A(n1580[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[9]), .Z(n57[9]));
    defparam i5657_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@6(178[36],178[55])" *) LUT4 i5573_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n2), .C(n1580[2]), .D(r_CS_Inactive_Count[2]), .Z(r_CS_Inactive_Count_4__N_1738[2]));
    defparam i5573_3_lut_4_lut.INIT = "0xe010";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@6(178[36],178[55])" *) LUT4 i1878_2_lut_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .C(n1629), .D(r_CS_Inactive_Count[2]), 
            .Z(n6_adj_2536));
    defparam i1878_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A (C+(D))+!A (B (D)+!B (C+(D)))))" *) LUT4 i9723_2_lut_4_lut (.A(n1563), 
            .B(w_Master_Ready), .C(n1580[1]), .D(n1580[2]), .Z(n16747));
    defparam i9723_2_lut_4_lut.INIT = "0x004f";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9588), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(n1580[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i1 (.D(n57[1]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1455__i1.REGSET = "RESET";
    defparam r_TX_Count_1455__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))", lineinfo="@6(208[48],208[110])" *) LUT4 i1_2_lut_3_lut (.A(n1563), 
            .B(n1580[1]), .C(w_Master_Ready), .Z(n10281));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@6(154[7],185[16])" *) LUT4 i5572_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n1580[2]), .C(r_CS_Inactive_Count[0]), .D(n1629), .Z(r_CS_Inactive_Count_4__N_1738[1]));
    defparam i5572_3_lut_4_lut.INIT = "0x8488";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i2 (.D(n57[2]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1455__i2.REGSET = "RESET";
    defparam r_TX_Count_1455__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i3 (.D(n57[3]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1455__i3.REGSET = "RESET";
    defparam r_TX_Count_1455__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i4 (.D(n57[4]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1455__i4.REGSET = "RESET";
    defparam r_TX_Count_1455__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i5 (.D(n57[5]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_1455__i5.REGSET = "RESET";
    defparam r_TX_Count_1455__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i6 (.D(n57[6]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_1455__i6.REGSET = "RESET";
    defparam r_TX_Count_1455__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i7 (.D(n57[7]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_1455__i7.REGSET = "RESET";
    defparam r_TX_Count_1455__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i8 (.D(n57[8]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_1455__i8.REGSET = "RESET";
    defparam r_TX_Count_1455__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1455__i9 (.D(n57[9]), 
            .SP(n10490), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_1455__i9.REGSET = "RESET";
    defparam r_TX_Count_1455__i9.SRMODE = "ASYNC";
    (* lineinfo="@6(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=64,num_of_bits_per_packet=512) SPI_Master_1 (int_STM32_TX_DV, 
            i_clk_c, maxfan_replicated_net_999, n9450, VCC_net, o_STM32_SPI_Clk_c, 
            o_reset_c, {int_STM32_TX_Byte}, w_Master_Ready, o_STM32_SPI_MOSI_c, 
            GND_net, r_SPI_Clk_Count[6], n15610, n88, maxfan_replicated_net_1431, 
            n11623, n2022);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1637), 
            .SP(n16747), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_STM32_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=64,num_of_bits_per_packet=512) 
//

module \SPI_Master(clks_per_half_bit=64,num_of_bits_per_packet=512) (input int_STM32_TX_DV, 
            input i_clk_c, input maxfan_replicated_net_999, input n9450, 
            input VCC_net, output o_STM32_SPI_Clk_c, input o_reset_c, 
            input [511:0]int_STM32_TX_Byte, output w_Master_Ready, output o_STM32_SPI_MOSI_c, 
            input GND_net, output \r_SPI_Clk_Count[6] , input n15610, 
            input n88, input maxfan_replicated_net_1431, output n11623, 
            output n2022);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    wire n18701, n19277;
    (* lineinfo="@5(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n17200;
    (* lineinfo="@5(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    
    wire n365, n366, n369, n368, n20, n18596, n160, n159, n18599, 
        n19;
    wire [10:0]n62;
    
    wire n11100, n11094, n11611;
    (* lineinfo="@5(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n11629, r_SPI_Clk, r_TX_DV, n11092, n11090, n11102, n11085, 
        n11106;
    wire [8:0]n52;
    wire [8:0]r_TX_Bit_Count_8__N_2293;
    
    wire n1245, n10474, n11104, n16175;
    wire [6:0]r_SPI_Clk_Count_6__N_1763;
    (* lineinfo="@5(43[10],43[25])" *) wire [6:0]r_SPI_Clk_Count;
    
    wire n14, n15, n15586, n18665, n18590, n19280, n17197, n19274, 
        n19268, n17202, r_Trailing_Edge, n10519, n19262, n17205, 
        n19256, n17208, n19250, n11098, n18659, n18503, n17212, 
        n14615, n20674, n19244, n19247, n19238, n17217, n19232, 
        n17220, n19226, n17223, n19220, n350, n351, n17226, n354, 
        n353, n18773, n19199, n17239, n18923, n19055, n17314, 
        n341, n342, n345, n344, n18971, n19013, n17335, n19214, 
        n17229, n19208, n95, n96, n86, n87, n99, n98, n90, 
        n89, n17232, n19202, n19205, n174, n175, n19196, n18929, 
        n19049, n17317, n19190, n17241, n18947, n19031, n17326, 
        n19184, n17244, n11096, n18989, n18995, n17344, n18959, 
        n19025, n17329, n18737, n19178, n18731, n19181, n19172, 
        n17250, n178, n19166, n177, n17253, n19160, n17256, n18791, 
        n17248, n18851, n19121, n17278, n18935, n19043, n17320, 
        n18905, n19073, n17305, n319, n320, n323, n18809, n19154, 
        n322, n334, n335, n338, n337, n18761, n19157, n19148, 
        n17262, n19142, n309, n17265, n310, n287, n288, n291, 
        n19136, n17268, n290, n313, n19130, n17271, n312, n166, 
        n167, n19124, n17274, n170, n169, n326, n327, n16, n17, 
        n330, n329, n18785, n19118, n18779, n502, n17292;
    wire [10:0]r_SPI_Clk_Edges_10__N_1770;
    
    wire n19112, n19115, n17236, n17281, n19106, n17215, n18515, 
        n17284, n19100, n19103, n19094, n17289, n19088, n17295, 
        n19082, n17298, n18725, n18857, n18767, n19076, n10, n19079, 
        n18827, n19070, n18821, n19064, n17307, n18911, n19058, 
        n18887, n19061, n18, n16_adj_2530, n20_adj_2531, n19052, 
        n19046, n18875, n19040, n18869, n14487, n20470, n14489, 
        n19034, n14485, n20467, n19037, n14483, n20455, n19028, 
        n19022, n163, n162, n18542, n8, n19016, n17446, n9, 
        n12, n11, n1, n2, n5, n4, n23, n19019, n19010, n24, 
        n27, n18545, n26, n19004, n18917, n17311, n17437, n18584, 
        n19007, n18815, n17260, n18536, n18983, n19001, n17341, 
        n18998, n18863, n17287, n18977, n17338, n17443, n17440, 
        n18587, n54_adj_2532, n18992, n18986, n55_adj_2533, n18980, 
        n58_adj_2534, n57_adj_2535, n14613, n20671, n14611, n20668, 
        n20509, n302, n18974, n303, n18539, n306, n18968, n305, 
        n181, n182, n18962, n18578, n18965, n185, n14481, n20452, 
        n184, n357, n358, n18956, n361, n18950, n17347, n17374, 
        n360, n18899, n17302, n18944, n18530, n18941, n17323, 
        n17332, n18533, n18572, n18575, n18938, n18524, n18527, 
        n17365, n18566, n18845, n18932, n18839, n18926, n18920, 
        n18881, n18914, n18833, n18518, n18908, n18803, n18902, 
        n18797, n17356, n17380, n18896, n18890, n17350, n18521, 
        n18884, n18878, n18872, n18866, n18560, n18860, n18854, 
        n18755, n18848, n18749, n14633, n20638, n18842, n14631, 
        n20635, n18836, n14629, n20632, n14627, n20629, n18512, 
        n18830, n17383, n18824, n150, n20485, n151, n18818, n154, 
        n18743, n18812, n20473, n18554, n153, n18707, n18506, 
        n18806, n18509, n294, n18557, n18800, n17416, n18548, 
        n295, n18794, n298, n297, n20449, n18551, n18500, n18719, 
        n18788, n18713, n18782, n18776, n18770, n18764, n18758, 
        n18752, n18746, n18740, n18734, n18728, n18722, n18716, 
        n18710, n18704, n18698, n18692, n18629, n17353, n18686, 
        n18680, n17359, n18674, n18668, n17362, n18662, n18623, 
        n18656, n18650, n17425, n18644, n18638, n17428, n18632, 
        n17431, n18626, n18620, n18614, n18608, n18602, VCC_net_2;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9140_3_lut (.A(n18701), 
            .B(n19277), .C(r_TX_Bit_Count[2]), .Z(n17200));
    defparam i9140_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i365_3_lut (.A(r_TX_Byte[368]), 
            .B(r_TX_Byte[369]), .C(r_TX_Bit_Count[0]), .Z(n365));
    defparam Mux_50_i365_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i366_3_lut (.A(r_TX_Byte[370]), 
            .B(r_TX_Byte[371]), .C(r_TX_Bit_Count[0]), .Z(n366));
    defparam Mux_50_i366_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i369_3_lut (.A(r_TX_Byte[374]), 
            .B(r_TX_Byte[375]), .C(r_TX_Bit_Count[0]), .Z(n369));
    defparam Mux_50_i369_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i368_3_lut (.A(r_TX_Byte[372]), 
            .B(r_TX_Byte[373]), .C(r_TX_Bit_Count[0]), .Z(n368));
    defparam Mux_50_i368_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20));
    defparam Mux_50_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18596_bdd_4_lut (.A(n18596), 
            .B(n160), .C(n159), .D(r_TX_Bit_Count[2]), .Z(n18599));
    defparam n18596_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19));
    defparam Mux_50_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5549_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n11100));
    defparam i5549_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n11629), 
            .SP(n9450), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_STM32_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n11092), 
            .SP(n11611), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n11090), 
            .SP(n11611), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n11085), 
            .SP(n11611), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5550_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n11102));
    defparam i5550_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(o_reset_c), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n11106), 
            .SP(n11611), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1245), 
            .SP(n10474), .CK(i_clk_c), .SR(o_reset_c), .Q(o_STM32_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@5(135[7],145[14])" *) LUT4 i5381_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_2293[0]));
    defparam i5381_3_lut.INIT = "0xcece";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n11104), 
            .SP(n11611), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_2293[0]), 
            .SP(n16175), .CK(i_clk_c), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n11102), 
            .SP(n11611), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i0 (.D(r_SPI_Clk_Count_6__N_1763[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1458__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n11100), 
            .SP(n11611), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n11098), 
            .SP(n11611), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5551_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n11104));
    defparam i5551_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n15586));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n18665), 
            .B(r_TX_Byte[511]), .C(n15586), .D(r_TX_DV), .Z(n1245));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5399_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_2293[4]));
    defparam i5399_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5552_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n11106));
    defparam i5552_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_12  (.A(r_TX_Bit_Count[1]), 
            .B(n19), .C(n20), .D(r_TX_Bit_Count[2]), .Z(n18590));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n368), .C(n369), .D(r_TX_Bit_Count[2]), .Z(n19280));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19280_bdd_4_lut (.A(n19280), 
            .B(n366), .C(n365), .D(r_TX_Bit_Count[2]), .Z(n17197));
    defparam n19280_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n19274));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19274_bdd_4_lut (.A(n19274), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n19277));
    defparam n19274_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n19268));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19268_bdd_4_lut (.A(n19268), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n17202));
    defparam n19268_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5398_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_2293[3]));
    defparam i5398_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5395_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_2293[2]));
    defparam i5395_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n10519));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n19262));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19262_bdd_4_lut (.A(n19262), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n17205));
    defparam n19262_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n19256));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19256_bdd_4_lut (.A(n19256), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n17208));
    defparam n19256_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n17197), .C(n17200), .D(r_TX_Bit_Count[4]), .Z(n19250));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n15610), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5403_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_2293[8]));
    defparam i5403_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19250_bdd_4_lut (.A(n19250), 
            .B(n18659), .C(n18503), .D(r_TX_Bit_Count[4]), .Z(n17212));
    defparam n19250_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5543_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n11090));
    defparam i5543_2_lut.INIT = "0x2222";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1458_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[5]), .D0(n14615), .CI0(n14615), 
            .A1(GND_net), .B1(GND_net), .C1(\r_SPI_Clk_Count[6] ), .D1(n20674), 
            .CI1(n20674), .CO0(n20674), .S0(r_SPI_Clk_Count_6__N_1763[5]), 
            .S1(r_SPI_Clk_Count_6__N_1763[6]));
    defparam r_SPI_Clk_Count_1458_add_4_7.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1458_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n19244));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5402_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_2293[7]));
    defparam i5402_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19244_bdd_4_lut (.A(n19244), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n19247));
    defparam n19244_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5401_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_2293[6]));
    defparam i5401_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5400_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_2293[5]));
    defparam i5400_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n19238));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19238_bdd_4_lut (.A(n19238), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n17217));
    defparam n19238_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n88), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5545_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n11092));
    defparam i5545_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n11096), 
            .SP(n11611), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n19232));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19232_bdd_4_lut (.A(n19232), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n17220));
    defparam n19232_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n19226));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@5(135[7],145[14])" *) LUT4 i5394_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_2293[1]));
    defparam i5394_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19226_bdd_4_lut (.A(n19226), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n17223));
    defparam n19226_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n19220));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i350_3_lut (.A(r_TX_Byte[352]), 
            .B(r_TX_Byte[353]), .C(r_TX_Bit_Count[0]), .Z(n350));
    defparam Mux_50_i350_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i351_3_lut (.A(r_TX_Byte[354]), 
            .B(r_TX_Byte[355]), .C(r_TX_Bit_Count[0]), .Z(n351));
    defparam Mux_50_i351_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19220_bdd_4_lut (.A(n19220), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n17226));
    defparam n19220_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i354_3_lut (.A(r_TX_Byte[358]), 
            .B(r_TX_Byte[359]), .C(r_TX_Bit_Count[0]), .Z(n354));
    defparam Mux_50_i354_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i353_3_lut (.A(r_TX_Byte[356]), 
            .B(r_TX_Byte[357]), .C(r_TX_Bit_Count[0]), .Z(n353));
    defparam Mux_50_i353_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9179_3_lut (.A(n18773), 
            .B(n19199), .C(r_TX_Bit_Count[2]), .Z(n17239));
    defparam i9179_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9254_3_lut (.A(n18923), 
            .B(n19055), .C(r_TX_Bit_Count[2]), .Z(n17314));
    defparam i9254_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i341_3_lut (.A(r_TX_Byte[344]), 
            .B(r_TX_Byte[345]), .C(r_TX_Bit_Count[0]), .Z(n341));
    defparam Mux_50_i341_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i342_3_lut (.A(r_TX_Byte[346]), 
            .B(r_TX_Byte[347]), .C(r_TX_Bit_Count[0]), .Z(n342));
    defparam Mux_50_i342_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i345_3_lut (.A(r_TX_Byte[350]), 
            .B(r_TX_Byte[351]), .C(r_TX_Bit_Count[0]), .Z(n345));
    defparam Mux_50_i345_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i344_3_lut (.A(r_TX_Byte[348]), 
            .B(r_TX_Byte[349]), .C(r_TX_Bit_Count[0]), .Z(n344));
    defparam Mux_50_i344_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9275_3_lut (.A(n18971), 
            .B(n19013), .C(r_TX_Bit_Count[2]), .Z(n17335));
    defparam i9275_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n19214));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19214_bdd_4_lut (.A(n19214), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n17229));
    defparam n19214_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n19208));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i95_3_lut (.A(r_TX_Byte[96]), 
            .B(r_TX_Byte[97]), .C(r_TX_Bit_Count[0]), .Z(n95));
    defparam Mux_50_i95_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i96_3_lut (.A(r_TX_Byte[98]), 
            .B(r_TX_Byte[99]), .C(r_TX_Bit_Count[0]), .Z(n96));
    defparam Mux_50_i96_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i86_3_lut (.A(r_TX_Byte[88]), 
            .B(r_TX_Byte[89]), .C(r_TX_Bit_Count[0]), .Z(n86));
    defparam Mux_50_i86_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i87_3_lut (.A(r_TX_Byte[90]), 
            .B(r_TX_Byte[91]), .C(r_TX_Bit_Count[0]), .Z(n87));
    defparam Mux_50_i87_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i99_3_lut (.A(r_TX_Byte[102]), 
            .B(r_TX_Byte[103]), .C(r_TX_Bit_Count[0]), .Z(n99));
    defparam Mux_50_i99_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i98_3_lut (.A(r_TX_Byte[100]), 
            .B(r_TX_Byte[101]), .C(r_TX_Bit_Count[0]), .Z(n98));
    defparam Mux_50_i98_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i90_3_lut (.A(r_TX_Byte[94]), 
            .B(r_TX_Byte[95]), .C(r_TX_Bit_Count[0]), .Z(n90));
    defparam Mux_50_i90_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i89_3_lut (.A(r_TX_Byte[92]), 
            .B(r_TX_Byte[93]), .C(r_TX_Bit_Count[0]), .Z(n89));
    defparam Mux_50_i89_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19208_bdd_4_lut (.A(n19208), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n17232));
    defparam n19208_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n19202));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19202_bdd_4_lut (.A(n19202), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n19205));
    defparam n19202_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i174_3_lut (.A(r_TX_Byte[176]), 
            .B(r_TX_Byte[177]), .C(r_TX_Bit_Count[0]), .Z(n174));
    defparam Mux_50_i174_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i175_3_lut (.A(r_TX_Byte[178]), 
            .B(r_TX_Byte[179]), .C(r_TX_Bit_Count[0]), .Z(n175));
    defparam Mux_50_i175_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n19196));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19196_bdd_4_lut (.A(n19196), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n19199));
    defparam n19196_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9257_3_lut (.A(n18929), 
            .B(n19049), .C(r_TX_Bit_Count[2]), .Z(n17317));
    defparam i9257_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n19190));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19190_bdd_4_lut (.A(n19190), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n17241));
    defparam n19190_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9266_3_lut (.A(n18947), 
            .B(n19031), .C(r_TX_Bit_Count[2]), .Z(n17326));
    defparam i9266_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n19184));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19184_bdd_4_lut (.A(n19184), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n17244));
    defparam n19184_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1770[10]), 
            .SP(n11611), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9284_3_lut (.A(n18989), 
            .B(n18995), .C(r_TX_Bit_Count[2]), .Z(n17344));
    defparam i9284_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9269_3_lut (.A(n18959), 
            .B(n19025), .C(r_TX_Bit_Count[2]), .Z(n17329));
    defparam i9269_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n18737), .C(n17220), .D(r_TX_Bit_Count[3]), .Z(n19178));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19178_bdd_4_lut (.A(n19178), 
            .B(n17217), .C(n18731), .D(r_TX_Bit_Count[3]), .Z(n19181));
    defparam n19178_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n19172));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19172_bdd_4_lut (.A(n19172), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n17250));
    defparam n19172_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i178_3_lut (.A(r_TX_Byte[182]), 
            .B(r_TX_Byte[183]), .C(r_TX_Bit_Count[0]), .Z(n178));
    defparam Mux_50_i178_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n19166));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i177_3_lut (.A(r_TX_Byte[180]), 
            .B(r_TX_Byte[181]), .C(r_TX_Bit_Count[0]), .Z(n177));
    defparam Mux_50_i177_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19166_bdd_4_lut (.A(n19166), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n17253));
    defparam n19166_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n19160));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19160_bdd_4_lut (.A(n19160), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n17256));
    defparam n19160_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9188_3_lut (.A(n18791), 
            .B(n19181), .C(r_TX_Bit_Count[4]), .Z(n17248));
    defparam i9188_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9218_3_lut (.A(n18851), 
            .B(n19121), .C(r_TX_Bit_Count[4]), .Z(n17278));
    defparam i9218_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9260_3_lut (.A(n18935), 
            .B(n19043), .C(r_TX_Bit_Count[4]), .Z(n17320));
    defparam i9260_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9245_3_lut (.A(n18905), 
            .B(n19073), .C(r_TX_Bit_Count[4]), .Z(n17305));
    defparam i9245_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i319_3_lut (.A(r_TX_Byte[320]), 
            .B(r_TX_Byte[321]), .C(r_TX_Bit_Count[0]), .Z(n319));
    defparam Mux_50_i319_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i320_3_lut (.A(r_TX_Byte[322]), 
            .B(r_TX_Byte[323]), .C(r_TX_Bit_Count[0]), .Z(n320));
    defparam Mux_50_i320_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i323_3_lut (.A(r_TX_Byte[326]), 
            .B(r_TX_Byte[327]), .C(r_TX_Bit_Count[0]), .Z(n323));
    defparam Mux_50_i323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n18809), .C(n17256), .D(r_TX_Bit_Count[3]), .Z(n19154));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i322_3_lut (.A(r_TX_Byte[324]), 
            .B(r_TX_Byte[325]), .C(r_TX_Bit_Count[0]), .Z(n322));
    defparam Mux_50_i322_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i334_3_lut (.A(r_TX_Byte[336]), 
            .B(r_TX_Byte[337]), .C(r_TX_Bit_Count[0]), .Z(n334));
    defparam Mux_50_i334_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i335_3_lut (.A(r_TX_Byte[338]), 
            .B(r_TX_Byte[339]), .C(r_TX_Bit_Count[0]), .Z(n335));
    defparam Mux_50_i335_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i338_3_lut (.A(r_TX_Byte[342]), 
            .B(r_TX_Byte[343]), .C(r_TX_Bit_Count[0]), .Z(n338));
    defparam Mux_50_i338_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i337_3_lut (.A(r_TX_Byte[340]), 
            .B(r_TX_Byte[341]), .C(r_TX_Bit_Count[0]), .Z(n337));
    defparam Mux_50_i337_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19154_bdd_4_lut (.A(n19154), 
            .B(n17232), .C(n18761), .D(r_TX_Bit_Count[3]), .Z(n19157));
    defparam n19154_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n19148));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19148_bdd_4_lut (.A(n19148), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n17262));
    defparam n19148_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n19142));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i309_3_lut (.A(r_TX_Byte[312]), 
            .B(r_TX_Byte[313]), .C(r_TX_Bit_Count[0]), .Z(n309));
    defparam Mux_50_i309_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19142_bdd_4_lut (.A(n19142), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n17265));
    defparam n19142_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i310_3_lut (.A(r_TX_Byte[314]), 
            .B(r_TX_Byte[315]), .C(r_TX_Bit_Count[0]), .Z(n310));
    defparam Mux_50_i310_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i287_3_lut (.A(r_TX_Byte[288]), 
            .B(r_TX_Byte[289]), .C(r_TX_Bit_Count[0]), .Z(n287));
    defparam Mux_50_i287_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i288_3_lut (.A(r_TX_Byte[290]), 
            .B(r_TX_Byte[291]), .C(r_TX_Bit_Count[0]), .Z(n288));
    defparam Mux_50_i288_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i291_3_lut (.A(r_TX_Byte[294]), 
            .B(r_TX_Byte[295]), .C(r_TX_Bit_Count[0]), .Z(n291));
    defparam Mux_50_i291_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n19136));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19136_bdd_4_lut (.A(n19136), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n17268));
    defparam n19136_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i290_3_lut (.A(r_TX_Byte[292]), 
            .B(r_TX_Byte[293]), .C(r_TX_Bit_Count[0]), .Z(n290));
    defparam Mux_50_i290_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i313_3_lut (.A(r_TX_Byte[318]), 
            .B(r_TX_Byte[319]), .C(r_TX_Bit_Count[0]), .Z(n313));
    defparam Mux_50_i313_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n19130));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19130_bdd_4_lut (.A(n19130), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n17271));
    defparam n19130_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i312_3_lut (.A(r_TX_Byte[316]), 
            .B(r_TX_Byte[317]), .C(r_TX_Bit_Count[0]), .Z(n312));
    defparam Mux_50_i312_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i166_3_lut (.A(r_TX_Byte[168]), 
            .B(r_TX_Byte[169]), .C(r_TX_Bit_Count[0]), .Z(n166));
    defparam Mux_50_i166_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i167_3_lut (.A(r_TX_Byte[170]), 
            .B(r_TX_Byte[171]), .C(r_TX_Bit_Count[0]), .Z(n167));
    defparam Mux_50_i167_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n19124));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19124_bdd_4_lut (.A(n19124), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n17274));
    defparam n19124_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i170_3_lut (.A(r_TX_Byte[174]), 
            .B(r_TX_Byte[175]), .C(r_TX_Bit_Count[0]), .Z(n170));
    defparam Mux_50_i170_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i169_3_lut (.A(r_TX_Byte[172]), 
            .B(r_TX_Byte[173]), .C(r_TX_Bit_Count[0]), .Z(n169));
    defparam Mux_50_i169_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i326_3_lut (.A(r_TX_Byte[328]), 
            .B(r_TX_Byte[329]), .C(r_TX_Bit_Count[0]), .Z(n326));
    defparam Mux_50_i326_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i327_3_lut (.A(r_TX_Byte[330]), 
            .B(r_TX_Byte[331]), .C(r_TX_Bit_Count[0]), .Z(n327));
    defparam Mux_50_i327_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16));
    defparam Mux_50_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17));
    defparam Mux_50_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i330_3_lut (.A(r_TX_Byte[334]), 
            .B(r_TX_Byte[335]), .C(r_TX_Bit_Count[0]), .Z(n330));
    defparam Mux_50_i330_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i329_3_lut (.A(r_TX_Byte[332]), 
            .B(r_TX_Byte[333]), .C(r_TX_Bit_Count[0]), .Z(n329));
    defparam Mux_50_i329_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n18785), .C(n17244), .D(r_TX_Bit_Count[3]), .Z(n19118));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19118_bdd_4_lut (.A(n19118), 
            .B(n17241), .C(n18779), .D(r_TX_Bit_Count[3]), .Z(n19121));
    defparam n19118_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_50_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9232_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n17292));
    defparam i9232_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i5544_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1770[10]));
    defparam i5544_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n19112));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19112_bdd_4_lut (.A(n19112), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n19115));
    defparam n19112_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_10  (.A(r_TX_Bit_Count[3]), 
            .B(n17236), .C(n17281), .D(r_TX_Bit_Count[4]), .Z(n19106));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19106_bdd_4_lut (.A(n19106), 
            .B(n17215), .C(n18515), .D(r_TX_Bit_Count[4]), .Z(n17284));
    defparam n19106_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n19100));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19100_bdd_4_lut (.A(n19100), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n19103));
    defparam n19100_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n19094));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19094_bdd_4_lut (.A(n19094), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n17289));
    defparam n19094_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n19088));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19088_bdd_4_lut (.A(n19088), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n17295));
    defparam n19088_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n19082));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19082_bdd_4_lut (.A(n19082), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n17298));
    defparam n19082_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9155_3_lut (.A(n18725), 
            .B(n19247), .C(r_TX_Bit_Count[2]), .Z(n17215));
    defparam i9155_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9221_3_lut (.A(n18857), 
            .B(n19115), .C(r_TX_Bit_Count[2]), .Z(n17281));
    defparam i9221_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9176_3_lut (.A(n18767), 
            .B(n19205), .C(r_TX_Bit_Count[2]), .Z(n17236));
    defparam i9176_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n19076));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5547_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n11096));
    defparam i5547_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@5(45[10],45[25])" *) LUT4 i18_2_lut_4_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n10), .C(r_SPI_Clk_Count[1]), .D(r_SPI_Clk), .Z(n11629));
    defparam i18_2_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19076_bdd_4_lut (.A(n19076), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n19079));
    defparam n19076_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n18827), .C(n17265), .D(r_TX_Bit_Count[3]), .Z(n19070));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i1_2_lut_4_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n10), .C(r_SPI_Clk_Count[1]), .D(n11623), .Z(n2022));
    defparam i1_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19070_bdd_4_lut (.A(n19070), 
            .B(n17262), .C(n18821), .D(r_TX_Bit_Count[3]), .Z(n19073));
    defparam n19070_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n19064));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19064_bdd_4_lut (.A(n19064), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n17307));
    defparam n19064_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n18911), .C(n17307), .D(r_TX_Bit_Count[3]), .Z(n19058));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19058_bdd_4_lut (.A(n19058), 
            .B(n17298), .C(n18887), .D(r_TX_Bit_Count[3]), .Z(n19061));
    defparam n19058_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))", lineinfo="@5(45[10],45[25])" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Count[5]), 
            .B(r_SPI_Clk_Count[3]), .C(r_SPI_Clk_Count[4]), .D(r_SPI_Clk_Count[2]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(71[5],106[12])" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[10]), .C(r_SPI_Clk_Edges[1]), .D(r_SPI_Clk_Edges[8]), 
            .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@5(71[5],106[12])" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(r_SPI_Clk_Edges[7]), .Z(n16_adj_2530));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(71[5],106[12])" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n18), .C(r_SPI_Clk_Edges[9]), .D(r_SPI_Clk_Edges[5]), .Z(n20_adj_2531));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(71[5],106[12])" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(n20_adj_2531), .C(n16_adj_2530), .D(r_SPI_Clk_Edges[0]), 
            .Z(n11623));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n19052));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19052_bdd_4_lut (.A(n19052), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n19055));
    defparam n19052_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(n2022), .B(int_STM32_TX_DV), 
            .Z(n11611));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n19046));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19046_bdd_4_lut (.A(n19046), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n19049));
    defparam n19046_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5546_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n11094));
    defparam i5546_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n18875), .C(n17292), .D(r_TX_Bit_Count[3]), .Z(n19040));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19040_bdd_4_lut (.A(n19040), 
            .B(n17289), .C(n18869), .D(r_TX_Bit_Count[3]), .Z(n19043));
    defparam n19040_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n14487), .CI0(n14487), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n20470), 
            .CI1(n20470), .CO0(n20470), .CO1(n14489), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1123_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n19034));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14485), .CI0(n14485), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n20467), 
            .CI1(n20467), .CO0(n20467), .CO1(n14487), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1123_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19034_bdd_4_lut (.A(n19034), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n19037));
    defparam n19034_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14483), .CI0(n14483), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n20455), 
            .CI1(n20455), .CO0(n20455), .CO1(n14485), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1123_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5548_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n11098));
    defparam i5548_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n19028));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19028_bdd_4_lut (.A(n19028), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n19031));
    defparam n19028_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n19022));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i163_3_lut (.A(r_TX_Byte[166]), 
            .B(r_TX_Byte[167]), .C(r_TX_Bit_Count[0]), .Z(n163));
    defparam Mux_50_i163_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i162_3_lut (.A(r_TX_Byte[164]), 
            .B(r_TX_Byte[165]), .C(r_TX_Bit_Count[0]), .Z(n162));
    defparam Mux_50_i162_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_8  (.A(r_TX_Bit_Count[1]), 
            .B(n329), .C(n330), .D(r_TX_Bit_Count[2]), .Z(n18542));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19022_bdd_4_lut (.A(n19022), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n19025));
    defparam n19022_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n19016));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18590_bdd_4_lut (.A(n18590), 
            .B(n17), .C(n16), .D(r_TX_Bit_Count[2]), .Z(n17446));
    defparam n18590_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_50_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i12_3_lut (.A(r_TX_Byte[14]), 
            .B(r_TX_Byte[15]), .C(r_TX_Bit_Count[0]), .Z(n12));
    defparam Mux_50_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_50_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i1_3_lut (.A(r_TX_Byte[0]), 
            .B(r_TX_Byte[1]), .C(r_TX_Bit_Count[0]), .Z(n1));
    defparam Mux_50_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i2_3_lut (.A(r_TX_Byte[2]), 
            .B(r_TX_Byte[3]), .C(r_TX_Bit_Count[0]), .Z(n2));
    defparam Mux_50_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i5_3_lut (.A(r_TX_Byte[6]), 
            .B(r_TX_Byte[7]), .C(r_TX_Bit_Count[0]), .Z(n5));
    defparam Mux_50_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i4_3_lut (.A(r_TX_Byte[4]), 
            .B(r_TX_Byte[5]), .C(r_TX_Bit_Count[0]), .Z(n4));
    defparam Mux_50_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i23_3_lut (.A(r_TX_Byte[24]), 
            .B(r_TX_Byte[25]), .C(r_TX_Bit_Count[0]), .Z(n23));
    defparam Mux_50_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19016_bdd_4_lut (.A(n19016), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n19019));
    defparam n19016_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n19010));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i24_3_lut (.A(r_TX_Byte[26]), 
            .B(r_TX_Byte[27]), .C(r_TX_Bit_Count[0]), .Z(n24));
    defparam Mux_50_i24_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i27_3_lut (.A(r_TX_Byte[30]), 
            .B(r_TX_Byte[31]), .C(r_TX_Bit_Count[0]), .Z(n27));
    defparam Mux_50_i27_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19010_bdd_4_lut (.A(n19010), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n19013));
    defparam n19010_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18542_bdd_4_lut (.A(n18542), 
            .B(n327), .C(n326), .D(r_TX_Bit_Count[2]), .Z(n18545));
    defparam n18542_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i26_3_lut (.A(r_TX_Byte[28]), 
            .B(r_TX_Byte[29]), .C(r_TX_Bit_Count[0]), .Z(n26));
    defparam Mux_50_i26_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n19004));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9251_3_lut (.A(n18917), 
            .B(n19061), .C(r_TX_Bit_Count[4]), .Z(n17311));
    defparam i9251_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_4  (.A(r_TX_Bit_Count[3]), 
            .B(n17446), .C(n17437), .D(r_TX_Bit_Count[4]), .Z(n18584));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19004_bdd_4_lut (.A(n19004), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n19007));
    defparam n19004_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9200_3_lut (.A(n18815), 
            .B(n19157), .C(r_TX_Bit_Count[4]), .Z(n17260));
    defparam i9200_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_7  (.A(r_TX_Bit_Count[1]), 
            .B(n169), .C(n170), .D(r_TX_Bit_Count[2]), .Z(n18536));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9281_3_lut (.A(n18983), 
            .B(n19001), .C(r_TX_Bit_Count[2]), .Z(n17341));
    defparam i9281_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n18998));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9227_3_lut (.A(n18863), 
            .B(n19103), .C(r_TX_Bit_Count[2]), .Z(n17287));
    defparam i9227_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9278_3_lut (.A(n18977), 
            .B(n19007), .C(r_TX_Bit_Count[2]), .Z(n17338));
    defparam i9278_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18998_bdd_4_lut (.A(n18998), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n19001));
    defparam n18998_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18584_bdd_4_lut (.A(n18584), 
            .B(n17443), .C(n17440), .D(r_TX_Bit_Count[4]), .Z(n18587));
    defparam n18584_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i54_3_lut (.A(r_TX_Byte[56]), 
            .B(r_TX_Byte[57]), .C(r_TX_Bit_Count[0]), .Z(n54_adj_2532));
    defparam Mux_50_i54_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n18992));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18992_bdd_4_lut (.A(n18992), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n18995));
    defparam n18992_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n18986));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i55_3_lut (.A(r_TX_Byte[58]), 
            .B(r_TX_Byte[59]), .C(r_TX_Bit_Count[0]), .Z(n55_adj_2533));
    defparam Mux_50_i55_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18986_bdd_4_lut (.A(n18986), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n18989));
    defparam n18986_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n18980));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18980_bdd_4_lut (.A(n18980), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n18983));
    defparam n18980_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i58_3_lut (.A(r_TX_Byte[62]), 
            .B(r_TX_Byte[63]), .C(r_TX_Bit_Count[0]), .Z(n58_adj_2534));
    defparam Mux_50_i58_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i57_3_lut (.A(r_TX_Byte[60]), 
            .B(r_TX_Byte[61]), .C(r_TX_Bit_Count[0]), .Z(n57_adj_2535));
    defparam Mux_50_i57_3_lut.INIT = "0xcaca";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1458_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[3]), .D0(n14613), .CI0(n14613), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[4]), .D1(n20671), 
            .CI1(n20671), .CO0(n20671), .CO1(n14615), .S0(r_SPI_Clk_Count_6__N_1763[3]), 
            .S1(r_SPI_Clk_Count_6__N_1763[4]));
    defparam r_SPI_Clk_Count_1458_add_4_5.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1458_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1458_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[1]), .D0(n14611), .CI0(n14611), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[2]), .D1(n20668), 
            .CI1(n20668), .CO0(n20668), .CO1(n14613), .S0(r_SPI_Clk_Count_6__N_1763[1]), 
            .S1(r_SPI_Clk_Count_6__N_1763[2]));
    defparam r_SPI_Clk_Count_1458_add_4_3.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1458_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1458_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n9450), .C1(r_SPI_Clk_Count[0]), 
            .D1(n20509), .CI1(n20509), .CO0(n20509), .CO1(n14611), .S1(r_SPI_Clk_Count_6__N_1763[0]));
    defparam r_SPI_Clk_Count_1458_add_4_1.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1458_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i302_3_lut (.A(r_TX_Byte[304]), 
            .B(r_TX_Byte[305]), .C(r_TX_Bit_Count[0]), .Z(n302));
    defparam Mux_50_i302_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n18974));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i303_3_lut (.A(r_TX_Byte[306]), 
            .B(r_TX_Byte[307]), .C(r_TX_Bit_Count[0]), .Z(n303));
    defparam Mux_50_i303_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18536_bdd_4_lut (.A(n18536), 
            .B(n167), .C(n166), .D(r_TX_Bit_Count[2]), .Z(n18539));
    defparam n18536_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i306_3_lut (.A(r_TX_Byte[310]), 
            .B(r_TX_Byte[311]), .C(r_TX_Bit_Count[0]), .Z(n306));
    defparam Mux_50_i306_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18974_bdd_4_lut (.A(n18974), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n18977));
    defparam n18974_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n18968));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i305_3_lut (.A(r_TX_Byte[308]), 
            .B(r_TX_Byte[309]), .C(r_TX_Bit_Count[0]), .Z(n305));
    defparam Mux_50_i305_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18968_bdd_4_lut (.A(n18968), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n18971));
    defparam n18968_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i181_3_lut (.A(r_TX_Byte[184]), 
            .B(r_TX_Byte[185]), .C(r_TX_Bit_Count[0]), .Z(n181));
    defparam Mux_50_i181_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i182_3_lut (.A(r_TX_Byte[186]), 
            .B(r_TX_Byte[187]), .C(r_TX_Bit_Count[0]), .Z(n182));
    defparam Mux_50_i182_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n18962));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_11  (.A(r_TX_Bit_Count[1]), 
            .B(n312), .C(n313), .D(r_TX_Bit_Count[2]), .Z(n18578));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18962_bdd_4_lut (.A(n18962), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n18965));
    defparam n18962_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i185_3_lut (.A(r_TX_Byte[190]), 
            .B(r_TX_Byte[191]), .C(r_TX_Bit_Count[0]), .Z(n185));
    defparam Mux_50_i185_3_lut.INIT = "0xcaca";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14481), .CI0(n14481), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n20452), 
            .CI1(n20452), .CO0(n20452), .CO1(n14483), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1123_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i184_3_lut (.A(r_TX_Byte[188]), 
            .B(r_TX_Byte[189]), .C(r_TX_Bit_Count[0]), .Z(n184));
    defparam Mux_50_i184_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i357_3_lut (.A(r_TX_Byte[360]), 
            .B(r_TX_Byte[361]), .C(r_TX_Bit_Count[0]), .Z(n357));
    defparam Mux_50_i357_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i358_3_lut (.A(r_TX_Byte[362]), 
            .B(r_TX_Byte[363]), .C(r_TX_Bit_Count[0]), .Z(n358));
    defparam Mux_50_i358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n18956));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18956_bdd_4_lut (.A(n18956), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n18959));
    defparam n18956_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i361_3_lut (.A(r_TX_Byte[366]), 
            .B(r_TX_Byte[367]), .C(r_TX_Bit_Count[0]), .Z(n361));
    defparam Mux_50_i361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_23  (.A(r_TX_Bit_Count[1]), 
            .B(n290), .C(n291), .D(r_TX_Bit_Count[2]), .Z(n18950));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18950_bdd_4_lut (.A(n18950), 
            .B(n288), .C(n287), .D(r_TX_Bit_Count[2]), .Z(n17347));
    defparam n18950_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18578_bdd_4_lut (.A(n18578), 
            .B(n310), .C(n309), .D(r_TX_Bit_Count[2]), .Z(n17374));
    defparam n18578_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i360_3_lut (.A(r_TX_Byte[364]), 
            .B(r_TX_Byte[365]), .C(r_TX_Bit_Count[0]), .Z(n360));
    defparam Mux_50_i360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9242_3_lut (.A(n18899), 
            .B(n19079), .C(r_TX_Bit_Count[2]), .Z(n17302));
    defparam i9242_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n18944));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_6  (.A(r_TX_Bit_Count[1]), 
            .B(n337), .C(n338), .D(r_TX_Bit_Count[2]), .Z(n18530));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18944_bdd_4_lut (.A(n18944), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n18947));
    defparam n18944_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9263_3_lut (.A(n18941), 
            .B(n19037), .C(r_TX_Bit_Count[2]), .Z(n17323));
    defparam i9263_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9272_3_lut (.A(n18965), 
            .B(n19019), .C(r_TX_Bit_Count[2]), .Z(n17332));
    defparam i9272_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18530_bdd_4_lut (.A(n18530), 
            .B(n335), .C(n334), .D(r_TX_Bit_Count[2]), .Z(n18533));
    defparam n18530_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_10  (.A(r_TX_Bit_Count[1]), 
            .B(n322), .C(n323), .D(r_TX_Bit_Count[2]), .Z(n18572));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18572_bdd_4_lut (.A(n18572), 
            .B(n320), .C(n319), .D(r_TX_Bit_Count[2]), .Z(n18575));
    defparam n18572_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n18938));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n17305), .C(n17320), .D(r_TX_Bit_Count[6]), .Z(n18524));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18938_bdd_4_lut (.A(n18938), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n18941));
    defparam n18938_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18524_bdd_4_lut (.A(n18524), 
            .B(n17278), .C(n17248), .D(r_TX_Bit_Count[6]), .Z(n18527));
    defparam n18524_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n17365), .C(n17374), .D(r_TX_Bit_Count[4]), .Z(n18566));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n18845), .C(n17274), .D(r_TX_Bit_Count[3]), .Z(n18932));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18932_bdd_4_lut (.A(n18932), 
            .B(n17271), .C(n18839), .D(r_TX_Bit_Count[3]), .Z(n18935));
    defparam n18932_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n18926));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18926_bdd_4_lut (.A(n18926), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n18929));
    defparam n18926_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n18920));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18920_bdd_4_lut (.A(n18920), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n18923));
    defparam n18920_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n18881), .C(n17295), .D(r_TX_Bit_Count[3]), .Z(n18914));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18914_bdd_4_lut (.A(n18914), 
            .B(n17268), .C(n18833), .D(r_TX_Bit_Count[3]), .Z(n18917));
    defparam n18914_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n177), .C(n178), .D(r_TX_Bit_Count[2]), .Z(n18518));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n18908));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18908_bdd_4_lut (.A(n18908), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n18911));
    defparam n18908_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n18803), .C(n17253), .D(r_TX_Bit_Count[3]), .Z(n18902));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18902_bdd_4_lut (.A(n18902), 
            .B(n17250), .C(n18797), .D(r_TX_Bit_Count[3]), .Z(n18905));
    defparam n18902_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18566_bdd_4_lut (.A(n18566), 
            .B(n17356), .C(n17347), .D(r_TX_Bit_Count[4]), .Z(n17380));
    defparam n18566_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i159_3_lut (.A(r_TX_Byte[160]), 
            .B(r_TX_Byte[161]), .C(r_TX_Bit_Count[0]), .Z(n159));
    defparam Mux_50_i159_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n18896));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18896_bdd_4_lut (.A(n18896), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n18899));
    defparam n18896_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i160_3_lut (.A(r_TX_Byte[162]), 
            .B(r_TX_Byte[163]), .C(r_TX_Bit_Count[0]), .Z(n160));
    defparam Mux_50_i160_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_9  (.A(r_TX_Bit_Count[3]), 
            .B(n17329), .C(n17344), .D(r_TX_Bit_Count[4]), .Z(n18890));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18890_bdd_4_lut (.A(n18890), 
            .B(n17326), .C(n17317), .D(r_TX_Bit_Count[4]), .Z(n17350));
    defparam n18890_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18518_bdd_4_lut (.A(n18518), 
            .B(n175), .C(n174), .D(r_TX_Bit_Count[2]), .Z(n18521));
    defparam n18518_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n18884));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18884_bdd_4_lut (.A(n18884), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n18887));
    defparam n18884_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n18878));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18878_bdd_4_lut (.A(n18878), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n18881));
    defparam n18878_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n18872));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18872_bdd_4_lut (.A(n18872), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n18875));
    defparam n18872_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n18866));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18866_bdd_4_lut (.A(n18866), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n18869));
    defparam n18866_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_9  (.A(r_TX_Bit_Count[1]), 
            .B(n89), .C(n90), .D(r_TX_Bit_Count[2]), .Z(n18560));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n18860));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18860_bdd_4_lut (.A(n18860), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n18863));
    defparam n18860_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n18854));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18854_bdd_4_lut (.A(n18854), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n18857));
    defparam n18854_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n18755), .C(n17229), .D(r_TX_Bit_Count[3]), .Z(n18848));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18848_bdd_4_lut (.A(n18848), 
            .B(n17226), .C(n18749), .D(r_TX_Bit_Count[3]), .Z(n18851));
    defparam n18848_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n14633), .CI0(n14633), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n20638), .CI1(n20638), .CO0(n20638), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n18842));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n14631), .CI0(n14631), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n20635), .CI1(n20635), .CO0(n20635), .CO1(n14633), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18842_bdd_4_lut (.A(n18842), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n18845));
    defparam n18842_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n18836));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n14629), .CI0(n14629), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n20632), .CI1(n20632), .CO0(n20632), .CO1(n14631), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n14627), .CI0(n14627), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n20629), .CI1(n20629), .CO0(n20629), .CO1(n14629), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18836_bdd_4_lut (.A(n18836), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n18839));
    defparam n18836_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n98), .C(n99), .D(r_TX_Bit_Count[2]), .Z(n18512));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n18830));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18560_bdd_4_lut (.A(n18560), 
            .B(n87), .C(n86), .D(r_TX_Bit_Count[2]), .Z(n17383));
    defparam n18560_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18830_bdd_4_lut (.A(n18830), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n18833));
    defparam n18830_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18512_bdd_4_lut (.A(n18512), 
            .B(n96), .C(n95), .D(r_TX_Bit_Count[2]), .Z(n18515));
    defparam n18512_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n18824));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18824_bdd_4_lut (.A(n18824), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n18827));
    defparam n18824_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i150_3_lut (.A(r_TX_Byte[152]), 
            .B(r_TX_Byte[153]), .C(r_TX_Bit_Count[0]), .Z(n150));
    defparam Mux_50_i150_3_lut.INIT = "0xcaca";
    FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n20485), 
        .CI1(n20485), .CO0(n20485), .CO1(n14627), .S1(n52[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i151_3_lut (.A(r_TX_Byte[154]), 
            .B(r_TX_Byte[155]), .C(r_TX_Bit_Count[0]), .Z(n151));
    defparam Mux_50_i151_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n18818));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18818_bdd_4_lut (.A(n18818), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n18821));
    defparam n18818_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i154_3_lut (.A(r_TX_Byte[158]), 
            .B(r_TX_Byte[159]), .C(r_TX_Bit_Count[0]), .Z(n154));
    defparam Mux_50_i154_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n18743), .C(n17223), .D(r_TX_Bit_Count[3]), .Z(n18812));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n14489), .CI0(n14489), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n20473), 
            .CI1(n20473), .CO0(n20473), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1123_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n17335), .C(n17383), .D(r_TX_Bit_Count[4]), .Z(n18554));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i153_3_lut (.A(r_TX_Byte[156]), 
            .B(r_TX_Byte[157]), .C(r_TX_Bit_Count[0]), .Z(n153));
    defparam Mux_50_i153_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18812_bdd_4_lut (.A(n18812), 
            .B(n17202), .C(n18707), .D(r_TX_Bit_Count[3]), .Z(n18815));
    defparam n18812_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n344), .C(n345), .D(r_TX_Bit_Count[2]), .Z(n18506));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n18806));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18506_bdd_4_lut (.A(n18506), 
            .B(n342), .C(n341), .D(r_TX_Bit_Count[2]), .Z(n18509));
    defparam n18506_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18806_bdd_4_lut (.A(n18806), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n18809));
    defparam n18806_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i294_3_lut (.A(r_TX_Byte[296]), 
            .B(r_TX_Byte[297]), .C(r_TX_Bit_Count[0]), .Z(n294));
    defparam Mux_50_i294_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18554_bdd_4_lut (.A(n18554), 
            .B(n17314), .C(n17239), .D(r_TX_Bit_Count[4]), .Z(n18557));
    defparam n18554_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n18800));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18800_bdd_4_lut (.A(n18800), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n18803));
    defparam n18800_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_3  (.A(r_TX_Bit_Count[5]), 
            .B(n17416), .C(n17212), .D(r_TX_Bit_Count[6]), .Z(n18548));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i295_3_lut (.A(r_TX_Byte[298]), 
            .B(r_TX_Byte[299]), .C(r_TX_Bit_Count[0]), .Z(n295));
    defparam Mux_50_i295_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n18794));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18794_bdd_4_lut (.A(n18794), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n18797));
    defparam n18794_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i298_3_lut (.A(r_TX_Byte[302]), 
            .B(r_TX_Byte[303]), .C(r_TX_Bit_Count[0]), .Z(n298));
    defparam Mux_50_i298_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i297_3_lut (.A(r_TX_Byte[300]), 
            .B(r_TX_Byte[301]), .C(r_TX_Bit_Count[0]), .Z(n297));
    defparam Mux_50_i297_3_lut.INIT = "0xcaca";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n20449), .CI1(n20449), .CO0(n20449), .CO1(n14481), 
            .S1(n62[0]));
    defparam sub_1123_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18548_bdd_4_lut (.A(n18548), 
            .B(n17380), .C(n17350), .D(r_TX_Bit_Count[6]), .Z(n18551));
    defparam n18548_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n353), .C(n354), .D(r_TX_Bit_Count[2]), .Z(n18500));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18500_bdd_4_lut (.A(n18500), 
            .B(n351), .C(n350), .D(r_TX_Bit_Count[2]), .Z(n18503));
    defparam n18500_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n18719), .C(n17208), .D(r_TX_Bit_Count[3]), .Z(n18788));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18788_bdd_4_lut (.A(n18788), 
            .B(n17205), .C(n18713), .D(r_TX_Bit_Count[3]), .Z(n18791));
    defparam n18788_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n18782));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18782_bdd_4_lut (.A(n18782), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n18785));
    defparam n18782_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n18776));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18776_bdd_4_lut (.A(n18776), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n18779));
    defparam n18776_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n18770));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18770_bdd_4_lut (.A(n18770), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n18773));
    defparam n18770_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n18764));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18764_bdd_4_lut (.A(n18764), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n18767));
    defparam n18764_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n18758));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18758_bdd_4_lut (.A(n18758), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n18761));
    defparam n18758_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n18752));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18752_bdd_4_lut (.A(n18752), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n18755));
    defparam n18752_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n18746));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18746_bdd_4_lut (.A(n18746), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n18749));
    defparam n18746_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n18740));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18740_bdd_4_lut (.A(n18740), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n18743));
    defparam n18740_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n18734));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18734_bdd_4_lut (.A(n18734), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n18737));
    defparam n18734_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_2293[1]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n18728));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18728_bdd_4_lut (.A(n18728), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n18731));
    defparam n18728_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n18722));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18722_bdd_4_lut (.A(n18722), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n18725));
    defparam n18722_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_2293[2]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_2293[3]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n18716));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18716_bdd_4_lut (.A(n18716), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n18719));
    defparam n18716_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n18710));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18710_bdd_4_lut (.A(n18710), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n18713));
    defparam n18710_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_2293[4]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_2293[5]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_2293[6]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_2293[7]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_2293[8]), 
            .SP(n10519), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i1 (.D(r_SPI_Clk_Count_6__N_1763[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1458__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_28 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n16175));
    defparam i1_2_lut_3_lut_adj_28.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n18704));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18704_bdd_4_lut (.A(n18704), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n18707));
    defparam n18704_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n18698));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18698_bdd_4_lut (.A(n18698), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n18701));
    defparam n18698_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n18557), .C(n17284), .D(r_TX_Bit_Count[6]), .Z(n18692));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18692_bdd_4_lut (.A(n18692), 
            .B(n18629), .C(n18587), .D(r_TX_Bit_Count[6]), .Z(n17353));
    defparam n18692_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_22  (.A(r_TX_Bit_Count[1]), 
            .B(n297), .C(n298), .D(r_TX_Bit_Count[2]), .Z(n18686));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18686_bdd_4_lut (.A(n18686), 
            .B(n295), .C(n294), .D(r_TX_Bit_Count[2]), .Z(n17356));
    defparam n18686_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_21  (.A(r_TX_Bit_Count[1]), 
            .B(n153), .C(n154), .D(r_TX_Bit_Count[2]), .Z(n18680));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18680_bdd_4_lut (.A(n18680), 
            .B(n151), .C(n150), .D(r_TX_Bit_Count[2]), .Z(n17359));
    defparam n18680_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_29 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n10474));
    defparam i1_2_lut_3_lut_adj_29.INIT = "0x0e0e";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i2 (.D(r_SPI_Clk_Count_6__N_1763[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_1458__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i3 (.D(r_SPI_Clk_Count_6__N_1763[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[3]));
    defparam r_SPI_Clk_Count_1458__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i3.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_8  (.A(r_TX_Bit_Count[3]), 
            .B(n18533), .C(n18509), .D(r_TX_Bit_Count[4]), .Z(n18674));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i4 (.D(r_SPI_Clk_Count_6__N_1763[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[4]));
    defparam r_SPI_Clk_Count_1458__i4.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i5 (.D(r_SPI_Clk_Count_6__N_1763[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[5]));
    defparam r_SPI_Clk_Count_1458__i5.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1458__i6 (.D(r_SPI_Clk_Count_6__N_1763[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\r_SPI_Clk_Count[6] ));
    defparam r_SPI_Clk_Count_1458__i6.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1458__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18674_bdd_4_lut (.A(n18674), 
            .B(n18545), .C(n18575), .D(r_TX_Bit_Count[4]), .Z(n17416));
    defparam n18674_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_7  (.A(r_TX_Bit_Count[3]), 
            .B(n17332), .C(n17359), .D(r_TX_Bit_Count[4]), .Z(n18668));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18668_bdd_4_lut (.A(n18668), 
            .B(n17323), .C(n17302), .D(r_TX_Bit_Count[4]), .Z(n17362));
    defparam n18668_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n18551), .C(n18527), .D(r_TX_Bit_Count[8]), .Z(n18662));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18662_bdd_4_lut (.A(n18662), 
            .B(n18623), .C(n17353), .D(r_TX_Bit_Count[8]), .Z(n18665));
    defparam n18662_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_20  (.A(r_TX_Bit_Count[1]), 
            .B(n360), .C(n361), .D(r_TX_Bit_Count[2]), .Z(n18656));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18656_bdd_4_lut (.A(n18656), 
            .B(n358), .C(n357), .D(r_TX_Bit_Count[2]), .Z(n18659));
    defparam n18656_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_19  (.A(r_TX_Bit_Count[1]), 
            .B(n184), .C(n185), .D(r_TX_Bit_Count[2]), .Z(n18650));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18650_bdd_4_lut (.A(n18650), 
            .B(n182), .C(n181), .D(r_TX_Bit_Count[2]), .Z(n17425));
    defparam n18650_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_18  (.A(r_TX_Bit_Count[1]), 
            .B(n305), .C(n306), .D(r_TX_Bit_Count[2]), .Z(n18644));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18644_bdd_4_lut (.A(n18644), 
            .B(n303), .C(n302), .D(r_TX_Bit_Count[2]), .Z(n17365));
    defparam n18644_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_6  (.A(r_TX_Bit_Count[3]), 
            .B(n18521), .C(n17425), .D(r_TX_Bit_Count[4]), .Z(n18638));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18638_bdd_4_lut (.A(n18638), 
            .B(n18539), .C(n18599), .D(r_TX_Bit_Count[4]), .Z(n17428));
    defparam n18638_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_17  (.A(r_TX_Bit_Count[1]), 
            .B(n57_adj_2535), .C(n58_adj_2534), .D(r_TX_Bit_Count[2]), 
            .Z(n18632));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18632_bdd_4_lut (.A(n18632), 
            .B(n55_adj_2533), .C(n54_adj_2532), .D(r_TX_Bit_Count[2]), 
            .Z(n17431));
    defparam n18632_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_5  (.A(r_TX_Bit_Count[3]), 
            .B(n17338), .C(n17431), .D(r_TX_Bit_Count[4]), .Z(n18626));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18626_bdd_4_lut (.A(n18626), 
            .B(n17287), .C(n17341), .D(r_TX_Bit_Count[4]), .Z(n18629));
    defparam n18626_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_4  (.A(r_TX_Bit_Count[5]), 
            .B(n17260), .C(n17311), .D(r_TX_Bit_Count[6]), .Z(n18620));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18620_bdd_4_lut (.A(n18620), 
            .B(n17428), .C(n17362), .D(r_TX_Bit_Count[6]), .Z(n18623));
    defparam n18620_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_16  (.A(r_TX_Bit_Count[1]), 
            .B(n26), .C(n27), .D(r_TX_Bit_Count[2]), .Z(n18614));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18614_bdd_4_lut (.A(n18614), 
            .B(n24), .C(n23), .D(r_TX_Bit_Count[2]), .Z(n17437));
    defparam n18614_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_15  (.A(r_TX_Bit_Count[1]), 
            .B(n4), .C(n5), .D(r_TX_Bit_Count[2]), .Z(n18608));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18608_bdd_4_lut (.A(n18608), 
            .B(n2), .C(n1), .D(r_TX_Bit_Count[2]), .Z(n17440));
    defparam n18608_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5378_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n11085));
    defparam i5378_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_14  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(n12), .D(r_TX_Bit_Count[2]), .Z(n18602));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18602_bdd_4_lut (.A(n18602), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n17443));
    defparam n18602_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_13  (.A(r_TX_Bit_Count[1]), 
            .B(n162), .C(n163), .D(r_TX_Bit_Count[2]), .Z(n18596));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n11094), 
            .SP(n11611), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=64,cs_inactive_clks=16) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=64,cs_inactive_clks=16) (input n9437, 
            input n3, input i_clk_c, input o_reset_c, input [15:0]n8368, 
            input n10484, input maxfan_replicated_net_999, input n11119, 
            output init_FIFO_State, input maxfan_replicated_net_1431, output n2031, 
            input int_RHD_TX_DV, output o_RHD_SPI_CS_n_c, output n1696, 
            output n3_adj_1, input VCC_net, output o_RHD_SPI_Clk_c, output o_RHD_SPI_MOSI_c, 
            input RGB1_OUT_c_c, output [15:0]o_RHD_RX_Byte_Falling, output o_RHD_RX_DV, 
            input n44, input \int_RHD_TX_Byte[8] , input GND_net, input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[15] , 
            input int_FIFO_RE, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , 
            output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , 
            output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , 
            output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , 
            output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    wire o_FIFO_WE;
    (* lineinfo="@3(44[5],44[16])" *) wire [31:0]o_FIFO_Data;
    
    wire VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(n8368[0]), 
            .SP(n10484), .CK(i_clk_c), .SR(o_reset_c), .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(n8368[1]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(n8368[2]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(n8368[3]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(n8368[4]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(n8368[5]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(n8368[6]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(n8368[7]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(n8368[8]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(n8368[9]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(n8368[10]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(n8368[11]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(n8368[12]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(n8368[13]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(n8368[14]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(n8368[15]), 
            .SP(n10484), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ init_FIFO_State_c (.D(n11119), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(init_FIFO_State));
    defparam init_FIFO_State_c.REGSET = "RESET";
    defparam init_FIFO_State_c.SRMODE = "ASYNC";
    (* lineinfo="@2(126[21],126[34])" *) \SPI_Master_CS(clks_per_half_bit=64,num_of_bits_per_packet=16,cs_inactive_clks=16) SPI_Master_CS_1 (n2031, 
            int_RHD_TX_DV, o_RHD_SPI_CS_n_c, i_clk_c, maxfan_replicated_net_999, 
            n1696, o_reset_c, maxfan_replicated_net_1431, n3_adj_1, 
            VCC_net, o_RHD_SPI_Clk_c, o_RHD_SPI_MOSI_c, RGB1_OUT_c_c, 
            {o_RHD_RX_Byte_Falling}, o_RHD_RX_DV, n44, \int_RHD_TX_Byte[8] , 
            GND_net, \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , \int_RHD_TX_Byte[12] , 
            \int_RHD_TX_Byte[15] );
    (* lineinfo="@2(149[12],149[32])" *) FIFO_MEM FIFO_1 (o_FIFO_WE, int_FIFO_RE, 
            GND_net, i_clk_c, o_reset_c, maxfan_replicated_net_999, 
            maxfan_replicated_net_1431, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            VCC_net, o_FIFO_Data[0], o_FIFO_Data[1], o_FIFO_Data[2], 
            o_FIFO_Data[3], o_FIFO_Data[4], o_FIFO_Data[5], o_FIFO_Data[6], 
            o_FIFO_Data[7], o_FIFO_Data[8], o_FIFO_Data[9], o_FIFO_Data[10], 
            o_FIFO_Data[11], o_FIFO_Data[12], o_FIFO_Data[13], o_FIFO_Data[14], 
            o_FIFO_Data[15], \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@2(167[5],201[9])" *) FD1P3XZ int_FIFO_WE (.D(n9437), 
            .SP(n3), .CK(i_clk_c), .SR(o_reset_c), .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=64,num_of_bits_per_packet=16,cs_inactive_clks=16) 
//

module \SPI_Master_CS(clks_per_half_bit=64,num_of_bits_per_packet=16,cs_inactive_clks=16) (output n2031, 
            input int_RHD_TX_DV, output o_RHD_SPI_CS_n_c, input i_clk_c, 
            input maxfan_replicated_net_999, output n1696, input o_reset_c, 
            input maxfan_replicated_net_1431, output n3, input VCC_net, 
            output o_RHD_SPI_Clk_c, output o_RHD_SPI_MOSI_c, input RGB1_OUT_c_c, 
            output [15:0]o_RHD_RX_Byte_Falling, output o_RHD_RX_DV, input n44, 
            input \int_RHD_TX_Byte[8] , input GND_net, input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[15] );
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    wire [3:0]n1692;
    
    wire n53, n10491;
    (* lineinfo="@6(82[10],82[20])" *) wire [4:0]r_TX_Count;
    wire [4:0]n32;
    
    wire n1744, n10472;
    wire [4:0]r_CS_Inactive_Count_4__N_1753;
    
    wire n10507;
    (* lineinfo="@6(81[10],81[29])" *) wire [4:0]r_CS_Inactive_Count;
    
    wire n9584, n16651, n16721, n11494, n116, n9580, n1, w_Master_Ready, 
        n11489, n16053, n6, n6_adj_2525, n2, n6_adj_2526, n12647, 
        n2_adj_2527, n14439, n12690;
    (* lineinfo="@5(43[10],43[25])" *) wire [6:0]r_SPI_Clk_Count;
    
    wire r_Trailing_Edge_N_2509, VCC_net_2;
    
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut (.A(n1692[1]), 
            .B(n1692[2]), .C(n2031), .D(n53), .Z(n10491));
    defparam i1_4_lut.INIT = "0x3130";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i1_3_lut (.A(n2031), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i1_3_lut.INIT = "0x2828";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_4__N_1753[0]), 
            .SP(n10507), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9584), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(n1696));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1457__i0 (.D(n32[0]), 
            .SP(n10491), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_1457__i0.REGSET = "RESET";
    defparam r_TX_Count_1457__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(int_RHD_TX_DV), .B(o_RHD_SPI_CS_n_c), 
            .Z(n53));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i8742_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[2]), .Z(n16651));
    defparam i8742_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8809_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(r_CS_Inactive_Count[0]), .C(r_CS_Inactive_Count[1]), .D(n16651), 
            .Z(n16721));
    defparam i8809_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@3(163[9],163[22])" *) LUT4 i1_4_lut_adj_19 (.A(n1692[2]), 
            .B(n53), .C(n16721), .D(n1696), .Z(n9584));
    defparam i1_4_lut_adj_19.INIT = "0x3b0a";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_4__N_1753[1]), 
            .SP(n10507), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut_adj_20 (.A(n1692[2]), 
            .B(n11494), .C(n116), .Z(n9580));
    defparam i1_3_lut_adj_20.INIT = "0xecec";
    (* lut_function="(A (B (C)))", lineinfo="@3(163[9],163[22])" *) LUT4 i1_3_lut_adj_21 (.A(n1696), 
            .B(int_RHD_TX_DV), .C(o_RHD_SPI_CS_n_c), .Z(n1));
    defparam i1_3_lut_adj_21.INIT = "0x8080";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@3(163[9],163[22])" *) LUT4 i1_4_lut_adj_22 (.A(n1), 
            .B(w_Master_Ready), .C(n1692[1]), .D(n11489), .Z(n16053));
    defparam i1_4_lut_adj_22.INIT = "0xfaba";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_23 (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[1]), .Z(n6));
    defparam i1_2_lut_adj_23.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[4]), .C(r_CS_Inactive_Count[0]), .D(n6), 
            .Z(n116));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@6(154[7],185[16])" *) LUT4 i5424_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n1692[2]), .C(n116), .Z(r_CS_Inactive_Count_4__N_1753[0]));
    defparam i5424_3_lut.INIT = "0x4848";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_24 (.A(r_TX_Count[1]), 
            .B(r_TX_Count[3]), .Z(n6_adj_2525));
    defparam i1_2_lut_adj_24.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_25 (.A(r_TX_Count[0]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[2]), .D(n6_adj_2525), .Z(n11489));
    defparam i4_4_lut_adj_25.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C))))" *) LUT4 i1_4_lut_adj_26 (.A(w_Master_Ready), 
            .B(n1692[2]), .C(n1692[1]), .D(n11489), .Z(n10472));
    defparam i1_4_lut_adj_26.INIT = "0x0323";
    (* lut_function="(A+!(B+!(C)))", lineinfo="@6(154[7],185[16])" *) LUT4 i1_3_lut_adj_27 (.A(n1692[1]), 
            .B(int_RHD_TX_DV), .C(o_RHD_SPI_CS_n_c), .Z(n1744));
    defparam i1_3_lut_adj_27.INIT = "0xbaba";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@6(167[31],167[41])" *) LUT4 i5659_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2), .C(n2031), .D(r_TX_Count[2]), .Z(n32[2]));
    defparam i5659_3_lut_4_lut.INIT = "0xe010";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_4__N_1753[2]), 
            .SP(n10507), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_4__N_1753[3]), 
            .SP(n10507), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+(D))))" *) LUT4 i9784_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n1692[2]), .C(r_CS_Inactive_Count[3]), .D(n6_adj_2526), 
            .Z(n12647));
    defparam i9784_4_lut.INIT = "0xbbb7";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@6(154[7],185[16])" *) LUT4 i5570_3_lut (.A(r_CS_Inactive_Count[3]), 
            .B(n1692[2]), .C(n6_adj_2526), .Z(r_CS_Inactive_Count_4__N_1753[3]));
    defparam i5570_3_lut.INIT = "0x8484";
    (* lut_function="(A+!(B))", lineinfo="@6(178[36],178[55])" *) LUT4 i1827_2_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n116), .Z(n2_adj_2527));
    defparam i1827_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(n12647), 
            .SP(n10507), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "SET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n16053), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(n1692[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@6(167[31],167[41])" *) LUT4 i5661_4_lut (.A(r_TX_Count[4]), 
            .B(n2031), .C(r_TX_Count[3]), .D(n14439), .Z(n32[4]));
    defparam i5661_4_lut.INIT = "0x8884";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@6(167[31],167[41])" *) LUT4 i5660_3_lut (.A(r_TX_Count[3]), 
            .B(n2031), .C(n14439), .Z(n32[3]));
    defparam i5660_3_lut.INIT = "0x8484";
    (* lut_function="((B)+!A)", lineinfo="@6(167[31],167[41])" *) LUT4 i7179_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i7179_2_lut.INIT = "0xdddd";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@6(178[36],178[55])" *) LUT4 i5569_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n2_adj_2527), .C(n1692[2]), .D(r_CS_Inactive_Count[2]), 
            .Z(r_CS_Inactive_Count_4__N_1753[2]));
    defparam i5569_3_lut_4_lut.INIT = "0xe010";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@6(178[36],178[55])" *) LUT4 i1842_2_lut_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .C(n116), .D(r_CS_Inactive_Count[2]), 
            .Z(n6_adj_2526));
    defparam i1842_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A (B ((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@6(167[31],167[41])" *) LUT4 i5658_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2031), .C(int_RHD_TX_DV), .D(r_TX_Count[0]), .Z(n32[1]));
    defparam i5658_3_lut_4_lut.INIT = "0x8848";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@6(208[5],208[19])" *) LUT4 i1_3_lut_4_lut (.A(n12690), 
            .B(int_RHD_TX_DV), .C(n3), .D(r_SPI_Clk_Count[6]), .Z(r_Trailing_Edge_N_2509));
    defparam i1_3_lut_4_lut.INIT = "0x2000";
    (* lineinfo="@6(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9580), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(n1692[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1457__i1 (.D(n32[1]), 
            .SP(n10491), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1457__i1.REGSET = "RESET";
    defparam r_TX_Count_1457__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@6(154[7],185[16])" *) LUT4 i5568_3_lut_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n1692[2]), .C(r_CS_Inactive_Count[0]), .D(n116), .Z(r_CS_Inactive_Count_4__N_1753[1]));
    defparam i5568_3_lut_4_lut.INIT = "0x8488";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1457__i2 (.D(n32[2]), 
            .SP(n10491), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1457__i2.REGSET = "RESET";
    defparam r_TX_Count_1457__i2.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1457__i3 (.D(n32[3]), 
            .SP(n10491), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1457__i3.REGSET = "RESET";
    defparam r_TX_Count_1457__i3.SRMODE = "ASYNC";
    (* lineinfo="@6(167[31],167[41])" *) FD1P3XZ r_TX_Count_1457__i4 (.D(n32[4]), 
            .SP(n10491), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1457__i4.REGSET = "RESET";
    defparam r_TX_Count_1457__i4.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(167[31],167[41])" *) LUT4 i7194_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n14439));
    defparam i7194_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B ((D)+!C)+!B (D))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(n1692[1]), 
            .B(w_Master_Ready), .C(n11489), .D(n1692[2]), .Z(n10507));
    defparam i1_2_lut_4_lut.INIT = "0xff08";
    (* lineinfo="@6(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=64) SPI_Master_1 (i_clk_c, 
            maxfan_replicated_net_999, VCC_net, o_RHD_SPI_Clk_c, int_RHD_TX_DV, 
            w_Master_Ready, maxfan_replicated_net_1431, o_reset_c, o_RHD_SPI_MOSI_c, 
            RGB1_OUT_c_c, {o_RHD_RX_Byte_Falling}, n3, n12690, r_Trailing_Edge_N_2509, 
            o_RHD_RX_DV, n44, \int_RHD_TX_Byte[8] , GND_net, r_SPI_Clk_Count[6], 
            \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , \int_RHD_TX_Byte[12] , 
            \int_RHD_TX_Byte[15] , n1692[1], n11489, n2031, n11494);
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@6(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1744), 
            .SP(n10472), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=64) 
//

module \SPI_Master(clks_per_half_bit=64) (input i_clk_c, input maxfan_replicated_net_999, 
            input VCC_net, output o_RHD_SPI_Clk_c, input int_RHD_TX_DV, 
            output w_Master_Ready, input maxfan_replicated_net_1431, input o_reset_c, 
            output o_RHD_SPI_MOSI_c, input RGB1_OUT_c_c, output [15:0]o_RHD_RX_Byte_Falling, 
            output n3, output n12690, input r_Trailing_Edge_N_2509, output o_RHD_RX_DV, 
            input n44, input \int_RHD_TX_Byte[8] , input GND_net, output \r_SPI_Clk_Count[6] , 
            input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[12] , 
            input \int_RHD_TX_Byte[15] , input n1695, input n11489, output n2031, 
            output n11494);
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    wire n17481, n2073, r_SPI_Clk;
    wire [5:0]n37;
    
    wire n11108, n11114, n11496;
    (* lineinfo="@5(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n11112;
    (* lineinfo="@5(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire r_TX_DV, r_Trailing_Edge;
    wire [3:0]r_TX_Bit_Count_3__N_2326;
    
    wire r_Leading_Edge, n2078, n11110, n11087;
    (* lineinfo="@5(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n6, n5, n10482;
    (* lineinfo="@5(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n8, n10, n6_adj_2519, n17454, n198, n10323, n9492;
    wire [6:0]r_SPI_Clk_Count_6__N_2302;
    (* lineinfo="@5(43[10],43[25])" *) wire [6:0]r_SPI_Clk_Count;
    
    wire n16162, o_RHD_RX_DV_N_2493, n10_adj_2520, n12673, n10339, 
        n10341, n10343, n10_adj_2521, n10345, n10347, n10349, n10351, 
        n10340, n10344, n10348, n10352, n12675, n10342, n10346, 
        n10350, n9734, n6_adj_2522, n15623, n14641, n20641, n14639, 
        n20464, n14637, n20461, n20458, n14623, n20683, n14621, 
        n20680, n14619, n20677, n20512, n10319, n10321, n9745, 
        n9741, n10322, n10320, n10548, n9738, n10554, n9736, n9732, 
        n12460, n5_adj_2523, n5_adj_2524;
    wire [5:0]r_SPI_Clk_Edges_5__N_2309;
    
    wire VCC_net_2;
    
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n11114), 
            .SP(n11496), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5638_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n11108));
    defparam i5638_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n11112), 
            .SP(n11496), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n11110), 
            .SP(n11496), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5442_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_2326[0]));
    defparam i5442_4_lut.INIT = "0xcdce";
    (* lut_function="(A+(B))", lineinfo="@5(159[5],175[12])" *) LUT4 i579_2_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .Z(n2078));
    defparam i579_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n11087), 
            .SP(n11496), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n11108), 
            .SP(n11496), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_218_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_218_i6_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n198), 
            .SP(n10482), .CK(i_clk_c), .SR(o_reset_c), .Q(o_RHD_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_220_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_220_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n10482));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(144[37],144[73])" *) LUT4 Mux_50_i10_3_lut (.A(n8), 
            .B(r_TX_Byte[10]), .C(r_TX_Bit_Count[1]), .Z(n10));
    defparam Mux_50_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(r_TX_Bit_Count[1]), .C(r_TX_Bit_Count[2]), .D(r_TX_Bit_Count[0]), 
            .Z(n6_adj_2519));
    defparam i1_4_lut.INIT = "0xa880";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i9410_4_lut (.A(n10), 
            .B(r_TX_Bit_Count[3]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[2]), 
            .Z(n17454));
    defparam i9410_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i56_4_lut (.A(n17454), 
            .B(r_TX_Byte[15]), .C(r_TX_DV), .D(n6_adj_2519), .Z(n198));
    defparam i56_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(RGB1_OUT_c_c), 
            .SP(n10323), .CK(i_clk_c), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n9492), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_2326[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i0 (.D(r_SPI_Clk_Count_6__N_2302[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1459__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5435_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n11087));
    defparam i5435_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n16162), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5641_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n11110));
    defparam i5641_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5642_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n11112));
    defparam i5642_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut_adj_10 (.A(n3), 
            .B(int_RHD_TX_DV), .C(n12690), .Z(n11496));
    defparam i1_3_lut_adj_10.INIT = "0xecec";
    (* lut_function="(!((B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i5643_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n11114));
    defparam i5643_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2509), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2493), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n44), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD_TX_Byte[8] ), 
            .SP(int_RHD_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Count[5]), 
            .B(r_SPI_Clk_Count[3]), .C(r_SPI_Clk_Count[2]), .D(r_SPI_Clk_Count[0]), 
            .Z(n10_adj_2520));
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Count[4]), 
            .B(n10_adj_2520), .C(r_SPI_Clk_Count[1]), .Z(n12690));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i9749_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n12673), .Z(n10339));
    defparam i9749_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i9790_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10341), .Z(n10343));
    defparam i9790_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_11 (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10_adj_2521));
    defparam i4_4_lut_adj_11.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut_adj_12 (.A(r_SPI_Clk_Edges[3]), 
            .B(n10_adj_2521), .C(r_SPI_Clk_Edges[4]), .Z(n3));
    defparam i5_3_lut_adj_12.INIT = "0xfefe";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i9793_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10345), .Z(n10347));
    defparam i9793_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(int_RHD_TX_DV), .B(n3), 
            .Z(n2073));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(44[10],44[19])" *) LUT4 i9421_2_lut (.A(n12690), 
            .B(r_SPI_Clk), .Z(n17481));
    defparam i9421_2_lut.INIT = "0x6666";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(164[24],164[62])" *) LUT4 i9796_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10349), .Z(n10351));
    defparam i9796_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@5(164[24],164[62])" *) LUT4 i9738_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n12673), .Z(n10340));
    defparam i9738_2_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(164[24],164[62])" *) LUT4 i9741_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10341), .Z(n10344));
    defparam i9741_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(164[24],164[62])" *) LUT4 i9744_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10345), .Z(n10348));
    defparam i9744_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(164[24],164[62])" *) LUT4 i9747_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10349), .Z(n10352));
    defparam i9747_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B (C)))" *) LUT4 i5692_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n12673), .Z(n12675));
    defparam i5692_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i9730_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10341), .Z(n10342));
    defparam i9730_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i9732_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10345), .Z(n10346));
    defparam i9732_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i9734_2_lut_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .C(n10349), .Z(n10350));
    defparam i9734_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i5408_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n9734));
    defparam i5408_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1774_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2522));
    defparam i1774_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD_TX_Byte[9] ), 
            .SP(int_RHD_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@5(159[5],175[12])" *) LUT4 i3_4_lut (.A(n5), 
            .B(n2078), .C(n6), .D(r_RX_Bit_Count[0]), .Z(n15623));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5427_3_lut (.A(o_RHD_RX_DV), 
            .B(w_Master_Ready), .C(n15623), .Z(o_RHD_RX_DV_N_2493));
    defparam i5427_3_lut.INIT = "0x2323";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14641), .CI0(n14641), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20641), .CI1(n20641), 
            .CO0(n20641), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14639), .CI0(n14639), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n20464), 
            .CI1(n20464), .CO0(n20464), .CO1(n14641), .S0(n37[3]), .S1(n37[4]));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14637), .CI0(n14637), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n20461), 
            .CI1(n20461), .CO0(n20461), .CO1(n14639), .S0(n37[1]), .S1(n37[2]));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@5(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n20458), .CI1(n20458), .CO0(n20458), .CO1(n14637), 
            .S1(n37[0]));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1459_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[5]), .D0(n14623), .CI0(n14623), 
            .A1(GND_net), .B1(GND_net), .C1(\r_SPI_Clk_Count[6] ), .D1(n20683), 
            .CI1(n20683), .CO0(n20683), .S0(r_SPI_Clk_Count_6__N_2302[5]), 
            .S1(r_SPI_Clk_Count_6__N_2302[6]));
    defparam r_SPI_Clk_Count_1459_add_4_7.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1459_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1459_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[3]), .D0(n14621), .CI0(n14621), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[4]), .D1(n20680), 
            .CI1(n20680), .CO0(n20680), .CO1(n14623), .S0(r_SPI_Clk_Count_6__N_2302[3]), 
            .S1(r_SPI_Clk_Count_6__N_2302[4]));
    defparam r_SPI_Clk_Count_1459_add_4_5.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1459_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1459_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(r_SPI_Clk_Count[1]), .D0(n14619), .CI0(n14619), 
            .A1(GND_net), .B1(GND_net), .C1(r_SPI_Clk_Count[2]), .D1(n20677), 
            .CI1(n20677), .CO0(n20677), .CO1(n14621), .S0(r_SPI_Clk_Count_6__N_2302[1]), 
            .S1(r_SPI_Clk_Count_6__N_2302[2]));
    defparam r_SPI_Clk_Count_1459_add_4_3.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1459_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@5(98[30],98[45])" *) FA2 r_SPI_Clk_Count_1459_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n2073), .C1(r_SPI_Clk_Count[0]), 
            .D1(n20512), .CI1(n20512), .CO0(n20512), .CO1(n14619), .S1(r_SPI_Clk_Count_6__N_2302[0]));
    defparam r_SPI_Clk_Count_1459_add_4_1.INIT0 = "0xc33c";
    defparam r_SPI_Clk_Count_1459_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@5(153[3],176[10])" *) LUT4 i9804_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n10319), .Z(n10321));
    defparam i9804_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5415_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n9745), .C(r_TX_Bit_Count[2]), .D(n9741), .Z(r_TX_Bit_Count_3__N_2326[3]));
    defparam i5415_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))", lineinfo="@5(144[37],144[73])" *) LUT4 i3052_2_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[1]), .Z(n9741));
    defparam i3052_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@5(135[7],145[14])" *) LUT4 i3056_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n9745));
    defparam i3056_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(153[3],176[10])" *) LUT4 i9801_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n10319), .Z(n10322));
    defparam i9801_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@5(153[3],176[10])" *) LUT4 i9798_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n10319), .Z(n10320));
    defparam i9798_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n10548));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5413_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_2326[1]));
    defparam i5413_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5410_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2522), 
            .Z(n9738));
    defparam i5410_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_13 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n10554));
    defparam i1_2_lut_3_lut_adj_13.INIT = "0xfefe";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5409_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2522), .Z(n9736));
    defparam i5409_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@5(135[7],145[14])" *) LUT4 i5414_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n9741), .Z(r_TX_Bit_Count_3__N_2326[2]));
    defparam i5414_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i2_3_lut_4_lut (.A(n12690), 
            .B(int_RHD_TX_DV), .C(n3), .D(\r_SPI_Clk_Count[6] ), .Z(n16162));
    defparam i2_3_lut_4_lut.INIT = "0x0020";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD_TX_Byte[10] ), 
            .SP(int_RHD_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i5 (.D(\int_RHD_TX_Byte[12] ), 
            .SP(int_RHD_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte__i5.REGSET = "RESET";
    defparam r_TX_Byte__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD_TX_Byte[15] ), 
            .SP(int_RHD_TX_DV), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_2309[5]), 
            .SP(n11496), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@5(153[3],176[10])" *) LUT4 i5407_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n9732));
    defparam i5407_3_lut.INIT = "0xeded";
    (* lut_function="(A (B (C)))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_14 (.A(n1695), 
            .B(w_Master_Ready), .C(n11489), .Z(n2031));
    defparam i1_2_lut_3_lut_adj_14.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@5(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_15 (.A(n1695), 
            .B(w_Master_Ready), .C(n11489), .Z(n11494));
    defparam i1_2_lut_3_lut_adj_15.INIT = "0x0808";
    (* lut_function="(A (B))" *) LUT4 i5482_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n12460));
    defparam i5482_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@5(164[24],164[62])" *) LUT4 equal_218_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2523));
    defparam equal_218_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="((B)+!A)", lineinfo="@5(164[24],164[62])" *) LUT4 equal_219_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2524));
    defparam equal_219_i5_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(RGB1_OUT_c_c), 
            .SP(n10321), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(RGB1_OUT_c_c), 
            .SP(n10322), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(RGB1_OUT_c_c), 
            .SP(n10320), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(RGB1_OUT_c_c), 
            .SP(n10351), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(RGB1_OUT_c_c), 
            .SP(n10347), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(RGB1_OUT_c_c), 
            .SP(n10343), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(RGB1_OUT_c_c), 
            .SP(n10339), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(RGB1_OUT_c_c), 
            .SP(n10352), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(RGB1_OUT_c_c), 
            .SP(n10348), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(RGB1_OUT_c_c), 
            .SP(n10344), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(RGB1_OUT_c_c), 
            .SP(n10340), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(RGB1_OUT_c_c), 
            .SP(n10350), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(RGB1_OUT_c_c), 
            .SP(n10346), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(RGB1_OUT_c_c), 
            .SP(n10342), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(RGB1_OUT_c_c), 
            .SP(n12675), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n9732), 
            .SP(n10548), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n9734), 
            .SP(n10548), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n9736), 
            .SP(n10548), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n9738), 
            .SP(n10548), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_2326[1]), 
            .SP(n10554), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_2326[2]), 
            .SP(n10554), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_2326[3]), 
            .SP(n10554), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i1 (.D(r_SPI_Clk_Count_6__N_2302[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1459__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@5(84[7],105[14])" *) LUT4 i5640_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_2309[5]));
    defparam i5640_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i2 (.D(r_SPI_Clk_Count_6__N_2302[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_1459__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i3 (.D(r_SPI_Clk_Count_6__N_2302[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[3]));
    defparam r_SPI_Clk_Count_1459__i3.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i4 (.D(r_SPI_Clk_Count_6__N_2302[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[4]));
    defparam r_SPI_Clk_Count_1459__i4.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i5 (.D(r_SPI_Clk_Count_6__N_2302[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(r_SPI_Clk_Count[5]));
    defparam r_SPI_Clk_Count_1459__i5.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@5(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1459__i6 (.D(r_SPI_Clk_Count_6__N_2302[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\r_SPI_Clk_Count[6] ));
    defparam r_SPI_Clk_Count_1459__i6.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1459__i6.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@5(159[5],175[12])" *) LUT4 i5690_2_lut_4_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n12460), .Z(n12673));
    defparam i5690_2_lut_4_lut.INIT = "0x0200";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5_adj_2523), .Z(n10341));
    defparam i1_2_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@5(153[3],176[10])" *) LUT4 i9807_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n10319), .Z(n10323));
    defparam i9807_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_16 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5_adj_2524), .Z(n10345));
    defparam i1_2_lut_4_lut_adj_16.INIT = "0xfffd";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_17 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n5), .Z(n10349));
    defparam i1_2_lut_4_lut_adj_17.INIT = "0xfffd";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@5(153[3],176[10])" *) LUT4 i5486_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n9492));
    defparam i5486_3_lut_4_lut.INIT = "0xddde";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_18 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(n6), .Z(n10319));
    defparam i1_2_lut_4_lut_adj_18.INIT = "0xfffd";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@5(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n17481), 
            .SP(n2073), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input o_FIFO_WE, input int_FIFO_RE, input GND_net, input i_clk_c, 
            input o_reset_c, input maxfan_replicated_net_999, input maxfan_replicated_net_1431, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    (* lineinfo="@0(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (o_FIFO_WE, 
            int_FIFO_RE, GND_net, i_clk_c, o_reset_c, maxfan_replicated_net_999, 
            maxfan_replicated_net_1431, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            VCC_net, \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , 
            \o_FIFO_Data[3] , \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , 
            \o_FIFO_Data[7] , \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , 
            \o_FIFO_Data[11] , \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , 
            \o_FIFO_Data[15] , \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input i_clk_c, input o_reset_c, 
            input maxfan_replicated_net_999, input maxfan_replicated_net_1431, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    (* lineinfo="@0(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (o_FIFO_WE, 
            int_FIFO_RE, GND_net, i_clk_c, o_reset_c, maxfan_replicated_net_999, 
            maxfan_replicated_net_1431, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            VCC_net, \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , 
            \o_FIFO_Data[3] , \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , 
            \o_FIFO_Data[7] , \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , 
            \o_FIFO_Data[11] , \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , 
            \o_FIFO_Data[15] , \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input i_clk_c, input o_reset_c, 
            input maxfan_replicated_net_999, input maxfan_replicated_net_1431, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    
    (* lineinfo="@0(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (o_FIFO_WE, 
            int_FIFO_RE, GND_net, i_clk_c, o_reset_c, maxfan_replicated_net_999, 
            maxfan_replicated_net_1431, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            VCC_net, \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , 
            \o_FIFO_Data[3] , \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , 
            \o_FIFO_Data[7] , \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , 
            \o_FIFO_Data[11] , \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , 
            \o_FIFO_Data[15] , \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input i_clk_c, input o_reset_c, 
            input maxfan_replicated_net_999, input maxfan_replicated_net_1431, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@7(22[9],22[14])" *) wire i_clk_c;
    (* lineinfo="@0(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@0(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire n16693, n16711, n16689, wr_addr_nxt_w_0__N_2337, n16715, 
        n16691, rd_addr_nxt_w_0__N_2345, n16154, empty_r, n15622, 
        empty_nxt_w;
    (* lineinfo="@0(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@0(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    
    wire n5, n10, n8, n12;
    (* lineinfo="@0(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    
    wire n16673, n16633;
    (* lineinfo="@0(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@0(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    
    wire n12_adj_2518, n16741, n15, full_r, n15590, full_nxt_w, 
        n14692, n20653;
    (* lineinfo="@0(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@0(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    
    wire n14690, n20650, n14688, n20647;
    (* lineinfo="@0(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire full_mem_r, empty_mem_r;
    (* lineinfo="@0(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@0(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@0(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@0(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    (* lineinfo="@0(2649[54],2649[61])" *) wire [6:0]raddr_r;
    (* lineinfo="@0(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@0(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    (* lineinfo="@0(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@0(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r , \mem_EBR.data_raw_r[0] , 
        n14686, n20644;
    (* lineinfo="@0(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire n20503, \mem_EBR.data_raw_r[1] , \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , 
        \mem_EBR.data_raw_r[4] , \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , 
        \mem_EBR.data_raw_r[7] , \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , 
        \mem_EBR.data_raw_r[10] , \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , 
        \mem_EBR.data_raw_r[13] , \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , 
        wr_fifo_en_w, rd_fifo_en_w, n14683, n20500, n6773, n9218, 
        n9626;
    wire [7:0]\MISC.diff_w_7__N_2346 ;
    
    wire n9226, n9214, n9216, n9210, n9212, n9228, n9230, n14681, 
        n20497, n14679, n20494, n14677, n20491, n20488, n14699, 
        n20740, n14697, n20737, n14695, n20734, n20518, VCC_net_2, 
        GND_net_2;
    
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8783_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n16693));
    defparam i8783_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i8799_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n16693), .C(wr_addr_r[0]), .Z(n16711));
    defparam i8799_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8779_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n16689));
    defparam i8779_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i8803_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n16711), .C(wr_addr_nxt_w_0__N_2337), .D(wr_addr_r[6]), 
            .Z(n16715));
    defparam i8803_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8781_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n16691));
    defparam i8781_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_2345), 
            .B(n16691), .C(n16715), .D(n16689), .Z(n16154));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@0(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n16154), 
            .B(empty_r), .C(o_FIFO_WE), .D(n15622), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_7 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_7.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n15622));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2345));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8764_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n16673));
    defparam i8764_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8724_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[1]), 
            .Z(n16633));
    defparam i8724_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_8 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[6]), 
            .Z(n12_adj_2518));
    defparam i3_4_lut_adj_8.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i8829_4_lut (.A(n16633), 
            .B(wr_cmpaddr_p1_r[4]), .C(n16673), .D(rd_cmpaddr_r[4]), .Z(n16741));
    defparam i8829_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A+!(B (C (D)+!C !(D)))))" *) LUT4 i6_4_lut_adj_9 (.A(rd_addr_nxt_w_0__N_2345), 
            .B(n12_adj_2518), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n15));
    defparam i6_4_lut_adj_9.INIT = "0x4004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n15622), .Z(n15590));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@0(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_2337), 
            .B(n15590), .C(n15), .D(n16741), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2337));
    defparam i5_2_lut.INIT = "0x2222";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n14692), .CI0(n14692), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20653), .CI1(n20653), 
            .CO0(n20653), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n14690), .CI0(n14690), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n20650), 
            .CI1(n20650), .CO0(n20650), .CO1(n14692), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n14688), .CI0(n14688), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n20647), 
            .CI1(n20647), .CO0(n20647), .CO1(n14690), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[0] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(\int_FIFO_Q[0] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(o_reset_c), .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n14686), .CI0(n14686), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n20644), 
            .CI1(n20644), .CO0(n20644), .CO1(n14688), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(i_clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(i_clk_c), .WE(wr_fifo_en_w), .RDATA15(\mem_EBR.data_raw_r[15] ), 
            .RDATA14(\mem_EBR.data_raw_r[14] ), .RDATA13(\mem_EBR.data_raw_r[13] ), 
            .RDATA12(\mem_EBR.data_raw_r[12] ), .RDATA11(\mem_EBR.data_raw_r[11] ), 
            .RDATA10(\mem_EBR.data_raw_r[10] ), .RDATA9(\mem_EBR.data_raw_r[9] ), 
            .RDATA8(\mem_EBR.data_raw_r[8] ), .RDATA7(\mem_EBR.data_raw_r[7] ), 
            .RDATA6(\mem_EBR.data_raw_r[6] ), .RDATA5(\mem_EBR.data_raw_r[5] ), 
            .RDATA4(\mem_EBR.data_raw_r[4] ), .RDATA3(\mem_EBR.data_raw_r[3] ), 
            .RDATA2(\mem_EBR.data_raw_r[2] ), .RDATA1(\mem_EBR.data_raw_r[1] ), 
            .RDATA0(\mem_EBR.data_raw_r[0] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n20503), .CI1(n20503), .CO0(n20503), .CO1(n14686), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n14683), .CI0(n14683), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20500), .CI1(n20500), 
            .CO0(n20500), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n6773), .Z(n9218));
    defparam mux_1442_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3065_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [3]));
    defparam i3065_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n6773), .Z(n9226));
    defparam mux_1442_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3063_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [2]));
    defparam i3063_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n6773), .Z(n9214));
    defparam mux_1442_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3069_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [5]));
    defparam i3069_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n6773), .Z(n9216));
    defparam mux_1442_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3067_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [4]));
    defparam i3067_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n6773), .Z(n9210));
    defparam mux_1442_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3073_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [7]));
    defparam i3073_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n6773), .Z(n9212));
    defparam mux_1442_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3071_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [6]));
    defparam i3071_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_6_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_6_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n6773), .Z(n9228));
    defparam mux_1442_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i3061_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [1]));
    defparam i3061_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_1442_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n6773), .Z(n9230));
    defparam mux_1442_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i2938_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n9626), .Z(\MISC.diff_w_7__N_2346 [0]));
    defparam i2938_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n14681), .CI0(n14681), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n20497), 
            .CI1(n20497), .CO0(n20497), .CO1(n14683), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n14679), .CI0(n14679), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n20494), 
            .CI1(n20494), .CO0(n20494), .CO1(n14681), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n14677), .CI0(n14677), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n20491), 
            .CI1(n20491), .CO0(n20491), .CO1(n14679), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n20488), .CI1(n20488), .CO0(n20488), .CO1(n14677), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2346 [6]), .C0(n9212), .D0(n14699), 
            .CI0(n14699), .A1(GND_net), .B1(\MISC.diff_w_7__N_2346 [7]), 
            .C1(n9210), .D1(n20740), .CI1(n20740), .CO0(n20740), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2346 [4]), .C0(n9216), .D0(n14697), 
            .CI0(n14697), .A1(GND_net), .B1(\MISC.diff_w_7__N_2346 [5]), 
            .C1(n9214), .D1(n20737), .CI1(n20737), .CO0(n20737), .CO1(n14699), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2346 [2]), .C0(n9226), .D0(n14695), 
            .CI0(n14695), .A1(GND_net), .B1(\MISC.diff_w_7__N_2346 [3]), 
            .C1(n9218), .D1(n20734), .CI1(n20734), .CO0(n20734), .CO1(n14697), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n6773));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n9626));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2345), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_999), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(i_clk_c), .SR(maxfan_replicated_net_1431), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2346 [0]), .C0(n9230), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_2346 [1]), .C1(n9228), 
            .D1(n20518), .CI1(n20518), .CO0(n20518), .CO1(n14695), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=73, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2337), .CK(i_clk_c), .SR(o_reset_c), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
