// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright 2021-2022 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/dts-v1/;
#include "s32g.dtsi"

/delete-node/ &gic;

/ {
	compatible = "nxp,s32g3";

	soc {
		swt8: swt@40500000 {
			compatible = "nxp,s32cc-wdt";
			reg = <0x0 0x40500000 0x0 0x1000>;
			clocks = <&clks S32GEN1_SCMI_CLK_SWT_COUNTER>;
			clock-names = "swt";
			status = "disabled";
		};

		swt9: swt@40504000 {
			compatible = "nxp,s32cc-wdt";
			reg = <0x0 0x40504000 0x0 0x1000>;
			clocks = <&clks S32GEN1_SCMI_CLK_SWT_COUNTER>;
			clock-names = "swt";
			status = "disabled";
		};

		swt10: swt@40508000 {
			compatible = "nxp,s32cc-wdt";
			reg = <0x0 0x40508000 0x0 0x1000>;
			clocks = <&clks S32GEN1_SCMI_CLK_SWT_COUNTER>;
			clock-names = "swt";
			status = "disabled";
		};

		swt11: swt@4050c000 {
			compatible = "nxp,s32cc-wdt";
			reg = <0x0 0x4050c000 0x0 0x1000>;
			clocks = <&clks S32GEN1_SCMI_CLK_SWT_COUNTER>;
			clock-names = "swt";
			status = "disabled";
		};

		stm8: stm@40520000 {
			compatible = "fsl,s32gen1-stm-global";
			reg = <0x0 0x40520000 0x0 0x3000>;
			clocks = <&clks S32GEN1_SCMI_CLK_STM_MODULE>;
			clock-names = "stm";
			status = "disabled";
		};

		stm9: stm@40524000 {
			compatible = "fsl,s32gen1-stm-global";
			reg = <0x0 0x40524000 0x0 0x3000>;
			clocks = <&clks S32GEN1_SCMI_CLK_STM_MODULE>;
			clock-names = "stm";
			status = "disabled";
		};

		stm10: stm@40528000 {
			compatible = "fsl,s32gen1-stm-global";
			reg = <0x0 0x40528000 0x0 0x3000>;
			clocks = <&clks S32GEN1_SCMI_CLK_STM_MODULE>;
			clock-names = "stm";
			status = "disabled";
		};

		stm11: stm@4052c000 {
			compatible = "fsl,s32gen1-stm-global";
			reg = <0x0 0x4052c000 0x0 0x3000>;
			clocks = <&clks S32GEN1_SCMI_CLK_STM_MODULE>;
			clock-names = "stm";
			status = "disabled";
		};

		gic: interrupt-controller@50800000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			#address-cells = <2>;
			#size-cells = <2>;
			interrupt-controller;
			reg = <0 0x50800000 0 0x10000>,
			      <0 0x50900000 0 0x200000>,
			      <0 0x50400000 0 0x2000>,
			      <0 0x50410000 0 0x2000>,
			      <0 0x50420000 0 0x2000>;
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

			msi-controller;
			/* GIC interrupts between 167 and 182 can be used as MBIs. */
			mbi-ranges = <167 16>;
		};
	};
};

&cpus {
	cpu4: cpu@2 {
		device_type = "cpu";
		compatible = "arm,cortex-a53";
		reg = <0x2>;
		enable-method = "psci";
		next-level-cache = <&cluster0_l2_cache>;
	};

	cpu5: cpu@3 {
		device_type = "cpu";
		compatible = "arm,cortex-a53";
		reg = <0x3>;
		enable-method = "psci";
		next-level-cache = <&cluster0_l2_cache>;
	};

	cpu6: cpu@102 {
		device_type = "cpu";
		compatible = "arm,cortex-a53";
		reg = <0x102>;
		enable-method = "psci";
		next-level-cache = <&cluster1_l2_cache>;
	};

	cpu7: cpu@103 {
		device_type = "cpu";
		compatible = "arm,cortex-a53";
		reg = <0x103>;
		enable-method = "psci";
		next-level-cache = <&cluster1_l2_cache>;
	};
};

&usbmisc {
	compatible = "fsl,s32g3-usbmisc";
};

&llce_dte_sram {
	reg = <0x0 0x43000000 0x0 0x4000>;
};

&llce_ppe_rx_sram {
	reg = <0x0 0x43100000 0x0 0x18000>;
};

&llce_frpe_sram {
	reg = <0x0 0x43300000 0x0 0x40000>;
};
