[INSTANCE_EXPORT_PORTS]
cpu_core.debug_data -> debug_data
cpu_core.debug_addr -> debug_addr
cpu_core.debug_valid -> debug_valid