Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 04:59:37 2025
| Host         : DESKTOP-E2RTGAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     183         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               35          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (513)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (253)
--------------------------
 There are 165 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div/clk_div_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: uut/state_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: uut/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (513)
--------------------------------------------------
 There are 513 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  538          inf        0.000                      0                  538           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           538 Endpoints
Min Delay           538 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.663ns  (logic 3.604ns (18.328%)  route 16.059ns (81.672%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.829    11.133    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.152    11.285 r  uut/data_out_next_reg[4]_i_9/O
                         net (fo=6, routed)           0.712    11.997    uut/data_out_next_reg[4]_i_9_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I1_O)        0.340    12.337 r  uut/data_out_next_reg[4]_i_12/O
                         net (fo=1, routed)           0.611    12.948    uut/data_out_next_reg[4]_i_12_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.328    13.276 r  uut/data_out_next_reg[4]_i_8/O
                         net (fo=7, routed)           1.022    14.298    uut/data_out_next_reg[4]_i_8_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I1_O)        0.152    14.450 r  uut/data_out_next_reg[6]_i_12/O
                         net (fo=1, routed)           0.681    15.131    uut/data_out_next_reg[6]_i_12_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.348    15.479 r  uut/data_out_next_reg[6]_i_8/O
                         net (fo=6, routed)           0.899    16.378    uut/data_out_next_reg[6]_i_8_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.148    16.526 f  uut/data_out_next_reg[4]_i_6/O
                         net (fo=2, routed)           0.971    17.497    uut/data_out_next_reg[4]_i_6_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.328    17.825 f  uut/data_out_next_reg[0]_i_6/O
                         net (fo=1, routed)           1.102    18.928    uut/data_out_next_reg[0]_i_6_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    19.052 r  uut/data_out_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.612    19.663    uut/data_out_next_reg[0]_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  uut/data_out_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.368ns  (logic 3.588ns (18.526%)  route 15.780ns (81.474%))
  Logic Levels:           17  (FDRE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.434    10.738    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.116    10.854 r  uut/data_out_next_reg[29]_i_21/O
                         net (fo=4, routed)           0.604    11.459    uut/data_out_next_reg[29]_i_21_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.328    11.787 r  uut/data_out_next_reg[29]_i_42/O
                         net (fo=1, routed)           0.825    12.611    uut/data_out_next_reg[29]_i_42_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124    12.735 r  uut/data_out_next_reg[29]_i_18/O
                         net (fo=6, routed)           0.832    13.567    uut/data_out_next_reg[29]_i_18_n_0
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.152    13.719 r  uut/data_out_next_reg[29]_i_6/O
                         net (fo=6, routed)           0.902    14.621    uut/data_out_next_reg[29]_i_6_n_0
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.360    14.981 r  uut/data_out_next_reg[29]_i_8/O
                         net (fo=4, routed)           0.851    15.832    uut/data_out_next_reg[29]_i_8_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.348    16.180 f  uut/data_out_next_reg[16]_i_2/O
                         net (fo=7, routed)           1.442    17.622    uut/data_out_next_reg[16]_i_2_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.148    17.770 f  uut/data_out_next_reg[24]_i_2/O
                         net (fo=1, routed)           0.798    18.569    uut/data_out_next_reg[24]_i_2_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.328    18.897 r  uut/data_out_next_reg[24]_i_1/O
                         net (fo=1, routed)           0.471    19.368    uut/data_out_next_reg[24]_i_1_n_0
    SLICE_X7Y87          LDCE                                         r  uut/data_out_next_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.298ns  (logic 3.606ns (18.686%)  route 15.692ns (81.314%))
  Logic Levels:           17  (FDRE=1 LUT3=2 LUT4=2 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.829    11.133    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.152    11.285 r  uut/data_out_next_reg[4]_i_9/O
                         net (fo=6, routed)           0.712    11.997    uut/data_out_next_reg[4]_i_9_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I1_O)        0.340    12.337 r  uut/data_out_next_reg[4]_i_12/O
                         net (fo=1, routed)           0.611    12.948    uut/data_out_next_reg[4]_i_12_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.328    13.276 r  uut/data_out_next_reg[4]_i_8/O
                         net (fo=7, routed)           1.022    14.298    uut/data_out_next_reg[4]_i_8_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I1_O)        0.152    14.450 r  uut/data_out_next_reg[6]_i_12/O
                         net (fo=1, routed)           0.681    15.131    uut/data_out_next_reg[6]_i_12_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.348    15.479 r  uut/data_out_next_reg[6]_i_8/O
                         net (fo=6, routed)           1.034    16.513    uut/data_out_next_reg[6]_i_8_n_0
    SLICE_X11Y85         LUT3 (Prop_lut3_I1_O)        0.152    16.665 f  uut/data_out_next_reg[6]_i_6/O
                         net (fo=1, routed)           0.808    17.473    uut/data_out_next_reg[6]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.326    17.799 r  uut/data_out_next_reg[6]_i_3/O
                         net (fo=1, routed)           0.995    18.794    uut/data_out_next_reg[6]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124    18.918 r  uut/data_out_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    19.298    uut/data_out_next_reg[6]_i_1_n_0
    SLICE_X5Y85          LDCE                                         r  uut/data_out_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.296ns  (logic 3.124ns (16.190%)  route 16.172ns (83.810%))
  Logic Levels:           17  (FDRE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.829    11.133    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.152    11.285 r  uut/data_out_next_reg[4]_i_9/O
                         net (fo=6, routed)           0.712    11.997    uut/data_out_next_reg[4]_i_9_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I1_O)        0.340    12.337 r  uut/data_out_next_reg[4]_i_12/O
                         net (fo=1, routed)           0.611    12.948    uut/data_out_next_reg[4]_i_12_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.328    13.276 r  uut/data_out_next_reg[4]_i_8/O
                         net (fo=7, routed)           0.781    14.057    uut/data_out_next_reg[4]_i_8_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.124    14.181 r  uut/data_out_next_reg[13]_i_8/O
                         net (fo=3, routed)           1.019    15.200    uut/data_out_next_reg[13]_i_8_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  uut/data_out_next_reg[14]_i_8/O
                         net (fo=8, routed)           0.897    16.221    uut/data_out_next_reg[14]_i_8_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.124    16.345 f  uut/data_out_next_reg[12]_i_6/O
                         net (fo=3, routed)           1.312    17.657    uut/data_out_next_reg[12]_i_6_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124    17.781 f  uut/data_out_next_reg[8]_i_2/O
                         net (fo=1, routed)           1.059    18.840    uut/data_out_next_reg[8]_i_2_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.124    18.964 r  uut/data_out_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.332    19.296    uut/data_out_next_reg[8]_i_1_n_0
    SLICE_X6Y86          LDCE                                         r  uut/data_out_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.260ns  (logic 3.376ns (17.529%)  route 15.884ns (82.471%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.829    11.133    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.152    11.285 r  uut/data_out_next_reg[4]_i_9/O
                         net (fo=6, routed)           0.712    11.997    uut/data_out_next_reg[4]_i_9_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I1_O)        0.340    12.337 r  uut/data_out_next_reg[4]_i_12/O
                         net (fo=1, routed)           0.611    12.948    uut/data_out_next_reg[4]_i_12_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.328    13.276 r  uut/data_out_next_reg[4]_i_8/O
                         net (fo=7, routed)           1.022    14.298    uut/data_out_next_reg[4]_i_8_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I1_O)        0.152    14.450 r  uut/data_out_next_reg[6]_i_12/O
                         net (fo=1, routed)           0.681    15.131    uut/data_out_next_reg[6]_i_12_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.348    15.479 r  uut/data_out_next_reg[6]_i_8/O
                         net (fo=6, routed)           1.034    16.513    uut/data_out_next_reg[6]_i_8_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.124    16.637 f  uut/data_out_next_reg[2]_i_9/O
                         net (fo=1, routed)           0.832    17.470    uut/data_out_next_reg[2]_i_9_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124    17.594 f  uut/data_out_next_reg[2]_i_6/O
                         net (fo=1, routed)           1.202    18.795    uut/data_out_next_reg[2]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.124    18.919 r  uut/data_out_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.340    19.260    uut/data_out_next_reg[2]_i_1_n_0
    SLICE_X3Y86          LDCE                                         r  uut/data_out_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.251ns  (logic 3.360ns (17.454%)  route 15.891ns (82.546%))
  Logic Levels:           17  (FDRE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.434    10.738    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.116    10.854 r  uut/data_out_next_reg[29]_i_21/O
                         net (fo=4, routed)           0.604    11.459    uut/data_out_next_reg[29]_i_21_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.328    11.787 r  uut/data_out_next_reg[29]_i_42/O
                         net (fo=1, routed)           0.825    12.611    uut/data_out_next_reg[29]_i_42_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124    12.735 r  uut/data_out_next_reg[29]_i_18/O
                         net (fo=6, routed)           0.832    13.567    uut/data_out_next_reg[29]_i_18_n_0
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.152    13.719 r  uut/data_out_next_reg[29]_i_6/O
                         net (fo=6, routed)           0.902    14.621    uut/data_out_next_reg[29]_i_6_n_0
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.360    14.981 r  uut/data_out_next_reg[29]_i_8/O
                         net (fo=4, routed)           0.851    15.832    uut/data_out_next_reg[29]_i_8_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.348    16.180 f  uut/data_out_next_reg[16]_i_2/O
                         net (fo=7, routed)           1.442    17.622    uut/data_out_next_reg[16]_i_2_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124    17.746 r  uut/data_out_next_reg[12]_i_4/O
                         net (fo=1, routed)           0.812    18.559    uut/data_out_next_reg[12]_i_4_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124    18.683 r  uut/data_out_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.568    19.251    uut/data_out_next_reg[12]_i_1_n_0
    SLICE_X6Y87          LDCE                                         r  uut/data_out_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.097ns  (logic 3.552ns (18.600%)  route 15.545ns (81.400%))
  Logic Levels:           17  (FDRE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.434    10.738    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.116    10.854 r  uut/data_out_next_reg[29]_i_21/O
                         net (fo=4, routed)           0.604    11.459    uut/data_out_next_reg[29]_i_21_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.328    11.787 r  uut/data_out_next_reg[29]_i_42/O
                         net (fo=1, routed)           0.825    12.611    uut/data_out_next_reg[29]_i_42_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124    12.735 r  uut/data_out_next_reg[29]_i_18/O
                         net (fo=6, routed)           0.826    13.561    uut/data_out_next_reg[29]_i_18_n_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I2_O)        0.152    13.713 f  uut/data_out_next_reg[29]_i_10/O
                         net (fo=4, routed)           0.862    14.575    uut/data_out_next_reg[29]_i_10_n_0
    SLICE_X9Y83          LUT4 (Prop_lut4_I2_O)        0.377    14.952 r  uut/data_out_next_reg[28]_i_6/O
                         net (fo=2, routed)           0.821    15.773    uut/data_out_next_reg[28]_i_6_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.327    16.100 f  uut/data_out_next_reg[28]_i_2/O
                         net (fo=8, routed)           1.167    17.267    uut/data_out_next_reg[28]_i_2_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I4_O)        0.118    17.385 r  uut/data_out_next_reg[20]_i_4/O
                         net (fo=1, routed)           1.001    18.386    uut/data_out_next_reg[20]_i_4_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.326    18.712 r  uut/data_out_next_reg[20]_i_1/O
                         net (fo=1, routed)           0.385    19.097    uut/data_out_next_reg[20]_i_1_n_0
    SLICE_X4Y86          LDCE                                         r  uut/data_out_next_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.017ns  (logic 3.320ns (17.458%)  route 15.697ns (82.542%))
  Logic Levels:           17  (FDRE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.829    11.133    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I4_O)        0.152    11.285 r  uut/data_out_next_reg[4]_i_9/O
                         net (fo=6, routed)           0.712    11.997    uut/data_out_next_reg[4]_i_9_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I1_O)        0.340    12.337 r  uut/data_out_next_reg[4]_i_12/O
                         net (fo=1, routed)           0.611    12.948    uut/data_out_next_reg[4]_i_12_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.328    13.276 r  uut/data_out_next_reg[4]_i_8/O
                         net (fo=7, routed)           0.781    14.057    uut/data_out_next_reg[4]_i_8_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.124    14.181 r  uut/data_out_next_reg[13]_i_8/O
                         net (fo=3, routed)           1.019    15.200    uut/data_out_next_reg[13]_i_8_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  uut/data_out_next_reg[14]_i_8/O
                         net (fo=8, routed)           0.669    15.993    uut/data_out_next_reg[14]_i_8_n_0
    SLICE_X8Y84          LUT3 (Prop_lut3_I1_O)        0.116    16.109 f  uut/data_out_next_reg[9]_i_6/O
                         net (fo=3, routed)           0.919    17.027    uut/data_out_next_reg[9]_i_6_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.328    17.355 r  uut/data_out_next_reg[5]_i_4/O
                         net (fo=1, routed)           0.963    18.319    uut/data_out_next_reg[5]_i_4_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124    18.443 r  uut/data_out_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.574    19.017    uut/data_out_next_reg[5]_i_1_n_0
    SLICE_X4Y84          LDCE                                         r  uut/data_out_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.832ns  (logic 3.364ns (17.863%)  route 15.468ns (82.137%))
  Logic Levels:           17  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.124     8.696 f  uut/data_out_next_reg[29]_i_49/O
                         net (fo=3, routed)           1.046     9.742    uut/data_out_next_reg[29]_i_49_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.866 r  uut/data_out_next_reg[29]_i_26/O
                         net (fo=6, routed)           0.836    10.702    uut/data_out_next_reg[29]_i_26_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I3_O)        0.150    10.852 f  uut/data_out_next_reg[28]_i_7/O
                         net (fo=4, routed)           0.790    11.642    uut/data_out_next_reg[28]_i_7_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.326    11.968 f  uut/data_out_next_reg[29]_i_34/O
                         net (fo=1, routed)           0.816    12.784    uut/data_out_next_reg[29]_i_34_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.908 r  uut/data_out_next_reg[29]_i_15/O
                         net (fo=6, routed)           0.306    13.214    uut/data_out_next_reg[29]_i_15_n_0
    SLICE_X12Y82         LUT5 (Prop_lut5_I4_O)        0.124    13.338 r  uut/data_out_next_reg[22]_i_6/O
                         net (fo=5, routed)           0.978    14.315    uut/data_out_next_reg[22]_i_6_n_0
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.152    14.467 r  uut/data_out_next_reg[21]_i_8/O
                         net (fo=4, routed)           0.684    15.152    uut/data_out_next_reg[21]_i_8_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.360    15.512 f  uut/data_out_next_reg[21]_i_6/O
                         net (fo=5, routed)           1.206    16.718    uut/data_out_next_reg[21]_i_6_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.354    17.072 r  uut/data_out_next_reg[9]_i_3/O
                         net (fo=1, routed)           1.103    18.174    uut/data_out_next_reg[9]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.326    18.500 r  uut/data_out_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.332    18.832    uut/data_out_next_reg[9]_i_1_n_0
    SLICE_X4Y84          LDCE                                         r  uut/data_out_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/data_out_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.628ns  (logic 3.360ns (18.037%)  route 15.268ns (81.963%))
  Logic Levels:           17  (FDRE=1 LUT3=3 LUT4=1 LUT5=1 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[5]/Q
                         net (fo=15, routed)          1.190     1.646    uut/data_out_next_reg[29]_i_167_0[5]
    SLICE_X5Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  uut/data_out_next_reg[29]_i_114/O
                         net (fo=4, routed)           0.456     2.226    uut/data_out_next_reg[29]_i_114_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.124     2.350 r  uut/data_out_next_reg[29]_i_135/O
                         net (fo=12, routed)          1.665     4.015    uut/data_out_next_reg[29]_i_135_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  uut/data_out_next_reg[29]_i_136/O
                         net (fo=1, routed)           0.807     4.947    uut/data_out_next_reg[29]_i_136_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     5.071 r  uut/data_out_next_reg[29]_i_64/O
                         net (fo=15, routed)          1.218     6.289    uut/data_out_next_reg[29]_i_64_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     6.413 f  uut/data_out_next_reg[29]_i_57/O
                         net (fo=1, routed)           1.021     7.434    uut/data_out_next_reg[29]_i_57_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  uut/data_out_next_reg[29]_i_24/O
                         net (fo=14, routed)          1.014     8.572    uut/data_out_next_reg[29]_i_24_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I1_O)        0.153     8.725 f  uut/data_out_next_reg[29]_i_51/O
                         net (fo=3, routed)           1.248     9.973    uut/data_out_next_reg[29]_i_51_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.331    10.304 r  uut/data_out_next_reg[29]_i_36/O
                         net (fo=6, routed)           0.434    10.738    uut/data_out_next_reg[29]_i_36_n_0
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.116    10.854 r  uut/data_out_next_reg[29]_i_21/O
                         net (fo=4, routed)           0.604    11.459    uut/data_out_next_reg[29]_i_21_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I1_O)        0.328    11.787 r  uut/data_out_next_reg[29]_i_42/O
                         net (fo=1, routed)           0.825    12.611    uut/data_out_next_reg[29]_i_42_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I1_O)        0.124    12.735 r  uut/data_out_next_reg[29]_i_18/O
                         net (fo=6, routed)           0.832    13.567    uut/data_out_next_reg[29]_i_18_n_0
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.152    13.719 r  uut/data_out_next_reg[29]_i_6/O
                         net (fo=6, routed)           0.902    14.621    uut/data_out_next_reg[29]_i_6_n_0
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.360    14.981 r  uut/data_out_next_reg[29]_i_8/O
                         net (fo=4, routed)           0.851    15.832    uut/data_out_next_reg[29]_i_8_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.348    16.180 f  uut/data_out_next_reg[16]_i_2/O
                         net (fo=7, routed)           1.054    17.234    uut/data_out_next_reg[16]_i_2_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I0_O)        0.124    17.358 r  uut/data_out_next_reg[4]_i_2/O
                         net (fo=1, routed)           0.806    18.164    uut/data_out_next_reg[4]_i_2_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.124    18.288 r  uut/data_out_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.340    18.628    uut/data_out_next_reg[4]_i_1_n_0
    SLICE_X7Y86          LDCE                                         r  uut/data_out_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbnc/syn/new_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbnc/syn/last_signal_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  dbnc/syn/new_signal_reg/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbnc/syn/new_signal_reg/Q
                         net (fo=1, routed)           0.101     0.242    dbnc/syn/new_signal_reg_n_0
    SLICE_X2Y81          SRL16E                                       r  dbnc/syn/last_signal_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/syn/new_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbnc_reset/syn/last_signal_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  dbnc_reset/syn/new_signal_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbnc_reset/syn/new_signal_reg/Q
                         net (fo=1, routed)           0.103     0.244    dbnc_reset/syn/new_signal_reg_n_0
    SLICE_X2Y93          SRL16E                                       r  dbnc_reset/syn/last_signal_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  LEDS_reg[1]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LEDS_reg[1]/Q
                         net (fo=2, routed)           0.119     0.260    LEDS_OBUF[1]
    SLICE_X0Y67          FDRE                                         r  LEDS_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/data_out_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            uut/data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.158ns (60.496%)  route 0.103ns (39.504%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          LDCE                         0.000     0.000 r  uut/data_out_next_reg[25]/G
    SLICE_X3Y84          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut/data_out_next_reg[25]/Q
                         net (fo=1, routed)           0.103     0.261    uut/data_out_next[25]
    SLICE_X3Y85          FDRE                                         r  uut/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  LEDS_reg[2]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LEDS_reg[2]/Q
                         net (fo=2, routed)           0.121     0.262    LEDS_OBUF[2]
    SLICE_X1Y68          FDRE                                         r  LEDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/data_out_next_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            uut/data_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.158ns (60.037%)  route 0.105ns (39.963%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  uut/data_out_next_reg[14]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut/data_out_next_reg[14]/Q
                         net (fo=1, routed)           0.105     0.263    uut/data_out_next[14]
    SLICE_X5Y87          FDRE                                         r  uut/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDS_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  LEDS_reg[5]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LEDS_reg[5]/Q
                         net (fo=2, routed)           0.126     0.267    LEDS_OBUF[5]
    SLICE_X0Y68          FDRE                                         r  LEDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/data_out_next_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            uut/data_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  uut/data_out_next_reg[10]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut/data_out_next_reg[10]/Q
                         net (fo=1, routed)           0.112     0.270    uut/data_out_next[10]
    SLICE_X5Y87          FDRE                                         r  uut/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/data_out_next_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            uut/data_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          LDCE                         0.000     0.000 r  uut/data_out_next_reg[13]/G
    SLICE_X3Y84          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut/data_out_next_reg[13]/Q
                         net (fo=1, routed)           0.112     0.270    uut/data_out_next[13]
    SLICE_X3Y85          FDRE                                         r  uut/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/data_out_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uut/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          LDCE                         0.000     0.000 r  uut/data_out_next_reg[2]/G
    SLICE_X3Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uut/data_out_next_reg[2]/Q
                         net (fo=1, routed)           0.112     0.270    uut/data_out_next[2]
    SLICE_X3Y85          FDRE                                         r  uut/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





