# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/AND5.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_adder_8bit.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLA_top.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/CLAgen_4bit.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/add_half.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/bit_shifter_rotator.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/flopenr.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/my_xor.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/pipeline_unsigned_integer_multiplier.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/unsigned_integer_multiplier_inferred.v" \
"../../../../parallel_unsigned_integer_multiplier.srcs/sources_1/new/UIM_pipeline_self_check_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
