#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Aug 25 00:04:41 2025
# Process ID         : 44186
# Current directory  : /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project
# Command line       : vivado -mode batch -source ../scripts/run_synthesis.tcl
# Log file           : /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/vivado.log
# Journal file       : /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/vivado.jou
# Running On         : fedora
# Platform           : Fedora
# Operating System   : Fedora release 42 (Adams)
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 4013.203 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16123 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24712 MB
# Available Virtual  : 16437 MB
#-----------------------------------------------------------
source ../scripts/run_synthesis.tcl
# open_project iot_sensor_controller.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/iot_sensor_controller.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.1/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.1/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/scu35/1.0/board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.4/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek385/1.0/board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.3/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
# puts "Starting synthesis..."
Starting synthesis...
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Aug 25 00:04:45 2025] Launched synth_1...
Run output will be captured here: /home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/iot_sensor_controller.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Aug 25 00:04:45 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log iot_sensor_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iot_sensor_controller.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Aug 25 00:04:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source iot_sensor_controller.tcl -notrace
Command: synth_design -top iot_sensor_controller -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44439
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2154.266 ; gain = 377.758 ; free physical = 295 ; free virtual = 14080
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'SYSTEM_CLK_FREQ' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'TIMESTAMP_WIDTH' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'SENSOR_DATA_WIDTH' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'PACKET_ID_WIDTH' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'FIFO_DEPTH' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:45]
WARNING: [Synth 8-11067] parameter 'FIFO_ADDR_WIDTH' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:46]
WARNING: [Synth 8-11067] parameter 'I2C_CLK_FREQ' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:49]
WARNING: [Synth 8-11067] parameter 'SPI_CLK_FREQ' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:50]
WARNING: [Synth 8-11067] parameter 'UART_BAUD_RATE' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:51]
WARNING: [Synth 8-11067] parameter 'PACKET_START_DELIM' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:54]
WARNING: [Synth 8-11067] parameter 'PACKET_END_DELIM' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:55]
WARNING: [Synth 8-11067] parameter 'PACKET_LENGTH' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:56]
WARNING: [Synth 8-11067] parameter 'IDLE_TIMEOUT_CYCLES' declared inside package 'iot_sensor_pkg' shall be treated as localparam [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/iot_sensor_pkg.sv:59]
WARNING: [Synth 8-10929] literal value 'd100000 truncated to fit in 16 bits [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/motion_sensor_interface.sv:138]
WARNING: [Synth 8-10929] literal value 'd100000 truncated to fit in 16 bits [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/motion_sensor_interface.sv:150]
INFO: [Synth 8-6157] synthesizing module 'iot_sensor_controller' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'temperature_sensor_interface' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/temperature_sensor_interface.sv:10]
	Parameter SENSOR_I2C_ADDR bound to: 7'b1001000 
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/i2c_master.sv:10]
	Parameter SYSTEM_CLK_FREQ bound to: 32'sb00000101111101011110000100000000 
	Parameter I2C_CLK_FREQ bound to: 32'sb00000000000000011000011010100000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/i2c_master.sv:151]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/i2c_master.sv:10]
WARNING: [Synth 8-315] illegal expression in output port connection [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/temperature_sensor_interface.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/temperature_sensor_interface.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'temperature_sensor_interface' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/temperature_sensor_interface.sv:10]
INFO: [Synth 8-6157] synthesizing module 'humidity_sensor_interface' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/humidity_sensor_interface.sv:10]
	Parameter SENSOR_I2C_ADDR bound to: 7'b1000000 
WARNING: [Synth 8-315] illegal expression in output port connection [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/humidity_sensor_interface.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/humidity_sensor_interface.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'humidity_sensor_interface' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/humidity_sensor_interface.sv:10]
INFO: [Synth 8-6157] synthesizing module 'motion_sensor_interface' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/motion_sensor_interface.sv:10]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/spi_master.sv:10]
	Parameter SYSTEM_CLK_FREQ bound to: 32'sb00000101111101011110000100000000 
	Parameter SPI_CLK_FREQ bound to: 32'sb00000000000011110100001001000000 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/spi_master.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/spi_master.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/motion_sensor_interface.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'motion_sensor_interface' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/motion_sensor_interface.sv:10]
INFO: [Synth 8-6157] synthesizing module 'priority_arbiter' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/priority_arbiter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/sync_fifo.sv:8]
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000001000 
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/sync_fifo.sv:8]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (4) of module 'sync_fifo' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/priority_arbiter.sv:66]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (4) of module 'sync_fifo' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/priority_arbiter.sv:83]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (4) of module 'sync_fifo' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/priority_arbiter.sv:100]
INFO: [Synth 8-226] default block is never used [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/priority_arbiter.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'priority_arbiter' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/priority_arbiter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'packet_framer' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/packet_framer.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'packet_framer' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/packet_framer.sv:10]
INFO: [Synth 8-6157] synthesizing module 'serial_transmitter' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:10]
	Parameter SYSTEM_CLK_FREQ bound to: 32'sb00000101111101011110000100000000 
	Parameter BAUD_RATE bound to: 32'sb00000000000000011100001000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:126]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized0' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/sync_fifo.sv:8]
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010000 
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized0' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/common/sync_fifo.sv:8]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (5) of module 'sync_fifo__parameterized0' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:194]
INFO: [Synth 8-6155] done synthesizing module 'serial_transmitter' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'power_controller' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/power_controller/power_controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'power_controller' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/power_controller/power_controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'iot_sensor_controller' (0#1) [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
WARNING: [Synth 8-3848] Net read_data_lsb in module/entity temperature_sensor_interface does not have driver. [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/temperature_sensor_interface.sv:35]
WARNING: [Synth 8-3848] Net read_data_msb in module/entity temperature_sensor_interface does not have driver. [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/temperature_sensor_interface.sv:35]
WARNING: [Synth 8-3848] Net read_data_lsb in module/entity humidity_sensor_interface does not have driver. [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/humidity_sensor_interface.sv:35]
WARNING: [Synth 8-3848] Net read_data_msb in module/entity humidity_sensor_interface does not have driver. [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/sensor_interfaces/humidity_sensor_interface.sv:35]
WARNING: [Synth 8-6014] Unused sequential element checksum_calc_reg was removed.  [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/packet_framer.sv:214]
WARNING: [Synth 8-7137] Register all_modules_idle_reg in module power_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/power_controller/power_controller.sv:129]
WARNING: [Synth 8-6014] Unused sequential element total_packets_reg was removed.  [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:249]
WARNING: [Synth 8-6014] Unused sequential element error_count_reg was removed.  [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:250]
WARNING: [Synth 8-6014] Unused sequential element power_save_cycles_reg was removed.  [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:251]
WARNING: [Synth 8-7129] Port write_data[7] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[6] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[5] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[4] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[3] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[2] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[1] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[0] in module i2c_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2236.203 ; gain = 459.695 ; free physical = 187 ; free virtual = 13973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.016 ; gain = 477.508 ; free physical = 196 ; free virtual = 13984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.016 ; gain = 477.508 ; free physical = 196 ; free virtual = 13984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'temperature_sensor_interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'humidity_sensor_interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'motion_sensor_interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'priority_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'packet_framer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                I2C_IDLE |                              000 |                              000
               I2C_START |                              001 |                              001
             I2C_ADDRESS |                              010 |                              010
                 I2C_ACK |                              011 |                              100
                I2C_READ |                              100 |                              011
                I2C_STOP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               TEMP_IDLE |                              000 |                              000
           TEMP_READ_MSB |                              001 |                              001
           TEMP_WAIT_MSB |                              010 |                              010
           TEMP_READ_LSB |                              011 |                              011
           TEMP_WAIT_LSB |                              100 |                              100
            TEMP_PROCESS |                              101 |                              101
               TEMP_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'temperature_sensor_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                HUM_IDLE |                              000 |                              000
            HUM_READ_MSB |                              001 |                              001
            HUM_WAIT_MSB |                              010 |                              010
            HUM_READ_LSB |                              011 |                              011
            HUM_WAIT_LSB |                              100 |                              100
             HUM_PROCESS |                              101 |                              101
                HUM_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'humidity_sensor_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SPI_IDLE |                               00 |                              000
              SPI_CS_LOW |                               01 |                              001
            SPI_TRANSFER |                               10 |                              010
             SPI_CS_HIGH |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                MOT_IDLE |                              000 |                              000
              MOT_READ_X |                              001 |                              001
              MOT_WAIT_X |                              010 |                              010
              MOT_READ_Y |                              011 |                              011
              MOT_WAIT_Y |                              100 |                              100
             MOT_PROCESS |                              101 |                              101
                MOT_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'motion_sensor_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ARB_IDLE |                               00 |                               00
              ARB_SELECT |                               01 |                               01
              ARB_OUTPUT |                               10 |                               10
                ARB_WAIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'priority_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FRAME_IDLE |                             0000 |                             0000
       FRAME_START_DELIM |                             0001 |                             0001
         FRAME_SENSOR_ID |                             0010 |                             0010
            FRAME_LENGTH |                             0011 |                             0011
       FRAME_TIMESTAMP_H |                             0100 |                             0100
       FRAME_TIMESTAMP_L |                             0101 |                             0101
            FRAME_DATA_H |                             0110 |                             0110
            FRAME_DATA_L |                             0111 |                             0111
          FRAME_CHECKSUM |                             1000 |                             1000
         FRAME_END_DELIM |                             1001 |                             1001
              FRAME_WAIT |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'packet_framer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.008 ; gain = 504.500 ; free physical = 177 ; free virtual = 13981
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 22    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 42    
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 3     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 39    
	   7 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2399.070 ; gain = 622.562 ; free physical = 313 ; free virtual = 13892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+-----------------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+-----------------------------+-----------+----------------------+-------------+
|iot_sensor_controller | arbiter/motion_fifo/mem_reg | Implied   | 8 x 16               | RAM32M x 3  | 
|iot_sensor_controller | transmitter/tx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+----------------------+-----------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2402.039 ; gain = 625.531 ; free physical = 313 ; free virtual = 13892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------+-----------------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+-----------------------------+-----------+----------------------+-------------+
|iot_sensor_controller | arbiter/motion_fifo/mem_reg | Implied   | 8 x 16               | RAM32M x 3  | 
|iot_sensor_controller | transmitter/tx_fifo/mem_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+----------------------+-----------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2402.039 ; gain = 625.531 ; free physical = 313 ; free virtual = 13892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[7] with 1st driver pin 'transmitter/tx_data_reg_reg[7]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[7] with 2nd driver pin 'transmitter/tx_data_reg_reg[7]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[6] with 1st driver pin 'transmitter/tx_data_reg_reg[6]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[6] with 2nd driver pin 'transmitter/tx_data_reg_reg[6]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[5] with 1st driver pin 'transmitter/tx_data_reg_reg[5]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[5] with 2nd driver pin 'transmitter/tx_data_reg_reg[5]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[4] with 1st driver pin 'transmitter/tx_data_reg_reg[4]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[4] with 2nd driver pin 'transmitter/tx_data_reg_reg[4]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[3] with 1st driver pin 'transmitter/tx_data_reg_reg[3]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[3] with 2nd driver pin 'transmitter/tx_data_reg_reg[3]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[2] with 1st driver pin 'transmitter/tx_data_reg_reg[2]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[2] with 2nd driver pin 'transmitter/tx_data_reg_reg[2]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[1] with 1st driver pin 'transmitter/tx_data_reg_reg[1]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[1] with 2nd driver pin 'transmitter/tx_data_reg_reg[1]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[0] with 1st driver pin 'transmitter/tx_data_reg_reg[0]__0/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:122]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin transmitter/tx_data_reg[0] with 2nd driver pin 'transmitter/tx_data_reg_reg[0]/Q' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/packet_framer/serial_transmitter.sv:205]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[0]_i_2_n_0 with 1st driver pin 'current_state[0]_i_2/O' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[0]_i_2_n_0 with 2nd driver pin 'current_state[0]_i_3/O' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[1]_i_2_n_0 with 1st driver pin 'current_state[1]_i_2/O' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[1]_i_2_n_0 with 2nd driver pin 'current_state[1]_i_3/O' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[2]_inv_i_2_n_0 with 1st driver pin 'current_state[2]_inv_i_2/O' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin current_state[2]_inv_i_2_n_0 with 2nd driver pin 'current_state[2]_inv_i_3/O' [/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/rtl/iot_sensor_controller.sv:10]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       11|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    19|
|3     |LUT1     |     8|
|4     |LUT2     |   129|
|5     |LUT3     |    52|
|6     |LUT4     |   101|
|7     |LUT5     |    75|
|8     |LUT6     |   104|
|9     |RAM32M   |     1|
|10    |RAM32X1D |     2|
|11    |FDCE     |   289|
|12    |FDPE     |    28|
|13    |IBUF     |     7|
|14    |IOBUF    |     2|
|15    |OBUF     |    34|
+------+---------+------+

Report Instance Areas: 
+------+----------------+-----------------------------+------+
|      |Instance        |Module                       |Cells |
+------+----------------+-----------------------------+------+
|1     |top             |                             |   852|
|2     |  arbiter       |priority_arbiter             |    53|
|3     |    hum_fifo    |sync_fifo                    |    13|
|4     |    motion_fifo |sync_fifo_1                  |    14|
|5     |    temp_fifo   |sync_fifo_2                  |    18|
|6     |  framer        |packet_framer                |    93|
|7     |  hum_sensor    |humidity_sensor_interface    |   154|
|8     |    i2c_inst    |i2c_master_0                 |    92|
|9     |  motion_sensor |motion_sensor_interface      |   150|
|10    |    spi_inst    |spi_master                   |    76|
|11    |  power_ctrl    |power_controller             |    62|
|12    |  temp_sensor   |temperature_sensor_interface |   157|
|13    |    i2c_inst    |i2c_master                   |    99|
|14    |  transmitter   |serial_transmitter           |   117|
|15    |    tx_fifo     |sync_fifo__parameterized0    |    24|
+------+----------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 22 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.852 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.859 ; gain = 769.344 ; free physical = 182 ; free virtual = 13759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.695 ; gain = 0.000 ; free physical = 316 ; free virtual = 13893
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.309 ; gain = 0.000 ; free physical = 191 ; free virtual = 13787
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 3b7c677d
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 39 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2697.344 ; gain = 920.836 ; free physical = 191 ; free virtual = 13788
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1595.034; main = 1588.712; forked = 248.241
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4040.336; main = 2697.312; forked = 1614.293
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.320 ; gain = 0.000 ; free physical = 191 ; free virtual = 13788
INFO: [Common 17-1381] The checkpoint '/home/prabhat/Work/Smart_IoT_Sensor_Interface_Controller/vivado_project/iot_sensor_controller.runs/synth_1/iot_sensor_controller.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file iot_sensor_controller_utilization_synth.rpt -pb iot_sensor_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 00:05:05 2025...
[Mon Aug 25 00:05:25 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1775.504 ; gain = 0.000 ; free physical = 1613 ; free virtual = 15199
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#     puts "ERROR: Synthesis failed!"
#     exit 1
# }
# puts "Synthesis completed successfully!"
Synthesis completed successfully!
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1880.746 ; gain = 0.000 ; free physical = 2380 ; free virtual = 15975
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.414 ; gain = 0.000 ; free physical = 2291 ; free virtual = 15889
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

# puts "Generating synthesis reports..."
Generating synthesis reports...
# report_utilization -file utilization_post_synth.rpt -pb utilization_post_synth.pb
# report_timing_summary -max_paths 10 -file timing_summary_post_synth.rpt -pb timing_summary_post_synth.pb
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file power_post_synth.rpt -pb power_post_synth.pb
Command: report_power -file power_post_synth.rpt -pb power_post_synth.pb
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# puts "=== SYNTHESIS SUMMARY ==="
=== SYNTHESIS SUMMARY ===
# puts "Utilization Report: utilization_post_synth.rpt"
Utilization Report: utilization_post_synth.rpt
# puts "Timing Report: timing_summary_post_synth.rpt" 
Timing Report: timing_summary_post_synth.rpt
# puts "Power Report: power_post_synth.rpt"
Power Report: power_post_synth.rpt
# set util_data [report_utilization -return_string]
# puts "\n=== KEY METRICS ==="

=== KEY METRICS ===
# if {[regexp {Slice LUTs.*?(\d+)} $util_data -> luts]} {
#     puts "LUTs Used: $luts"
# }
LUTs Used: 3
# if {[regexp {Slice Registers.*?(\d+)} $util_data -> regs]} {
#     puts "Registers Used: $regs"  
# }
Registers Used: 3
# puts "Synthesis flow completed!"
Synthesis flow completed!
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 00:05:32 2025...
