

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_S_k_0_k'
================================================================
* Date:           Sun Sep  3 07:19:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k  |      771|      771|         5|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v15_V = alloca i32 1"   --->   Operation 8 'alloca' 'v15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln32_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln32"   --->   Operation 10 'read' 'sub_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln31_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln31"   --->   Operation 11 'read' 'sub_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v3_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v3_load"   --->   Operation 13 'read' 'v3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp"   --->   Operation 14 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v242, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v243, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v3_load_read, i24 %v15_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body21"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_1 = load i10 %k" [kernel.cpp:30]   --->   Operation 20 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp_eq  i10 %k_1, i10 768" [kernel.cpp:30]   --->   Operation 21 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln30 = add i10 %k_1, i10 1" [kernel.cpp:30]   --->   Operation 22 'add' 'add_ln30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body21.split, void %for.inc42.exitStub" [kernel.cpp:30]   --->   Operation 23 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %k_1" [kernel.cpp:31]   --->   Operation 24 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i10 %k_1" [kernel.cpp:31]   --->   Operation 25 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.81ns)   --->   "%add_ln31 = add i14 %sub_ln31_read, i14 %zext_ln31_1" [kernel.cpp:31]   --->   Operation 26 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i14 %add_ln31" [kernel.cpp:31]   --->   Operation 27 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v242_addr = getelementptr i24 %v242, i64 0, i64 %zext_ln31_2" [kernel.cpp:31]   --->   Operation 28 'getelementptr' 'v242_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.19ns)   --->   "%add_ln32 = add i20 %sub_ln32_read, i20 %zext_ln31" [kernel.cpp:32]   --->   Operation 29 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i20 %add_ln32" [kernel.cpp:32]   --->   Operation 30 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v243_addr = getelementptr i24 %v243, i64 0, i64 %zext_ln32" [kernel.cpp:32]   --->   Operation 31 'getelementptr' 'v243_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%v10_V = load i14 %v242_addr" [kernel.cpp:31]   --->   Operation 32 'load' 'v10_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%v11_V = load i20 %v243_addr" [kernel.cpp:32]   --->   Operation 33 'load' 'v11_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 589824> <RAM>
ST_1 : Operation 34 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln30, i10 768" [kernel.cpp:30]   --->   Operation 34 'icmp' 'ifzero' <Predicate = (!icmp_ln30)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:30]   --->   Operation 35 'br' 'br_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln30 = store i10 %add_ln30, i10 %k" [kernel.cpp:30]   --->   Operation 36 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%v10_V = load i14 %v242_addr" [kernel.cpp:31]   --->   Operation 37 'load' 'v10_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%v11_V = load i20 %v243_addr" [kernel.cpp:32]   --->   Operation 38 'load' 'v11_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 589824> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v10_V, i16 0"   --->   Operation 39 'bitconcatenate' 'v12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v13_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v11_V, i16 0"   --->   Operation 40 'bitconcatenate' 'v13_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i40 %v12"   --->   Operation 41 'sext' 'sext_ln1316' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i40 %v13_1"   --->   Operation 42 'sext' 'sext_ln1319' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (6.91ns)   --->   "%r_V_50 = mul i72 %sext_ln1319, i72 %sext_ln1316"   --->   Operation 43 'mul' 'r_V_50' <Predicate = (!icmp_ln30)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i24 %v3, i64 0, i64 %p_cast"   --->   Operation 44 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_406 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 46 'speclooptripcount' 'empty_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (6.91ns)   --->   "%r_V_50 = mul i72 %sext_ln1319, i72 %sext_ln1316"   --->   Operation 47 'mul' 'r_V_50' <Predicate = (!icmp_ln30)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%v16 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_50, i32 48, i32 71"   --->   Operation 48 'partselect' 'v16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.56>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%v15_V_load = load i24 %v15_V"   --->   Operation 49 'load' 'v15_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [kernel.cpp:30]   --->   Operation 50 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.31ns)   --->   "%v17_V = add i24 %v16, i24 %v15_V_load"   --->   Operation 51 'add' 'v17_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln36 = store i24 %v17_V, i14 %v3_addr" [kernel.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 53 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v17_V, i24 %v15_V"   --->   Operation 54 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body21"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.45ns
The critical path consists of the following:
	'alloca' operation ('k') [9]  (0 ns)
	'load' operation ('k', kernel.cpp:30) on local variable 'k' [21]  (0 ns)
	'add' operation ('add_ln32', kernel.cpp:32) [35]  (2.2 ns)
	'getelementptr' operation ('v243_addr', kernel.cpp:32) [37]  (0 ns)
	'load' operation ('v11.V', kernel.cpp:32) on array 'v243' [40]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v10.V', kernel.cpp:31) on array 'v242' [39]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [45]  (6.91 ns)

 <State 5>: 5.57ns
The critical path consists of the following:
	'load' operation ('v15_V_load') on local variable 'v15.V' [29]  (0 ns)
	'add' operation ('v17.V') [47]  (2.31 ns)
	'store' operation ('store_ln36', kernel.cpp:36) of variable 'v17.V' on array 'v3' [51]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
