#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001df6f1e9910 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001df6f228330_0 .net "PC", 31 0, v000001df6f223340_0;  1 drivers
v000001df6f228bf0_0 .var "clk", 0 0;
v000001df6f228ab0_0 .net "clkout", 0 0, L_000001df6f22a9a0;  1 drivers
v000001df6f228150_0 .net "cycles_consumed", 31 0, v000001df6f227bb0_0;  1 drivers
v000001df6f228dd0_0 .var "rst", 0 0;
S_000001df6f1e9c30 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001df6f1e9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001df6f200270 .param/l "RType" 0 4 2, C4<000000>;
P_000001df6f2002a8 .param/l "add" 0 4 5, C4<100000>;
P_000001df6f2002e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001df6f200318 .param/l "addu" 0 4 5, C4<100001>;
P_000001df6f200350 .param/l "and_" 0 4 5, C4<100100>;
P_000001df6f200388 .param/l "andi" 0 4 8, C4<001100>;
P_000001df6f2003c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001df6f2003f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001df6f200430 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001df6f200468 .param/l "j" 0 4 12, C4<000010>;
P_000001df6f2004a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001df6f2004d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001df6f200510 .param/l "lw" 0 4 8, C4<100011>;
P_000001df6f200548 .param/l "nor_" 0 4 5, C4<100111>;
P_000001df6f200580 .param/l "or_" 0 4 5, C4<100101>;
P_000001df6f2005b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001df6f2005f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001df6f200628 .param/l "sll" 0 4 6, C4<000000>;
P_000001df6f200660 .param/l "slt" 0 4 5, C4<101010>;
P_000001df6f200698 .param/l "slti" 0 4 8, C4<101010>;
P_000001df6f2006d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001df6f200708 .param/l "sub" 0 4 5, C4<100010>;
P_000001df6f200740 .param/l "subu" 0 4 5, C4<100011>;
P_000001df6f200778 .param/l "sw" 0 4 8, C4<101011>;
P_000001df6f2007b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001df6f2007e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001df6f22a380 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22a7e0 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22ab60 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22a8c0 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22a930 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f229eb0 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22a850 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22a000 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22a9a0 .functor OR 1, v000001df6f228bf0_0, v000001df6f1f2380_0, C4<0>, C4<0>;
L_000001df6f22a310 .functor OR 1, L_000001df6f2cb3f0, L_000001df6f2ca130, C4<0>, C4<0>;
L_000001df6f229f20 .functor AND 1, L_000001df6f2cb850, L_000001df6f2cb5d0, C4<1>, C4<1>;
L_000001df6f22aa80 .functor NOT 1, v000001df6f228dd0_0, C4<0>, C4<0>, C4<0>;
L_000001df6f22aa10 .functor OR 1, L_000001df6f2c9f50, L_000001df6f2cb490, C4<0>, C4<0>;
L_000001df6f22a460 .functor OR 1, L_000001df6f22aa10, L_000001df6f2caef0, C4<0>, C4<0>;
L_000001df6f22a0e0 .functor OR 1, L_000001df6f2caa90, L_000001df6f2dc150, C4<0>, C4<0>;
L_000001df6f229f90 .functor AND 1, L_000001df6f2cb0d0, L_000001df6f22a0e0, C4<1>, C4<1>;
L_000001df6f229e40 .functor OR 1, L_000001df6f2dcc90, L_000001df6f2dc330, C4<0>, C4<0>;
L_000001df6f22a3f0 .functor AND 1, L_000001df6f2dd2d0, L_000001df6f229e40, C4<1>, C4<1>;
L_000001df6f229cf0 .functor NOT 1, L_000001df6f22a9a0, C4<0>, C4<0>, C4<0>;
v000001df6f222d00_0 .net "ALUOp", 3 0, v000001df6f1f26a0_0;  1 drivers
v000001df6f222da0_0 .net "ALUResult", 31 0, v000001df6f221ea0_0;  1 drivers
v000001df6f221540_0 .net "ALUSrc", 0 0, v000001df6f1f2a60_0;  1 drivers
v000001df6f2241d0_0 .net "ALUin2", 31 0, L_000001df6f2dc8d0;  1 drivers
v000001df6f2250d0_0 .net "MemReadEn", 0 0, v000001df6f1f2920_0;  1 drivers
v000001df6f223ff0_0 .net "MemWriteEn", 0 0, v000001df6f1f2060_0;  1 drivers
v000001df6f223a50_0 .net "MemtoReg", 0 0, v000001df6f1f29c0_0;  1 drivers
v000001df6f224090_0 .net "PC", 31 0, v000001df6f223340_0;  alias, 1 drivers
v000001df6f2239b0_0 .net "PCPlus1", 31 0, L_000001df6f2ca4f0;  1 drivers
v000001df6f224130_0 .net "PCsrc", 0 0, v000001df6f221cc0_0;  1 drivers
v000001df6f224ef0_0 .net "RegDst", 0 0, v000001df6f1f1de0_0;  1 drivers
v000001df6f224630_0 .net "RegWriteEn", 0 0, v000001df6f1f21a0_0;  1 drivers
v000001df6f223730_0 .net "WriteRegister", 4 0, L_000001df6f2cb670;  1 drivers
v000001df6f223690_0 .net *"_ivl_0", 0 0, L_000001df6f22a380;  1 drivers
L_000001df6f281e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001df6f224270_0 .net/2u *"_ivl_10", 4 0, L_000001df6f281e00;  1 drivers
L_000001df6f2821f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f2237d0_0 .net *"_ivl_101", 15 0, L_000001df6f2821f0;  1 drivers
v000001df6f223eb0_0 .net *"_ivl_102", 31 0, L_000001df6f2cbc10;  1 drivers
L_000001df6f282238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f223870_0 .net *"_ivl_105", 25 0, L_000001df6f282238;  1 drivers
L_000001df6f282280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f225170_0 .net/2u *"_ivl_106", 31 0, L_000001df6f282280;  1 drivers
v000001df6f225210_0 .net *"_ivl_108", 0 0, L_000001df6f2cb850;  1 drivers
L_000001df6f2822c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001df6f223f50_0 .net/2u *"_ivl_110", 5 0, L_000001df6f2822c8;  1 drivers
v000001df6f224db0_0 .net *"_ivl_112", 0 0, L_000001df6f2cb5d0;  1 drivers
v000001df6f2235f0_0 .net *"_ivl_115", 0 0, L_000001df6f229f20;  1 drivers
v000001df6f2252b0_0 .net *"_ivl_116", 47 0, L_000001df6f2cb350;  1 drivers
L_000001df6f282310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f224310_0 .net *"_ivl_119", 15 0, L_000001df6f282310;  1 drivers
L_000001df6f281e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001df6f2246d0_0 .net/2u *"_ivl_12", 5 0, L_000001df6f281e48;  1 drivers
v000001df6f225350_0 .net *"_ivl_120", 47 0, L_000001df6f2cae50;  1 drivers
L_000001df6f282358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f225030_0 .net *"_ivl_123", 15 0, L_000001df6f282358;  1 drivers
v000001df6f2243b0_0 .net *"_ivl_125", 0 0, L_000001df6f2ca310;  1 drivers
v000001df6f223910_0 .net *"_ivl_126", 31 0, L_000001df6f2ca3b0;  1 drivers
v000001df6f224450_0 .net *"_ivl_128", 47 0, L_000001df6f2caf90;  1 drivers
v000001df6f2244f0_0 .net *"_ivl_130", 47 0, L_000001df6f2cb8f0;  1 drivers
v000001df6f223af0_0 .net *"_ivl_132", 47 0, L_000001df6f2cb990;  1 drivers
v000001df6f224590_0 .net *"_ivl_134", 47 0, L_000001df6f2ca450;  1 drivers
v000001df6f224770_0 .net *"_ivl_14", 0 0, L_000001df6f227610;  1 drivers
v000001df6f223b90_0 .net *"_ivl_140", 0 0, L_000001df6f22aa80;  1 drivers
L_000001df6f2823e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f224bd0_0 .net/2u *"_ivl_142", 31 0, L_000001df6f2823e8;  1 drivers
L_000001df6f2824c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001df6f224950_0 .net/2u *"_ivl_146", 5 0, L_000001df6f2824c0;  1 drivers
v000001df6f224810_0 .net *"_ivl_148", 0 0, L_000001df6f2c9f50;  1 drivers
L_000001df6f282508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001df6f2248b0_0 .net/2u *"_ivl_150", 5 0, L_000001df6f282508;  1 drivers
v000001df6f224e50_0 .net *"_ivl_152", 0 0, L_000001df6f2cb490;  1 drivers
v000001df6f223c30_0 .net *"_ivl_155", 0 0, L_000001df6f22aa10;  1 drivers
L_000001df6f282550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001df6f2249f0_0 .net/2u *"_ivl_156", 5 0, L_000001df6f282550;  1 drivers
v000001df6f224a90_0 .net *"_ivl_158", 0 0, L_000001df6f2caef0;  1 drivers
L_000001df6f281e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001df6f224b30_0 .net/2u *"_ivl_16", 4 0, L_000001df6f281e90;  1 drivers
v000001df6f224c70_0 .net *"_ivl_161", 0 0, L_000001df6f22a460;  1 drivers
L_000001df6f282598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f224d10_0 .net/2u *"_ivl_162", 15 0, L_000001df6f282598;  1 drivers
v000001df6f223cd0_0 .net *"_ivl_164", 31 0, L_000001df6f2cad10;  1 drivers
v000001df6f223d70_0 .net *"_ivl_167", 0 0, L_000001df6f2ca950;  1 drivers
v000001df6f224f90_0 .net *"_ivl_168", 15 0, L_000001df6f2cb030;  1 drivers
v000001df6f2234b0_0 .net *"_ivl_170", 31 0, L_000001df6f2c9ff0;  1 drivers
v000001df6f223e10_0 .net *"_ivl_174", 31 0, L_000001df6f2ca090;  1 drivers
L_000001df6f2825e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f223550_0 .net *"_ivl_177", 25 0, L_000001df6f2825e0;  1 drivers
L_000001df6f282628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f2263c0_0 .net/2u *"_ivl_178", 31 0, L_000001df6f282628;  1 drivers
v000001df6f226b40_0 .net *"_ivl_180", 0 0, L_000001df6f2cb0d0;  1 drivers
L_000001df6f282670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226dc0_0 .net/2u *"_ivl_182", 5 0, L_000001df6f282670;  1 drivers
v000001df6f225b00_0 .net *"_ivl_184", 0 0, L_000001df6f2caa90;  1 drivers
L_000001df6f2826b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001df6f226fa0_0 .net/2u *"_ivl_186", 5 0, L_000001df6f2826b8;  1 drivers
v000001df6f226e60_0 .net *"_ivl_188", 0 0, L_000001df6f2dc150;  1 drivers
v000001df6f227220_0 .net *"_ivl_19", 4 0, L_000001df6f228510;  1 drivers
v000001df6f225d80_0 .net *"_ivl_191", 0 0, L_000001df6f22a0e0;  1 drivers
v000001df6f227040_0 .net *"_ivl_193", 0 0, L_000001df6f229f90;  1 drivers
L_000001df6f282700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001df6f2270e0_0 .net/2u *"_ivl_194", 5 0, L_000001df6f282700;  1 drivers
v000001df6f227180_0 .net *"_ivl_196", 0 0, L_000001df6f2ddb90;  1 drivers
L_000001df6f282748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001df6f2265a0_0 .net/2u *"_ivl_198", 31 0, L_000001df6f282748;  1 drivers
L_000001df6f281db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226a00_0 .net/2u *"_ivl_2", 5 0, L_000001df6f281db8;  1 drivers
v000001df6f2272c0_0 .net *"_ivl_20", 4 0, L_000001df6f2285b0;  1 drivers
v000001df6f226780_0 .net *"_ivl_200", 31 0, L_000001df6f2dd230;  1 drivers
v000001df6f225e20_0 .net *"_ivl_204", 31 0, L_000001df6f2ddcd0;  1 drivers
L_000001df6f282790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f225ba0_0 .net *"_ivl_207", 25 0, L_000001df6f282790;  1 drivers
L_000001df6f2827d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f227360_0 .net/2u *"_ivl_208", 31 0, L_000001df6f2827d8;  1 drivers
v000001df6f226aa0_0 .net *"_ivl_210", 0 0, L_000001df6f2dd2d0;  1 drivers
L_000001df6f282820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001df6f2254c0_0 .net/2u *"_ivl_212", 5 0, L_000001df6f282820;  1 drivers
v000001df6f2268c0_0 .net *"_ivl_214", 0 0, L_000001df6f2dcc90;  1 drivers
L_000001df6f282868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001df6f2261e0_0 .net/2u *"_ivl_216", 5 0, L_000001df6f282868;  1 drivers
v000001df6f2256a0_0 .net *"_ivl_218", 0 0, L_000001df6f2dc330;  1 drivers
v000001df6f225560_0 .net *"_ivl_221", 0 0, L_000001df6f229e40;  1 drivers
v000001df6f225600_0 .net *"_ivl_223", 0 0, L_000001df6f22a3f0;  1 drivers
L_000001df6f2828b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001df6f226500_0 .net/2u *"_ivl_224", 5 0, L_000001df6f2828b0;  1 drivers
v000001df6f225740_0 .net *"_ivl_226", 0 0, L_000001df6f2dbf70;  1 drivers
v000001df6f226280_0 .net *"_ivl_228", 31 0, L_000001df6f2dd410;  1 drivers
v000001df6f2260a0_0 .net *"_ivl_24", 0 0, L_000001df6f22ab60;  1 drivers
L_000001df6f281ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001df6f2257e0_0 .net/2u *"_ivl_26", 4 0, L_000001df6f281ed8;  1 drivers
v000001df6f225a60_0 .net *"_ivl_29", 4 0, L_000001df6f2276b0;  1 drivers
v000001df6f226320_0 .net *"_ivl_32", 0 0, L_000001df6f22a8c0;  1 drivers
L_000001df6f281f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001df6f226640_0 .net/2u *"_ivl_34", 4 0, L_000001df6f281f20;  1 drivers
v000001df6f225880_0 .net *"_ivl_37", 4 0, L_000001df6f228830;  1 drivers
v000001df6f225ec0_0 .net *"_ivl_40", 0 0, L_000001df6f22a930;  1 drivers
L_000001df6f281f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226460_0 .net/2u *"_ivl_42", 15 0, L_000001df6f281f68;  1 drivers
v000001df6f225f60_0 .net *"_ivl_45", 15 0, L_000001df6f2ca6d0;  1 drivers
v000001df6f225920_0 .net *"_ivl_48", 0 0, L_000001df6f229eb0;  1 drivers
v000001df6f2259c0_0 .net *"_ivl_5", 5 0, L_000001df6f2283d0;  1 drivers
L_000001df6f281fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226f00_0 .net/2u *"_ivl_50", 36 0, L_000001df6f281fb0;  1 drivers
L_000001df6f281ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226000_0 .net/2u *"_ivl_52", 31 0, L_000001df6f281ff8;  1 drivers
v000001df6f226140_0 .net *"_ivl_55", 4 0, L_000001df6f2cb710;  1 drivers
v000001df6f226be0_0 .net *"_ivl_56", 36 0, L_000001df6f2ca1d0;  1 drivers
v000001df6f226c80_0 .net *"_ivl_58", 36 0, L_000001df6f2cb170;  1 drivers
v000001df6f225c40_0 .net *"_ivl_62", 0 0, L_000001df6f22a850;  1 drivers
L_000001df6f282040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001df6f225ce0_0 .net/2u *"_ivl_64", 5 0, L_000001df6f282040;  1 drivers
v000001df6f2266e0_0 .net *"_ivl_67", 5 0, L_000001df6f2cb530;  1 drivers
v000001df6f226820_0 .net *"_ivl_70", 0 0, L_000001df6f22a000;  1 drivers
L_000001df6f282088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226960_0 .net/2u *"_ivl_72", 57 0, L_000001df6f282088;  1 drivers
L_000001df6f2820d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f226d20_0 .net/2u *"_ivl_74", 31 0, L_000001df6f2820d0;  1 drivers
v000001df6f228970_0 .net *"_ivl_77", 25 0, L_000001df6f2cbb70;  1 drivers
v000001df6f2274d0_0 .net *"_ivl_78", 57 0, L_000001df6f2ca270;  1 drivers
v000001df6f2277f0_0 .net *"_ivl_8", 0 0, L_000001df6f22a7e0;  1 drivers
v000001df6f229050_0 .net *"_ivl_80", 57 0, L_000001df6f2cbad0;  1 drivers
L_000001df6f282118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001df6f227750_0 .net/2u *"_ivl_84", 31 0, L_000001df6f282118;  1 drivers
L_000001df6f282160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001df6f227890_0 .net/2u *"_ivl_88", 5 0, L_000001df6f282160;  1 drivers
v000001df6f227ed0_0 .net *"_ivl_90", 0 0, L_000001df6f2cb3f0;  1 drivers
L_000001df6f2821a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001df6f227b10_0 .net/2u *"_ivl_92", 5 0, L_000001df6f2821a8;  1 drivers
v000001df6f228f10_0 .net *"_ivl_94", 0 0, L_000001df6f2ca130;  1 drivers
v000001df6f227930_0 .net *"_ivl_97", 0 0, L_000001df6f22a310;  1 drivers
v000001df6f229190_0 .net *"_ivl_98", 47 0, L_000001df6f2cb2b0;  1 drivers
v000001df6f2279d0_0 .net "adderResult", 31 0, L_000001df6f2cba30;  1 drivers
v000001df6f227a70_0 .net "address", 31 0, L_000001df6f2cb7b0;  1 drivers
v000001df6f228c90_0 .net "clk", 0 0, L_000001df6f22a9a0;  alias, 1 drivers
v000001df6f227bb0_0 .var "cycles_consumed", 31 0;
v000001df6f2290f0_0 .net "extImm", 31 0, L_000001df6f2cabd0;  1 drivers
v000001df6f228a10_0 .net "funct", 5 0, L_000001df6f2ca630;  1 drivers
v000001df6f228e70_0 .net "hlt", 0 0, v000001df6f1f2380_0;  1 drivers
v000001df6f229230_0 .net "imm", 15 0, L_000001df6f2cac70;  1 drivers
v000001df6f227cf0_0 .net "immediate", 31 0, L_000001df6f2ddaf0;  1 drivers
v000001df6f227c50_0 .net "input_clk", 0 0, v000001df6f228bf0_0;  1 drivers
v000001df6f227d90_0 .net "instruction", 31 0, L_000001df6f2cab30;  1 drivers
v000001df6f228290_0 .net "memoryReadData", 31 0, v000001df6f2232a0_0;  1 drivers
v000001df6f228470_0 .net "nextPC", 31 0, L_000001df6f2cbcb0;  1 drivers
v000001df6f2286f0_0 .net "opcode", 5 0, L_000001df6f227570;  1 drivers
v000001df6f2281f0_0 .net "rd", 4 0, L_000001df6f228d30;  1 drivers
v000001df6f228790_0 .net "readData1", 31 0, L_000001df6f229dd0;  1 drivers
v000001df6f228b50_0 .net "readData1_w", 31 0, L_000001df6f2dcfb0;  1 drivers
v000001df6f2292d0_0 .net "readData2", 31 0, L_000001df6f22a230;  1 drivers
v000001df6f227e30_0 .net "rs", 4 0, L_000001df6f228650;  1 drivers
v000001df6f2288d0_0 .net "rst", 0 0, v000001df6f228dd0_0;  1 drivers
v000001df6f227f70_0 .net "rt", 4 0, L_000001df6f2cadb0;  1 drivers
v000001df6f2280b0_0 .net "shamt", 31 0, L_000001df6f2ca9f0;  1 drivers
v000001df6f228010_0 .net "wire_instruction", 31 0, L_000001df6f22abd0;  1 drivers
v000001df6f229370_0 .net "writeData", 31 0, L_000001df6f2dd9b0;  1 drivers
v000001df6f228fb0_0 .net "zero", 0 0, L_000001df6f2dc0b0;  1 drivers
L_000001df6f2283d0 .part L_000001df6f2cab30, 26, 6;
L_000001df6f227570 .functor MUXZ 6, L_000001df6f2283d0, L_000001df6f281db8, L_000001df6f22a380, C4<>;
L_000001df6f227610 .cmp/eq 6, L_000001df6f227570, L_000001df6f281e48;
L_000001df6f228510 .part L_000001df6f2cab30, 11, 5;
L_000001df6f2285b0 .functor MUXZ 5, L_000001df6f228510, L_000001df6f281e90, L_000001df6f227610, C4<>;
L_000001df6f228d30 .functor MUXZ 5, L_000001df6f2285b0, L_000001df6f281e00, L_000001df6f22a7e0, C4<>;
L_000001df6f2276b0 .part L_000001df6f2cab30, 21, 5;
L_000001df6f228650 .functor MUXZ 5, L_000001df6f2276b0, L_000001df6f281ed8, L_000001df6f22ab60, C4<>;
L_000001df6f228830 .part L_000001df6f2cab30, 16, 5;
L_000001df6f2cadb0 .functor MUXZ 5, L_000001df6f228830, L_000001df6f281f20, L_000001df6f22a8c0, C4<>;
L_000001df6f2ca6d0 .part L_000001df6f2cab30, 0, 16;
L_000001df6f2cac70 .functor MUXZ 16, L_000001df6f2ca6d0, L_000001df6f281f68, L_000001df6f22a930, C4<>;
L_000001df6f2cb710 .part L_000001df6f2cab30, 6, 5;
L_000001df6f2ca1d0 .concat [ 5 32 0 0], L_000001df6f2cb710, L_000001df6f281ff8;
L_000001df6f2cb170 .functor MUXZ 37, L_000001df6f2ca1d0, L_000001df6f281fb0, L_000001df6f229eb0, C4<>;
L_000001df6f2ca9f0 .part L_000001df6f2cb170, 0, 32;
L_000001df6f2cb530 .part L_000001df6f2cab30, 0, 6;
L_000001df6f2ca630 .functor MUXZ 6, L_000001df6f2cb530, L_000001df6f282040, L_000001df6f22a850, C4<>;
L_000001df6f2cbb70 .part L_000001df6f2cab30, 0, 26;
L_000001df6f2ca270 .concat [ 26 32 0 0], L_000001df6f2cbb70, L_000001df6f2820d0;
L_000001df6f2cbad0 .functor MUXZ 58, L_000001df6f2ca270, L_000001df6f282088, L_000001df6f22a000, C4<>;
L_000001df6f2cb7b0 .part L_000001df6f2cbad0, 0, 32;
L_000001df6f2ca4f0 .arith/sum 32, v000001df6f223340_0, L_000001df6f282118;
L_000001df6f2cb3f0 .cmp/eq 6, L_000001df6f227570, L_000001df6f282160;
L_000001df6f2ca130 .cmp/eq 6, L_000001df6f227570, L_000001df6f2821a8;
L_000001df6f2cb2b0 .concat [ 32 16 0 0], L_000001df6f2cb7b0, L_000001df6f2821f0;
L_000001df6f2cbc10 .concat [ 6 26 0 0], L_000001df6f227570, L_000001df6f282238;
L_000001df6f2cb850 .cmp/eq 32, L_000001df6f2cbc10, L_000001df6f282280;
L_000001df6f2cb5d0 .cmp/eq 6, L_000001df6f2ca630, L_000001df6f2822c8;
L_000001df6f2cb350 .concat [ 32 16 0 0], L_000001df6f229dd0, L_000001df6f282310;
L_000001df6f2cae50 .concat [ 32 16 0 0], v000001df6f223340_0, L_000001df6f282358;
L_000001df6f2ca310 .part L_000001df6f2cac70, 15, 1;
LS_000001df6f2ca3b0_0_0 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_4 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_8 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_12 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_16 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_20 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_24 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_0_28 .concat [ 1 1 1 1], L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310, L_000001df6f2ca310;
LS_000001df6f2ca3b0_1_0 .concat [ 4 4 4 4], LS_000001df6f2ca3b0_0_0, LS_000001df6f2ca3b0_0_4, LS_000001df6f2ca3b0_0_8, LS_000001df6f2ca3b0_0_12;
LS_000001df6f2ca3b0_1_4 .concat [ 4 4 4 4], LS_000001df6f2ca3b0_0_16, LS_000001df6f2ca3b0_0_20, LS_000001df6f2ca3b0_0_24, LS_000001df6f2ca3b0_0_28;
L_000001df6f2ca3b0 .concat [ 16 16 0 0], LS_000001df6f2ca3b0_1_0, LS_000001df6f2ca3b0_1_4;
L_000001df6f2caf90 .concat [ 16 32 0 0], L_000001df6f2cac70, L_000001df6f2ca3b0;
L_000001df6f2cb8f0 .arith/sum 48, L_000001df6f2cae50, L_000001df6f2caf90;
L_000001df6f2cb990 .functor MUXZ 48, L_000001df6f2cb8f0, L_000001df6f2cb350, L_000001df6f229f20, C4<>;
L_000001df6f2ca450 .functor MUXZ 48, L_000001df6f2cb990, L_000001df6f2cb2b0, L_000001df6f22a310, C4<>;
L_000001df6f2cba30 .part L_000001df6f2ca450, 0, 32;
L_000001df6f2cbcb0 .functor MUXZ 32, L_000001df6f2ca4f0, L_000001df6f2cba30, v000001df6f221cc0_0, C4<>;
L_000001df6f2cab30 .functor MUXZ 32, L_000001df6f22abd0, L_000001df6f2823e8, L_000001df6f22aa80, C4<>;
L_000001df6f2c9f50 .cmp/eq 6, L_000001df6f227570, L_000001df6f2824c0;
L_000001df6f2cb490 .cmp/eq 6, L_000001df6f227570, L_000001df6f282508;
L_000001df6f2caef0 .cmp/eq 6, L_000001df6f227570, L_000001df6f282550;
L_000001df6f2cad10 .concat [ 16 16 0 0], L_000001df6f2cac70, L_000001df6f282598;
L_000001df6f2ca950 .part L_000001df6f2cac70, 15, 1;
LS_000001df6f2cb030_0_0 .concat [ 1 1 1 1], L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950;
LS_000001df6f2cb030_0_4 .concat [ 1 1 1 1], L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950;
LS_000001df6f2cb030_0_8 .concat [ 1 1 1 1], L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950;
LS_000001df6f2cb030_0_12 .concat [ 1 1 1 1], L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950, L_000001df6f2ca950;
L_000001df6f2cb030 .concat [ 4 4 4 4], LS_000001df6f2cb030_0_0, LS_000001df6f2cb030_0_4, LS_000001df6f2cb030_0_8, LS_000001df6f2cb030_0_12;
L_000001df6f2c9ff0 .concat [ 16 16 0 0], L_000001df6f2cac70, L_000001df6f2cb030;
L_000001df6f2cabd0 .functor MUXZ 32, L_000001df6f2c9ff0, L_000001df6f2cad10, L_000001df6f22a460, C4<>;
L_000001df6f2ca090 .concat [ 6 26 0 0], L_000001df6f227570, L_000001df6f2825e0;
L_000001df6f2cb0d0 .cmp/eq 32, L_000001df6f2ca090, L_000001df6f282628;
L_000001df6f2caa90 .cmp/eq 6, L_000001df6f2ca630, L_000001df6f282670;
L_000001df6f2dc150 .cmp/eq 6, L_000001df6f2ca630, L_000001df6f2826b8;
L_000001df6f2ddb90 .cmp/eq 6, L_000001df6f227570, L_000001df6f282700;
L_000001df6f2dd230 .functor MUXZ 32, L_000001df6f2cabd0, L_000001df6f282748, L_000001df6f2ddb90, C4<>;
L_000001df6f2ddaf0 .functor MUXZ 32, L_000001df6f2dd230, L_000001df6f2ca9f0, L_000001df6f229f90, C4<>;
L_000001df6f2ddcd0 .concat [ 6 26 0 0], L_000001df6f227570, L_000001df6f282790;
L_000001df6f2dd2d0 .cmp/eq 32, L_000001df6f2ddcd0, L_000001df6f2827d8;
L_000001df6f2dcc90 .cmp/eq 6, L_000001df6f2ca630, L_000001df6f282820;
L_000001df6f2dc330 .cmp/eq 6, L_000001df6f2ca630, L_000001df6f282868;
L_000001df6f2dbf70 .cmp/eq 6, L_000001df6f227570, L_000001df6f2828b0;
L_000001df6f2dd410 .functor MUXZ 32, L_000001df6f229dd0, v000001df6f223340_0, L_000001df6f2dbf70, C4<>;
L_000001df6f2dcfb0 .functor MUXZ 32, L_000001df6f2dd410, L_000001df6f22a230, L_000001df6f22a3f0, C4<>;
S_000001df6f1e9dc0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001df6f1e5790 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001df6f22aaf0 .functor NOT 1, v000001df6f1f2a60_0, C4<0>, C4<0>, C4<0>;
v000001df6f1f2c40_0 .net *"_ivl_0", 0 0, L_000001df6f22aaf0;  1 drivers
v000001df6f1f1a20_0 .net "in1", 31 0, L_000001df6f22a230;  alias, 1 drivers
v000001df6f1f1d40_0 .net "in2", 31 0, L_000001df6f2ddaf0;  alias, 1 drivers
v000001df6f1f1fc0_0 .net "out", 31 0, L_000001df6f2dc8d0;  alias, 1 drivers
v000001df6f1f2100_0 .net "s", 0 0, v000001df6f1f2a60_0;  alias, 1 drivers
L_000001df6f2dc8d0 .functor MUXZ 32, L_000001df6f2ddaf0, L_000001df6f22a230, L_000001df6f22aaf0, C4<>;
S_000001df6f193410 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001df6f280090 .param/l "RType" 0 4 2, C4<000000>;
P_000001df6f2800c8 .param/l "add" 0 4 5, C4<100000>;
P_000001df6f280100 .param/l "addi" 0 4 8, C4<001000>;
P_000001df6f280138 .param/l "addu" 0 4 5, C4<100001>;
P_000001df6f280170 .param/l "and_" 0 4 5, C4<100100>;
P_000001df6f2801a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001df6f2801e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001df6f280218 .param/l "bne" 0 4 10, C4<000101>;
P_000001df6f280250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001df6f280288 .param/l "j" 0 4 12, C4<000010>;
P_000001df6f2802c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001df6f2802f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001df6f280330 .param/l "lw" 0 4 8, C4<100011>;
P_000001df6f280368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001df6f2803a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001df6f2803d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001df6f280410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001df6f280448 .param/l "sll" 0 4 6, C4<000000>;
P_000001df6f280480 .param/l "slt" 0 4 5, C4<101010>;
P_000001df6f2804b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001df6f2804f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001df6f280528 .param/l "sub" 0 4 5, C4<100010>;
P_000001df6f280560 .param/l "subu" 0 4 5, C4<100011>;
P_000001df6f280598 .param/l "sw" 0 4 8, C4<101011>;
P_000001df6f2805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001df6f280608 .param/l "xori" 0 4 8, C4<001110>;
v000001df6f1f26a0_0 .var "ALUOp", 3 0;
v000001df6f1f2a60_0 .var "ALUSrc", 0 0;
v000001df6f1f2920_0 .var "MemReadEn", 0 0;
v000001df6f1f2060_0 .var "MemWriteEn", 0 0;
v000001df6f1f29c0_0 .var "MemtoReg", 0 0;
v000001df6f1f1de0_0 .var "RegDst", 0 0;
v000001df6f1f21a0_0 .var "RegWriteEn", 0 0;
v000001df6f1f2240_0 .net "funct", 5 0, L_000001df6f2ca630;  alias, 1 drivers
v000001df6f1f2380_0 .var "hlt", 0 0;
v000001df6f1f0e40_0 .net "opcode", 5 0, L_000001df6f227570;  alias, 1 drivers
v000001df6f1f2600_0 .net "rst", 0 0, v000001df6f228dd0_0;  alias, 1 drivers
E_000001df6f1e57d0 .event anyedge, v000001df6f1f2600_0, v000001df6f1f0e40_0, v000001df6f1f2240_0;
S_000001df6f1935a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001df6f1e5950 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001df6f22abd0 .functor BUFZ 32, L_000001df6f2cb210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001df6f1f0f80_0 .net "Data_Out", 31 0, L_000001df6f22abd0;  alias, 1 drivers
v000001df6f1f1020 .array "InstMem", 0 1023, 31 0;
v000001df6f1f2420_0 .net *"_ivl_0", 31 0, L_000001df6f2cb210;  1 drivers
v000001df6f1f2740_0 .net *"_ivl_3", 9 0, L_000001df6f2c9e10;  1 drivers
v000001df6f1f1520_0 .net *"_ivl_4", 11 0, L_000001df6f2ca590;  1 drivers
L_000001df6f2823a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df6f1f10c0_0 .net *"_ivl_7", 1 0, L_000001df6f2823a0;  1 drivers
v000001df6f1f1160_0 .net "addr", 31 0, v000001df6f223340_0;  alias, 1 drivers
v000001df6f1f1660_0 .var/i "i", 31 0;
L_000001df6f2cb210 .array/port v000001df6f1f1020, L_000001df6f2ca590;
L_000001df6f2c9e10 .part v000001df6f223340_0, 0, 10;
L_000001df6f2ca590 .concat [ 10 2 0 0], L_000001df6f2c9e10, L_000001df6f2823a0;
S_000001df6f2469c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001df6f229dd0 .functor BUFZ 32, L_000001df6f2ca770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001df6f22a230 .functor BUFZ 32, L_000001df6f2ca8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001df6f1f1840_0 .net *"_ivl_0", 31 0, L_000001df6f2ca770;  1 drivers
v000001df6f1f18e0_0 .net *"_ivl_10", 6 0, L_000001df6f2c9eb0;  1 drivers
L_000001df6f282478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df6f1d47e0_0 .net *"_ivl_13", 1 0, L_000001df6f282478;  1 drivers
v000001df6f1d3ca0_0 .net *"_ivl_2", 6 0, L_000001df6f2ca810;  1 drivers
L_000001df6f282430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001df6f222c60_0 .net *"_ivl_5", 1 0, L_000001df6f282430;  1 drivers
v000001df6f222080_0 .net *"_ivl_8", 31 0, L_000001df6f2ca8b0;  1 drivers
v000001df6f222120_0 .net "clk", 0 0, L_000001df6f22a9a0;  alias, 1 drivers
v000001df6f222260_0 .var/i "i", 31 0;
v000001df6f222a80_0 .net "readData1", 31 0, L_000001df6f229dd0;  alias, 1 drivers
v000001df6f2215e0_0 .net "readData2", 31 0, L_000001df6f22a230;  alias, 1 drivers
v000001df6f222800_0 .net "readRegister1", 4 0, L_000001df6f228650;  alias, 1 drivers
v000001df6f2219a0_0 .net "readRegister2", 4 0, L_000001df6f2cadb0;  alias, 1 drivers
v000001df6f2217c0 .array "registers", 31 0, 31 0;
v000001df6f221720_0 .net "rst", 0 0, v000001df6f228dd0_0;  alias, 1 drivers
v000001df6f221a40_0 .net "we", 0 0, v000001df6f1f21a0_0;  alias, 1 drivers
v000001df6f2221c0_0 .net "writeData", 31 0, L_000001df6f2dd9b0;  alias, 1 drivers
v000001df6f222620_0 .net "writeRegister", 4 0, L_000001df6f2cb670;  alias, 1 drivers
E_000001df6f1e5c90/0 .event negedge, v000001df6f1f2600_0;
E_000001df6f1e5c90/1 .event posedge, v000001df6f222120_0;
E_000001df6f1e5c90 .event/or E_000001df6f1e5c90/0, E_000001df6f1e5c90/1;
L_000001df6f2ca770 .array/port v000001df6f2217c0, L_000001df6f2ca810;
L_000001df6f2ca810 .concat [ 5 2 0 0], L_000001df6f228650, L_000001df6f282430;
L_000001df6f2ca8b0 .array/port v000001df6f2217c0, L_000001df6f2c9eb0;
L_000001df6f2c9eb0 .concat [ 5 2 0 0], L_000001df6f2cadb0, L_000001df6f282478;
S_000001df6f246b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001df6f2469c0;
 .timescale 0 0;
v000001df6f1f17a0_0 .var/i "i", 31 0;
S_000001df6f191ac0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001df6f1e5e90 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001df6f22a540 .functor NOT 1, v000001df6f1f1de0_0, C4<0>, C4<0>, C4<0>;
v000001df6f223020_0 .net *"_ivl_0", 0 0, L_000001df6f22a540;  1 drivers
v000001df6f221860_0 .net "in1", 4 0, L_000001df6f2cadb0;  alias, 1 drivers
v000001df6f222300_0 .net "in2", 4 0, L_000001df6f228d30;  alias, 1 drivers
v000001df6f222e40_0 .net "out", 4 0, L_000001df6f2cb670;  alias, 1 drivers
v000001df6f222ee0_0 .net "s", 0 0, v000001df6f1f1de0_0;  alias, 1 drivers
L_000001df6f2cb670 .functor MUXZ 5, L_000001df6f228d30, L_000001df6f2cadb0, L_000001df6f22a540, C4<>;
S_000001df6f191c50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001df6f1e5990 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001df6f22a070 .functor NOT 1, v000001df6f1f29c0_0, C4<0>, C4<0>, C4<0>;
v000001df6f2230c0_0 .net *"_ivl_0", 0 0, L_000001df6f22a070;  1 drivers
v000001df6f221f40_0 .net "in1", 31 0, v000001df6f221ea0_0;  alias, 1 drivers
v000001df6f221680_0 .net "in2", 31 0, v000001df6f2232a0_0;  alias, 1 drivers
v000001df6f222f80_0 .net "out", 31 0, L_000001df6f2dd9b0;  alias, 1 drivers
v000001df6f222760_0 .net "s", 0 0, v000001df6f1f29c0_0;  alias, 1 drivers
L_000001df6f2dd9b0 .functor MUXZ 32, v000001df6f2232a0_0, v000001df6f221ea0_0, L_000001df6f22a070, C4<>;
S_000001df6f17a830 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001df6f17a9c0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001df6f17a9f8 .param/l "AND" 0 9 12, C4<0010>;
P_000001df6f17aa30 .param/l "NOR" 0 9 12, C4<0101>;
P_000001df6f17aa68 .param/l "OR" 0 9 12, C4<0011>;
P_000001df6f17aaa0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001df6f17aad8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001df6f17ab10 .param/l "SLT" 0 9 12, C4<0110>;
P_000001df6f17ab48 .param/l "SRL" 0 9 12, C4<1001>;
P_000001df6f17ab80 .param/l "SUB" 0 9 12, C4<0001>;
P_000001df6f17abb8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001df6f17abf0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001df6f17ac28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001df6f2828f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001df6f221900_0 .net/2u *"_ivl_0", 31 0, L_000001df6f2828f8;  1 drivers
v000001df6f222bc0_0 .net "opSel", 3 0, v000001df6f1f26a0_0;  alias, 1 drivers
v000001df6f222b20_0 .net "operand1", 31 0, L_000001df6f2dcfb0;  alias, 1 drivers
v000001df6f2223a0_0 .net "operand2", 31 0, L_000001df6f2dc8d0;  alias, 1 drivers
v000001df6f221ea0_0 .var "result", 31 0;
v000001df6f223160_0 .net "zero", 0 0, L_000001df6f2dc0b0;  alias, 1 drivers
E_000001df6f1e6a50 .event anyedge, v000001df6f1f26a0_0, v000001df6f222b20_0, v000001df6f1f1fc0_0;
L_000001df6f2dc0b0 .cmp/eq 32, v000001df6f221ea0_0, L_000001df6f2828f8;
S_000001df6f1bf110 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001df6f281660 .param/l "RType" 0 4 2, C4<000000>;
P_000001df6f281698 .param/l "add" 0 4 5, C4<100000>;
P_000001df6f2816d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001df6f281708 .param/l "addu" 0 4 5, C4<100001>;
P_000001df6f281740 .param/l "and_" 0 4 5, C4<100100>;
P_000001df6f281778 .param/l "andi" 0 4 8, C4<001100>;
P_000001df6f2817b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001df6f2817e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001df6f281820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001df6f281858 .param/l "j" 0 4 12, C4<000010>;
P_000001df6f281890 .param/l "jal" 0 4 12, C4<000011>;
P_000001df6f2818c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001df6f281900 .param/l "lw" 0 4 8, C4<100011>;
P_000001df6f281938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001df6f281970 .param/l "or_" 0 4 5, C4<100101>;
P_000001df6f2819a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001df6f2819e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001df6f281a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001df6f281a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001df6f281a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001df6f281ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001df6f281af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001df6f281b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001df6f281b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001df6f281ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001df6f281bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001df6f221cc0_0 .var "PCsrc", 0 0;
v000001df6f2224e0_0 .net "funct", 5 0, L_000001df6f2ca630;  alias, 1 drivers
v000001df6f221ae0_0 .net "opcode", 5 0, L_000001df6f227570;  alias, 1 drivers
v000001df6f222440_0 .net "operand1", 31 0, L_000001df6f229dd0;  alias, 1 drivers
v000001df6f2226c0_0 .net "operand2", 31 0, L_000001df6f2dc8d0;  alias, 1 drivers
v000001df6f221d60_0 .net "rst", 0 0, v000001df6f228dd0_0;  alias, 1 drivers
E_000001df6f1e6650/0 .event anyedge, v000001df6f1f2600_0, v000001df6f1f0e40_0, v000001df6f222a80_0, v000001df6f1f1fc0_0;
E_000001df6f1e6650/1 .event anyedge, v000001df6f1f2240_0;
E_000001df6f1e6650 .event/or E_000001df6f1e6650/0, E_000001df6f1e6650/1;
S_000001df6f1bf2a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001df6f221e00 .array "DataMem", 0 1023, 31 0;
v000001df6f222580_0 .net "address", 31 0, v000001df6f221ea0_0;  alias, 1 drivers
v000001df6f223200_0 .net "clock", 0 0, L_000001df6f229cf0;  1 drivers
v000001df6f2228a0_0 .net "data", 31 0, L_000001df6f22a230;  alias, 1 drivers
v000001df6f222940_0 .var/i "i", 31 0;
v000001df6f2232a0_0 .var "q", 31 0;
v000001df6f221b80_0 .net "rden", 0 0, v000001df6f1f2920_0;  alias, 1 drivers
v000001df6f221c20_0 .net "wren", 0 0, v000001df6f1f2060_0;  alias, 1 drivers
E_000001df6f1e72d0 .event posedge, v000001df6f223200_0;
S_000001df6f281c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001df6f1e9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001df6f1e7190 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001df6f221fe0_0 .net "PCin", 31 0, L_000001df6f2cbcb0;  alias, 1 drivers
v000001df6f223340_0 .var "PCout", 31 0;
v000001df6f2229e0_0 .net "clk", 0 0, L_000001df6f22a9a0;  alias, 1 drivers
v000001df6f2214a0_0 .net "rst", 0 0, v000001df6f228dd0_0;  alias, 1 drivers
    .scope S_000001df6f1bf110;
T_0 ;
    %wait E_000001df6f1e6650;
    %load/vec4 v000001df6f221d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6f221cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001df6f221ae0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001df6f222440_0;
    %load/vec4 v000001df6f2226c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001df6f221ae0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001df6f222440_0;
    %load/vec4 v000001df6f2226c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001df6f221ae0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001df6f221ae0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001df6f221ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001df6f2224e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001df6f221cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001df6f281c20;
T_1 ;
    %wait E_000001df6f1e5c90;
    %load/vec4 v000001df6f2214a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001df6f223340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001df6f221fe0_0;
    %assign/vec4 v000001df6f223340_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001df6f1935a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6f1f1660_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001df6f1f1660_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001df6f1f1660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %load/vec4 v000001df6f1f1660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6f1f1660_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f1f1020, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001df6f193410;
T_3 ;
    %wait E_000001df6f1e57d0;
    %load/vec4 v000001df6f1f2600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001df6f1f2380_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001df6f1f2060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001df6f1f29c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001df6f1f2920_0, 0;
    %assign/vec4 v000001df6f1f1de0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001df6f1f2380_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001df6f1f26a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001df6f1f2a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df6f1f21a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df6f1f2060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df6f1f29c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df6f1f2920_0, 0, 1;
    %store/vec4 v000001df6f1f1de0_0, 0, 1;
    %load/vec4 v000001df6f1f0e40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2380_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %load/vec4 v000001df6f1f2240_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6f1f1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f29c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6f1f2a60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001df6f1f26a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001df6f2469c0;
T_4 ;
    %wait E_000001df6f1e5c90;
    %fork t_1, S_000001df6f246b50;
    %jmp t_0;
    .scope S_000001df6f246b50;
t_1 ;
    %load/vec4 v000001df6f221720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6f1f17a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001df6f1f17a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001df6f1f17a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f2217c0, 0, 4;
    %load/vec4 v000001df6f1f17a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6f1f17a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001df6f221a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001df6f2221c0_0;
    %load/vec4 v000001df6f222620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f2217c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f2217c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001df6f2469c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001df6f2469c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6f222260_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001df6f222260_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001df6f222260_0;
    %ix/getv/s 4, v000001df6f222260_0;
    %load/vec4a v000001df6f2217c0, 4;
    %ix/getv/s 4, v000001df6f222260_0;
    %load/vec4a v000001df6f2217c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001df6f222260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6f222260_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001df6f17a830;
T_6 ;
    %wait E_000001df6f1e6a50;
    %load/vec4 v000001df6f222bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %add;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %sub;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %and;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %or;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %xor;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %or;
    %inv;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001df6f222b20_0;
    %load/vec4 v000001df6f2223a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001df6f2223a0_0;
    %load/vec4 v000001df6f222b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001df6f222b20_0;
    %ix/getv 4, v000001df6f2223a0_0;
    %shiftl 4;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001df6f222b20_0;
    %ix/getv 4, v000001df6f2223a0_0;
    %shiftr 4;
    %assign/vec4 v000001df6f221ea0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001df6f1bf2a0;
T_7 ;
    %wait E_000001df6f1e72d0;
    %load/vec4 v000001df6f221b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001df6f222580_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001df6f221e00, 4;
    %assign/vec4 v000001df6f2232a0_0, 0;
T_7.0 ;
    %load/vec4 v000001df6f221c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001df6f2228a0_0;
    %ix/getv 3, v000001df6f222580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f221e00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001df6f1bf2a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6f222940_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001df6f222940_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001df6f222940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6f221e00, 0, 4;
    %load/vec4 v000001df6f222940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6f222940_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001df6f1bf2a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6f222940_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001df6f222940_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001df6f222940_0;
    %load/vec4a v000001df6f221e00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001df6f222940_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001df6f222940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6f222940_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001df6f1e9c30;
T_10 ;
    %wait E_000001df6f1e5c90;
    %load/vec4 v000001df6f2288d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001df6f227bb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001df6f227bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001df6f227bb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001df6f1e9910;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6f228bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6f228dd0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001df6f1e9910;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001df6f228bf0_0;
    %inv;
    %assign/vec4 v000001df6f228bf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001df6f1e9910;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./MultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6f228dd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6f228dd0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001df6f228150_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
