[General]
Version=1

[FileID]

[MsgID]
1=%d message(s) was(were) dropped (UART Debug was full)
2=%d PHY message(s) was(were) dropped (PHY buffer was full)
3=%d AVPR message(s) was(were) dropped (AVPR buffer was full)
4=ber_test_receive_handler : no_of_received_bits till now %d no_of_bits_errors is %d p_ber_test_cb->number_of_bits_used %d
5=hcipp_send_lmp_extended: Opcode:%d Opcode Ext:%d len:%d
6=hcipp_process_lmp_frame: Opcode:%d  Extended Opcode:%d Len:%d
7=H5 Error RX, Got unexpected Vendor Specific command
8=H5 TX, config, win=%d, sw_flow=%d, crc=%d
9=QL_AFH %x %x %x %x
10=Send voice link request to the peer: Tx/Rx: %1/%1, t_esco: %d, w_esco: %d
11=acl_send_frame - opcode:%d, opcode_ext: %d, trans:%d, lc_handle:%d
12=acl_receive_frame - opcode:%d, opcode_ext:%d, len:%d, trans:%d
13=*** WARNING *** H5 TX, retransmit, after,  sqn=%d, cnt1=%d, cnt2=%d
14=synch todo list
15=synch high priority suspended list
16=synch low priority suspended list
17=synch running list
18=synch timer expired
19=synch event %1 received
20=synch cmd return event %1,module %2
21=No baseband handles available!
22=synch %1 suspended
23=synch params: start time: %d, priority: %2
24=synch cmd abort instance, module %1, msi: %X
25=synch cmd start instance, module %1, msi: %X
26=synch instance suspended, module %1, msi: %X
27=Wrong frame opcode %d  - ext %d, current transaction %d state %d
28=VS lock is ON. All VS commands accept Stop_VS_Lock are ignored.
29=synch list params: start time: %d, priority: %2
30=synch event %1 received, module %2, msi %X
31=Command ignored because of VS Lock. Try Unlocking first.
32=synch event params: module %1, msi: %X, group id: %d
33=synch reg params: module %1, msi: %X, group id: %d
34=size=%u cur_cnt=%u max_cnt=%u  total=%u
35=synch instance new priority %2, module %1, msi: %X
36=synch list params: module %1, msi: %X, group ID: %d
37=osc_ctl reached minumum value
38=set to ABSULOTE_MIN_I_BIAS_VALUE
39=DCO Offset Calibration failed
40=RF_INT Occured
41=H5 Error RX, Got Timeout waiting ACL Header
42=H5 Error RX, Got Timeout waiting packet %d Header
43=H5 Error RX, received unsupported packet = %x
45=%1 process detected
46=%1 temperature detected
47=operations_selection_bmp=0x%02x
48=Cold: lna=%02d
49=Room: lna=%02d
50=Hot: lna=%02d
51=Estimated temperature %d
52=RF Reg write 0x%04x To 0x%02x reg
53=RF Reg read 0x%04x from 0x%02x reg
54=Using DC Trim values: LNA = 0x%01x, BB_LDO = 0x%01x
55=Open loop frequency is %04dMhz, DCO offset calibration=%03d
56=KDCO Calibration result: 0x%04x with %03d exceptions
57=FCU CGain: CMI = 0x%04x, CMQ = 0x%03x
58=FCU DGain: DMI = 0x%04x, DMQ = 0x%03x
59=Initial DC trim values: BB LDO Low = 0x%01x, BB LDO High = 0x%01x
60=RF Reg delayed by %d us
61=BGap_V = 0x%04x, BGap_I = 0x%04x, LNA Boost: 0x%01x
62=bb_ldo_high=0x%02x, selected_bb_ldo=0x%02x, process_type=0x%02x
63=Cold: bb_ldo=%02d, bg i=%02d, bg v=%02d
64=Room: bb_ldo=%02d, bg i=%02d, bg v=%02d
65=Hot: bb_ldo=%02d, bg i=%02d, bg v=%02d
66=Temperature trimming value overflow - current=%d, nominal=%d, delta=%d
67=LNA = 0x%01x, B_Gap_V = 0x%04x, B_Gap_I = 0x%04x
68=i_bias_max=0x%02x, i_bias_mid=0x%02x, i_bias_low=0x%02x, i_bias_margin=0x%02x
69=lna_trim=0x%02x, bg_i_trim=0x%02x, bg_v_trim=0x%02x, bb_ldo_low=0x%02x
70=kdco_low_threshold=0x%02x, kdco_high_threshold=0x%02x, kdco_valid_measurments_num=0x%02x, kdco_max_loop_counter=0x%02x
71=is_rf_clock_on=0x%02x, selected_high_temp_threshold=0x%02x, calibration_timeout=0x%08x, selected_low_temp_threshold=0x%02x
72=HCI_Disconnect - wrong reason
73=HCIPP RF BER BIST: no more buffers left
74=Bad offset
75=Command Queue is stuck, current command %d
76=Remove voice link request was received with the wrong voice handle
77=No voice link is waiting for received Tx complete (probably link was detached already)!
78=No voice link is waiting for Tx complete to disconnect (probably link was recreated already)!
79=xmit_q is empty
80=hcid_id (%d) is out of bound
81=ADD - illegal id 0x%x
82=LOC - illegal id 0x%x
83=hci_vs illegal opcode 0x%x
84=Master abort: state=%d
85=lc_sniff_slave_start_instance, state=%d
86=LCEventHandler Event %d
87=lmp_main: Illegal Event 0x%x
88=Unexpected Command Complete opcode %d
89=QoS - free slots exceeded min %d
90=QoS - Unknown Link Type %u
91=ASSERT: tried to deallocate virtual domain %d although it was not previously allocated.
92=QoS - Unknown HCI command %d
93=Received sco_link_req with wrong air_handle (%d) during add/change voice link transaction
94=neg parameters: buffer len=%d, ack=%d, protocol=%d, system clock=%d
95=params %x %x %x %x
96=H5 RX, No buffer, type=%d
97=H5 RX, Got Correct packet with unexpected type %x
98=OSA_BUF_Exception called with code: %1
99=Illegal HCI opcode! (group = 0x%x, opcode = 0x%x)
100=Event %d in state %d
101=*** WARNING *** Timeout wait host reply:host handle %d lc handle %d
102=Timeout wait for detach:host handle %d lc_handle %d
103=Timeout-acl link failed:host handle %d lc handle %d
104=Unexpected Tx Complete %d, lc handle %d
105=H5 RX, Bad len %d %d
106=QoS - occupied slots exceeded max psniff=%d
107=QoS - occupied slots exceeded max voice=%d, sniff=%d park=%d scans=%d
108=Header =0x%x, ACK=%d, with_crc=%d, chk_sum=0x%x
109=Header , type=%1, len=%d, reliable=%d, SQN=%d
110=H5 analyze_ack_field %d %d %d free=%d
111=H5 TX, copy payload to uart. len=%d ptr=%x cur=%x, free=%d
112=Command ignored because package type differs: local is %x vs_locked for %x only
113=QoS - Unknown Link Type %u
114=QoS - Requirements are not supported in Basic Rate or in EDR
115=H5 Error, unknown UART interrupt %1
116=Parameters Negotiation: baud_divider=%d, protocol_mode=%1, system_clock=%2, rts_pulse_width=%d
117=acl_free table: free slots %d tx_limit %d tx to use %d rx to use %d
118=send LMP params - 0x%x
119=receive LMP params - 0x%x
120=send LMP params - 0x%x, 0x%x
121=receive LMP params - 0x%x, 0x%x
122=send LMP params - 0x%x, 0x%x, 0x%x
123=receive LMP params - 0x%x, 0x%x, 0x%x
124=send LMP params - 0x%x, 0x%x, 0x%x, 0x%x
125=receive LMP params - 0x%x, 0x%x, 0x%x, 0x%x
126=*** WARNING *** No OSA buffer available, pool id: %d
127=*** WARNING *** Running low on buffers for local transaction %x. No more buffers. pool 2: %x pool 4: %x
128=*** WARNING *** Running low on buffers for ULP: cmd %1, local transaction %2. No more buffers. buf_count %d
129=No OSA buffer available, pool id: %d
130=lm_set_and_backtoback_scan():scan_enabled %d lm_cfg.inquiryscan_mode %d inquiryscan_calculated_interval %d pagescan_interval %d
131=H5 RX, config, host_param = %x, win=%d, sw_flow=%d, crc=%d
133=*** WARNING *** WB CONN LMAC illegal state
134=wb_activity_fbf_scheduling_algorithm: Illegal lmac state %1
135=wb_activity_fbf_scheduling_algorithm: lower MAC is in Processing state
136=Illegal HIF opcode! (group = 0x%x, opcode = 0x%x)
137=wb_activity_fbf_scheduling_algorithm: lower MAC is in NON DEFINED state
138=um2lm send event %d
140=Assert: lc_page_send_lm_failure_event function shouldn't have been called
141=Assert: Recovery page wants to send an ID, but doesn't need to.
166=acl_receive_frame - opcode:%d, len:%d, trans:%d, lc_handle:%d
167=AVPR STATISTICS for Channel %d: Bad packets - %d.%02d%% , Total packets - %d , Total bad packets - %d
170=LPS Calibration debug value_read =0x%x, pvt_read =%d, acq_read=%d, dlo_offset_high=0x%x
171=LPS Calibration rdlo_value_read =0x%x,  pvt_read=%d, acq_read=%d, trk_read =%d
172=LPS Calibration index %d, freq %d, fcw_var=%x
174=LPS values: KDCOA=%d KDCOT=%d DLO=0x%x,%x (high-low)
176=%1 index: %d, voltage: %d [mV], ideal: %d [mV]
177=RF Warning: Low margin in DCO bias current !
178=LDO index: %d, voltage: %d [mV], ideal: %d [mV]
179=LDO muxing voltage: %1
180=%1 is out of range! (trim=%d;voltage=%d[mv])
181=Temperature override is activated, current temperature: %d
182=Temperature overflow: %d
183=Estimated temperature: %d (%1)
184=RF Warning: DCO is out of range !
185=Decreasing DCO bias current...dco_off = %d, curr_dco_ctl = %d
186=Increasing DCO bias current...dco_off = %d, curr_dco_ctl = %d
187=DCO bias current: %d, Max: %d
188=Crash !!! Unable to lock ADPLL !
189=Temperature index override to %d
190=Temperature val %d, region = %d
191=PHY Process types: PD %1,ACW %2
192=ADC Gain: %d (1000 times the real value), DC: %d [mV]
193=Process type: %1
194=DCO center freq: %d [KHz]
195=DCO center freq: %d, freq offset natural from DCO open loop freq: %d
196=HVBGAP trim: %d; BB_LDO trim: %d; F_LDO trim: %d; KA_LDO trim: %d
197=KDCO additional waiting time = %d
198=KDCO T: Min=%d Max=%d
199=KDCO A: Min=%d Max=%d
200=KDCO Nominal Current: T=%d (%d good); A=%d (%d good)
201=KDCO T Theoretical bound min=%d max=%d
202=Calib ADC Y1=%d, Y2=DC [mV]
203=DCO PVT: %d [KHz]
204=DCO DLO offset: %d
205=DCO center freq start: %d [KHz]
206=DCO center freq: %d [KHz]; DCO DLO offset: %d; PVT: %d [KHz]
207=Unsupported settling time, bigger then 35mS.
208=RF Warning: DCO PVT is too low. (%d [KHz])
209=RF Warning: KDCO T calibration kept theoretical value.
210=RF Warning: KDCO A calibration kept theoretical value.
211=KDCO A Theoretical bound min=%d max=%d
212=Pre RF initialization done.
213=Pre RF clock dependent initialization done.
214=DCO PVT calibration: center frequency %d [KHz] pvt step %d dlo offset %d
215=KDCO Max Current: T=%d (%d good); A=%d (%d good)
219=Trying to set current BGAP I trim beyond limit...operation denied.
220=IFA gain calibration, first point: %d [mV]
221=IFA gain calibration, second point: %d [mV]
222=IFA gain calibration, resistors ratio: %d (x100 times), num steps to change: %d
240=FM Coex Error: Can't find a valid ocp frequency to prevent harmonic issues.
241=*** Hard Fault Information end. Trying recovery at address [PC + 2] ***********************************
242=*** Hard Fault Dump end. MAIN MCU HALTED. *************************************************************
243=Hard Fault: Hard Fault Status Register = 0x%.08X
244=ERROR: Patch was triggered without a valid index
245=Hard Fault: PC value at time of fault = 0x%.08X
246=ERROR: Software Interrupt !!! Link Register: 0x%x
247=MEMORY Fault: Memory Manage Address Register (MMAR) = 0x%.08X
248=BUS Fault: Bus Fault Address Register (BFAR) = 0x%.08X
249=ERROR: Unhandled Interrupt #%u
250=hcic_process_hci_commands: %1 (Group %x Opcode 0x%x)
251=ERROR: Reserved Vector !!! Link Register: 0x%x
252=Hard Fault: Configurable Fault Status Register = 0x%.08X
253=*** ERROR: Hard Fault Exception in MAIN MCU. Details follows: *****************************************
254=Hard Fault: SBUS WR ERR. Fault Address = 0x%.08X
255=Hard Fault: CODE WR ERR. Fault Address = 0x%.08X
256=WLAN coex %d interrupts pending
257=FTD - exceeded length 0x%x
258=WLAN coex clearing empty pending interrupt
259=FTD   sleep ratio (wake  / total) is: %u%%
260=Start Show List
261=cdc drift clock_domain_%d - Start learning
262=End Show List
263=cdc drift clock_domain_%d - Stop learning
264=cdc drift clock_domain_%d - Stop adjusting
265=protocol viewer ignored one hci msg
266=ENTRY : LOC_READ_BT_WAKE_UP from PALAU : Signal is %x 
267=lc_rf_link_manager_start_acl lc_handle: %d, no arq meter - switching
268=cdc compensation learning not valid for clock_domain_%d
269=cdc set n2_select %d
270=CPU idle time: Counter is %d. Start test = %d
271=HCILL release_transmit_queue
272=HCILL just_wakeup_callback
273=I2C codec exists
274=I2C codec doesn't exists
275=I2C eeprom exists, processing HDR
276=I2C eeprom doesn't exist
277=I2C: no more Hcipp to process
278=I2C: eeprom header not valid !
279=Rcvr abort %d
280=empty eeprom !
281=BT Off command disallowed, active link or per-inquiry exists.
282=I2C fm data handler: %1
283=I2C manager send process finished event to LM
284=Alive Indication
285=HCILL wake up from sleep on HCI UART
286=Stacked RAM version
287=BT Off, baseband is being locked
288=ACL Manager, Free handle %d
289=BT On command disallowed, baseband is not lock
291=RF Calibration has been in the dark for too long...
292=Watchdog Reset
293=I2C codec send message: %1
294=I2C codec message handler: %1
295=I2C codec event handler: %1
296=BT On, baseband is being unlocked
297=sqn set to 1 after soft flush
298=I2C codec data handler: %1
299=ACL Manager, Scheduling Algorithm got unexpected ACL packet: selected lc handle %d, received on handle %d
300=Long self test failed in perform detected clock test: 0x%x
301=Spurious LC4 Interrupt
302=Active ACL manager not enough time to schedule %d
303=EMP wake up from sleep/being allowed to sleep state ,on HCI UART
304=afh remove link lc_handle %d
305=afh remove esco link bb_handle %d
306=afh link esco bb_handle %d
307=afh recovery mode link esco bb_handle %d
308=afh exit recovery mode link esco bb_handle %d
309=afh recovery mode link lc_handle %d
310=afh exit recovery mode link lc_handle %d
311=kill instant timer %1
312=afh instant %1 expired in LC
313=LPS Comeplete. Energy Detection Result = %d
314=BER PER stop alg.
315=scheduling alg count = %d
316=SCC: Update internal slow clock frequency: 0x%x
317=lc set supervision tout %x
318=start - error statistics for lc_handle: %d
319=Timer handler - HANDLE: %d
320=Enter Hold Period, lc_handle = %d
321=lc_hold_exit_per_device, lc_handle=%d
322=LSTO - no sync interrupt has occured on bb_handle %d
323=Flush ACL Queue
324=LSTO - no_sync event wouldn't sent up, no_sync counter value updated to %d
325=LSTO - timer callback, lc handle: %d
326=too late for access windows, frames_since_beacon=%d
327=Lc_windy remaing time: %d
328=BER PER start alg.
329=Timer handler - error statistics
330=clear DB - auto reset.
331=brcst_seqn_mode=%d
332=Event blocked
333=Stack usage unavailable - you must enable it (run the same VS with the param set to 'ENABLE') before enabling deep sleep
334=ACL: not enough time to schedule: clock %d
335=PHY init calibrations signal not received (timed out after 1 second)
336=ACL: not enough time to schedule guaranteed: clock %d
337=ACL: not enough time to schedule do: clock %d
338=timeout count = %d
339=FM on
340=ACL: scheduling for next frame %d
341=ACL: scheduling not enough time from do handler %d
342=FM off
343=Enter Connection
344=Enter Inquiry
345=Critical No.%d  %d
347=Point 3 %d %d
348=Critical No.%d  %d
349=too late for brcst_scan_wind, while state=%d
350=FM shared interface timeout
351=FM shared interface unexpected behavior
352=FM reported error to host (%d)
353=FM error reporting ignored (%d)
354=LC_PICONIZER - allocated virtual domain %d
355=ARQ handle to return %d
356=lc_handle %d counters:
357=lc_rf_link_manager_start_acl lc_handle: %d, no meter - switching
358=lc_rf_link_manager_start_sniff, lc_handle: %d
359=lc_rf_link_manager_start_voice, lc_handle: %d
360=lc_rf_link_manager_stop_voice, lc_handle: %d
361=lc_rf_link_manager_free_acl, lc_handle: %d
362=lc_rf_link_manager_active_to_idle_mode, lc_handle: %d
363=lc_rf_link_manager_stop_sniff, lc_handle: %d
364=2 SCO channels no sync thr %d
365=lc_sco_data_init_rx_path: almost full threshold = %d
366=lc_sco_data_dn_host_packet_done(%d): data loss found - dump follows ==>
367=lc_sco_data_update_tx_almost_empty_th: set almost empty = %d
368=Long self test failed in registers test: 0x%x
369=Scheduler - Add Device %d
370=Scheduler - Remove Device %d
371=Scheduler - Set Q.O.S - %d for Device %d
372=Scheduler - Set Q.O.S Policy - %d
373=Long self test failed in additional tests: 0x%x
374=Chip revision: %d
375=Role Master  %d,%d
376=Role_Slave  %d,%d
377=Role_Slave_Become_Master  %d,%d
378=LC Start Hold
379=Hold Exit Instant
380=Exit Hold
381=Page start - AmAddr=%u
382=Page Scan start, Window = %d frames
383=FHS received - AM_ADDR=%u
384=Long self test failed in DRP tests: 0x%x
385=lc_sniff_start, handle=%d
386=PT is too small - latched register = 0x%x
387=Windy-service
389=lc_sniff_windy_sync, state=%d
390=lc_sniff_calc_first_attempt_instant() : attempts_left %d
391=external slow clock was detected
392=external slow clock was NOT detected
393=Scenario: %1
394=Kc_tag not counted, len: %d
395=lc event update ber per. lc_handle: %d
396=acl afh received classification from slave lc_handle %d
397=received classification req - %d (1=enable)
398=ERROR: ID wasn't found in timers list: %d
399=Current BTClk = %d
400=Local %d
401=Network 1 %d
402=Network 2 %d
403=interrupt: event: %d
404=kill: event: %d
405=ROM Checksum: %d
406=CPU idle time: %d
407=HCILL send command: %1
408=HCILL received command: %1
409=HCILL state machine is: %1
410=Error: Unknown interrupt (interrupt number %d does not exist !)
411=I2C e2prom send message: %1
412=I2C e2prom message handle: %1
413=I2C e2prom event handler: %1
414=I2C e2prom data handler: %1
415=I2C manager process next message %1
416=I2C manager process command, module id: %1
417=PALAU sleep ratio (sleep / total) is: %u%%
418=ARM Clock = %d Hz
419=HCILL sleep ratio (sleep / total) is: %u%%
420=%1 Mode
421=Detected Clock = %d Hz
422=LC_PICONIZER - deallocated virtual domain %1
423=LC_PICONIZER - could not allocate virtual domain %d
424=Memory Checksum: 0x%x
425=ACL: not enough time to schedule: clock %d
426=Voice Manager - FBF last connection handler received ACL %d on reserved slot
427=*** WARNING *** Dropping received FHS packet to bb_handle %d
428=ACL Manager - scatternet scheduler selected lc_handle %d
429=Synchronized to master transmission
430=Test Mode PTT is %1
431=*** WARNING *** received packet from bb_handle %d, matching lc_handle %d, stored bb_handle %d
432=external slow clock is forced
433=Unexpected error while composing HCI RX DTRs
434=external slow clock is NOT forced
435=VOHCI debug: free chunk size : %d
436=VOHCI debug: tx.allocated length : %d
437=VOHCI debug: tx.sw_rd_ptr : %d
438=VOHCI debug: latency : %d
439=VOHCI debug: num of packets : %d
440=VOHCI debug: max capacity : %d
441=VOHCI debug: flush bytes : %d
442=VOHCI debug: rx.almost_full : %d
443=No SW interrupt to clear
444=HCILL wake up. Got RX_ON just before goto sleep
445=LPS: perform decision %d  
446=HW_ERR, %d, %d
447=SBR received data in sniff subrate.listen for %d slots
448=HW_ERR, %d, %d 
449=Inquiry: not enough time to schedule: clock %d
450=Page: not enough time to schedule: clock %d
451=subrate.new state: zero_from_dev new instant %d
452=Rescue cdc stop with sync
453=Rescue cdc stop with no sync
454=%1 Platform
455=VTL offset error: First Val=0x%04x, smallest=0x%04x, Last Val=0x%04x
456=lc_cdc_start_learning - restoring last CDC values
457=OCP Clock = %d Hz
458=Windy-synccc
459=subrate received data.new state %d
460=start_instance count = %d
461=Die ID is not burned. Using default values...
462=Problem with afc detector vals: min=0x%04x max=0x%04x
463=Inquiry Scan is currently stopping
464=LSTO occured in HW mode
465=LSTO State Machine: SW_STATE
466=LSTO State Machine: HW_STATE
467=LSTO - Sending no_sync event up
468=Network clock not allocated. MS switch cancelled
469=T.O. before ID,or no sync on ID pack - RF
470=T.O. before Null
471=T.O. didn`t recv FHS
472=T.O. before Poll
473=Page Scan is currnetly stopping
474=Page Scan, no Poll was received from the Master
475=Page Scan invalid fhs received callback
476=Ref Clock = %d Hz
477=XTAL wakeup mode  is %1
478=Stack Dump follows (current SP=0x%.08X)
479=CPU Registers Dump follows (at c_hard_fault_handler context)
480=ERROR: EFC is NOT ready !!!
481=CQDDR: local prefers to receive DM(FEC ON) and EDR2 packets
482=CQDDR: local prefers to receive DM/DH (FEC OFF) and EDR3 packets
483=lc_rf_link_manager_switching
484=lc_rf_link_manager_arq_switching
485=performance meters:
486=ARQ meters:
487=lc_power_control_power_algorithm Detection = %1
488=Self Test: Baseband - RF communication failed
489=Self Test: SCO loopback failed
490=Self Test: ACL loopback failed
491=Self Test passed
492=SNIFF Instance priority set to HIGH!
493=Testmode - Enter Test Mode
494=Kc_tag = Kc
495=lc_windy_stop
496=lc_windy_interrupt_handler
497=HCI_Reset Completed
498=lc event update ber
499=lc event update per
500=acl_afh_master_send_set_afh_cmd
501=acl_afh_master_send_classification_req
502=generating random d value
503=Wrong RF Test Mode
504=btclk rollback
505=ARM Clock = %d Hz, Slow Clock: External
506=PLL Clock Out = %d Hz
507=Clock Working mode: %1
508=Ref Clock is %1
509=PLL Clock Output is %1
510=LC handle 0x%x is out of range,encryption abort
511=HCI_Master_Link_Key_Complete
512=LC BSC:Skip TX encryption due to NULL pointer
513=Stack content at depth %d (at address 0x%.08X) = 0x%.08X
514=R%d=0x%.08X
515=Moving to OCP with divider=%d, New OCP clock=%d
516=afh link lc_handle %d, afh_table %d at %d.%d
517=MWS coex UART calc: baudrate %d, div %d,*os %d,*sp ,%d
518=local-32 %d, net-32 %d
519=Master puts Slave %d in Hold Mode for %d frames
520=Turning %1 %2 domain
521=Inquiry received FHS, BD_adder (%x%x%x), time %d
522=MS_switch received FHS, BD_adder (%x%x%x), time %d
523=Role Master  %d,%d
524=Role_Slave  %d,%d
525=I2C manager send event to LM moduleid %d msgid %d
526=Role_Slave_Become_Master  %d,%d
527=Recovery page %d will now issue %d packets each paging session
528=CPU idle time: Counter is %d. Start test = %d
529=PLL mode disabled by %1
530=External Main DC2DC detected
531=ACL COUNT: %d Master, M_map 0x%x, %d Slave, S_map 0x%x
532=enhanced sleep debug no- %d, load BT = %d
533=enhanced sleep - SPT bfore s2f= %d, dbg no- %d
534=enhanced sleep - SPT after s2f= %d, dbg no- %d
535=Meter: %d, lc_handle: %d
536=ARQ meter: %d, lc_handle: %d
537=headers %d, bad_headers %d
538=FM reuqested OCP change prior to host detection, request ignored: FM freq %d, ocp %d
539=crc_good %d crc_bad %d
540=bad_sync_counter %d, good_sync_counter %d 
541=ack %d nack %d
542=lc_rf_link_manager_start_acl lc_handle: %d, arq meter: %d
543=lc_rf_link_manager_start_acl lc_handle: %d, meter: %d
544=lc_rf_link_manager_start_acl lc_handle: %d, stolen_meter: %d
545=old buf_data_len = %d, tx_len = %d
546=lc_sniff_exit() : lc_handle %d state %d
547=lc_sniff_master_start_instance, handle=%d next_btclk %d
548=lc_sniff_slave_stop(): state %d lc_handle %d
549=lc_sniff_slave_interrupt_handler STALL, last_sync_btc %d next_btclk %d
550=lc_sniff_windy_no_sync() : state %d lc_handle %d
551=lc_sniff_calc_first_bt_clk() : p_sniffcb->next_bt_clk %d min_btc_before_instance %d
552=Hopping: %1, tx_freq:0x%x
553=rx_freq:0x%x, power_ctrl_mode: %1
554=poll_period:0x%x, packet_type: %1
555=handle:0x%x length:0x%x
556=lc_windy_start, width=%d, width_diff=%d
557=acl_sniff_start() : p_sniffcb->t_sniff %d p_sniffcb->d_sniff %d
558=LPS thresh calibration: new IIR thresholds are %d %d
559=Illegal registration of timer: %d, offset: %d
560=Parameters Negotiation: max_segmet_size=%d, negotiation_packet_length=%d
561=LPS initial threshold calibration: initial thresholds are %d %d
562=acl_switch_process_accepted:%d
563=hcipp_set_dbg_pins, index=%d, value=%d (0x%x)
564=cdc remote drift in ppm = %d, BTClk = %x
565=Packet start 0x%x, SW read ptr 0x%x, read index %d
566=I2C e2prom; size: %dKbit, header length: %d, init length: %d, init used: %d
567=active_conn_instance_control old scenario %d, new scenario %d
568=active_conn_instance_control lc_handle %d, piconet_id %d, scatter_scen %d
569=set instant timer %1 for piconet %2 abs instant in frames 0x%x (%d)
570=acl_sco_local_timeout
571=Wrong frame %d current transaction %d state %d
572=MWS_COEX set poll period to %1, count %d
573=SCC: update internal frequency. fcac: 0x%x, delta_fcac: 0x%x, local: 0x%x
574=%d subrate received data.new state %d
575=Scanner received FHS, BD_adder (%x-%x-%x), time %d
576=%1 scan postponed by page (%d frames remaining), current time %d (%d)
577=periodic calib timeout: block %d, vbat %d (mV), current TX mode %d,required TX mode %d
578=tx power mode set to %1 (%d), vbat %d (mV), CL1p5 trim %d
579=lm_lc_cancel_page_scan: event %d
580=lm_lc_start_inquiry_scan: event %d
581=lm_lc_send_inquiry_scan_resp: event %d
582=lm_lc_start_paging: event %d
583=lm_lc_start_page_scan: event %d
584=lm_lc_switch_req: event %d
585=FBF BLE sanity fail, BLE start bt %d,domain %d
586=FBF BLE sanity fail, local bt freeze %d, local pt freeze %d
587=subrate finish_reg %d %d
588=SCC: start measure. FCAC1: %d, Last TimeStamp: 0x%x, local: 0x%x
589=Inquiry start - LAP%u, TO%u, nSCO%u
590=LC Inquiry Scan - %1, LAP=0x%x, Window=%d frames
591=%u LLR_debug Synchronizer: %1 %2 %3
592=%u LLR_debug FBF: %1 %2
593=rssi %d, rssi_samples_counter %d, last_rssi_sample %d
594=piconet %d allocated for %1
595=%u LLR_debug Synchronizer: %1 %2
596=%u LLR_debug Synchronizer: %1 %2
597=lm_lc_send_access_req: event %d
598=lm_lc_create_sco_link: wrong air mode type
599=lm_lc_create_sco_link: failed to set voice settings
600=FBF engine sanity failed, but multislot counter isn't 0 (counter=%d, activity=%d)
601=clocks : Fref:%d ,Drp:%d ,clock_table[fref_ind]:%d
602=Warning! lc_inquiry Inq state %d counter %d
603=lm_lc_hold_req: event %d
604=lm_lc_get_cur_clock failed
605=lm_lc_get_init_procedure
606=lm_lc_get_clock_offset: failed
607=lm_lc_get_slot_offset: failed
608=lm_lc_generate_rand: failed
609=lm_lc_read_rssi: failed
610=lm_lc_set_link_super_tout: failed
611=lm_lc_change_encryption: failed
612=lm_lc_enter_sniff: failed
613=lm_lc_exit_sniff: failed
614=Erroneous Data - No Data Received
615=lm_lc_get_local_timing_accuracy failed
616=lm_lc_write_voice_settings failed
617=lm_lc_set_poll_interval failed
618=lm_lc_test_ctrl: event %d
619=lm_lc_incr_power_level failed
620=lm_lc_decr_power_level failed
621=lm_lc_get_current_t_sniff: event %d
622=lm_lc_get_bd_addr: failed
623=last scheduled count = %d, multislot_counter = %d
624=lc_sco_data_get_data_length: sw_rd_ptr=%d, hw_wr_ptr=%d, data_len=%d
625=rssi_sample_command = %x , state %x
626=rssi_sample_measurements: table index=%d, freq_index=%d, value=%d, read_value=%d
627=lc_sniff_slave_start_instance, handle=%d last_sync_btc %d next_btclk %d
628=Update channel grade: freq=%d, interferer=%xdBm, threshold=%x, new grade=%d
629=lc_sniff_calc_time_before_next_instance() : lc_acl_manager_get_num_of_all_active_connections()  %d OLD min_btc_before_instance %d NEW %d
630=lm_hold_completed: no new ACL
631=ERROR acl_conn_auth_complete
632=ERROR acl_conn_encr_complete
633=acl_sco_free_sco: failed handle: %d:%d
634=BER Result: Total bits %d, Total bit error %d
635=PER due to CRC %d, PER due to bad length %d
636=PER due to bad HEC %d, PER due to no sync %d
637=%u LLR_debug FBF: %1 %2
638=scheduling alg no slots count = %d, reject_count %d
639=Update voice channel %d after rollback : Desco changed from %d to %d
640=subrate finish sniff interval.new state %d next instant %d
641=ID = %d, virtual = %d, clk = %d
642=BSC has been set: bb_handle %d, encryption %1, decryption %1, acl_p->encryption_mode %d
643=Rescue cdc start lc_handle %d cdc_mech %d 
644=acl_switch_process_not_accepted
645=Dropping received packet to bb_handle %d: pkt_type=%d, l_ch=%d, len=%d
646=ble connection: schedule LE handle 0x%x, freq %d
647=tbd next sniff instant %d last sniff_instant %d cur bt %d
648=SchedulerTimeoutEvent
649=%u LLR_debug FBF: %1 %u
650=Dropping cause: retransmission=%d, no_buffers=%d, lc_handle=%d, erroneous_lmp=%d
651=send %1 (op:%d), trans_id: %2
652=receive %1 (op:%d), trans_id: %2
653=BER: %d, BER resolution: %d, PER: %d, PER resolution: %d.
654=lc_sco_data_rx_path_debug_print(%d): hw_wr_ptr = %d, sw_rd_ptr = %d, SR_chX_initial_wr_ptr = %d
655=lc_sco_data_tx_path_debug_print(%d): initial_rd_ptr = %d, sw_wr_ptr = %d, almost_empty_thr = %d
656=lc_sniff_slave_start_instance() : WINDY DID NOT START  lc_windy_cb.status %x! open_windows %d interval %d for lc_handle %d!!
657=lc_sniff_windy_service, work_frames=%d, window_reg=%d, jump_to_reg=%d
658=lc_windy_is_window_possible, work_frames=%d, clk_diff=%d, half_window_frames=%d, width_frames=%d
659=lc event update ber per. ber: %d, per: %d, ber res: %d, per res: %d
660=detach - am_addr:%d role:%d
661=LC BSC:Decryption warning-Second DMA channel didn't get to EOS lc handle-%d, DMA status %x, DMA sce 0 status - %x, DMA sce 1 status - %x
662=FM2BT coex activity status update failed to be sent to FM
663=temperature sensing: temp %d, read 0x%x
664=if in domain %d btclk= %d, so in domain %d the same btclk= %d
665=timers_print_timers_list: event: 0x%x, time: 0x%x, module_id: 0x%x, msi: 0x%x
666=timer register: event: %d, time: %d (%d, %d)
667=timers_print_timers_list: event: 0x%x, time: 0x%x, module_id: 0x%x, msi: 0x%x
668=timers_print_timers_list: event: 0x%x, time: 0x%x, module_id: 0x%x, msi: 0x%x
669=timers_print_timers_list: event: 0x%x, time: 0x%x, module_id: 0x%x, msi: 0x%x
670=Stack used - %d%% (%d/%d)
671=NPTTT: %d
672=Parameters Negotiation: baud_divider=%d, protocol_mode=%1, system_clock=%2, rts_pulse_width=%d
673=Error: PCMI error. TX_STATUS1 = 0x%x, TX_STATUS2 = 0x%x, RX_STATUS1 = 0x%x, RX_STATUS2 = 0x%x
674=send %1, trans_id: %2
675=receive %1, trans_id: %2
676=Mailbox Msg Received - mb_id: %d, opcode: %d, payload_length: %d
677=FM I2S Config %04x %04x
678=lc_windy_stop
679=Error: PCMI error. channel %d TX_STATUS = 0x%x, RX_STATUS = 0x%x
680=%u LLR_debug FBF: %1
681=Accumulate statistics: channel %d, snr %d, good_hec %d, bad_hec %d
682=FM_INT: FM freq %d, FM mode %d ,timer period %d, PHY_API_reg 0x%x
683=Illegal state - running instance: %d, new_instance: %d
684=lc voice manager dynamic alloc CH0: ptr TX/RX = 0x%x, 0x%x  sizes TX/RX = %d %d
685=lc voice manager dynamic alloc CH1: ptr TX/RX = 0x%x, 0x%x  sizes TX/RX = %d %d
686=send upwards (lc4) Initial WR 0x%x, Final WR 0x%x status %d
687=LC ACL ACTIVE BITMAPS: Number A<<-V 0x%x, Active_BM M<<-S 0x%x, Voice_BM M<<-S 0x%x, sniff_BM M<<-S 0x%x
688=lc_power_control_power_algorithm RSSI = %d , HEDER_SNR = %d , PAYLOAD_SNR = %d, Handle = %d
689=hci cmd fm_reported_band %d,  pll_frequency_mode %d,  fm_mode %d, fm_freq %d
690=uart_hci Div=%d, UartDIV=%d, OS=%d, SP=%d 
691=uart_hci parameters: UartDIV=%d, OS=%d, SP=%d, MoB=%d
692=BT2FM coex status register was update to %x
693=PCM configuration: bt_sync_rate = %d, bt_sync_width = %d, bt_tx_start_ft = bt_tx_start_ft = %d, bt_data_size = %d
694=lc_classification_int_handler: scan %d, out of %d, is valid %d
695=Mailbox Msg Received - first 4 bytes of payload: 0x%x 0x%x 0x%x 0x%x
696=synch timers list update
697=ACL Manager, Alloc handle %d, am addr %d
698=Mailbox Indication Received - peer: %d, is ready?: %d
699=ACL Manager, Set connection mode %1, handle %d
700=LSTO - set limit, lc_handle: %d, limit: %d
701=SCO instant good reception at %d, vcd-channel 0x%x
702=SCO instant bad reception at %d, vcd-channel 0x%x
703=Local VCD: SCO instant on local: current doamin %d, other domain %d
704=Slave VCD: SCO instant on local: current doamin %d, other domain %d
705=*** WARNING *** received packet from bb_handle %d
706=LC convert_clocks (%d): vcd %d, time %d.%d
707=LC convert_clocks result (domain1_future %d): domain1_future %d, domain2_freeze %d,  domain1_freeze %d
708=hook WLAN coex: blocked %d, general_unblocked %d
709=hook SCO instant bad reception at LBTC 0x%x, TSFL 0x%x
710=LLR killing phyif timer #%u, at point #%u
711=acl_voice_negotiate: handle 0x%x, state_to_send %d,action %d, send t_d_w %d
712=acl_voice_negotiate proposal: handle 0x%x, lc_handle %d, rec_state %d, received t_d_w %d
713=acl_voice_negotiate loop: handle 0x%x, state_to_send %d,action %d, send t_d_w %d
714=acl_voice_send_answer: handle 0x%x, state_to_send %d,action %d, send t_d_w %d
715=top_mb_init_local_mailbox starting.
716=top_mb_init_local_mailbox ending.
717=top_mb: mb id %d, icm start address 0x%8.8x, icm size %d
718=LSTO - get remaining time, lc handle: %d, remain time: %d
719=BSC Error - Unknown SC event %d
720=1273 BT/Wlan coex: debugging: code %d, num 0x%8.8x
721=TOP Interrupt source triggered: 0x%X
722=Unexpected interrupt: status-%d, state-%d
723=FBF Sanity has failed %d times in a row. Forcing sanity OK.
724=Deactivating timer: init
725=Deactivating Device
726=Device keep alive reason: Transport detected = %x. FM on = %x, GPS on = %x
727=BSC Error - Unknown SC event %d
728=WARNING: Calibration not reacting. Check the BT PHY ASAP!
729=Disable FLIGHT MODE - Enable TX calibration
730=waiting for end of HCI Packet to HOST packet transmission
731=timers_print_timers_list: event: 0x%x, time: 0x%x, module_id: 0x%x, msi: 0x%x
732=timers_print_timers_list: event: 0x%x, time: 0x%x, module_id: 0x%x, msi: 0x%x
733=top_prcm set quattro div_3_bt
734=top_prcm set quattro div_2_bt
735=1273 BT/Wlan coex: BLE SNIFF: handle %d, interval %d, duration %d, role %d
736=1273 BLE/Wlan coex: Connect :interval %d, window %d, continueous %d
737=1273 BLE/Wlan coex: ADV interval %d, type%d
738=synch timers list
739=1273 BLE/Wlan coex: SCAN type %d, interval %d, winow %d, continueous%d
740=%u LLR_debug LMAC: %1 %2 %3
741=minimal_system_t_sniff- %d ,(minimal ble- %d , minimal sniff- %d)
742=%u LLR_debug General: %u %u %u
743=timers_print_timers_list. current local time: 0x%x, current net1 time: 0x%x
744=drpb test tx rx wrong parameters ind %d val1 %x val2 %x val3 %x
745=starting %1 calibration (%d)
749=Other calibration (%1) is running. Calibration (%2) will run later.
750=Send allocation status message to master id 0x%x
751=MAM update use case part: use case=0x%.2x, priority=0x%.2x, optional release request=0x%.2x, page size=0x%.2x
752=MAM update use case part: location_0=0x%x, location_0=0x%x , location_0=0x%x , location_0=0x%x
753=SelfTest - clock accuracy test result: drift = %d ppm
754=MAM init
755=MAM allocation request for use case 0x%x
756=MAM send allocation status for use case 0x%x
757=Msg Part 1 - opcode=0x%x, use_case=0x%x, ms_size=0x%x
758=Msg Part 2 - location_0=0x%x, location_0_size=0x%x, location_1=0x%x,location_1_size
759=Release Req Msg - mb_id=0x%x, opcode=0x%x, location =0x%x, release type=0x%x
760=mux slave memory - master_id=0x%x, slave_id=0x%x, page =0x%x
761=set master page size - master_id=0x%x, page_size=0x%x
762=MAM register callback
763=IP sends release report to MAM
764=MAM static allocation request: master_id = 0x%x, page_size=0x%x, use_case=0x%x, wlan_contributed_size=0x%x
765=Get page by location: location=0x%x, page=0x%x
766=Master slave size: slave size[KB]=0x%x, slave size=0x%x
767=MAM static allocation request: page_location0=0x%x, page_location1=0x%x, page_location2=0x%x, page_location3=0x%x
768=ber_test_receive_handler : Bytes Dump : %x %x %x
769=HV1 found: handle %d, index %d, state %d, type %d
770=%1 %2 broadcast handle
771=lm_proc_inquiry_scan_start_random_timeout() : lm_cfg.inquiryscan_while_in_rand_timeout %d set RANDOM timer to %d frames
772=POSSIBLE to attach scan timers scan_real_timer %d scan_count_to_time_out %d
773=lc_handle %d was written to lm_cb index %d
774=subrate send lmp res.max sbr %d max timeout %d instant %d
775=ULP TX: handle 0x%x, tx_length %d
776=lm_hold_completed %d:%d
777=lm_fm_calibration_timer_handler, temp_index=%d, sclk_drift=%d
778=afh sm state: old %d new %d, use_rssi: old %d new %d
779=subrate not_accepted state %d handle %d
780=subrate clear.state %d handle %d
781=fm_bt_coex_remove_bt_harmonic_interfering freq:%d, freq_index:%d, byte_index:%d, bit_index:%d
782=ULP RX: handle 0x%x, tx_length %d, host_flow_enabled %d, free_up_pkts %d
783=AFH sm HV1 found: old %d, num_voice_links %d
784=QL_AFH %x %x
785=QL_AFH freq [%d], rssi %d
786=subrate send lmp_req.max_sbr %d min_timeout %d instant %d
787=QL_AFH rssi pattern found %d <-> %d
788=QL_AFH rssi_sample_measurements freq=[%d], power=%d dBm, bad channels=%d, thr=%d dBm
789=afh triggering sm state %1, source %2
790=Received Sres:%x, local:%x
791=acl_conn_process_req: lc_handle = %d: host_handle = %d
792=A2DP detected on lc handle %d, mask 0x%x, ftp_mask 0x%x, a2dp_mask 0x%x
793=FTP detected: lc_handle %d,A2DP bitmask 0x%x, FTP bitmask 0x%x, T_R_TP 0x%x
794=peer_trans:%d peer_trans_state %d
795=local_trans:%d local_trans_state %d
796=fm_bt_coex_count_BT_interfering: freq:%d, count:%d,ckvd %d
797=LMP_MAX_SLOTS_REQ wasn't sent on lc_handle=%d, because tx_allowed = tx_requested (%d slots)
798=switch not accepted %d %d
799=bt_gnss_coex_remove_bt_freq:bt_frequency %d,freq_index %d, gnss_ofdm_channels 0x%x
800=lc_windy_write_lines, work_frames=%d
801=warning: AFH number of channels in current PHY run: total %d,not_good %d, bad %d,worst %d
802=lc_windy_sync_received_interrupt_handler
803=Wrong frame: LMP_accepted_ext: opcode %d, opcode_ext %d
804=Wrong frame: LMP_not_accepted_ext: opcode %d, opcode_ext %d
805=close_acl_link-host handle:%d lc handle:%d
806=Timeout after received detach:handle %d lc_handle %d
807=afh device state machine changed from %1 to %2
808=Software version - %d.%d.%d
809=lm_acl_cb %d was allocated:handle %d lc_handle %d
810=lm_free_acl handle:%d lc_handle:%d is_master:%d
811=SERVICE, real_reg_mode_num=%d, window_reg_mode=%d, bank_val=%d, jump_to_reg_mode=%d
812=CHANGE TIMEBASE, wake_up=0x%X, to_load=0x%X, npt=%d, half_window_frames=%d
813=FM GNSS BT CKVD changes: gnss_selected=%d, fm_selected=%d, interfering(480)-interfering(420)=%d, ckvd_mode=0x%x
814=FM BT periodic timer FM_mode %d, FM_freq %d, BT gaurdband %d, is EDR %d
815=Sniff LSTO, no_sync_counter=%d, Tsniff=%d
816=lc_sniff_master_finish_interval
817=voice Desc calc result: handle 0x%x, domain %d, Desco %d
818=Sniff Master NO_SYNC
819=peer's transaction collision. peer trans: %d, local trans: %d, received LMP: %d
820=lc_sniff_slave_interrupt_handler, state=%d
821=subrate received lmp_subrate_res.max_sbr %d min timeout %d instant %d
822=Slave start instance: EXIT_REQ, clk_diff=%d, min_btc=%d
823=EXIT_ACTIVE:work frames=%d,window width=%d
824=Slave Sniff STALLED with no AddrValid!
825=AFH:harmonic %d, min:%d, max:%d, ckvd:%d
826=Sniff Slave Sync: work_frames=%d, timeout=%d, cur_mode_reg=%d, clk_diff=%d
827=calc Desco: instant_old_link_on_new_doamin %d, sco_istant_of_new_link_on_new_domain %d, offset %d, D_eSco %d
828=*** TIMEBASE: nbt=%d, npt=%d, ts=%d, cur_btc=%d
829=acl_send_frame - opcode:%d, trans:%d, lc_handle:%d
830=Wrong frame %d current transaction %d state %d
831=check FM freq TX_RX: %d, band %d, fm freq %d, return val %d
832=fm_bt_coex num_good_host_ch:%d, num_good_fm_ch:%d, sum:%d
833=subrate received lmp req.max sbr %d max timeout %d instant %d
834=map  :%x%x%x%x
835=Base value %x offset value %x
836=ULP connection established: handle 0x%x, role %2
837=Periodic calibration is not going to be registered. scheduling is not allowed.
838=change_required_by_gnss=%d, change_required_by_fm=%d, favor_fm_over_gnss=%d, lm_afh.gnss_bt_coexistence_enable_bit_map=0x%x
839=acl connaction, accomulated_garde: %d, grades %x
840=voice connaction, accomulated_garde: %d, grades %x
841=QOS: needed_slots: %d ,available_slots are:%d
842=QOS: tx_slots_per_second: %d,max_tx_packet_in_bytes: %d,max_tx_slots: %d
843=QOS: rx_slots_per_second: %d,max_rx_packet_in_bytes: %d,max_rx_slots: %d
844=calc Desco: existing T-W %d (at time %d), new T-W %d, selection_path %d
845=update accumulated grade freq %d, grade %d, accum_grade %d, bad count %d
846=QoS - HCI Flow Specification: direction = %1 service = %2 rate=%u =%u latency=%u
847=bad channel freq %d, grade %d, bad_count %d
848=pattern end: Ch_Good %d, %d, %d, %d
849=how many channels: good %d bad %d, local %d, merged %d
850=number of good channels host_FM_GPS %d, WLAN %d, local %d, peer = %d
851=number of good channels MWS victim %d, MWS aggressor %d
852=clear long acc channel %d, count %d, long_acc %d
853=channels after return: good %d bad %d, merged %d
854=Return channel %d, good_count_seq %d
855=Aborting advertise activity, not enough time grant: state %d, required time %d, end time BTCLK %d, PT %d
856=load AFH table first time %d, last pt %d, count1 %d, count2 %d
857=Slave send channel classification handle 0x%x, %d good channels
858=afh load table-mod %d, channel_num %d, based on time %d.%d
859=last scan PHY grade: %d, %d, %d, %d
860=Filtered PHY grades: %d, %d, %d, %d
861=pattern detected: index %d,  back %d, forward %d, current_channel_bad %d
862=pattern detect zero: index %d,	back %d, forward %d, current_channel_bad %d
863=Recovery_%1 has entered the %2 state
864=long mem grade: %d, %d, %d, %d
865=Accumulate: channel %d, grade %d, long %d, old_long %d
866=returning sorted channels: freq_index %d,  sorted index %d, long_accumulated %d, count %d
867=Accumulated grade at scan end:  %d,   %d,  %d,  %d
868=Accumulated grade at pattern end: %d, %d, %d, %d
869=Sorted long acc grade array: Index %d, %d, %d, %d
870=Sorted long acc grade array: Grade %d, %d, %d, %d
871=uart_hci_receive_handler: new SCO incoming packet
872=afh load table id: id-vcd-domain-table 0x%x, time %d.%d, instant %d
873=WLAN center channel ID not found %d MHz (BT %d) (count %d)
874=Return WLAN CH%d, clear_count %d
875=Pattern found WLAN CH%d (%d times out of %d), grade %d
876=interferer seen at scan end: wide %d, cw %d
877=lm_start_next_host_command old_state 0x%x, old_pending 0x%x, state 0x%x, pending 0x%x
878=flow_control_debug: change of %d packets - total count = %d
879=WLAN center detected at %d MHz (CH%d), width %d, grade %d
880=Nike Plus bufferr allocation problem
881=Pattern end WLAN long grades: worst CH%d, CH1-6-11 grades %d-%d-%d
882=AFH pattern end: good (%d) , bad (wide %d, cw %d , total %d)
883=AFH return by good count from %d to %d (%d channels returned, current index %d)
884=%1 detection bitmap 0x%.4x-%.4x-%.4x
885=Aborting advertise activity, not enough time grant: state %d, required time %d, end time BTCLK %d, PT %d
887=WLAN 5 GHz notification received
888=dual antenna power limit received
889=Address 0x%x, 0x%x, 0x%x, counter 0x%x
890=HCID - packaged new %1 frame with %d bytes
891=Index %d, value 0x%x,value 0x%x, value 0x%x
892=ulp_process_host_request: pbuf 0x%x, event 0x%x, cmd 0x%x ,cnt %d
893=too many bad channels seen at pattern end (%d) (CH1-6-11 grades are %d-%d-%d)
894=wb_ll_free_trans_queue %d, %x, %x %x
895=wb_queue_host_request head %d, event %x, Q_count %d
896=wb_ll_free_tx_data_queue: loop %d,free %d,Q %d,rel %d
897=**********ANT First Anchor**********
898=Force environment settings: perinv_process_type %d, temp_val %d, temp_index %x, run_status %x
899=AFH clac istant: current time %d, instant %d, delta from SCO %d, frames_to_inst %d
900=Slot offset of vcd %d is %d, handle %d, lc_handle %d
901=debug_d1 %d
902=debug_d2 %d %d
903=debug_d3 %d %d %d
904=debug_d4 %d %d %d %d
905=False data 0x%x, 0x%x, 0x%x, 0x%x
906=Local clock shift: (%d)uS out of (%d) at %d.%d
907=LBTC alignment error jump, previous (%d), current (%d)
908=LBTC alignment error, invalid VCD: offset (%d), step (%d)
909=LBTC alignment: offset (%d), step (%d)
910=ALL BTC alignment: source domain (%d), step (%d)
911=debug_x1 %x
912=debug_x2 %x %x
913=debug_x3 %x %x %x
914=debug_x4 %x %x %x %x
915=set_clock_domain_to_track (%d), state %d (0x%x)
916=patch remove_voice: enable_bitmap 0x%x, is_pcm_master %d, voice_handle %d, cortex_owner %d
917=patch at eSco removal : voice handle %d, pcm_line_enable 0x%x, num_voice_connections %d,  time %d
918=acl_check_sync_validity: rx_slot_from_sync: %d , tx_slot_from_sync: %d, no_sync_counter_value: %d, lc_handle %d
919=patch BT notify GS BR HID: hid_acl_indication %d, a2dp_sink %d, a2dp_sounrce %d, edr_br_link %d
920=Monitored Variable. Address: 0x%x, data: 0x%x (%d)
921=Monitored Range. Address: 0x%x, data: 0x%x (%d)
922=patch BT notify GS BR HID: change %d, gs_is_master %d, gs_link %d, gs_edr_br %d
924=hook A2DP WLAN coex timing: top_bt =0x%x, top_tsfl = 0x%x, raw = 0x%x - 0x%x
925=Calibration index = [%d]
926=hook WLAN coex: ACL schedule %d, acl_rx %d
927=index: %x
928=src-%x, dst-%x, cnt-%x, length-%x
929=hook WLAN coex: req_and_block %d, max_conse_blocked %d
930=Find ESCO adjacent status: Link1 voice Tesco,Desco = %d,%d, Link2 voice Tesco,Desco = %d,%d
931=Find ESCO adjacent status: Link1 voice virtual domain = %1, Link2 voice virtual domain = %1
932=Voice with larger T: Tesco,Desco = %d, %d, BT clock of Desco = %d, BT clock on second domain = %d
933=Second voice: Tesco,Desco = %d,%d, BT clock of Desco = %d
934=calculate_diff %d, calculate_diff_debug %d,time_align_offset_uS %d, selector %d
935=Received slot offset of %d uS from handle %d (lc_handle %d)
936=calc_piconets_clocks_delta: time_align_offset %d, current_error %d, num_voice_connections %d, zero offset %d
937=hook BE WLAN coex timing: top_bt =0x%x, top_tsfl = 0x%x, raw = 0x%x - 0x%x
940=hook_acl_check_sync_validity: lc_handle %d, HEC: %d , BAD: %d, sync_Status: %d
942=patch WLAN coex: acl high priority result = 0x%x,  count =%d , lbtc 0x%x, TSFL = 0x%x
956=R_win configuration request: direction %d, caller_bit 0x%x, disable 0x%x, reduce 0x%x
976=shift local by 1uS %d at %d
977=shift scan by 1uS , scan_domain %d at %d
980=patch WLAN coex:  result = 0x%x,  old =%d , lbtc 0x%x, lmp_timestamp = 0x%x
990=patch synch_connection_complete num_voice %d, status %d
999=Windy-synccc 0x%x, 0x%x, 0x%x, 0x%x
1001=ANT WLAN COEX SG Handle Assignment - ANT Channel: %d takes SG Handle: %d
1002=ANT WLAN COEX SG Handle Release - ANT Channel: %d released SG Handle: %d
1003=ANT WLAN COEX Notify Sniff Setup - num: %d handle: %d period: %d role: %d
1004=ANT FBF Suspend / Late Wakeup
1005=ANT FBF Start Blocked
1006=ANT FBF Restart
1007=ANT FBF Channel Space Blocked
1008=ANT FBF Priority %d
1009=Assert: Calibration did not return from phy. Calibration = 0x%x
1010=state %d, handle 0x%x,%d,%d
1011=ASSERT: IPC_SEND_FAIL (%1)(%d)
1012=ANT LMAC WARNING: timing blown. Recovering
1013=ANT UMAC MBX ERROR: unable to allocate high priority message of type %d
1014=ANT LMAC MBX ERROR: unable to allocate high priority message of type %d
1015=ANT SERVICE ERROR: unable to allocate from mesg pool to start ANT event service
1016=ANT SERVICE ERROR: unable to allocate from mesg pool to start tx service
1017=ANT SERIAL ERROR: unable to allocate from mesg pool for outgoing hci mesg
1018=ANT SERIAL ERROR: size check fail on outgoing mesg
1019=ANT BER/PER test: first bit error found in byte %d of pkt
1020=ANT BER/PER test: bad header pkts: %d, bad pyld bits: %d, bad crc pkts: %d
1021=ANT BER/PER test first valid packet found
1022=ANT BER/PER test: finished
1023=ANT BER/PER test: started
1024=Command disallowed - baseband is locked
1025=HCI Opcode %x removed from queue with no event
1026=HCI_Setup_Synchronous_Connection
1027=HCI_Accept_Synchronous_Connection_Request
1028=HCI_Reject_Synchronous_Connection_Request
1029=LOC - FTD activate
1030=LOC - FTD deactivate
1031=LOC - Write BT Country Code
1032=ENTRY : LOC_SET_SLEEP_MODE from PALAU : Set to Deep Sleep 
1033=FTD - start send FTD message
1034=FTD - ftd_proc_active_sleep_ratio_subblock
1035=FTD - ftd_proc_class_of_device_subblock
1036=FTD - ftd_proc_bd_addr_subblock
1037=FTD - ftd_proc_friendly_name_subblock
1038=BER Test, timeout
1039=hci_sco_transport_upwards_packet_done: Not done
1040=hci_sco_transport_upwards_packet_done: Done
1041=No upwards packet to send down !!!
1042=hci_vs system track init
1043=hci_vs system track start
1044=hci_vs system track stop
1045=hci_vs system track send
1046=HCI++ Goto Address
1047=HCIPP_Long_Buffers_Mode ignored - at least one HCI_ACL_DN buffer is used
1048=Version matched OK.
1049=VS lock is OFF.
1050=I2C exists! searching for i2c devices ...
1051=I2C doesn't exist !
1052=*** WARNING *** H5 RX, Got a packet wrong CRC
1053=VS HCI Persistent - Send response %d on update pipe 0x%x parameter 0x%x.
1054=H5 RX, Got a reliable packet with bad CRC, or missing C0
1055=ANT FBF Immediate Scheduling
1056=ANT FBF Local: %d/%d ANT Activity: %d/%d
1057=ANT FBF Network1: %d/%d, next_frame_pt_offset[local_clock]: %d
1058=H5 TX, Q is never pause for retransmission
1059=H5, --- deep sleep wakeup from UART ---
1060=send HCI_Mode_Change, mode=%d
1061=HCI Send Event: %1
1062=ENTRY : LOC_SET_HOST_WAKE_UP from PALAU : Set Signal to %x 
1063=local_message_proc_ber_test_start: amounts_of_bits = %d
1064=FTD - ftd_proc_num_master_con_subblock: %d
1065=FTD - ftd_proc_num_slaves_instance_subblock: %d
1066=FTD - ftd_proc_hw_version_num_subblock: %u
1067=FTD - ftd_proc_bt_country_code_subblock: %d
1068=FTD - ftd_proc_pmd_reset_reason_subblock: %d
1069=FTD - ftd_proc_con_0_con_state_subblock: %d
1070=FTD - ftd_proc_con_%d_bd_addr_subblock
1071=FTD - ftd_proc_con_%d_quality_subblock
1072=Palau HCI Send Event: %1
1073=hcic_send_num_compl_pkts : Number of completed pkts %d
1074=ber_test_receive_parser : FOUND START p_ber_test_cb->total_len %x set it to 0 
1075=Upwards Queue length: %d 
1076=hci_vs send lmp frame - handle: %d
1077=write_e2prom_stream,size %d
1078=HCI++ configure_error_statistics: statistics_mode-0x%x
1079=hcipp_send_lmp sent 1:%d
1080=*** WARNING delta is %d *** SCO instant on first voice on first domain %d, 1st voice 2nd domain %d, 2nd voice 2nd domain %d
1081=H5 RX, Receive msg %1
1082=H5 TX, send msg %1
1083=*** WARNING *** H5 RX, abort_recv. rx_state=%d
1086=ber_min_resolution-0x%x, per_min_resolution-0x%x, auto_reset-0x%x
1087=Can't start NFC RF Discovery because %1
1088=Starting RF Discovery...
1089=Error in RF Discovery - %1
1090=PPS has arrived. The value is:   %d 
1091=Illegal HCI opcode! (group = 0x%x, opcode = 0x%x)
1092=HCI_Read_Local_Version_Information, Ver. %d.%02d
1093=HCI_Remote_Version_Info_Request_Complete, ver. %d.%d
1094=Num completed packets :%d
1095=hcid_process_sco_tx_complete: channel = %d, tx length = %d
1096=hcid_process_dn_host_sco_pkt: channel = %d, packet length = %d
1097=FTD - ftd_proc_sw_version_num_subblock: %d.%02d
1098=FTD - ftd_proc_con_%d_handle_subblock: %d
1099=FTD - ftd_proc_con_%d_state_subblock: %d
1100=FTD - ftd_proc_con_%d_loc_dev_state_subblock: %d
1101=BER Test Transmit - sent %d, missing %d.
1102=ber_test_transmit_data : no_of_packets_transmitted to LMP task  %d ber_test_max_buffs is %d
1103=BER Test, disconnecting no_of_rec_bits %d, num_bits_used %d
1104=FMoBT: Narrow, Sent Msg to FM
1105=hci_vs ti version number, ver. %d.%02d
1106=HCI++ read_error_statistics: request-0x%x ,am_addr %d
1107=ber - %d, resolution - %d
1108=per - %d, resolution - %d
1109=hcipp_process_lmp_frame: Opcode:%d Len:%d
1110=timeout waiting for calibration end
1111=H5 Error RX, error in hdr. Got = %x, expected = %x
1112=palau Host raised BT_WAKEUP, before we raised RTS
1113=UART HCI baudrate = %d
1114=setting WB connection window offset (Master Relevence Only) offset(setup):%d,offset(update):%d
1115=FM over Wide band activated
1116=FM over BT activated
1117=A3DP SNK: main_mcu_state = %
1118=A3DP SNK: ARM7 state machine move to state %1
1119=*** WARNING *** H5 RX, Got a late ack. I already decided to retransmit this packet ack=%d, sqn=%d
1120=*** WARNING *** H5 RX, Unnecessary retry, Got a packet with unexpected SQN, sqn=%d, expected =%d
1121=palau Packet size on TX =%d
1122=*** WARNING *** FM over BT/WBS already active 
1123=H5, set uart flow control into: SW (XON/XOFF)
1124=A3DP: stream with LC handle %d is Closing. A3DP State %d
1125=A3DP SNK: Open Stream LC handle %d, L2CAP CID %d
1126=palau copy uart len=%d ptr=%x cur=%x, free=%d
1127=UART MSR report for two consecutive falling interutps
1128=H5 Error RX, Got a packet with unexpected SQN, sqn=%d, expected =%d
1129=wait_x_micro_sec (%d)
1130=Received NCI message (%1)
1131=H5 Error RX, Got unexpected LC msg and ignore it, state=init, msg=%x, slp_state=%d
1132=H5 Error RX, Got unexpected LC msg and ignore it, state=active, msg=%x, slp_state=%d
1133=H5 Error RX, Got unexpected LC msg and ignore it, state=uninit, msg=%1, slp_state=%d
1134=H4 receive handler - no buffers available (%d)
1135=H4 receive handler - no buffers available (%d)
1136=hcic_get_num_of_host_commands. Total free = %d, Reported to host = %d
1137=page queue - remove item (index = %d, ACL index = %d)
1138=page queue - empty!
1139=debug %d %d
1140=page queue - add item (index = %d, ACL index = %d)
1141=Parallel HCI Debug: lm_proc_hci_create_connection_cancel. node found in queue
1142=read_e2prom_stream,size %d qid = %d
1143=page queue - empty!
1144=page queue - dequeue item (ACL index = %d, num of elements = %d)
1145=page queue - add item (index = %d, ACL index = %d)
1146=Error, unable to allocate buffer, So Inquiry result is not sent
1147=Error, unable to allocate buffer, So Inquiry result is not sent
1148=TL - packet_type = %x
1150=Transport detection: UART detected
1151=master was addressed by AM-addr=%d
1152=H4 SPI - Receive packet with wrong type %d
1153=H4 SPI - Receive packet with receiver line error or RX overrun
1154=H4 Palau - Break Indication detected
1155=Transport Detection: SPI detected
1156=Transport Detection: SDIO detected
1157=Transport Detection: SPI or UART
1158=BT SPI Configuration %1, %2, %3, %d
1159=BT SPI Configuration2 %1, 0x%x
1161=HCI FM Command on Channel 8: Opcode:%d len:%d
1162=HCI FM Event on Channel 8: Opcode:%d len:%d
1163=cause_reg_%d=%d
1164=BT SPI,- going to sleep
1165=mask_reg_%d=%d
1166=hcid_process_tx_complete for piconet broadcast
1167=BT SPI,- woken up
1168=SDIO,- going to SLEEP
1169=SDIO,- Woken UP
1170=Package lock is set: %1
1171=Working mode is changed to CAYMAN
1172=Enqueue. Lc handle %d count %d
1173=Dequeue. Lc handle %d count %d
1174=Allocation of Tx Descriptor has failed
1175=L2CAP data was received for an inactive pipe. lc_handle = %d
1176=A3DP: Open Stream LC handle %d. SNK handle %d. SSRC %d
1177=A3DP: Close Stream LC handle %d. SNK handle %d
1178=IPC DEBUG:a3dp_enqueue_pkts  W: %d, Buf_Full: %d, End_Buf: %d, r1: %d
1179=IPC DEBUG: a3dp_ipc_free  R: %d, ACKed packet_p: %d, ACK counter - %d
1180=IPC DEBUG:a3dp_enqueue_pkts W: %d, Buf_Full: %d, End_Buf: %d, r2: %d
1181=A3DP: stream with LC handle %d is stopping. A3DP State %d
1182=A3DP: stream with LC handle %d is disconnecting. SNK state %d
1183=IPC DEBUG: cur ACK counter        %d of packet at %d
1184=TL-, IRQ. irq reason = %x %x
1185=Cannot run in Rx_Rx mode since WLAN is off, and Standalone mode is %d.
1186=A3DP: Start Stream LC handle %d, SNK state %d
1187=AVPR / ULP Cortex is loaded and running
1188=A3DP: Second SNK synchronization attempt
1189=A3DP: Second SNK synchronization succeed. SNK LC handle %d
1190=A3DP: Int from avpr %d
1191=IPC DEBUG: main_mcu_a3dp_enqueue_pkts. handle %d. r = %d 
1192=setting WB connection RX window : usec to start earlier :%d,usec to add to RX timeout:%d
1193=A3DP: Second SNK synch. ack_count %d len %d
1194=FMoBT: A3DP, Sent Msg to FM
1195=HCI_VS_Rx_Rx_Mode. rx_rx mode = %d, Standalone mode = %d.
1196=A3DP: Stop Stream LC handle %d, SNK state %d
1197=a3dp_flush: Flushing start. W: %d R: %d
1198=A3DP: L2CAP Interlace. remaining len %d. handle index %d
1199=IPC DEBUG: Flushing finish R: %d W: %d, packet done %d
1200=isr_for_bt_wakeup_falling_edge
1201=isr_for_bt_wakeup_rising_edge
1202=six_wires_deep_sleep_bt_wakeup_isr
1205=polarity on exit %d 
1206=polarity rising= %d 
1207=polarity falling= %d
1208=Uart Active Protocol: %1
1209=TL-, h4_spi_abort_receive() - error_code = %d
1210=TL-, BLE packet couldn't be allocated
1212=TL-, IRQ. End of handler
1213=TL-, Protocol Utils, dtr_management_allocate_dtr_block() - dtr_block = 0x%x
1214=TL-, Protocol utils, dtr_management_release_dtr_blocks() - number_of_blocks = %d
1215=TL-, Protocol Utils, protocol_utils_compose_and_send_script_to_host() - p_packet = 0x%x,  type = %d
1216=TL-, Protocol Utils, protocol_utils_send_packet_to_host() - p_packet = 0x%x
1217=TL-, Protocol utils, dtr_management_release_dtr_blocks() - block address = 0x%x
1218=TL-, h4_spi_acl_buffer_is_released()
1219=TL-, h4_spi_handle_packet_and_send_to_lm()
1221=TL-, H4 Protocol, h4_abort_receive() - error_code = %d
1222=Timeout on setting PLL_internal_lock_configuraton
1223=H5 RX, Got hdr
1224=H5 TX. line=%d
1225=H5 TX, retransmit before, sqn=%d, cnt1=%d, cnt2=%d
1226=TL-, H4 Protocol, h4_hcill_process_incoming_packet() - packet_type = %d
1227=TL-, h4_spi_receive_handler()
1228=TL-, h4_spi_receive_handler. current_dtr_line = %d, expected_size = %d, received = %d
1229=TL-, all packet = %d, expected = %d, received = %d
1230=TL-, all packet received = %d
1231=TL-, h4_spi_error_handler. irq_status = 0x%x
1232=TL-, h4_palau_dma_interrupt_handler. irq_status = 0x%x, irq_mask = 0x%x
1233=Alive Indication
1234=Parameters Negotiation at Fref/320 (recognition word = 0x%x)
1235=Parameters Negotiation: max_segmet_size=%d, negotiation_packet_length=%d
1236=ARM Clock = %d Hz
1237=TL-, h4_spi_compose_and_send_script_to_host()
1238=TL- H4 SPI Protocol h4_spi_init_reception()
1239=TL-, IRQ. irq reason = %d
1240=Received NCI command %1 with GID %d, OID %d
1241=Sending NCI rsp/ntf %1 with GID 0x%x, OID 0x%x
1242=No buffer, type=%d
1243=HCI command flow control - blocking RX UART
1244=HCI command flow control - releasing RX UART
1245=my debug: addr = 0x%x, size = %d
1246=my debug1: addr: 0x%x, size = %d
1247=TL - H5 Receive Handler
1248=I LOC SET BT MAX POWER Level %d, Power (in dBm) %d
1249=TL-ASSERT not all received, expected = %d, received = %d
1250=TL - uart_hci_init
1251=TL - uart_protocol_detection_interrupt_handler
1252=TL - h4_init
1253=TL - host_interface_enable_h4_interrupts
1254=TL - ANT packet type, no free buffer
1255=TL - host_interface_set_active_driver is %d
1256=TL - transport_detection_spi_detected
1257=TL - spi_initialization
1258=TL - Detection init is over
1259=TL - transport_detection_interrupt_handler
1260=Received NCI Data packet from DH, ConnID %d, PBF %d, activation_ntf_stat = %d, in deactivation process = %d
1261=Sending NCI Data to DH, PBF is %d, error_status is %d
1262=TL - NFC packet type, no free buffer
1263=TL - h4_palau_module_init
1264=TL - Config DMA Header
1265=TL - h4_spi_init
1266=HCI: ANY_GET_PARAMETER [Pipe:0x%x, Param:%d, len:%d]
1267=TL - h4_palau_parameter_negotiation
1268=Sending HCI Data to DH, PipeID=0x%x, size=%d
1269=TL - host_interface_perform_special_processing_after_first_rx_packet
1270=TL - Config DMA Payload
1271=setting WB connection access address (Master Relevence Only) 0x%x
1272=H5 TX, Build hdr
1273=TL - Protocol Utils - DTR buffer overflow, re enqueue packet
1274=setting WB public device address 0x%.4x%.4x%.4x
1275=Timeout on setting bt_tx_slicer_gain
1276=Timeout on setting bt_idle_slicer_gain
1277=TL - NFC packet is not supported
1278=setting WB WHITENING MODE %d (1=ON,0=OFF)
1279=setting WB SCAN and CONNECT certain frequencies MASK %d
1280=Entered TX idle check loop
1281=Enable Phy PM
1282=Enable Phy PM succeeded
1283=Disable Phy PM
1284=Disable Phy PM succeded
1285=H5 TX, Free packet, pkt=%x, free=%d
1286=H5 TX, Free packet, free=%d
1287=setting WB T_IFS to %d
1288=H5 debug timer_id=%x
1289=H5 TX, USE packet, free=%d
1290=H5 RX, Got LC msg %1 state=%d
1291=send msg %x
1292=TL - 6-wire detected
1293=H5 Enq into sent q pkt=%x, free=%d
1294=H5 RX, Free packet, free=%d
1295=H5 RX, hdr=%x, expected = %x
1296=H5 TX, Free packet, free=%d
1297=No pool, do not send %d
1299=Not enough pools, ignore RX packet, free=%d
1300=The vbat sensor semaphore didn't lock.
1302=WARNING: EXIT DDIP requested without entering
1304=temperature (%d) and VBAT (%d) stable, periodic calibration ended.
1305=LCEventHandler inquiry result filtered
1306=lm_lc_reset
1307=point_to_point data to a parked connection
1308=point_to_point data with an unknown handle
1309=Device can issue only point-to-point, data is ignored
1310=wrong handle for broadcast, data is ignored
1311=Alive
1312=No Negotiation timeout expired. Entering Deep Sleep ...
1313=Connection was disconnected until handling the lmp received
1314=Connection was disconnected until handling the lmp ack
1315=per mode = %d, res = 0x%x
1316=switch role not possible
1317=take over not possible
1318=unsupported feature
1319=acl_hcid_suspended
1322=QL_AFH - slave channel map report changed
1323=QL_AFH slave report map not changed
1325=QL_AFH got reset during locking, use_rssi = %d, act-mode = %d
1327=A3DP_SNK: stream with LC handle %d is disconnecting.
1328=A3DP_SNK: Flush previous L2CAP. WR = %d , Wrap = %d
1329=A3DP_SNK: Finish recompose L2CAP. WR = %d , EOB = %d
1330=A3DP_SNK: rx_segment_total_size = %d.
1331=A3DP_SNK:Start recompose L2CAP CID = x%x, L2CAP len = %d.
1332=A3DP_SNK: Overflow! W: %d R: %d
1333=start afh rssi scan pattern, is old process running %d, use RSSI = %x
1334=A3DP_SNK: free_ipc_space = %d
1335=A3DP_SNK: send L2CAP Flow Control %1 to Source
1336=A3DP_SNK: 0x%x ,0x%x , %d
1337=cancel rssi sampling
1338=Receive L2CAP Flow Control %1 (%d)
1339=calibration %x FAILED possibly since WLAN raised SD. no more attempts. Going to the next calibration in the vector.
1340=QL_AFH periodic return channel expired
1341=calibration %x did not end successfully,Possibly WLAN raised SD, need to wait %d ms for next calibration. Attempt No. %d
1342=calibration %x did not end successfully due to general interference, need to wait %d ms for next calibration. Attempt No. %d
1343=calibration %x FAILED due to general interference. no more attempts. Going to the next calibration in the vector.
1344=acl_conn_setup_complete
1345=acl_conn_host_req_accepted 
1346=acl_conn_proc_setup_complete
1347=accept_conn_tout
1348=acl_conn_detach
1349=acl_conn_connected
1350=acl_start_detach
1351=acl_start_encryption: wait HCID
1352=Master didn't send us LMP_not_accepted for our request
1353=acl_hold_process_hold_req: HOLD MODE Disabled
1354=Wrong frame: unexpected LMP_Remote_Name_Res
1355=Master didn't send us LMP_not_accepted
1356=Nike Plus bufferr allocation problem
1358=Local clock shift: (%d)uS out of (%d) at %d.%d
1361=input_rate and output_rate must be equal
1362=WBS must work at 16KHZ
1363=tx_air_code and rx_air_code must be equal
1364=acl_start_switch
1365=Switch SUCCESS!
1366=Link request failed  - No auto accept and can not send connection request
1367=Renegotiation of Tx Bandwidth, Rx Bandwidth or Voice Settings are not allowed
1368=Voice link request - host timeout
1369=acl_receive_frame: Invalid Parameter(s)
1370=acl_process_host_request:hci_disconnect
1371=acl_process_host_request:lm_disconnect
1372=acl_process_link_failed
1374=Fault radio event detected
1375=Collision - received detach during add/change voice link
1376=no ack on LMP_accepted slave enter sniff
1377=Wrong LMP frame, or collision occured (change voice link during detach)
1378=not enough bandwidth to perform switch. (scatternet with voice)
1379=can't perform switch when voice is active
1380=Sniff Exit Collision !!!
1381=Illegal LMP_accepted or LMP_not_accepted on RNR
1383=hv1 ccs - hv1 %d rssi %d  pattern found %d <-> %d
1384=HCILL - Received Host packet before WAKEUP_ACK
1385=SBR subrate instant expired start sniff subrate
1386=subrate action is UPDATE_LOCAL_SBR_PARAMS
1387=subrate action is START_NEW_SBR_TRANS
1388=h4_receive_handler: no ACL buffers
1389=h4_receive_handler: No WB data buffers
1393=map changed: before %d, now %d,  LBTC %d
1396=minimum_consumption = i_deep
1401=subrate collision.continue with local trans
1402=subrate collision.continue with peer trans
1403=subrate action is START_NEW_SBR_TRANS due to LSTO
1404=subrate collision.continue with peer trans
1405=subrate collision.continue with local trans
1408=ACL_DATA_STATISTICS: Rx (from HCI) bytes sent - %d, Tx bytes sent %d
1409=ACL_DATA_STATISTICS for LC handle %d: Rx bps - %d , Tx bps - %d , remote NACK ratio - %d
1410=ULP_DATA_STATISTICS for handle 0x%x: Rx bps - %d , Tx bps - %d
1411=Shared PLL switched to %1 pll
1412=a2dp_recognition: connection requested by %1 for ACL handle %u
1413=a2dp_recognition: connection response by %1 for ACL handle %u is %2
1414=a2dp_recognition: Discover accepted by %1 for ACL handle %u ,Num Of SEPS are: %d
1417=a2dp_recognition: Open Request Initiated by %1 for ACL handle %u
1418=a2dp_recognition: Start Request Initiated by %1 for ACL handle %u
1419=a2dp_recognition: Start Success Initiated by %1 for ACL handle %u
1420=a2dp_recognition: Suspend Request Initiated by %1 for ACL handle %u
1421=a2dp_recognition: Suspend Success Initiated by %1 for ACL handle %u
1425=a2dp_recognition: Open Success Initiated by %1 for ACL handle %u, We are A2DP %2
1430=Simple_pairing_illigal_state0
1431=Simple_pairing_illigal_state1
1432=Simple_pairing_illigal_state2
1433=Simple_pairing_illigal_state3
1434=Simple_pairing_illigal_state4
1435=Simple_pairing_illigal_state5
1436=Simple_pairing_illigal_state6
1437=Simple_pairing_illigal_state7
1438=Simple_pairing_illigal_state8
1439=Simple_pairing_illigal_state9
1440=Simple_pairing_illigal_state10
1441=Simple_pairing_illigal_state11
1442=Simple_pairing_assocition_mode = %d
1443=Simple_pairing_illigal_state12
1448=LC_PICONIZER - freed network clock %d
1450=patch info lsto: handle %d, is_role_master %d,  lsto %d, bd 0x%x
1451=patch info timing offsets: L %d.%d, N1 %d.%d
1452=patch info LMP: handle %d, opcode %d, ext %d, p_data 0x%x
1453=patch info LMP2: local_trans %d, state %d, peer_trans %d, state %d
1454=patch info AUTH au_rand received: is_new_link_key %d, is_secure_conn %d, authentication_role %d, link_key_present %d
1455=patch_acl_perform_authentication patch_trans_id: %d, ROM trans_id: %d
1456=patch info AUTH sres received: is_new_link_key %d, is_secure_conn %d, authentication_role %d, link_key_present %d
1460=host enabled PCM clock exstension
1468=hook_internal_set_pcm_clock_mode 0x%x, %d
1477=Foundation Version of Patch Package: %d.0.%d
1478=Package ID: P%d.%d
1479=Post Patch Handler activated successfully
1480=Array %1 :[%d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d, %d]
1482=acl afh connection switched - %d (1=succeed)
1483=acl afh connection detached
1493=afh remove esco link bb_handle %d
1498=afh remove esco link bb_handle %d
1499=afh add esco link bb_handle %d
1508=lm suspended scanning
1510=Device in Hold mode, the Hold activity disable scanning!
1530=lm_afh_set_host_channel_map
1533=lm_afh_classification_report_event
1535=lm_afh_slave_report_channel_map_update
1536=lm_lc_%1 (%d)
1537=lm_lc_switch_req %d
1538=lm_lc_change_encryption %d
1539=sco data with an unknown handle: %d
1540=QL_AFH device request_update.wait to finish update is %d
1541=lm_afh_set_classification_mode %d
1542=%d
1543=QL_AFH check changes in channel map.wait to finish update is %d
1544=1st %d
1545=Simple_pairing_assocition_mode = %d
1546=lm_process_inquiry_scan_tout() : lm_cfg.inquiryscan_while_in_rand_timeout %d
1547=h4_receive_handler: no ACL buffers for %1 data
1548=um2lm_send_event %1
1549=a2dp_recognition: To many seps [%d] fail to recognize a2dp
1550=QL_AFH rssi pattern_detection_procedure
1551=QL_AFH channels returned %d
1552=QL_AFH enter master_generate_channel_map, %d good channels
1553=no commands in local ULP queue, current command %d
1554=no commands in local queue, current command %d
1555=WARNING: ENTER DDIP requested %d times
1556=BLE AFH: enter lm_afh_ble_device_start_update, Handle 0x%x, in process %d, channel map delta = %d, source = %d
1557=afh triggering sm changed to state %1
1558="NFC Command not supported %d"
1559=afh instant %1 expired in LM
1560=voice calc Desco in domain %d: handle 0x%x, t-d-w %d, Res_Size %d
1561=no arc matches the link mng conditioned event for lc_handle %d
1562=CQDDR: peer prefers to receive 0x%02x
1563=Encr mod req: %d
1564=acl_encr_hcid_suspended: state:%d
1565=pairing collision local state = %d
1566=BLE AFH: enter master_generate_channel_map, %d good channels
1567=a2dp_recognition: connection established on ACL handle %u
1568=a2dp_recognition: connection on ACL handle %u closed
1569=Authentication failed, wrong comitment value.asociation mode %d, ECDH type %d, %d
1570=BGAP trim value %x
1571=HASH output pointer is NULL
1572=Warning! wrong HASH function input length - key length %d,  input length %d, result length %d.
1573=voice clac Desco bw %d, interval %d, old-new win %d, new_after_old-min_T %d
1574=acl_switch_failed:%d
1575=acl_switch_hcid_suspended: state:%d
1576=acl_process_encapsulated_header - unknown major type:%d
1577=lm2um_%1
1578=Host request: changing the voice connection. Voice handle: %d
1579=Host request: creating the voice connection. Channel %d
1580=Peer request: creating the voice connection. Channel %d
1581=QL_AFH air rssi %d
1582=QL_AFH air_threshold_rssi %d
1583=Peer request: changing the voice connection. Voice handle: %d
1584=F2 RESULT
1585=Trying to perform the action: %1
1586=2nd %d
1587=Warning! wrong ECDH type - %d.
1588=VS HCI Persistent - Load buffer size %d bytes.
1589=acl_format_lmp_buffer: opcode_ext %d is unknown
1590=acl_format_lmp_buffer: opcode %d is unknown
1591=wrong broadcast lmp for master: %d
1592=active slave ignores broadcast lmp: %d
1593=HCI: GET_PARAMETER SESSION_IDENTITY [index %d, Val 0x%x]
1594=Illegal timing control flags: 0x%x. Reserved bits ignored.
1595=timing_control_flags %d
1596=Illegal data_rate: 0x%x. Reserved bits ignored.
1597=Wrong frame: lmp_not_accepted for opcode: %d
1598=acl_start is_master:%d
1599=---- Pool %u ----
1600=wrong broadcast lmp: %d
1601=Wrong frame: LMP_accepted for opcode %d
1602=Unexpected LMP_accepted/not_accepted from peer - end current transaction: %d
1603=ACL_DATA_STATISTICS: Starting statistics. Priting interval: %d
1604=no magic no. for buff %d
1605=acl_send_encapsulated_frame
1606=acl_encapsulated_header_accepted
1607=acl_encapsulated_payload_accepted - tx done
1608=acl_encapsulated_payload_accepted - send more data
1609=acl_encapsulated_header_not_accepted
1610=acl_encapsulated_payload_not_accepted
1611=acl_process_encapsulated_header
1612=acl_process_encapsulated_header - module accepted
1613=acl_process_encapsulated_header - module rejected
1614=acl_process_encapsulated_payload
1615=acl_process_encapsulated_payload - all data arrived
1616=acl_process_encapsulated_payload - need more data
1617=lm_afh_create_grade_table: min_rssi=%d, air_rssi_equivelent_geortzel=%d, th_0_2=%d,th_3_4=%d
1618=first byte recevied %X
1619=lm_afh_link_request_event, request %x
1620=Warning! Exceeded H5 allowed input length: key-%d rand_m-%d rand_s-%d result-%d
1621=finish afh rssi scan pattern, scan valid = %d
1622=Local transaction timeout id %d
1623=afh - ignore peer report, %d good channels
1624=Peer transaction Timeout id %d
1625=QL_AFH decision point is reached, use ccm = %x
1626=DEVICE AUTHENTICATION KEY:
1627=HASH FUNCTION %1 - %2:
1628=patch handle %d, trans %d, local %d
1629=afh - ignore %1 map, %d good channels
1630=Recovery_%1 suspended
1631=Recovery_%1 resuming
1632=Dump print: 0x%.8x
1633=Dump print: 0x%.8x%.8x
1634=Dump print: 0x%.8x%.8x%.8x
1635=Dump print: 0x%.8x%.8x%.8x%.8x
1636=Dump print: address %x, length %d
1637=packet_type: 0x%x
1638=packet_type: 0x%x
1639=packet_type: 0x%x
1640=start acl timer, id - %d, timeout - %d
1641=stop acl timer, id - %d
1642=CALC REQUESTED, command type-%d, ecdh type-%d
1643=SOME CALC DONE
1644=Max Slot,We are %1,Handle: %d,free_acl: %d,(tx_slots*10+rx_slots): %d
1645=CALC DHKEY DONE
1646=CALC PAIR DONE
1647=CALC PAIR NOTIFY CON DONE
1648=CALC PAIR NOTIFY HOST DONE
1649=CALC DHKEY STARTED, ecdh type %d
1650=CALC PAIR GENERATED STARTED, ecdh type %d
1651=HASH OUTPUT params %x %x %x %x
1652=NO MITM ON BOTH SIDES
1653=COMP OK
1654=COMP FAILED
1655=SP LOCAL TRANS STATE %x
1656=LOCAL PRIVATE KEY, ecdh type %d
1657=PEER PUBLIC KEY, ecdh type %d
1658=CALCED DHKEY, ecdh type %d
1659=OOB COMP FAILED INITIATOR
1660=OOB COMP OK INITIATOR
1662=OOB COMP OK VERIFIER
1663=RANDOM, ecdh type %d
1664=PUBLIC KEY X, ecdh type %d
1665=PUBLIC KEY Y, ecdh type %d
1666=VS HCI Persistent Group Setting ID %d.
1667=G RESULT: %d
1668=Perform authentication called: local trans-%d, local trans state-%d, verifier/claimant - %d
1669=Perform authentication called: peer trans-%d, peer trans state-%d
1670=VS HCI Persistent - pipes_left %d. copy_len %d. handled_pipe_index %d. actual %d. buf_count %d.
1671=nfc_main_task: Additional Info - %1, Event Flags - %2
1672=VS HCI Persistent - Set Store timer interval %d
1673=VS HCI Persistent - Store configuration file size %d exceeds limit %d.
1674=nfca_tech_sdd_response_no_collision - incorrect params - len %d, p_data 0x%x
1675=nfc_rf_collision_avoidance_enter: Start detecting external RF field
1676=nfc_rf_collision_avoidance_interrupt: External field detected, canceling..
1677=nfc_rf_collision_avoidance_interrupt: External field not detected
1678=NFC Poll Timer Expire: Stack mode %1,  is listen connect %d, is SASE connect %d
1679=nfc_manager_reader_complete: move from %1 to %2, handle = %d
1680=nfc_iso18092_sdd_res - incorrect length - %d, expected - %d
1681=NFC Stack Status: Active technology %1, Subset technology %2, Data exchange protocol %3
1682=Can't forward data to DH before target activation.
1683=VS HCI Persistent - Full configuration sent to DH (%d)
1684=NFC failed to open pipe for %1
1685=VS HCI Persistent - Store failed - reached storing attempt limit (%d)
1686=VS NCI Set Mode - Set to %d
1687=Technology Detection: Send pollreq %1
1688=Technology Detection: Interrupt %1 with collision
1689=Technology Detection: %1 on %2
1690=FPGA TRX Error: address=0x%x command=0x%x
1691=Technology Detection: Receive Invalid %1
1692=NFCA coll res enter: sens_res = 0x%.2x:%.2x, nfca_target_id = 0x%x
1693=NFCA coll res enter: SDD not supported, configure the reader as Topaz.
1694=NFCA coll res enter: SDD supported, Send SDD_REQ 0x%.2x %.2x
1695=NFCA Response No Collision: Received SDD_RES - State %1, nfcid size %2
1696=Tag1 Platform: RID response received. <UID0><UID1><UID2><UID3>= 0x%x, Target ID = 0x%x
1697=NFCA Response No Collision: Transmit SEL_REQ 0x%.8x %.6x
1698=NFCA coll res receive: State %1, target id = 0x%x, sens_res length=0x%x
1699=NFCA Response No Collision: Received SDD_RES 0x%.2x:%.2x:%.2x:%.2x
1700=NFCA Reader Collision Int: Errorneous collision location
1701=NFCA Reader Collision Int: Collision in SEL_RES or RID_RES, dismiss.
1702=NFCA Reader Collision Int: RX error, dismiss
1703=RF_get_collision: CLF_STA_COL(0x142) 0x%x, collision byte 0x%x, collision bit 0x%x
1704=NFCA Response Collision: Transmit SDD_REQ 0x%.8x %.6x
1705=RF transmit: len %d
1706=NFC PERSONALITY: enable configuration 0x%x
1707=Warning! AGC is not locked
1708=nfcb_send_sensb_req: REQB/SENSB - %.2x:%.2x:%.2x
1709=NFCB coll res enter: %1, target id = 0x%x
1710=NFCB coll res Receive:SENSB_RES: HDR -0x%.2x, NFCID -0x%.8x, App.Data -0x%.8x, Prot.Info -0x%.8x
1711=NFCB coll res Receive:SLPB_RES: 0x%.2x
1712=NFCB coll res Receive: Invalid SENSB_RES or SLPB_RES
1713=NFCB Sending SLOT_MARKER: 0x%x
1714=NFCB Send SLPB_REQ: HDR -0x%.2x, NFCID -0x%.8x
1715=NFCB coll res enter:SENSB_RES: HDR -0x%.2x, NFCID -0x%.8x, App.Data -0x%.8x, Prot.Info -0x%.8x
1716=NFCB Reader ISO_DEP activation: Init -  Send ALLB_REQ to wake up the target
1717=NFCB Reader ISO_DEP activation: Init - Target is already active Send ATTRIB_REQ, target index = 0x%x
1718=NFCA Collision: Preapre EOF counter, frame counter=0x%x, coll position=0x%x, col_byte=0x%x,, col_bit=0x%x
1719=NFC B, Cleared Number Of Targets
1720=NFCB Reader ISO_DEP: ATTRIB RES - MBLI&DID=0x%.2x, higher layer response len %d byte
1722=nfc_listen_interrupt: %1
1723=nfc_listen_enter: Listen configure Tag %1, hw_personality %d, sw_personality %2
1724=NFC_Macro_Debug:  Reg address: 0x%.4x, Value: 0x%.2x
1725=NFC_Macro_Debug:  Reg address: 0x%.4x, Value(32bit): 0x%.8x
1727=NFC-DEP: ERROR. Tried to close connection with an illegal state
1728=ISO15693 coll res enter
1729=ISO15693 collision occured
1730=ISO15693 reader_coll_res_receive, len=%d
1731=ISO15693 invalid response was received
1732=ISO15693 collision/error occured
1733=ISO15693 reader_coll_res_interrupt: unexpcted interrupt
1734=ISO15693 reader_coll_res_timeout
1735=Reader Stuck, Force timeout interrupt
1738=DIEID RTRIM = %d, Temp = %d
1739=RTRIM = %d
1740=R Parallel = %d, R Series = %d
1741=ADC Trim = %d, V2I Trim = %d
1742=Sense Mode = %d
1743=VBAT Min Index = %d, VBAT Majority Index = %d
1744=PALDO Trim = %d
1745=SASE - Buffer Allocation Error
1746=NFC NCI: Set listen mode routing cmd error - %1 %d
1756=NFC WARNING at file %1 line %d
1757=NFC VERIFY failed at file %1 line %d 
1763=ISO-DEP: nfc_iso_dep_init
1764=ISO-DEP: send RATS -  %.2x:%.2x
1765=ISO-DEP: Transmit Deselect - PCB %.2x
1766=ISO-DEP: End Session
1767=ISO-DEP: receive_error: state %1
1768=NFC-DEP: Received PSL = BRS 0x%x, FSL 0x%x
1769=NFC-DEP: PSL RES was sent
1770=ISO-DEP: handler RATS - %.2x:%.2x
1771=ISO-DEP: send ATS -  TL- %.2x, T0- %.2x, TA(1)- %.2x, TB(1)- %.2x
1772=ISO-DEP: protocol send: chaining %d, turn_to_send %d
1773=ISO-DEP: Received ATS -  TL- %.2x, T0- %.2x, TA(1)- %.2x, TB(1)- %.2x
1774=SHDLC: I-frame re-transmitted %d times. Reset the SHDLC session!
1775=SHDLC %1 : session reset due to re-transmissions/errors %d times. Giving up!
1777=SWP-ACT: Frame received in SWP_STATE_ACTIVATION_DONE llc[0x%x]
1778=SWP-ACT: Error in SWP state[0x%x]
1779=SWP-ACT: Bad ACT-READY received!(llc[0x%x],len=%d)!
1780=SWP-ACT: SHDLC-init failed, bailing out!
1781=SWP: HCI network packet to DH, pipe_id=ADMIN_PIPE (0x01), command=CREATE_PIPE (0x03), dest_host=TERMINAL_HOST (0x01)
1782=SWP: HCI network packet to DH, pipe_ID=0x%x
1783=SWP: BOC was triggered without any activity (%d us)
1784=SWP: BOC didn't finish activation after %d us from field_on
1785=SWP: Error - Unexpected timeout in SWP state[0x%x]
1786=SWP: UICC not responding. Requesting full power-mode
1787=SWP: UICC not activated. Aborting
1788=SWP: Enable
1789=SWP: Field On event during CLT
1790=SWP: UICC didn't power up. Aborting
1791=SWP: Start
1792=VS HCI Persistent - Send response %d on SESSION_IDENTITY update
1793=VS HCI Persistent - Create PIPE 0x%x
1794=VS HCI Persistent - Load buffer size %d bytes.
1795=SHDLC: Received I-frame with wrong NR, frame(s) missing...
1796=VS HCI Persistent Pipe: ID 0x%x. Host 0x%x. Gate 0x%x. State 0x%x. GrpSet ID %d.
1797=VS HCI Persistent Pipe ID %d. Group Setting ID %d.
1798=VS HCI Persistent - Variable length %d
1799=VS HCI Persistent Setting ID %d.
1800=SHDLC: ERROR, undefined message received!
1801=VS HCI Persistent - Load ERROR 0x%x
1802=VS HCI Persistent - Store buffer size %d bytes.
1803=*** WARNING *** acl_sniff_peer_master_sniff_request_accepted: Illigal state during peer sniff transaction
1804=*** WARNING *** acl_sniff_local_sniff_request_accepted: Illigal state during local sniff transaction
1805=*** WARNING *** acl_sniff_peer_slave_sniff_request_accepted: Illigal state during peer sniff transaction
1806=*** WARNING *** Illigal state during local sniff transaction
1807=*** WARNING *** Illigal state during peer sniff transaction
1808=*** WARNING *** Illigal state during sniff transaction
1809=VS HCI Persistent - Store Group Setting ID %d. Size %d bytes.
1810=VS HCI Persistent Mode - Set to %d
1811=VS HCI Persistent Store OK - status %d. size %d.
1812=VS HCI Persistent - Configuration received from DH. size %d. pbf %d.
1813=VS HCI Persistent - Configuration sent to DH. size %d. pbf %d.
1814=VS HCI Persistent Store ERROR - status %d. size %d.
1816=NFC_ERROR: static pipes can not be deleted
1817=nfc_manager_idle_stack: enable_configuration[0x%x], %1
1818=NFC RFST - message %1 in mode %2 could not be processed - current rf state mechine %3
1819=HCI: ANY_SET_PARAMETER: 0x%.2x
1820=HCI: ANY_SET_PARAMETER: 0x%.2x 0x%.2x
1821=HCI: ANY_GET_PARAMETER: 0x%.2x
1822=HCI: ANY_GET_PARAMETER: 0x%.2x 0x%.2x
1823=nfc_listen_arbitration_event[%1]: (%2) --> (%3)
1824=register number: %x is %x
1825=DCLB: %1
1826=SASE: %1
1827=DCLB: create connection. clf_1 0x%.2x
1828=*** WARNING *** H5 TX, retransmit lc_msg %1
1829=DCLB_WI: send data
1830=H5, H5_start_just_wakeup_timer (%d frames)
1831=H5, H5_kill_just_wakeup_timer (packet_type=%1)
1832=H5 Error RX, slip error, or overrun error status_reg=%x
1833=Warning!!! nfc_interrupt_optimize_tag - unknown technology!
1834=DCLB/WI: rf interrupt : %1
1835=H5 Error TX, queue_is_paused
1836=NFC_data_exchange: 0x%.2x, 0x%.2x, 0x%.2x, 0x%.2x
1837=NFC_data_exchange: 0x%.2x, 0x%.2x, 0x%.2x
1838=NFC_data_exchange: 0x%.2x, 0x%.2x
1839=NFC_data_exchange: 0x%.2x
1840=NFC main_sm: enable_configuration[0x%x]
1841=*** NFC main_sm: Event %1 ignored in state %2 ***
1842=*** NFC reader_sm: Event %1 ignored in state %2 ***
1843=The RX buffer is empty
1844=DISCOVER RSP - Buffer Allocation Error
1845=DISCOVER NTF - Buffer Allocation Error
1846=Received NCI Data packet from DH, Data Packet Loopback to DH
1847=DCLB: CLF1 SET : 0x%.2x
1848=nfc reader_sm current state:%1, received event:%2
1849=Call reader SM dispatch......timer expired, poll_mode = 0x%x
1850=Hello NFC: %1
1851=NFC main_sm current state:%1, received event:%2
1852=polling freq = 0x%x, freq_with_counter=0x%x
1853=nfc manager reader completed activity is = 0x%x, NFC B target index = 0x%x
1854=NCI RF COMMUNICATION PREV STATE = %1, CURRENT STATE = %1
1855=reader collision enter - found technologies = 0x%x
1856=NFC One Target Activation, Technology = %1
1857=SEL RES = 0x%x, target_id=0x%x
1858=reader select target - active subset = 0x%x, selected technology = 0x%x
1859=select command - selected target index = 0x%x, rf protocol=0x%x, subset technology = 0x%x, Active_tech = 0x%x
1860=reem_debug 0x%x, 0x%x
1861=Reader SM, Discover ID Allocated : DiscoverID=0x%x
1862=Reader SM, Discover ID DeAllocated : 0x%x
1863=HCI: EVT_HCI_END_OF_OPERATION
1864=LENGTH OF SENS_RES_F = 0x%x
1865=recieve sens res with target id = 0x%x
1866=HCI: ADM_CLEAR_ALL_PIPE [0x%x]. Exit from HCI INHIBITED mode
1867=Length of sens f response = 0x%x
1868=SHDLC: RSET sent %d times with no response. Giving up
1869=NFC temprature is: %d
1870=SWP: %1
1871=HCI: ANY_SET_PARAMETER [Pipe:0x%x, Param:%d, len:%d]
1872=NFCA coll res receive: Sens Res =0x%x, 0x%x
1873=NFC-F Reader: %1
1874=DC estimation q value - %d
1875=DC estimation i value - %d
1876=Collision resolution Bit and byte position - 0x%x
1877=NFCID IS COMPLETED, PUT TARGET <0x%x> IN SLEEP
1878=NFC_A SEL_RES Info = %1, NFC_A technology state = %2
1879=Clearing Reader Parameters, Clear level = %1
1880=RF STOPPED !!!, NFC Main SM State = %1
1881=%d targets detected, sending discovery notifications to DH......, Tech = 0x%x, subset_tech = 0x%x
1882=Protocol error, tag type not supported
1883=Technology Detection: Send %1 - %d, active subset = %2
1884=WUPA response: Receive %1, sens_res[0]=0x%x = sens_res[1]=0x%x,sens res length = 0x%x
1885=NFC RFST - message %1 in mode %2 did not change state - current rf state mechine %3
1886=NFCA Response No Collision: Transmit SEL_REQ 0x%.8x %.6x, nfca_technology_state = 0x%x, nfcid size = 0x%x
1887=SEL_RES continue with next level, WU target = 0x%x
1888=NCI RECV - Reader/Card = 0x%x, RF tech =0x%x
1889=VS NFC Mode -Set to %d
1890=Generic Debug: A[0x%x] B[0x%x] C[0x%x] D[0x%x]
1891=NFC PERSONALITY: Allocated %1
1892=Reader State Machine - Activate one target, sel_target = 0x%x, technology=0x%x, discoverd_target = 0x%x
1893=NFC PERSONALITY: Change - type[%1], %2
1894=NFC PERSONALITY: Mapping %d HW personalities starting %d to %1
1895=NFC PERSONALITY: Enter Remap All
1896=NFC PERSONALITY: HW personality [%d] selected mapped to %1
1897=nfc_nfcb_coll_res_interrupt: 0x%x, number of targets = 0x%x, Nof retries = 0x%x
1898=WI: %1
1899=Collision Resolution Complete Reason = 0x%x, Number of slots = 0x%x, current slot = 0x%x
1900=register number: %x is %x
1921=LPS: signal detected no LPS scans until next callibration
1925=LPS callibration results: high threshold %d low threshold %d
1947=hcid_resume_pipe: Resuming pipe without the suspend
1987=not detected: freq=%d, interferer=%ddBm, threshold=%d
1988=Update: freq=%d, interferer=%ddBm, threshold=%d, new grade=%d
1989=QL_AFH air rssi stored %d received %d
1991=Update channel grade1: freq=%d, interferer=%ddBm, threshold=%d, new grade=%d
1992=SDIO,- sdio_receive_handler got CRC error while state %1
1993=SDIO: sdio_compose_packet_prefix: the header is %x %x %x %x
1995=SDIO: using spec defined SDIO header
1996=SDIO: using reversed SDIO header
1997=SDIO,- illegal type or length in the type a header
1998=SDIO,- transmitting SCO packet: packet length %d total length %d
1999=SDIO,- reading SCO payload: the data length is %d, BIB %d
2000=SDIO,- read header : detected CRC error
2010=SDIO,- releasing packet %x
2011=SDIO,- reading payload on CRC error: data length %d bytes in buffer %d
2020=SDIO - got interrupt status %x mask %x
2021=SDIO,- busy wait reading: Rx state %1 error %d
2022=SDIO - reading HCI packet of length %d
2023=SDIO - still no support for SCO over HCI
2024=SDIO-, sdio_dma_interrupt_handler: irq_status = 0x%x
2025=SDIO - data before initialization finished
2026=SDIO - clear after error, one more error
2027=SDIO -  No free ACL buffers ...
2028=SDIO, - receive_handler: state %1, error %d
2029=SDIO,- got reset interrupt
2030=SDIO,- request to send a packet to host: queue length %d
2031=SDIO,- No free DTR to transmit !!!!!
2032=SDIO, - cleaning transmit path: %d scripts
2033=SDIO,- called sdio_compose_packet_prefix
2034=SDIO,- sending script packet %x
2035=SDIO,- clearing out write buffer: bytes %x ...
2036=SDIO,- transmit_error_handler
2037=*** WARNING *** SDIO,- received CRC error, local state %1
2038=SDIO,- reading header: bytes in buffer %d last sd size %d left to be read %d error %d
2039=SDIO,- reading type a header: bytes in buffer %d, last SD size %d
2040=*** WARNING *** SDIO,- ACK received while not awaiting for it
2041=SDIO,- reading via busy waiting succeeded
2042=SDIO,- transmitting packet of type %d packet length %d header length %d total %d
2043=SDIO, - receiving packet type %d
2044=SDIO,- receiving packet of length %d type %d 
2045=*** WARNING *** anchor sbr different from T interval %d
2046=SDIO,- header parsed: type %x length %d
2047=*** WARNING *** Trying to overwrite fhs handler, which is not null.
2048=Assert Level 1: Too many argument in TRACE ARRAY
2049=Assert Level 1
2050=Assert Level 1
2051=Assert Level 1
2052=Assert Level 1
2053=Assert Level 1
2054=Assert Level 1
2055=*** WARNING *** hcid_update_longest_bb_pkt: No Packet Types are allowed - using DM1
2056=hcid_find_shortest_bb_pkt_type: No Packet Types are allowed - using DM1
2057=Assert Level 1
2058=Assert Level 1
2059=Assert Level 1
2060=NO SCO Descriptor buffer available
2061=Assert Level 1
2062=*** WARNING *** btclk_get_bluetooth_clock_type called with lc_handle > 6
2063=Assert Level 1
2064=Assert Level 1
2065=Assert Level 1
2066=Assert Level 1
2067=Assert Level 1
2068=Assert Level 1: AFH FBF activated before allocation
2069=Assert Level 1
2070=Assert Level 1
2071=Assert Level 1
2072=Assert Level 1
2073=Assert Level 1
2074=Assert Level 1
2075=Assert Level 1: main_mcu_a3dp_avpr_msg_interrupt_handler could not allocate buffer
2076=Assert Level 1
2077=AFH Link Management state machine - Illigale State
2078=Assert Level 1
2079=Assert Level 1
2080=Assert Level 1
2081=Assert Level 1
2082=Assert Level 1
2083=Assert Level 1
2084=Assert Level 1
2085=Assert Level 1
2086=Assert Level 1
2087=Assert Level 1
2088=Assert Level 1
2089=Assert Level 1
2090=Assert Level 1
2091=Assert Level 1
2092=Assert Level 1: clocks_cb.main_cpu_clock is UNINITIALIZED and cannot be used!
2093=Assert Level 1
2094=Assert Level 1
2095=Assert Level 1
2096=Assert Level 1
2097=Assert Level 1
2098=Assert Level 1
2099=Assert Level 1
2100=Assert Level 1
2101=Assert Level 1
2102=Assert Level 1
2103=Assert Level 1
2104=Assert Level 1
2105=Assert Level 1
2106=Assert Level 1
2107=Assert Level 1
2108=Assert Level 1
2109=Assert Level 1
2110=Assert Level 1
2111=Assert Level 1
2112=Assert Level 1
2113=Assert Level 1
2114=Assert Level 1
2115=Assert Level 1
2116=Assert Level 1
2117=Assert Level 1
2118=Assert Level 1
2119=Assert Level 1
2120=llr target: Assert: slave used wrong lt_addr
2121=Assertion failed: not enough available space on stack for retention storage
2122=llr target: Assert: no available free contexts
2123=Assert Level 1
2124=Assert Level 1
2125=Assert Level 1
2126=Assert Level 1
2127=Assert Level 1
2128=Assert Level 1
2129=Assert Level 1
2130=Assert Level 1
2131=Assert Level 1, p_dequeued_object_prev != p_dequeued_object
2132=Assert Level 1
2133=Assert Level 1
2134=Assert Level 1
2135=ASSERT at get_next_requesting_handle
2136=ASSERT at arq_meter_switching
2137=Assert Level 1
2138=Assert Level 1
2139=Assert Level 1
2140=Assert Level 1
2141=Assert Level 1, p_dequeued_object_prev != p_dequeued_object
2142=Assert Level 1, p_dequeued_object_prev != p_dequeued_object
2143=Assert Level 1
2144=Assert Level 1
2145=Assert Level 1
2146=Assert - Negotiation clock different than detected clock
2147=Assert - Negotiation fail waiting to transmit all data to host
2148=Assert Level 1
2149=Assert - Negotiation fail waiting for host to deassert RTS
2150=Assert Level 1
2151=Assert Level 1
2152=Assert Level 1
2153=Assert Level 1
2154=Assert Level 1
2155=Assert Level 1
2156=Assert Level 1
2157=Assert Level 1
2158=Assert Level 1
2159=Assert Level 1
2160=Assert Level 1 lc_synch_compare_instances
2161=Assert Level 1
2162=Assert Level 1
2163=Assert Level 1
2164=Assert Level 1
2165=Assert Level 1
2166=Assert Level 1
2167=Assert Level 1
2168=Assert Level 1
2169=Assert Level 1
2170=Assert Level 1
2171=Assert Level 1
2172=Assert Level 1
2173=Assert Level 1
2174=Assert Level 1
2175=Assert Level 1
2176=Assert Level 1
2177=Assert Level 1
2178=Assert Level 1
2179=Assert Level 1
2180=Assert Level 1
2181=Assert Level 1
2182=Assert Level 1
2183=Assert Level 1
2184=Assert Level 1
2185=ERROR: lmcb.ddip_request_counter == 0xFF
2186=Assert Level 1
2187=Assert Level 1
2188=Assert Level 1
2189=Assert Level 1
2190=Assert Level 1 lm_start_next_host_command
2191=Assert Level 1
2192=Assert Level 1 - Min T cannot be 0
2193=Assert Level 1
2194=Assert Level 1
2195=Assert Level 1
2196=Assert Level 1
2197=Assert Level 1
2198=Assert Level 1
2199=Assert Level 1
2200=Assert Level 1: error in configuring chip process
2201=Assert Level 1
2202=Assert Level 1
2203=Assert Level 1
2204=Assert Level 1
2205=Assert Level 1
2206=Assert Level 1
2207=ERROR: Wrong OSA mailbox usage. Pool type %d full (OSA_MBX_alloc_high_priority_msg)
2208=Assert Level 1
2209=Assert Level 1
2210=Assert Level 1
2211=Assert Level 1
2212=Assert Level 1
2213=Assert Level 1
2214=Assert Level 1
2215=Assert Level 1
2216=Assert Level 1
2217=Assert Level 1
2218=ERROR: Wrong OSA mailbox usage (OSA_MBX_send_high_priority_msg)
2219=Assert Level 1
2220=Assert Level 1
2221=Assert Level 1
2222=pkts_done is greater than dn_host_pkts_fifo.count
2223=Assert - Erroneous Data voice tracking, next write index overlaps read index
2224=Assert Level 1
2225=Assert Level 1
2226=Error - LC_COMMAND_GET_VCD
2227=Assert Level 1
2228=Assert Level 1
2229=Assert Level 1
2230=Assert Level 1
2231=Assert Level 1
2232=Assert Level 1
2233=Assert Level 1
2234=No buffer for HCI Flow event
2235=Assert Level 1
2236=Assert Level 1
2237=Assert: Piconet Switch required for domain
2238=Assert Level 1
2239=Assert Level 1
2240=Assert Level 1
2241=Assert Level 1
2242=Assert Level 1
2243=Assert Level 1
2244=Assert Level 1
2245=Assert Level 1
2246=Assert Level 1
2247=Assert Level 1
2248=Assert Level 1
2249=Assert Level 1
2250=Assert Level 1
2251=Assert Level 1
2252=Assert Level 1
2253=Assert Level 1
2254=Assert Level 1
2255=Assert Level 1
2256=Assert Level 1
2257=Assert Level 1
2258=Assert Level 1
2259=Assert Level 1
2260=Assert Level 1
2261=Assert Level 1
2262=Assert Level 1
2263=Assert Level 1
2264=Assert Level 1
2265=Assert Level 1
2266=Assert Level 1: Received HCI packet while RX Suspended (SBIS)
2267=Assert Level 1
2268=Assert Level 1
2269=Assert Level 1: lc_classification_rssi_sample - could not allocate buffer
2270=Assert Level 1: NCI Packet length is too big
2271=Assert Level 1: accumulate statistics - could not allocate buffer
2272=Assert Level 1
2273=Assert Level 1
2274=Assert Level 1
2275=Assert Level 1
2276=Assert Level 1
2277=Assert Level 1
2278=Assert Level 1
2279=Assert Level 1
2280=Assert Level 1
2281=Assert Level 1
2282=Assert Level 1
2283=Assert Level 1
2284=Assert Level 1
2285=Assert Level 1
2286=Assert Level 1
2287=Assert Level 1
2288=Assert Level 1
2289=Assert Level 1
2290=Assert Level 1
2291=Assert Level 1
2292=Assert Level 1
2293=Assert Level 1
2294=Assert Level 1
2295=Assert max drift is smaller than min drift 1
2296=Assert max drift is smaller than min drift 2
2297=Assert anchor sbr different from T interval
2298=*** WARNING *** No buffer for sending LMP frame: %x
2299=*** WARNING *** No buffer for queueing LM ACL transaction: %d
2300=Assert Level 1 - wrong alive_indication
2301=Assert Level 1 - wrong protocol
2302=Assert Level 1 - MWS coex baudrate not reached !!!
2303=Assert Level 1 - divider not found
2304=Assert Level 1 - unknown sleep_operator
2305=Assert Level 1 - getpoolbuf fail cur > total
2306=Assert - Invalid dtr line
2307=Assert Level 1 - Pool Id > Max pool id
2308=Assert Level 1 - unsupported eSCO intervals old-new %d
2309=Assert Level 1
2310=Assert Level 1
2311=Assert Level 1
2312=Assert Level 1
2313=*** WARNING *** No buffer for queueing LM CROSS ACL transaction: 0x%x, handle %d
2314=Assert - number of meters consumers must be positive
2315=Assert - number of meters consumers must be positive
2316=Assert - number of meters consumers must be positive
2317=Assert - number of meters consumers must be positive
2318=Assert - number of meters consumers must be positive
2319=Assert Level 1
2320=Assert - Invalid dtr line
2321=Assert Level 1
2322=Assert Level 1
2323=Assert - DMA channel 0 is busy!
2324=Assert - DMA Master OCP error!
2325=Assert - no such pool id
2326=Assert Level 1 - Queue is empty
2327=Assert Level 1 - type out of range
2328=Assert - DMA transaction with non API memory!
2329=Assert Level 1
2330=Assert - CMD buffer is not empty!
2331=Assert - 'max_len' can not be zero
2332=Assert: different unused power levels on internal and external fields
2333=Assert: invalid power level index
2334=Assert: invalid power level index
2335=Assert - ACL manager illegal scenario
2336=Assert - FBF activity ID is out of range
2337=Assert - FBF activity ID is out of range
2338=Assert - FBF activity ID is out of range
2339=Assert - FBF activity ID is out of range
2340=Assert - FBF packet timer interrupt nesting
2341=Assert - FBF last scheduled activity is still valid when engine is disabled
2342=*** WARNING *** FBF not enough available slots for the next scheduling of (E)SCO instance
2343=Assert - FBF packet timer interrupt value is larger than 1249
2344=Assert - UART error (before entering deep sleep)
2345=Assert - RX_ON interrupt is open, another interrupt has been received
2346=Error, No buffer (short event) for sending inquiry complete
2347=Assert Level 1, No buffer (event)
2348=Assert - FBF acl scheduler illegal scenario
2349=Assert - FBF acl scheduler illegal scenario
2350=Assert - ACL manager illegal scenario
2351=Assert - Master Sniff Exit Complete with no FBF activity
2352=Assert Level 1 - DFC Abort
2353=Assert Level 1 - DFC Error
2354=Assert Level 1 - GOCPU Error
2355=Warning: Rx Stop WD Timer Event!
2356=hcic_proc_delete_persistent_sniff: LM handle uninitialized
2357=Assert - p_dtr_line overflow
2358=LC_Gemini: setting frequency in incorrect wlan mode
2359=lc_gemini_set_configuration: Setting the configuration: %x %x
2360=LC_Gemini: setting frequency in incorrect wlan mode
2361=*** WARNING *** CLASSIFICATION RSSI SCAN IS BLOCKED BY OTHER MODULE
2362=*** WARNING *** Failed to update ESCO_CNTRL_CMD_STATUS
2363=Assert Level 1
2364=Scan_Sync_To_Host: received unknown state of the lc_gsm_sync_scan_sync_enabled: %x
2365=Assert Level 1
2366=SDIO: Starting init of sdio .. 
2367=Assert Level 1 - OSA Buf free sanity checks failed
2368=Assert - Semaphore # %u locking timed out
2369=Assert Trace - Erroneous data (SW register overflow)
2370=Assert Level 1
2371=Assert Level 1
2372=Assert Level 1
2373=Assert Level 1
2374=ASSERT - encapsulated major type unknown
2375=Assert Level 1
2376=Assert Level 1
2377=*** WARNING *** No buffer for queueing ECDH Calculator request: %d
2378=Assert - DDIP_rescue illegal scenario
2379=Assert Level 1: Timers pool empty
2380=Assert Extended Inquiry: State - wait for packet timer or sync event, none of them happened
2381=Assert Extended Inquiry: State - wait for CRC event
2382=Assert Extended Inquiry: State - wait for FHS, woke up on different event
2383=Assert Level 1 - Received LMP_Simple_Pairing_Confirm while in OOB
2384=Invalid fref for PLL activation, continue working on fref
2385=Illegal State
2386=Illegal State
2387=Illegal State
2388=Assert Level 1
2389=lm_free_acl: stopping low power mode activity.Wait for event from LC
2390=clear acl: low power mode finished - clear lc handle %d index %d
2391=Illegal State
2392=INIT Semaphore cannot be locked
2393=Assert Level 1
2394=Assert Level 1
2395=Update QoS parameters:RX priority %d TX priority %d RX poll %d TX poll %d
2396=INIT Semaphore cannot be locked second approach
2397=Voice tracking: cur clock %x triggering %d scheduling %d N1 available %d
2398=Assert Level 1: BLE SCAN with no allowed frequencies
2399=le_scan_fbf_abort_handler called without scheduling
2400=*** WARNING *** No buffer for queueing LM BLE transaction: %d
2401=Assert: Fast clock configuration
2402=Assert: Fast clock configuration
2403=Assert: TOP IRQ was triggered with no sources
2404=TS Semaphore cannot be locked
2405=Assert: Unhandled TOP Interrupt source
2406=ASSERT: Invalid MUX settings: DETECTED_PLATFORM=%x, PIN_ID=%x, FUNC_ID=%x
2407=ASSERT: Invalid PULL settings: DETECTED_PLATFORM=%x, PIN_ID=%x
2408=ASSERT: Invalid PINMUX ID requested : DETECTED_PLATFORM=%x, PIN_ID=%x
2409=ERROR: operation not allowed in current context (OSA_MBX_send_low_priority_msg)
2410=ASSERT: SHLOMI: DETECTED_PLATFORM=%x, PIN_ID=%x
2411=Assert - FBF sanity is stuck!!!!
2412=ble_connection: assert - wrong state
2413=SDIO is currently not supported
2414=ERROR: operation not allowed in current context (OSA_MBX_get_low_priority_msg)
2415=ERROR: Wrong OSA mailbox usage. Pool incorrectly used (OSA_MBX_free_high_priority_msg)
2416=ASSERT: PHY_IF timer #%u is already in use
2417=lc_acl_data_reset_tx_queues: two consecutive flushs
2418=Assert Level 1
2419=invalid CONNECT_REQ event from lower MAC
2420=*** WARNING *** No buffers to send LE packet to Host
2421=*** WARNING *** ULP Handle missmatch: ulpd: %x , conn 0x%x
2422=*** WARNING *** RX on unknown ULP Handle: ulpd: %x , conn_id 0x%x
2423=*** WARNING *** TX on unknown ULP Handle 0x%x, ulpd: %x , p_conn %x, state %4
2424=*** WARNING *** RX flushed on Blocked ULP Handle: ulpd: %x , conn_id 0x%x
2425=Assert: Invalid clock detection
2426=ERROR: start next host command although state is not Idle or Page or Inquiry!
2427=Warning: BLE/ANT blocked by arbiter!
2428=ASSERT: AVPR init not done
2429=Assert Level 1 - abort calibration since there are no availble frames during calibration run.
2430=TL - SLIMbus detected
2431=ASSERT: nfc_osa_free_desc called with buffer which is not descriptor
2432=ASSERT: trying to free a NULL buffer
2433=Assert Level 1 - abort calibration.
2434=Error, No buffer (short event) for sending command complete
2435=FATAL ERROR: Unable to allocate buffer for UM Event
2436=Can't generate access address for BLE
2437=Assert Level 1 - OV on main DCDC was detected
2438=Assert Level 1 - OV on LV DCDC was detected
2439=Assert Level 1 - OV on PA DCDC was detected
2440=PHY timing error: PHY did not complete command %d execution
2441=invalid entry 0x%x
2442=Assert Level 1 - UV on LV DCDC was detected
2443=ASSERT level 1, invalid retention address count_shift_16 - entry 0x%x
2500=Wibree Test Message
2503=scan_activity_start: activity %x
2504=scan_activity_abort: self %x, activity %x
2505=scan_clean_rx_buffers: p_rx_packet %x
2506=SCAN SM state %x
2518=scan_activity_handle_adv_channel_packet_and_send_event %1
2519=scan_activity_tx_entry_point
2520=scan_activity_rx_entry_point diff.btclk : %d , diff.pt : %d , period leftover btclk : %d
2521=scan_activity_reset_backoff_algorithm
2523=scan_activity_error_handler
2524=scan_activity_hisr_interrupt_dispatch
2525=scan_activity Good crc !!!
2527=scan_activity_scan_setup_initializations
2529=test_queue_lower_to_upper
2531=Assert Level 1 - scan_activity_state_machine state error %d
2532=Assert Level 1 - scan state : %1 , source :%2
2536=time before tx btclk: %d packet counter %d !!!
2537=packet content 0x%x %x %x %x
2539=DMA status %d , DMA MASK %d
2540=connection_activity_init_dma_scripts
2542=connection_activity_init
2543=ANT RX TEST : total errors %d, sync_valid %d,HDR %d, PHY_valid_ind %d
2544=BLE RX Test: CRC Calculation failed %d
2545=BLE RX Test: CRC received %x %x %x
2546=BLE RX Test: CRC calculated %x
2547=BLE RX Test: CRC Calculation failed data is %x %x %x %x
2548=BLE Test: Transmitted/Bad CRC %x packets
2549=BLE Test: Test mode %1. Test mode type %2
2550=filter: found %d, status %x, return %x,%x
2551=LE BER test Type expected %d  Length %d Received type %d Length %d
2552=sync_input_array[] t =%d, d= %d, length =%d, type = %d
2553=LE BER test Payload errors %d  Received data byte %d Expected %d Byte %d
2554=ASSERT LEVEL %d, ID %2, specific %d, specific %d
2555=ASSERT: NO advertise_desc_buffer %x
2556=MS_register overrun: new %d, running %d, pending %d
2557=LE BER test CRC error: Received CRC bytes %x %x %x Expected %x
2558=LL_send_control_packet: status %x, conn_index %x, opcode %x, len %d
2559=calculate_connection_params() : t_con = %d d_con = %d
2560=scan time grant: start btclk %d,pt %d, end btclk %d,pt %d
2561=wb_connect_stop: lmi_status %d, lmi_result %d, state %d
2562=SCANNER RCV PKT: type %d,clk %d, pt %d
2563=mini_synchronizer_register: ABORT!! current_time: btclk %d, pt %d. End Time: btclk %d, pt %d
2564=BAD HEADER - abort rx: LLID %d, RFU (1st byte) %d, RFU (2nd byte) %d, length %d
2565=%1 check DDIP: ignore %d, active %d, return %d
2566=mini_synchronizer_register: ABORT!! current_time: btclk %d, pt %d. End Time: btclk %d, pt %d
2567=not enough grant time for RX: end: btc 0x%x, PT %d, start btc 0x%x, timeout %d
2568=Assert Level 1 - connection_activity_state_machine state error %d
2569=Assert Level 1 - connection state : %1 , source :%2
2570=%d activity register while %d running
2571=connection_activity: RX False sync
2572=connect activity register while initiating connection
2573=SCANNER RCV PKT: %d sending SCAN_REQ: freq %x,clk %d, pt %d
2575=CONNECT_REQ sent, freq : %d, btclk %d, pt %d
2576=FAIL allocating p_event_descriptor, %d
2577=SCAN, got invalid packet. type=%d, length=%d, wb_ac_corr_ind=0x%x
2578=SCAN got invalid length %d (type %d, AC ind 0x%x)
2579=TIMEOUT BUT ALSO SYNC RECEIVED
2580=ADV got invalid header: type %d, length %d
2581=le_connect_calc_t_connction() : max_interval = %d, min_interval = %d, sync_input_length = %d, ble_interval = %d 
2582=header_rx_prepare: No buffer available %1. first_rx_in_event %d.
2589=WB lower MAC alive indication V%d.%d
2594=TX_START not written !!!
2595=TX_STOP not written !!!
2596=RX_START not written !!!
2597=RX_STOP not written !!!
2602=scan: BAD ALLOCATION , used %d, free %d
2603=ble calc intervals to instant: instant %d , current %d , diff %d , guard %d
2604=ble slave allow latency: transaction_id %d , state %d , intervals_to_instant %d , latency %d
2605=wb scan: bad type or rx stage. type %d stage %d
2606=Nike+ RX complete: good %d,bad %d, RX_CRC 0x%x, calc_CRC 0x%x
2607=Mini synchronizer received : %1 , state %2
2608=Cortex Non maskable interrupt
2609=Cortex Hard Fault
2610=Cortex Bus Fault
2611=Cortex unbinded interrupt
2612=Registering %1 activity into mini synchronizer
2613=Immediate %1 activity aborted while pending because of a high priority activity (%2) running
2614=BLE: scheduling not enough time to scheduling current_time - Schedule to btclk %d, pt %d, current %d
2615=Nike+ testmode RX error %x %x %x %x
2616=MS time arrived: aborting %1 to run %2
2617=BLE Slave store params: now %d, next %d, packet %d, channel %d
2618=Nike+ RX complete: good %d,bad %d, sync %d
2619=MS ASSERT received high priority interrupt from invalid activity, source : %1, current_time BTCLK %d, pt %d
2620=MS ASSERT received timeout interrupt from invalid activity, source : %1
2621=uart_debug parameters: baud_rate=%d ocp_clk= %d UartDIV=%d, SPR=%d
2622=Windy : %d , Stop BT : %x , rx_timeout_duration : BT %x , pt : %x
2623=ADVERTISE DIRECT 1 SECOND FROM START TIMER PERIOD %d
2624=Reject Encryption Was Sent
2625=Terminate Encryption Was Sent
2626=Reject Encryption Was recevied
2627=ble_main_calc_sk
2628=SK  0x%x %x %x %x
2629=Encryption Ready : %x
2630=ERROR : AES ENGINE DIDN'T COMPLETE TX PREPARATIONS
2631=ERROR : AES ENGINE DIDN'T COMPLETE LAST TX
2632=ERROR : Mini synchronizer ASSERT: A pedning activity exists. Cannot register another one!
2633=SK not ready!  SK_ready_indication %x
2634=Mini synchronizer ASSERT: A pedning activity exists. Cannot register another one!
2641=BLE Slave re-store params: now %d, old %d, packet %d, channel %d
2643=Assert Level 1 - advertise state : %1 , source :%2
2644=Advertise - sent a connect req to upper mac, ch %d, clk %d, pt %d
2645=ASSERT Advertise - Buffer allocation for sending CONNECT_REQ to UM failed, obj %d, rx_buff %d
2646=Assert Level 1 - advertise_activity_state_machine state error %d
2647=debug %d
2648=Advertise: received SCAN_REQ: header %d, ch %d, btclk %d, pt %d
2649=Advertise: received CONNECT_REQ: header %d, ch %d, btclk %d, pt %d
2651=BLE stop latency: now %d, last_store %d, stored_anchor %d, curr_anchor %d
2653=CRITICAL TIMING ERROR: STAGE %d. Target Time %d, Real Time %d
2654=Rx duration time BTCLK: %x, PT: %x, Source (0 - real duration ,1 - blocked by grant time end) :%d
2655=bad crc STAGE %1
2656=store_last_event handle 0x%x , last_control_ack %d ,dorrbell: %d , >ack %d
2657=activity core print RX timer expire time
2658=activity core print RX timer begin time
2659=activity core print TX time stamp
2660=activity core print RX time stamp
2661=OSA_BUF_alloc
2662=OSA_BUF_free
2663=activity_core_start_reception_on_advertise_channel time BT:%x ,pt:%x
2665=Ctrl packet %1 received !!! , Channel mode : %2 , ENC Packet Counter : %d
2666=Ctrl packet %1 sent !!! ,Channel mode : %2 , handle %d ,ENC Packet Counter : %d
2668=recover_scheduling_algorithm :connection_handle = %d, nearest_schedule_in_frames =%d
2669=A2DP Role : 0x%x , Is not Valid !
2670=Handle %d is not connected !
2671=We are %1 , Handle: %d
2672=ERROR : BAD MIC RECEIVED : %x CALCULATED : %x ENC RX COUNTER %d,  ENC TX COUNTER %d
2680=wb_process_hci_activate_advertise: HCIC_ACTIVATE_ADVERTISE start received but was rejected
2681=ERROR READING %x value is %x instead of 0x1234
2682=TIME ALIGNMENT %1, %2
2683=wb_connect_fbf_schedule: Scheduling scan from %x to %x
2684=wb_scan_calc_next_event_time: activity_start = %x
2685=wb_connect_calc_next_event_time: activity_start = %x
2686=ERROR: Mini synchronizer registration activity id out of range %d
2687=BT_TIME ALIGNMENT CHECK: timestamp1.bt:%d ,timestamp1.pt: %d ,timestamp2.bt: %d ,timestamp2.pt: %d
2688=connection sync time BTCLK: %x, PT: %x
2689=SYNC ERROR: type=0x%x,length=0x%x, wb_ac_corr_ind=0x%x
2690=TM end : %d, %d, 0x%x
2691=ble connection: calc_conn_params: transaction_bt_clk = %d, N = %d, d_conn = %d,enable = 0x%x
2692=LE sending LL_REJECT_IND : reason 0x%x, counter %d
2693=wb_activity_start_instance: Illegal state %1 time = %x
2694=wb_activity_abort_instance: Aborting instance time = %x
2695=wb_activity_fbf_scheduling_algorithm: Inactive state %1
2696=MS try to stop activity %d when %d running (%d pending)
2697=ACCESS ADDRESS (MSB) %x ,CRC INIT (MSB) %x ,WHITENING %d ,WINDOW OFFSET %d
2698=wb_adv: abort instance illegal state!
2699=Mini synchronizer set activity status activity id out of range %d
2700=WB CONN received UNKNOWN_RSP packet
2701=LE CONN LL_UNKNOWN_RSP: opcode 0x%x , counter %d
2702=wb_conn_start: Starting conn at %x to %x,%x
2703=wb_conn_start_instance: Started on time %x
2704=wb_conn_start_instance: Started late. Will start at %x start_act %x
2705=wb_conn_fbf_schedule: Scheduling from %x,%x to %x,%x
2706=wb_conn_fbf_scheduling_algorithm: at %x frames_until_event_start is %x
2707=current LOCAL CLOCK time %x triggered time %x
2708=ctrl_packet_tx_counter %d first rx in event %d LLID bit %d role %d
2710=ble_connection_start: Current time btclk %d, fbf_start_time btclk %d,hop length - %d , sleep clock accuracy - %d
2711=ble_connection: stopping handle %d, stop context %d
2712=ble_connection_start: connection_manager state =%d. Sync time %d , new connection time %d, nearest_schedule_bt_clk %d
2713=ble_connection_stop: called in idle state. do nothing
2714=LE CONN SEND_trans %1 , counter %d
2715=wb_connection_fbf_scheduling_algorithm: at %x,%x start in %d, LM status %1
2716=wb_connection_fbf_schedule: Scheduling from %x,%x ,Stop time bt: %x, SYNC TIME pt %x
2717=wb_connection_manager_allocate: handle = %x
2718=wb_connection_manager_release: handle = %x
2719=wb_connection_fbf_calc_grant_time: next anchor %x,%x fbf start %x,%x
2720=LE LL_FEATURES_RES : local_feature_set 0x%x%x  , counter %d
2721=LE LL_VERSION_IND : VersNr 0x%x, CompId 0x%x, SubVersNr 0x%x  , counter %d
2722=BLE connection established: handle 0x%x, interval %d, timeout %d, access_address 0x%x
2723=Algorithm - Stop time is %x,%x
2724=wb_connection_calc_next_anchor_time: next_anchor %x,%x next_channel %x next_remapped_channel %x
2725=wb_connection_calc_first_anchor_time: next_anchor %x,%x next_channel %x next_remapped_channel %x
2726=warning connection_free_resources: invalid handle - %d
2727=next_channel %x next_remapped_channel %x
2728=wb_connection_fbf_calc_grant_time: fbf stop(1) %x,%x
2729=wb_connection_fbf_calc_grant_time: fbf stop(2) %x,%x
2730=STOP TIME bt:%x,pt:%x LAST SYNC TIME bt:%x,pt:%x
2731=btclk lower 16 is zero %x,N = %d
2732=CHECK :phy enable time bt:%x pt:%x test_tx_start bt:%x pt:%x
2733=ERROR :message start time(old!) bt:%x pt:%x, current time bt:%x pt:%x
2734=CONNECTION HANDLE : %d
2735=Remapped Channel Index : %d - Channel Index : %d - PACKET COUNTER %d SYNC TIME bt %x
2736=ERROR :BAD CRC MATCH
2737=start peer transaction %1, connection index = %d, current %d
2738=start local transaction %1, connection index = %d, Previous transaction %d
2739=handle peer transaction %1, state %d, counter %d, transaction_threshhold %d
2740=handle local transaction %1 (%d), handle 0x%x, last time %d
2741=LE encryption state: %1, current counter %d
2742=Update : Window Offset : %d, Window Size : %d
2743=PEER transaction collision between %1 and %2
2744=WB Connection win_offset %d, hop len %d, interval %d, latency %d
2745=ble_connection: abort instance !
2746=cmd_ack_time btclk:%d pt:%d event_start_time btclk:%d pt:%d
2747=Illegal LE transcation: Connection already encrypted
2748=fbf_start_time BT:%d,PT:%d, connect req end time BT:%d,PT:%d
2749=UPDATE_PARAMETERS INTERVAL %d,TIMEOUT %d,LATENCY %d
2750=LSTO in %d frames, frame from last sync %d, no sync on LE handle 0x%x (counter %d)
2751=ULP channel map: 0x%x%x, current counter %d  Instant %d
2752=local transaction %1 abort, reason = %2
2753=peer transaction %1 abort, reason = %2
2754=handle local transaction %d, state %d, counter %d ACK %d
2755=SCHEDULE ALGORITHM WAS CALLED
2756=LE HCI_DISCONNECT: reason 0x%x, current counter %d
2757=LE LL_ENC_REQ: RAND 0x%x%x, EDIV 0x%x, counter %d
2758=LE LL_ENC_REQ: SKDm 0x%x%x, IVm 0x%x , counter %d
2759=LE LL_ENC_RSP: SKDs 0x%x%x, IVs 0x%x , counter %d
2760=Channel Index : %d
2761=wb_main_calc_sk: SKD 0x%x %x %x %x
2762=wb_main_calc_sk: LTK 0x%x %x %x %x
2763=ENCRYPT MESSAGE AES MODE : %1 , PHASE : %d , STATUS : %d
2764=ctrl packet %d FEAUTE REQ RECEIVED
2765=BLE TM bad length %d, type 0x%x
2766=LE Start Remote Version Info, done %d, counter %d
2767=interrupt_source %d
2768=LE Start Remote Feature Request: local_feature_set 0x%x%x, current counter %d
2769=LE LL_VERSION_IND: local_version 0x%x%x, current counter %d
2770=WB ADVERTISE Assert: Event Expected to finish! 
2771=ULP con update win size %d, win offset %d, interval %d, latency %d
2772=LE Start Remote Feature Respond
2773=ULP con update win size %d, win offset %d, interval %d, latency %d
2774=wb_adv: starvation cnt %d, available frames %d, BTCLK %d, next_event_duration %d
2775=wb_adv: Abort Handler called. State %d
2776=wb_adv: abort handler illegal state!
2777=ULP con update: timout %d, instant %d, current %d
2778=ASSERT connection_activity: RX TIMEOUT. first_rx_in_event: %d, role: %d
2779=Ignore PEER transaction request because we are in middle of Local TERMINATE transaction
2780=Msg from lower MAC %1 (%d)
2781=lmi_process_control_event: WARNING!! UNKNOWN_RSP opcode mismatch. local_transaction = %1,  opcode = %d
2782=dsc:%x, length %d, p_data %x, magic %x
2783=ULP con update: , timeout %d, current counter %d  Instant %d
2784=ULP PEER LL_TERMINATE_IND, current %d
2785=Test data payload: index %d, data 0x%x
2786=UART Debug will be disabled as soon as the SW FIFO gets empty
2787=UART Debug is now enabled
2788=Got connection established event while waiting for HCI disconnection
2789=store last event: sync (%d) on LE handle 0x%x, CRC %d
2800=PHY FW Version %d.%.02d
2801=Calibration started. Vector=0x%x, 0x%x
2802=RF Warning: DCO is out of range !
2803=DCO DLO offset=%d, dco_center_freq=%d[MHz]
2804=KDCO calibration done. KDCO_T=%d, KDCO_A=%d
2805=coarse open loop calibration: DCO freq diff : %d [MHz] (-%d [MHz])
2806=Coarse Open Loop Calibration: DCO DLO PVTH offset: %d, Mode (0:2X, 1:OSLO) - %d
2807=Coarse Open Loop Calibration: DCO DLO PVTL offset: %d, Mode (0:2X, 1:OSLO) - %d
2808=EDR, modulation=%d, loop=%d
2809=RSSI value=%d, handle=%d
2810=PHY Cortex Exception 0x%x from address 0x%x
2811=AFH started %d , %d
2812=AFH result: geortzel=0x%x, grade=%d
2813=DC calibration: Gain = %d, Freq Region = %d
2814=IFA_POLE Calibration Completed
2815=Coarse Open Loop Calibration: PVTH OFFSET is out of range : %d, Mode (0:2X, 1:OSLO) - %d
2816=Coarse Open Loop Calibration: PVTL OFFSET is out of range : %d, Mode (0:2X, 1:OSLO) - %d
2817=dco current calibration: DCO mode status (%d) and with minimum reached current values of %d
2818=DCO current calibration: DCO final current = %d and max current = %d
2819=wide band rssi th calibration RSSI_REF = 0x%x , RSSI_SIG = 0x%x 
2820=random 0x%x 0x%x
2821=KDCO Calibration: LO_Mode('0'=2X,'1'=OSLO) = %d , Average Tcap size (KHz)= %d
2822=KDCO Calibration: LO_Mode('0'=2X,'1'=OSLO) = %d , 10*A2T (cap ratio)= %d
2823=LPS started
2824=LPS Stoped
2825=DC_Calibration: Calibration Status (1 - Pass; 0 - Failed) = %d, Calibrated Regions (Bitwise 3 bits) = %d
2826=PPA_CAL: load_tune = %d , rf_ldo_tune = %d
2827=TX_START EPC E2 tx_power _idx:%d tx_power_edr_epc_idx :%d
2828=Pre-Distortion tables extraction, current temperature %d, table address 0x%x
2829=IFA_POLE calibration binary search status. gain=%d, error_diff=%d 
2830=Temperature Calibration: k1=0x%x, k2=0x%x
2831=rtrim=0x%x, temperature_index=0x%x
2832=Class 1.5 Mode : DC2DC/SMPS Temperature_Index=%d , LDO_Trim=0x%x
2833=Start Script timing violation, No PHY IDLE time to spare! : %x script
2834=Script Timing calibration: BT TX_START time = %d , BT TX_STOP time = %d
2835=Script Timing calibration: BT RX_START time = %d , BT RX_STOP Fast time = %d
2836=RX Start Script: Sync Occured Indication %d, 0x%x
2837=TX Start was interrupted: TX Shutdown was asserted 0x%x, 0x%x
2838=RX Start was interrupted: RX Shutdown was asserted 0x%x, 0x%x
2839=TX Shutdown Interrupt was cleared 0x%x, 0x%x
2840=RX Shutdown Interrupt was cleared 0x%x, 0x%x
2841=TX Start was stoped: TX Shutdown is still high 0x%x, 0x%x
2842=RX Start was stoped: RX Shutdown is still high 0x%x, 0x%x
2843=RX Scan was interrupted: RX Suspend was asserted 0x%x, 0x%x
2844=RX Suspend Interrupt was cleared 0x%x, 0x%x
2845=RX Start Script: Pre-Sync Indications ACI(MSB)/CCI(LSB) 0x%x,RDC Active 0x%x
2846=RX Start Script: Post-Sync Indications Current Modulation 0x%x,Chip Corr val 0x%x
2847=BT_IRQ - FM was asserted 0x%x, 0x%x
2848=BT_IRQ - GPS/GNSS was asserted 0x%x, 0x%x
2849=BT_IRQ - RX-RX PM Enable was asserted 0x%x, 0x%x
2850=BT_IRQ - RX-RX PM Disable was asserted 0x%x, 0x%x
2851=BT_IRQ - RX-RX Calibration Copy was asserted 0x%x, 0x%x
2852=PRIMARY Clock Divider was change uppon MAC request: Old Value=0x%x, New Value=0x%x
2853=PHY OCP Clock Divider was change uppon MAC request: Old Value=0x%x, New Value=0x%x
2854=Top Clock Change Request - Ignored : Primary Clock Divider or Clock source unsupported value: Divider Value=0x%x, Clock Source Value=0x%x
2855=PHY OCP Clock Change Request - Ignored : Unsupported PHY OCP Clock Divider Value: Requested Divider Value=0x%x, Current Divider Value=0x%x
2856=Clock Dependent Calibration: DRP Clock Value 0x%x %x
2857=RX Scan was stoped: RX Scan in suspend waiting... 0x%x, 0x%x
2858=RX Scan was stoped: Suspend Timeout Occured 0x%x, 0x%x
2859=KDCO Calibration: LO_Mode & IPM_Mode('0'=2X&IPM off,'1'=OSLO&IPM off ,'2'=2X&IPM on,'3'=OSLO&IPM on) = %d , Tinv(in fs)= %d
2860=DC calibration: Best Index I = %d, Best Abs DC Est I = %d
2861=DC calibration: Best Index Q = %d, Best Abs DC Est Q = %d
2862=RX-RX Take Semaphore Timeout: Continue witout permission  0x%x, 0x%x
2863=USD calibration : Usd_ldo = %d , PERINV = %d 
2864=USD calibration : IPM mode = %d , Initial PERINV = %d
2865=Calibration was Not Executed Due To PA Shutdown. Interrupt Source is: RX SD=%d, TX SD=%d
2866=DRPB INIT Calibration: Wrong Antenna Configuration request received = 0x%x, Using Defaults = 0x%x
2867=AFH Scan was Interrupted by RX Shutdown 0x%x, 0x%x
2868=Calibration Finished. Vector=0x%x, 0x%x
2869=Calibration was Cut by another script. Cutting Script = 0x%x, 0x%x
2870=Calibration Failure Indication. Failure Code = 0x%x, 0x%x
2871=Calibration was stoped before it was finished. Not Finished Vector=0x%x, 0x%x
2872=API was Received, Received State: 0x%x, Previous State: 0x%x
2873=Starting Script - RX Start, Source: 0x%x, Fast Mode: 0x%x
2874=Starting Script - TX Start, Source: 0x%x, Fast Mode: 0x%x
2875=Starting Script - LPS Start, Source: 0x%x, Fast Mode: 0x%x
2876=Starting Script - AFH Start, Source: 0x%x, Fast Mode: 0x%x
2877=Starting Script - Power Save Start, Source: 0x%x, Fast Mode: 0x%x
2878=Starting Script - AFH Post Processing Start, Source: 0x%x, Fast Mode: 0x%x
2879=Starting Script - TX Stop, Source: 0x%x, Fast Mode: 0x%x
2880=random %d %d
2881=Starting Script - RX Stop, Source: 0x%x, Fast Mode: 0x%x
2882=Starting Script - LPS Stop, Source: 0x%x, Fast Mode: 0x%x
2883=Starting Script - AFH Stop, Source: 0x%x, Fast Mode: 0x%x
2884=Starting Script - Power Save Stop, Source: 0x%x, Fast Mode: 0x%x
2885=Starting Script - AFH Post Processing Stop, Source: 0x%x, Fast Mode: 0x%x
2886=Script Timing calibration: Power Save START time = %d , Power Save STOP time = %d
2887=PHY Timing - COEX Indication Violation. State: 0x%x, Time %d
2888=PHY Timing - MAC Indication Violation. State: 0x%x, Time %d
2889=Script was stoped: WLAN is still in Activity. Script: 0x%x, WLAN Activity: 0x%x
2890=DCO Tank Tune calibration : PVT_H Tune = %x , PVT_H IF = %x
2891=DCO Tank Tune calibration : PVT_L Tune = %x , PVT_L IF = %x
2892=RF LDO Calibration : ODP Value = %x , TRIM Value = %x
2893=geortzel_thresholds, rssi_equivelent_goertzel: %d, rssi_equivelent_goertzel_etsi_th: %d
2894=rssi thresholds, min_rssi: %d, rssi_value_for_etsi: %d
2895=PHY scan SYNC time 0x%x-%x
2896=rssi_equivelent_goertzel with gain %d. min_rssi %d
2897=Recording - No Sync  %d. identifier %d
2898=Good Sync  %d. identifier %d
2899=No Sync  %d. identifier %d
2900=Orbit Test 05: PHY FW Version %d.%.02d
2901=Orbit Test 01: Power index=%d, DC_est_for_power_level=%d
2902=Orbit Test 02: Transistor_id=%d, Transistor_power(rssi)=%d
2903=Orbit Test 04: channel_idx=%d,  tx_drift_result=%d
2904=Orbit Test 13: IFA_Step_id=%d ,IFA_Step_Value=%d
2905=Orbit Test 01: Orbit_Tx_Power_passed=%d, Orbit_Tx_Power_passed=%d
2906=Orbit Test 13: IFA_Pole_id= %d ,IFA_Pole_ratio=0x%x <8.8>
2907=Orbit Test 10: RX_Drift_result=%d,  rx_drift_test_passed=%d
2908=Orbit Test 08: index = %d, cap_size = %d
2909=Orbit Test 14: Signal_power_value= %d ,Signal_power_passed=%d
2910=Orbit Test 10: IMRR= %d , IMRR_test pass= %d
2911=Orbit Test 11: RX_PN_Channel_idx=%d, RX_PN_var=%d
2912=Orbit Test 12: Orbit_FBDAC_Scan_passed=%d, Orbit_FBDAC_Scan_passed=%d
2913=Orbit Test 13: Orbit_IFA_Pole_N_IFA_Steps_passed= %d ,Orbit_IFA_Pole_N_IFA_Steps_passed=%d
2914=Orbit Test 14: Orbit_Snr_Signal_N_LNA_Steps_passed=%d, Orbit_Snr_Signal_N_LNA_Steps_passed=%d
2915=Orbit Test 02: Orbit_PPA_Power_passed=%d, Orbit_PPA_Power_passed=%d
2916=Orbit Test 04: Orbit_TX_Drift_passed=%d,  Orbit_TX_Drift_passed=%d
2917=Orbit Test 09: Noise_power_value= %d ,Noise_power_passed=%d
2918=Orbit Test 12: dc_diff_i=%d, dc_diff_q=%d
2919=Orbit Test 08: Orbit_CAP_Scan_passed=%d, Orbit_CAP_Scan_passed=%d
2920=Orbit Test 11: Orbit_RX_PN_passed=%d, Orbit_RX_PN_passed=%d
2921=Orbit Test 14: LNA_Step_id= %d ,LNA_Step_Value=%d
2922=Orbit Test 05: KDCO Calibration: LO_Mode('0'=2X,'1'=OSLO) = %d , Average Tcap size (KHz)= %d
2923=Orbit Test 05: KDCO Calibration: LO_Mode('0'=2X,'1'=OSLO) = %d , 10*A2T (cap ratio)= %d
2924=Orbit Test 05: KDCO Calibration: LO_Mode & IPM_Mode('0'=2X&IPM off,'1'=OSLO&IPM off ,'2'=2X&IPM on,'3'=OSLO&IPM on) = %d , Tinv(in fs)= %d
2925=Orbit Test 07: TX_PN_Channel_idx=%d, TX_PN_var=%d
2926=Orbit Test 07: Orbit_TX_PN_passed=%d, Orbit_TX_PN_passed=%d
2927=Orbit Test 06: sum_of_rising_bubbles=%d,  sum_of_falling_bubbles=%d
2928=Orbit Test 06: Orbit_bubbles_passed=%d,  bubble_location=%d
2929=Orbit Test 05: DRPB INIT Calibration: Wrong Antenna Configuration request received = 0x%x, Using Defaults = 0x%x
2930=Orbit Test 05: USD calibration : Usd_ldo = %d , PERINV = %d 
2931=Orbit Test 05: USD calibration : IPM mode = %d , Initial PERINV = %d
2932=Orbit Test 05: rtrim=0x%x, temperature_index=0x%x
2933=Orbit Test 05: IFA_POLE Calibration Completed
2934=Orbit Test 05: DC_Calibration: Calibration Status (1 - Pass; 0 - Failed) = %d, Calibrated Regions (Bitwise 3 bits) = %d
2935=Orbit IFA_POLE calibration binary search status. gain=%d, error_diff=%d 
2936=Orbit DC calibration: Gain = %d, Freq Region = %d
2937=Orbit DC calibration: Best Index I = %d, Best Abs DC Est I = %d
2938=Orbit DC calibration: Best Index Q = %d, Best Abs DC Est Q = %d
2939=Orbit Test 05: RF LDO calibration: ODP Value = %x  , TRIM Value = %x
2940=Orbit Test 05: DCO Tank Tune calibration : PVT_H Tune = %x , PVT_H IF = %x
2941=Orbit Test 05: DCO Tank Tune calibration : PVT_L Tune = %x , PVT_L IF = %x
3001=A3DP: Init.  E N J O Y   T H E   M U S I C
3002=A3DP: Open SNK handle %d, LC handle %d
3003=A3DP: Close SNK LC handle %d
3004=A3DP: Codec config. low bound bit pool %d. dynamic enable %d
3005=A3DP: Start handle index %d, LC handle %d, a3dp state %d
3006=A3DP: Stop LC handle %d
3007=A3DP: Update BB packet size. BB Pacekt size is %d. Max packet size is %d
3008=A3DP: SNK handle %d has max L2CAP len of %d
3009=A3DP: Codec config. SBC channel mode %d. allocMethod %d
3010=A3DP: Codec config. SRC enable - %d. SRC Comp scenario state %d
3011=A3DP: uart_debug parameters: baud_rate=%d ocp_clk= %d
3012=A3DP: Codec config. rec bit pool - %d. PCM HW Freq %d
3013=A3DP: Start. Dynamic threshold - %d. max packet len %d, src enable %d
3014=A3DP: Multiple SNK config. rec bit pool - %d
3015=A3DP DEBUG: avpr_a3dp.dot_checksum_test %d. A3DP IO - %d
3016=A3DP: Codec config. Num SBC frames in encode chunk - %d. Num blocks - %d
3017=A3DP: bytes encoded %d, output len %d 
3018=A3DP: Remaining cycles - %d, SBC frames %d
3019=A3DP: encoder output sbc buf 3 %d, encoder output sbc buf 4 %d 
3020=A3DP: Overflow! W: %d R: %d
3021=A3DP: Multiple SNK config.  lower boundary - %d, mult enable %d 
3022=A3DP: Dynamic bit pool %d, Iteration num %d 
3023=A3DP: Stop. Max packet len %d. Dynamic threshold %d 
3024=A3DP: calc space first. free %d occupied %d  
3025=A3DP: calc space first. R %d W %d 
3026=A3DP: ERROR - L2CAP length exceeds! len %d, max %d
3027=A3DP: Halt dynamic bit pool %d
3028=A3DP: Dynamic bit config. dec_start_thresh %d, dec_start_thresh_multi %d
3029=A3DP: Dynamic bit config. inc_start_thresh_multi %d, inc_rate %d
3030=A3DP: Dynamic bit config. inc_int_boundary %d, dec_clear_int_boundary %d
3031=A3DP: Dynamic bit config. first_decrease %d, rate_factor %d
3032=A3DP: Dynamic bit config. decreate_factor %d
3035=AVPR Hard Fault: Configurable Fault Status Register = 0x%.04X%.04X
3036=AVPR Hard Fault: Hard Fault Status Register = 0x%.04X%.04X
3037=AVPR MEMORY Fault: Memory Manage Address Register (MMAR) = 0x%.04X%.04X
3038=AVPR BUS Fault: Bus Fault Address Register (BFAR) = 0x%.04X%.04X
3039=AVPR USAGE Fault: Memory Manage Address Register = 0x%.04X%.04X
3040=AVPR Memory Manage Fault Address=0x%.04X%.04X
3041=AVPR Cortex Hard Fault Execption: Program Counter=0x%.04X%.04X
3042=AVPR hook is working
3043=AVPR New hooks system works (%u)
3044=AVPR Hooks attach error - NUMBER_OF_USED_HOOKS must be increased
3045=AVPR Foundation Version of Patch Package: %d.0.%d
3046=AVPR Package ID: P%d.%d
3047=AVPR Post Patch Handler activated successfully
3048=AVPR ROM patch is working
3049=AVPR Patch Works
3050=AVPR connect_a_patch is working
3051=ERROR: AVPR Patch was triggered without a valid index
3052=AVPR: hook_avpr_post_patch_load
3100=AVPR Slave received message %1, param (%d)
3101=AVPR unknown message %d
3102=AVPR DMA: ERROR!! Transaction didn't complete
3103=DMA: source addr x%x dest addr x%x 
3104=DMA: source flow x%x dest flow x%x 
3105=DMA: source addr space x%x source endianess x%x
3106=PCM: Reading from PCM rx to Dmem
3107=PCM: Writing to PCM tx from Dmem
3108=PCM RX: write pointer %x read_poitner %x
3109=PCM TX: write pointer %x read_poitner %x
3110=AVPR after dfc_api_tx_buf %x
3111=SBC Encoder: PcmData_in.Length %x
3112=SBC Encoder: bytes encoded %x sbc packet length %x
3113=SBC Decoder: parsed %x decoded length %x
3114=SBC Encoder failed %x
3115=SBC Decoder failed %x
3116=AVPR exit from sleep complete
3117=AVPR init completed
3118=AVPR alive indication message V%d.%d
3119=SBC for PLC decoder failed %x %x
3120=pcmif_start: threshold %d, Mode %d, channel %d
3125=DMA: length %d continue x%x
3126=DMA: source size x%x source mode x%x
3127=DMA: dest size x%x dest mode x%x
3128=Cortex Non maskable interrupt
3129=Cortex Hard Fault
3130=Cortex Bus Fault
3131=Cortex unbinded interrupt
3132=DFC RX read ptr %x RX threshold
3133=DFC TX: initial read ptr %x next read ptr %x
3134=DFC TX after write from dmem write ptr %x initial read ptr %x
3135=DFC INIT: CH0 TX Region ptr %x CH0_TX write ptr %x
3136=DFC INIT: CH0 TX Region size %x
3137=DFC INIT: CH0 TX Region ptr %x CH0_TX write ptr %x
3138=DFC INIT: CH0 TX Region size %x
3139=DMA status %d , DMA MASK %d
3140=WBS_STOP %d
3141=Cortex Bus Fault
3142=Cortex unbinded interrupt
3143=WBS_START: message type %d state %d channel %d
3144=WBS: received start command even though started already.
3145=DFC TX buffer overrun. requested: %x available: %x
3146=DFC TX: not enough space in tx buffer. requested: %x available: %x
3147=PCM: CH0_RX_STATUS %x CH1_RX_STATUS %x
3148=PCM: CH0_TX_STATUS %x CH1_TX_STATUS %x
3149=DFC TX: TX buffer is underrun. Max room: 0x%x available: 0x%x
3150=DFC INIT: CH0 RX Region ptr %x CH0_RX write ptr %x
3151=DFC INIT: CH0 RX Region size %x
3152=DFC RX STATUS %x TX STATUS %x
3153=DFC INIT: SW WR PTR %x
3154=DFC TX SW WR Ptr %x
3155=PCM: RX read sw ptr before update %x hw write ptr before update %x
3156=PCM: RX read sw ptr after update %x hw write ptr after update %x
3157=PCM: CH0 RX read sw ptr before update %x, after update %x
3158=PCM: CH1 RX read sw ptr before update %x, after update %x
3159=DFC TX: Data loss indication - Length exceeded latency threshold
3160=HW 2 WB INTS: %x CH1_RX_STATUS %x
3161=SYNCH: header is not found
3162=SYNCH: illigal WBS state %x
3163=SYNCH: wbs state: %x, threshold: %x 
3164=SYNCH: header found where expected %x
3165=SYNCH: header found inside packet pos %x
3166=SYNCH: header not found inside packet
3167=SYNCH: sbc packet sent %x %x
3168=SYNCH: sbc packet recv %x %x
3169=SYNCH: rx threshold %x
3170=SYNCH: sbc packet recv %x %x after align
3171=SYNCH: start of packet pos %x rx_threshold %x 
3172=SYNCH: expected location %x found location %x
3173=SYNCH: to docoder %x %x
3174=SYNCH: cpy dest %x src %x 
3175=SYNCH: cpy length %x 
3176=SYNCH: Error: Header found withing a packet. skipping.. 
3177=SYNCH: partial_packet_pos value is: %x 
3178=INTER: 1: %x 2: %x
3179=INTER: 3: %x 4: %x
3190=SBC Decoder: Invalid header
3191=SBC Decoder: Crc error!
3192=SBC Decoder: Invalid channel mode
3200=FM_NARROW_START
3201=FM_NARROW_STOP
3202=FM: received start command even though started already.
3203=FM PCM: Reading from PCM rx to Dmem
3204=FM PCM: No Free Space in DFC TX buffer
3205=PLC initialize
3206=patch AVPR_16-8_STOP with PCM CLK on
3207=NO PLC threshold was 30, now = [%d], pl_counter = [%d]
3208=SBC encoder frame length = %d, Length = %d 
3209=RX interrupt - api buffer data amount=[%d], last threshold = [%d]
3210=SBC Decoder: H2 header found [0]=0x%x, [1]=0x%x 
3211=SBC Decoder: No H2 header found!!! [0]=0x%x, [1]=0x%x
3212=PL frame counter = %d %d
3213=PLC good frame after bad one, pl_counter = [%d], scale factor = [0x%x]
3214=PLC good frame finish handling, pl_counter = [%d], scale factor = [0x%x]
3215=PLC bad frame, packet loss[%d] bytes %d
3216=PLC bad frame, RX buffer has [%d] bytes, RX threshold now is [%d] bytes
3217=PLC main function PL = [%d], plc.isPL = [%d]
3228=SBC Decoder: out of sync - H2 header found at half packet, Channel: %d
3230=PCM TX buffer overrun. Channel: %d requested: %d available: %d
3231=AVPR Hard Fault: PC value at time of fault = 0x%.04X%.04X
3232=AVPR CPU Registers Dump follows (at c_avpr_hard_fault_handler context)
3233=ERROR: AVPR Unhandled Interrupt #%u
3234=AVPR_CVSD: Start CVSD connection, threshold is=%d, channel=%d
3235=AVPR_CVSD: stop CVSD connection
3236=AVPR CVSD: overrun in DFC TX buffer has occured, free space in buffer is: %d, channel %d
3237=AVPR CVSD: overrun in PCM TX buffer has occured, free space in buffer is: %d, channel %d
3238=AVPC CVSD: PCMI TX Almost Empty - Run PLC to fill PCMI TX buffer, Channel: %d
3253=*** AVPR ERROR: Hard Fault Exception in AVPR MCU. Details follows: ************************************
3254=Start rate convertor connection, threshold is=%d, channel=%d
3255=PCMI TX Almost Empty - Run PLC to fill PCMI TX buffer, Channel: %d
3256=SBC Decoder: out of sync - Two H2 headers found, Channel: %d
3257=SBC Decoder: out of sync - Bad packet received, Channel: %d
3300=A3DP SINK: Init. S I N K  O N  T H E  A I R !  E N J O Y   T H E   M U S I C
3301=AVPR R%d=0x%.04X%.04X
3302=A3DP SINK: Sampling frequency of the stream = %1, Flame Len = %d.
3303=A3DP SINK: channelMode = %1, The allocation method = %2.
3304=A3DP SINK: Number of blocks = %d, The number of subbands = %d.
3305=A3DP SINK: The number of channels = %d, bitPool = %d.
3308=A3DP SINK: Close Stream
3309=patch AVPR_16-8_STOP PCM CLK
3310=A3DP SINK: stop stream flush_flag %d
3311=A3DP SINK: configure pcm threshold: pcm_threshold = %d, pcm_mode = %d
3312=A3DP SINK: SBC Encoder: bytes encoded %d last array index written %d
3313=A3DP SINK: ipc_write_ptr = %d ,hdr->buf_wrap_state = %d
3314=A3DP SINK: read_ptr = %d ,end_of_buf_ptr = %d
3315=AVPR Stack Dump follows (current SP=0x%.04X%.04X)
3316=A3DP SINK: pcmif_threshold_handler free_space= %d ,threshold = %d
3317=A3DP SINK: pcmif_threshold_handler pcm_decode_buf.curr_ptr = %d ,PcmData_out.data = %d 
3318=A3DP SINK: pcmif_threshold_handler signaling to ARM7 to send L2CAP Flow ON. free space = %d, threshold = %d.
3320=A3DP SINK: Send start STREAMING to AVPR
3321=A3DP SINK: bit pool = %d 
3322=A3DP SINK: current_rx_seg->len = %d ,dma_index = %d
3323=A3DP SINK: L2CAP Len is higher than max L2CAP BUFFER
3324=AVPR Stack content at depth %d = 0x%.04X%.04X
3325=rate convertor: stop rate convertor connection
3326=rate convertor: ASSERT! received start command even though started already
3327=rate convertor: overrun in DFC TX buffer has occured, free space in buffer is: %d, channel %d
3328=rate convertor: overrun in PCM TX buffer has occured, free space in buffer is: %d, channel %d
3329=*** AVPR Hard Fault Dump end. AVPR MCU HALTED. ********************************************************
3330=AVDTP Header: version =%d, padding =%d
3331=AVDTP Header: csrcCount =%d, marker =%d
3332=AVDTP Header: payloadType =%d, sequenceNumber =%d
3333=AVDTP Header: timestamp = 0x%x, ssrc = 0x%x
3334=AVDTP Header: size =%d
3335=debug_d1 %d
3336=debug_d2 %d %d
3337=debug_d3 %d %d %d
3338=debug_d4 %d %d %d %d
3339=False data 0x%x, 0x%x, 0x%x, 0x%x
3400=pcm_rx_full_handler: mode %d, channel %d
3401=pcm_tx_empty_handler: mode %d, channel %d
3402=A3DP pcmif handler: hdr->read_ptr = %d ,hdr->buf_wrap_state = %d
3403=A3DP pcmif handler: write_ptr = %d ,end_of_buf_ptr = %d
3404=A3DP SINK: calc_occupied_space - ipc_write_ptr = %d ,hdr->buf_wrap_state = %d
3405=A3DP SINK: calc_occupied_space - read_ptr = %d ,end_of_buf_ptr = %d, ipc_occupied_space = %d
3406=A3DP SINK: IPC free_space= %d
3407=A3DP SINK: copy_l2cap_from_ipc_to_dmem  contiguous_bytes_in_ipc = %d, contiguous_bytes_in_dmem = %d, length_of_current_step = %d
3408=A3DP SINK: ipc_buffer_get_empty_space - ipc_write_ptr = %d ,hdr->buf_wrap_state = %d
3409=A3DP SINK: ipc_buffer_get_empty_space - read_ptr = %d ,end_of_buf_ptr = %d, free_ipc_space = %d
3410=sco_almost_full irq: mode = %d, channel %d
3411=A3DP SINK: copy_l2cap_from_ipc_to_dmem L2CAP Length = %d , read ptr = %d
3412=A3DP SINK: bytes Decoded =%d, bytesToDecode =%d, PCM data len =%d
3413=hw_src_handler irq: interrupt_status = 0x%x
3500=TCXO to FREF switch completed. Detected FREF = %d
3501=GPS Powered on
3502=Cortex reset handler
3503=GPS Power off command received
3504=Powering GPS on
3505=gps_shared_interface_copy_to_shared_interface_done
3506=GPS Send number of completed packets
3507=GPS Shared interface interrupt handler
3508=Cortex data abort
3510=H4 SPI: GPS Channel 9 Header detected
3511=Outbound GPS PACKET
3512=GPS Packet arrived while GPS is not supported
3513=AVPR parameters logging test 0x%.04X%.04X
3584=Idle task check point
3585=ULP TX: handle 0x%x, tx_length %d, pb_flag %d, last_sync %d
3586=ULP RX: handle 0x%x, tx_length %d, host_flow_enabled %d, free_up_pkts %d
3588=ULP RX: Complete. p_wb_ipc_packet_descriptor %x, count %d
3596=AFH merged map contains %d good channels
3597=GPS Packet bytes: 0x%x, 0x%x, 0x%x, 0x%x
3598=GPS Shared interface rx packet handler
3599=GPS Shared interface TX packet
3600=wb_scan_start_instance: state %d, interval_start time = %d, accumulated_time %d of %d
3601=wb_scan_abort_instance: state %d, lmac_status %d, %d of %d done
3602=wb_connect_start_instance: state %d, interval_start time = %d, accumulated_time %d of %d
3603=wb_connect_abort_instance: state %d, lmac_status %d, %d of %d done
3604=wb_scan_scheduling: BTB Counter: %d, accumulated_run_time %d, time_to_interval %d, available frames %d
3605=wb_connect: scheduling. priority %d, phy priorty %d, reject count %d
3607=ipc_mailbox_enqueue %1 (%d)
3608=BEL SCAN B2B: time %d, next %d, PS %d, IS %d
3609=wb_scan_start_instance: PS %d, IS = %d, 2b2 %x count %d
3610=LE SCAN calc ratio: LE %d, other %d, R = %d, D = %d
3611=LE SCAN B2B: LE %x, R = %d, le_smaller %d
3612=wb_connect_scheduling: BTCLK %d, accumulated_run_time %d, time_to_interval %d, available frames %d
3616=ble connection: select_current_running: connection handle %d, priority = %d, Number of colliding connection = %d
3617=ble connection: Schedule from btclk %d, pt %d ,to bt: %d, last SYNC time pt %d
3618=ble connection: Late Triggering. Event succeeded - %d
3619=ble connection: CONNECTION_STATE_SCHEDULING. frames_until_event_start %d, available_frames %d, fbf start time %d,next_frame_bt_clock %d
3621=ble connection: schedule LE handle 0x%x, freq %d, fbf priority %d
3622=ble connection: start_instance on time %d,%d
3623=ble connection: abort_instance on time %d,%d, connection state =%d, lmi_status = %d
3624=ble connection: last_activity_handler successful_tx_rx_exchange =%d, number of running conn =%d, fbf priority =%d,
3625=ble connection: FBF scheduling algorithm state %d. next frame BTCLK %d, Start time BTCLK %d. Next req triggering %d
3626=ble connection: int Handler.BLE Handle 0x%x, new start time %d, fbf_priority %d
3627=ble connection: CHECK LSTO event_start_time %d, last_lsto_clear_time %d, interval %d, timeout %d
3628=ble connection: Slave RX window width %d [usec]. Total window size %d [frames] slave anchor %d no_sync_time %d
3629=ble connection: select_current_running: frames_until_event_start %d, connection handle %d, nearest_schedule = %d, nearest_schedule_in_frames = %d
3630=ble connection: next scheduling anchor point %d , FBF bt_clk_freeze %d , frames_until_event_start %d, fbf_priority %d
3631=ble connection: calc_synch_time_margin: num_of_acl_active_connections %d, Start Time %d, synch_time %d, frames_before %d
3632=wb_is_ready_to_deep_sleep: we have BLE activity in FBF. FBF last scheduled activity id %d.
3633=lm2um_perform_command %1 (%d)
3634=um2lm_process_event %1 (%d)
3635=wb_is_ready_to_deep_sleep: BLE GO TO DEEP SLEEP .%d
3636=ble connection: interval multiplier: %d . high_throughput_flag: %d . fbf_priority: %d . original interval: %d
3637=ble connection: store_last_event_params rssi_dbm = %d , snr = %d, RSSI th = %d, SNR th = %d
3638=FW Retention: Number of regs that needed restore: %u
3639=ble connection next anchor: handle 0x%x, event_time %d.%d, channel %d
3640=scheduling_algorithm :available_frames = %d, lmac_status = %d, event_duration= %d, connection_handle = %d
3641=scheduling_algorithm :event_start_time = %d, nearest_schedule_bt_clk = %d, connection state =%d, calc_new_event_duration =%d
3643=Enable Phy PM succeeded
3644=Disable Phy PM succeded
3645=running calibration type: %d, calibration index: %d, calibration state: %d
3646=ACL scheduling alg: LBTC %d, lc_handle %d, skip_BE %d, skip_G %d
3648=wb_adv: Late trigger wakeup %d
3649=wb_adv: start_time->btclk %d ,start_time->pt %d, stop_time->btclk %d ,stop_time->pt %d
3650=wb_adv: starvation cnt %d, available frames %d, BTCLK %d, next_event_duration %d
3651=wb_adv: Abort Handler called. State %d
3652=wb_adv_algo: State + 1000 status %d, result %d, duration %d, available_frames %d
3653=wb adv: abort_instance on time %d,%d, adv state =%d
3654=wb adv: next scheduling anchor point %d , FBF bt_clk_freeze %d , synch_start_time %d, frames_until_event_start %d
3664=BT block event received
3666=Timer %x Expired, BT Clock %d
3667=LM Task Message 0x%x received
3668=lc_fbf_engine: L_pt_freeze %d, Virtual_pt_freeze %d, domain %d, mutislot count %d
3669=lc_fbf_engine: L_BTCLK %d,VIRTUAL_BTCLK %d, ACTIVITY: priority and domain %d, sanity %d
3670=RSSI: scheduling alg : scan time %d, current time %d, next_required_scheduling %d, available_frames %d
3671=RSSI: scheduling do called
3672=BLE AFH Trigger %d, good_sync %d, no_sync %d
3675=irq_remote_avpr_src_handler 0x%x
3676=WLAN coex INT handler is_wlan_ready %d, (WLAN active %d), count %d
3677=TOP INT handler (top_src_int 0x%x)
3678=irq_hw_src_handler (0x%x)
3679=lc_gemini_pre_scan_activity: activity %d, block 0x%x, PS counter %d, IS counter %d
3680=ACL TX data: Handle 0x%x (lc_handle %d), data length %d, hci_hdr 0x%x
3681=lc_fbf_engine: Trigger next to time: packet_timer_config LSB=0x%x MSB=0x%x %d %d
3684=ACL Data throughput : handle %d, tx_result %d, rx_result %d, elapsed_frames %d
3686=WARNING: lc_gemini two or more activities bits are high: %d,mask low 0x%x,mask high 0x%x
3688=hcid_find_bb_pkt: bb_pkt_len %d,selected_length %d, packet_index %d,  current_allowed_packet_types 0x%x 
3689=MWS FRAME Alignment: curr_error %d,avg %d, max %d, caller %d
3690=MWS_FRAME_SYNC: elaped %d, cur_PT %d, GCM_PT %d, error %d
3691=FRAME_SYNC error: FS_PT %d, TARGET_PT %d, error %d, avg %d
3692=MWS_FRAME_SYNC: L_count %d,wrap %d, L_wrap %d, T_on %d
3693=loading %d delta to PT 
3694=update time error: curr %d, old %d, step %d
3695=loading %d delta to PT , timestamp %d, %d, error %d
3696=scan - connect activity_start: activity %1 (%d)
3697=scan time grant: start btclk %d,pt %d, end btclk %d,pt %d
3698=scan_activity_abort: self %d, activity %d ,clk %d, pt %d
3699=scan_get_rx_buffers: old %x, p_rx_packet %x, used %d, free %d
3700=scan: clean_rx_buff: p_rx_packet %x, used %d, free_count %d
3701=scan rx header completed, pkt_type %x,rx_stage %d, sync time: btclk %d, pt %d
3705=SCAN RX TIMEOUT,state %x, source %x
3706=sending CONN_REQ with: win_offset =%d, connect_req_time.pt =%d ,connect_req_time.btclk =%d t_conn =%d
3707=scan: send ADV adv_desc_buff %x, p_rx_scan %x, packet_type %d, RSSI %d [dBm]
3708=SCAN SM state %x
3710=sending CONN_REQ to address ..:%x:%x:%x on ch %d
3711=run filter policy: ADV %d, SCAN_RSP %d, Threshold %d, scan_type %d
3712=connection_activity: ABORT. freq indx : %d ,Rx packets num %d state %d
3713=connection_activity: CONNECTION ESTABLISHED %d
3714=connection_activity: TX COMPLETE. llid: %d ,sn: %d ,nesn: %d ,md:% d
3715=connection_activity: END. freq indx : %d, rx packets num %d ack state %d
3716=connection_activity: TX PREPARE. Last RX packet llid :%d ,sn: %d ,nesn: %d ,md: %d
3717=connection_activity: HEADER RX PREPARE. rx enc state - %d, windy len [usec] %d
3718=connection_activity: RX TIMEOUT. current bt: %d,pt: %d
3720=enc_packet_counter_rx handle 0x%x, MSB %d, LSB %d, dummy %d
3721=enc_packet_counter_tx handle 0x%x, MSB %d, LSB %d, dummy %d
3722=testmode_activity_state_machine: type %d, packet_type %d, state %d
3727=pt_offset_from_local: domain_to_track %d, offset %d, LBTC %d, step %d
3728=activity_core_notify_wlan calling_source %d, caller_phase %d, caller_priority %d, freq_index %d)
3729=Mailbox Recceived: %1, BTCLK %d, PT %d
3730=Mailbox Finish: %1
3732=ll_connection_tx_start: Handle =  %d , ctrl_payload_length = %d, payload[0] = 0x%x, payload[1] = 0x%x
3733=CRC ERROR : header : 0x%x ,length : 0x%x ,Calculated CRC : 0x%x ,Recevied CRC : 0x%x
3734=Received high priority interrupt: source=%x, activity_id=%d,%d
3735=mini_sync_finished_activity time BT %d PT %d CURRENT RUNNING %3,CURRENT PENDING %4
3736=Activity %1 started running
3737=ANT RX TEST : total pkts %d, sync_valid %d, PHY_valid_ind %d, CORR_bits %d
3738=MS_register: new %d, running %d, pending %d
3739=MS IMMEDIATE register: current time BTCLK %d, PT %d , activity START BTCLK %d, PT %d
3740=MS register activity %d to time :BTCLK %d PT %d
3741=%1 activity aborted time BT %x PT %x
3742=Mini sync reception time btclk:%d , packet_counter:%d activity START BT:%d,PT:%d
3743=Mini sync activity:PENDING ID = %d, RUNNIG ID = %d
3744=Advertise - header received : type %x , length : %x , BTCLK %d, PT %d
3745=Advertise activity started. Channel map %d, ADV packet type %d, SCAN RES packet type %d
3746=ADV RCV SCAN_REQ: discoverable %d, addr_to_me %d, type match %d, filtering_policy_passed %d
3747=Advertise tx: channel %d, state %d, BTCLK %d, PT %d
3748=Advertise SM %d
3749=Advertise - reception timeout on channel %d, btclk %d, pt %d
3751=Aborting advertise activity: state %d, self %d, id %d, status %d
3755=Advertise LTE Update channel maps; local_map: %d, global_map: %d, global_lte_map: %d
3756=Nike Plus scan FBF scheduling:  frames_to_start = (%d), time_grant_end = (%d), time_grant_start = (%d), time_to_end_of_window = (%d) 
3757=Nike Plus CRC problem: Received CRC = 0x%X, Calculated CRC = 0x%X
3758=NIKE_PLUS_SCAN SM state %d
3760=BSC decryption:bad MIC! received - %x, calculated - %x, bad counter - %d, good counter - %d
3761=BSC decryption:packet type %d, packet length %d, rx_seg %x
3763=BSC %1, start time-BTCLK:%d PT:%d. Wakeup BTCLK:%d
3764=*** WARNING *** received packet from bb_handle %d, received lc_handle %d, packet type %d, length %d
3765=BSC %1 payload counter: lc_handle %d, counter 0x%.8x%.8x
3766=BSC %1 B0&B1 vectors:
3776=Sleep: wakeup after fast (BT clock): %d, (pt): %d
3777=Sleep: set wakeup timer to (BT clock): %d
3778=ACL: VCD %d, piconet %d, frames since last sync: %d, occupation_flag %d
3779=ACL Not Scheduled: VCD %d, piconet %d, frames since last sync: %d
3780=Sleep: system woke up by source: %x.
3781=FBF sanity failed: reason %d, last Type %d, block %d, eSCO %d
3782=lc_power_control_power_algorithm RSSI = %d , HEDER_SNR = %d , PAYLOAD_SNR = %d, Handle = %d
3783=lc_power_control_power_algorithm Detection = %1
3784=Local clock align - no shift: active 0x%x, HEC 0x%x, Soft_MAC 0x%x,lc_handle %d
3785=MWS coex: removed %d channels from aggressor channel map 
3786=MWS coex: removed %d channels from victim channel map 
3787=MWS low priority RT MSG: caller_id %d, status 0x%x,BTC %d, PT %d
3788=MWS high priority RT MSG: caller_id 0x%x, status 0x%x,BTC %d, PT %d
3789=MWS transmit RT MSG: msg_type 0x%x, msg_bits 0x%x,BTC %d, PT %d
3790=MWS coex RDX processing: value 0x%x,timestamp %d, pending %d
3791=int_handler_port_%d_TIMER%d status 0x%x, MWS_status 0x%x
3792=TL-, H4 Protocol, h4_receive_handler() - trigger_reason = %d
3793=TL - Packet Type is %x, length=%d
3794=H4: GPS Channel 9 Header detected
3795=TL-, h4_receive_handler() - bytes in FIFO = %d, expected = %d
3796=TL-, H4 Protocol, h4_send_packet_to_host() - p_packet = 0x%x
3797=TL-, H4 Protocol, h4_compose_and_send_script_to_host()
3798=TL-, h4_dma_interrupt_handler. irq_status = 0x%x
3799=TL-, host_interface_uart_h4_interrupt_handler. irq_status = 0x%x
3808=llr initiator : resending packet
3809=llr initiator: packet sent: encrypted? %d, debug_counter=%d
3810=llr initiator: sending 1st slave packet: lt_addr=%d, BD_ADDR=%.6x%.6x
3811=llr target : resending packet
3812=llr target: packet sent: encrypted? %d, debug_counter=%d
3813=llr target: beacon sent: NEW_LT_ADDR=%d, CLOCK=0x%x, BD_ADDR=%.6x%.6x
3814=llr target: packet received: encrypted? %d, debug_counter=%d
3815=llr target: received 1st slave packet: lt_addr=%d, BD_ADDR=%.6x%.6x
3816=llr initiator: packet received: encrypted? %d, debug_counter=%d
3817=llr initiator: beacon received: NEW_LT_ADDR=%d, CLOCK=0x%x, BD_ADDR=%.6x%.6x
3818=llr target: deallocated unused lt_addr: %d
3819=llr target: allocated free lt_addr: %d
3820=llr: killing phyif timer #%u, at point #%u
3821=llr: setting phyif timer #%u-%u, at point #%u
3822=llr: btc::pt curr = 0x%x::%u, new_sched = 0x%x::%u
3823=llr target: peer context found? %d, context index = %d, saved lt_addr = %d
3824=llr target: got trigger at llr channel #%d (%d MHz)
3825=llr: received HEC Error. Ignored? %d
3826=llr: received CRC Error. Ignored? %d
3827=llr initiator: Trigger started. Triggering master with BD_ADDR=%.6x%.6x at llr channel #%d (%d MHz)
3828=llr initiator: Trigger stopped.
3829=llr initiator: Sync started.
3830=llr initiator: Sync stopped.
3831=llr initiator: Scanning, interrupt_status 0x%x 
3832=llr lc initiator: Allocated virtual clock domain #%d, piconet-id=%d
3833=llr lc initiator: Virtual clock domain #%d deallocated
3834=llr lc: stop, Unsupported initial state (%d)
3835=llr lc: stop, state_on_exit=%d
3836=llr lc: start, Unsupported initial state (%d)
3837=llr lc: start, module_id=%d
3838=llr lc: start, virtual clock allocation failed!
3839=llr fbf target: scheduling algorithm, no available frames
3840=llr lc: interrupt handler, module_id=%d
3841=llr lc: interrupt handler, return_event_type=%d, final_state=%d
3842=llr fbf initiator: late triggering, state=%d
3843=llr fbf initiator: abort handler, state=%d
3844=llr fbf initiator: last scheduled, state=%d
3845=llr fbf initiator: scheduling do, state=%d
3846=llr fbf initiator: scheduling algorithm, state changed from %d to %d
3847=llr fbf target: abort handler, state=%d
3848=llr fbf target: last scheduled, state=%d
3849=llr fbf target: scheduling do, state=%d
3850=llr fbf target: scheduling algorithm, next_required_triggering=%d frames
3851=llr fbf target: scheduling algorithm, state changed from %d to %d
3852=llr lc: abort instance, state changed from %d to %d
3853=llr lc: start instance, Unsupported initial state (%d)
3854=llr lc: start instance, module_id=%d
3855=llr lc: stop, module_id=%d
3856=llr fbf initiator: scheduling algorithm, no available frames
3857=Sniff Calc instance Priority: Priority: %d, Frames From Last Synch: %d , Interval: %d , Handle: %d
3858=Sniff_slave: do - Clock: %d, Windy state:%d,,sch_type: %1 ,Clock domain: %d
3859=Sniff_slave: algo - Clock:%d,lc_handle: %d,available_slots: %d
3860=Sniff_slave: Last - Clock:%d,lc_handle: %d, multislot_counter: %d
3866=acl_check_sync_validity: caller_id: %d , lc_handle: %d
3867=Sleep: Timer Check Sleep conditions disallowed reson %d, sleep_mode 0x%x
3868=Sleep: FBF sleep check deep_sleep_possible=%d, diff=%d, BT_value=%d, PT_value=%d
3869=Sleep: BT Check Sleep conditions disallowed reson %d, sleep_mode 0x%x
3870=Sleep: go to deep sleep disallowed by %1
3871=Sleep: Check conditions disallowed deep sleep by %1
4001=listen arbitration - polling restart: selected=%d, active_listen_path=%1
4002=listen arbitration - rx data: hw_personality=%d, personality=%d, active_listen_path=%1, recorded_path=%d
4003=listen arbitration - trying to enable DEGRANTED personality %1 grant_counter=%d
4004=listen arbitration - check if polling restart: start_byte=0x%x, length=%d
4005=listen arbitration - polling restart result: active_listen_path=%1
4006=listen arbitration - switch listen path: org_path=%1, active_path=%2
4007=listen arbitration - switch listen path: reset all grant state
4008=listen arbitration - increment polling restart: personality %1, polling_restart_counter=%d, grant_state=%2
4009=listen arbitration - grant_state changed: personality %1 grant_state=%2
4010=listen arbitration - set_hide_and_freeze: hw_personality %d hide=%d freeze=%d
4011=dclb_wi_rx_data: length=%d, start_byte=0x%x, dclb_wi_iso_dep_flag=%d, detected_technology=%d
4012=listen arbitration - switch listen path: reset tech %d for all hosts
4013=listen arbitration - switch listen path immediately to %1
4032=NFC-DEP: nfc_dep_init: state %1, bitrate %2
4033=NFC-DEP: protocol init
4034=NFC-DEP: receive_error: state %1
4035=NFC-DEP: protocol receive: state %1, cmd1 0x%.2x, cmd2 0x%.2x
4036=NFC-DEP: protocol receive_error: xchg_state %1
4037=NFC-DEP: protocol send: state %1 turn_to_send %d
4038=NFC-DEP: protocol close:
4039=NFC-DEP: protocol check presence: turn_to_send %d
4040=NFC-DEP: PSL_REQ was sent
4041=NFC-DEP: DSL_RES was sent
4042=NFC-DEP: RLS_REQ was sent
4043=NFC-DEP: Received DSL_RES
4044=NFC-DEP: Received PSL_RES
4045=NFC-DEP: Received RLS_RES
4046=NFC-DEP: check_a_frame: NFCA_SB - 0x%x, len %d, byte count %d
4047=NFC-DEP: check_f_frame: len %d, byte count %d
4048=NFC-DEP: set_header: %.4x:%.4x:%.4x:%.2x
4049=NFC-DEP: Received DSL_REQ
4050=NFC-DEP: Received PSL_REQ
4051=NFC-DEP: Received PSL = BRS 0x%x, FSL 0x%x
4052=NFC-DEP: Received RLS_REQ
4053=NFC-DEP: PSL RES was sent
4054=NFC-DEP: Transmit RLS RES
4055=NFC-DEP: nfc_dep_get_pdu_type PFB = 0x%x
4056=NFC-DEP: protocol information frame: %1
4057=NFC-DEP: protocol handle ack frame: %1
4058=NFC-DEP: protocol handle supervisory atn frame: %1
4059=NFC-DEP: protocol handle supervisory rtox frame: pfb 0x%x, rtox 0x%x, rtox_request 0x%x
4060=NFC-DEP: protocol handle supervisory rtox frame: %1
4061=NFC-DEP: protocol transmit: PFB type - %1
4062=NFC-DEP: protocol_transmit: %.2x:%.2x:%.2x:%.2x
4064=ISO-DEP: nfc_iso_dep_init
4065=ISO-DEP: receive_error: state %1
4066=ISO-DEP: End Session
4067=ISO-DEP: send ATS -  TL- %.2x, T0- %.2x, TA(1)- %.2x, TB(1)- %.2x
4068=ISO-DEP: send RATS -  %.2x:%.2x
4069=ISO-DEP: handler RATS - %.2x:%.2x
4070=ISO-DEP: Received ATS -  TL- %.2x, T0- %.2x, TA(1)- %.2x, TB(1)- %.2x
4071=ISO-DEP: protocol init
4072=ISO-DEP: protocol rw receive %1
4073=ISO-DEP: protocol rw receive error
4074=ISO-DEP: protocol ce receive byte_count %d
4075=ISO-DEP: protocol send: turn_to_send %d
4076=ISO-DEP: protocol rw handle i block %1
4077=ISO-DEP: protocol rw handle r block %1
4078=ISO-DEP: protocol rw handle s block %1 wtx - %d
4079=ISO-DEP: Transmit Deselect - PCB %.2x
4080=ISO-DEP: PPS has arrived. The value is: %d
4081=ISO-DEP: NFCB Reader activation: Init - Send ALLB_REQ/SENSB to wake up the target
4082=ISO-DEP: NFCB Reader activation: Init - Target is already active Send ATTRIB_REQ
4083=ISO_DEP: NFCB Reader ATTRIB RES - MBLI&DID=0x%.2x, higher layer response len %d byte
4084=ISO-DEP: Transmit PPS, PPSS : 0x%.2x , PPS0 : 0x%.2x, PPS1 : 0x%.2x, Complience:0x%.2x
4085=ISO-DEP: ATTRIB Sent: req_start_byte - %.2x, PUPI - %.8x, Param1 - %.2x, Param2 - %.2x
4086=ISO-DEP: ATTRIB Sent: Param3 - %.2x, Param4 - %.2x, higher level len %d, first byte - %.2x
4087=NFC DEP: Target activation: Receive, ATR_REQ-> HDR -0x%.4x, NFCID -0x%.8x%.8x%.2x
4088=NFC DEP: Target activation: Receive, ATR_REQ-> DID -0x%.2x, BS -0x%.2x, BR -0x%.2x, PP -0x%.2x
4089=NFC DEP: Target activation: Send ATR_RES-> HDR -0x%.6x, NFCID -0x%.8x%.8x%.2x
4090=NFC DEP: Target activation: Send ATR_RES-> DID -0x%.2x, BS&BR -0x%.4x, TO -0x%.2x, PP -0x%.2x
4091=NFC DEP: Initiator activation: Receive, ATR_RES-> HDR -0x%.4x, NFCID -0x%.8x%.8x%.2x
4092=NFC DEP: Initiator activation: Receive, ATR_RES-> DID -0x%.2x, BS&BR -0x%.4x, TO -0x%.2x, PP -0x%.2x
4093=NFC DEP: Initiator activation: Send ATR_REQ-> HDR -0x%.6x, NFCID -0x%.8x%.8x%.4x
4094=NFC DEP: Initiator activation: Send ATR_REQ-> DID 0x%.2x, BS&BR 0x%.4x, PP 0x%.2x
4095=DEP: protocol delete buffer
4096=RF transmit: len %d
4097=NERD is activated
4098=NERD is disabled
4099=RF_get_collision: CLF_STA_COL(0x142) 0x%x, collision byte 0x%x, collision bit 0x%x
4100=AGC is activated
4101=AGC is disabled
4102=ISO-DEP: transmit (pcb:wtx) - (%.2x:%.2x)
4103=NFC RF - %1
4104=NFC-DEP: protocol ce receive error
4105=ISO-DEP: protocol ce receive error
4107=NFC FDT calibration params. Process - %d, agc_state - %d, correction - %d
4108=NFC Smart Sense scan: result=0x%x, reference=0x%x
4109=NFC Smart Sense scan: reference=0x%x
4111=NFC Smart Sense notify: Initial_state=%d state=%d found=0x%x counter=%d
4112=NFC FDT calibration params. Field Level = %d fdt mode = %d
4113=NFC rf field low detection: carrier detect disable in state = %1
4114=Carrier Detect : AGC state = %d ,agc Ref = %d, Fdet = %d 
4115=ISO-DEP send Rnck: FWI=0x%x, WTXM=0x%x
4116=PATCH - Poll timer expired : protocol =0x%x, mode=0x%x, sof_flag=0x%x, rx_sof_stat=0x%x
4128=SWP-ACT: Too many activation retries, bailing out!
4129=SWP: Deactivate(%1) (%d)
4130=SWP-ACT: SYNC-ID OK! UICC SYNC_ID = [0x%x]. ID ref data = [0x%x]
4131=SWP-ACT: SYNC-ID Mismatch! Enter to HCI INHIBITED Mode. SYNC_ID = [0x%x] ID ref data = [0x%x]
4132=SWP-ACT: sending ACT_POWER MODE (FULL)
4133=SWP-ACT: Start SHDLC-init
4134=SWP-ACT: ACT-READY received! Start SHDLC-init
4135=SWP-ACT: Bad ACT-SYNC received!(llc[0x%x],len=%d) sending ACT POWER MODE (FULL+FR)
4136=SHDLC: sending U-RSET(%d)
4137=CLT: Received CL_GOTO_INIT
4138=CLT: Received CL_GOTO_HALT
4139=SHDLC: U-frame RSET received. window size=%d
4140=SHDLC: Sending U-frame UA
4141=SHDLC: Retransmit I-frame, frame_number=%d
4142=SHDLC: Sending I-frame: NS=%d Len=%d
4143=SHDLC: U-frame UA received
4144=SHDLC: I-frame received: NS=%d NR=%d
4145=SHDLC: Sending S-frame RR: NR=%d
4146=SHDLC: Sending S-frame REJ: NR=%d
4147=SHDLC: Sending S-frame RNR: NR=%d
4148=SHDLC: Sending S-frame SREJ: NR=%d
4149=SHDLC: S-frame RR received: NR=%d
4150=SHDLC: S-frame REJ received: NR=%d
4151=SHDLC: S-frame RNR received: NR=%d
4152=SHDLC: S-frame SREJ received: NR=%d
4153=nfc_swp_hw: BOC Status Interrupt 0x%x , BOC FSM state - 0x%x
4154=SWP-ACT: %1 ACT Done! Wait for CLT/SHDLC
4155=SHDLC: Sending I-frame: 0x%.2x
4156=SHDLC: Receiving I-frame: 0x%.2x
4157=SHDLC: Sending I-frame: 0x%.2x 0x%.2x
4158=SHDLC: Receiving I-frame: 0x%.2x 0x%.2x
4159=SWP: No path to deep sleep is enabled. Proactive=%d, Extended resume=%d
4160=nfc_interrupt_handler_high_priority_task: massage =0x%x
4161=nfc_interrupt: CLF Status Interrupt 0x%x , Target FSM state (0x6E) - %1
4162=nfc_timer_high_priority_kill_timer: id (%d)
4163=nfc_timer_high_priority_set_timer: id (%d), offset (%d)
4164=nfc_timer_high_priority_set_timer: timer0=(%d), timer1=(%d), closest_timer=(%d), elapsed_time=(%d)
4165=nfc_osa_send_msg (%d) , dest_context (%d)
4166=Technology Detection: Enter
4167=Current Pollable Technologies: 0x%x, tech found list:0x%x
4168=nfc_interrupt: Target Interrupts -  Target sub mask (0x150) 0x%x
4169=nfc_interrupt: Target Interrupts -  active personality (0x13F) 0x%x, active technology 0x%x
4170=nfc_interrupt: RX Frame Interrupts -  Rx sub mask (0x7E) 0x%x, Rx status (0x6A)0x%x
4171=HW version is: %1
4172=nfc_interrupt: RX byte_count - %d
4173=nfc_interrupt: TX Frame Interrupts - Tx sub mask (0x15C) 0x%x
4174=Timer 0x%x Expired
4175=nfc_osa_allocate_buffer (%d)
4176=nfc_osa_enqueue (p_buf 0x%x)
4177=nfc_osa_dequeue (p_buf 0x%x)
4178=nfc_timer_high_priority_handler: elapsed_time (%d), closest_timer (%d), timers_expired (0x%x)
4179=high_priority_timers: timer (%d) Expired
4180=nfc_timer_dep_set_value: id (0x%x), offset (%d)
4181=nfc_timer_dep_kill_timer: id (0x%x)
4182=OSA_BUF_init_nfc_rx_data_pool (%d)
4183=nfc_transport_upwards_packet_done: release address 0x%x, pool_id=%d
4184=NFC Auto-Detect Technology: %1
4185=NFC GUARD TIMER EXPIRED, timer state = %1
4187=nfc_deep_sleep_callback: Sleep disabled! POLL_MODE[%d], nfc_listen_is_active[%d], prevent_sleep_after_field_timer[%d], nfc_swp_is_active[%d]
4188=nfc_deep_sleep_callback: Sleep disabled! nfc_sase_manager_is_active[%d], high_priority_timer_active[%d], boc_is_running[%d]
4189=VS HCI Persistent -Store buffer ready
4190=VS HCI Persistent -Store buffer allocation failure
4192=DCLB: interrupt status 0x%.2x
4193=DCLB: interrupt received SE_1 len %d, value 0x%.2x
4194=DCLB: interrupt received SE_ACK len %d, value 0x%.2x, calc bcc 0x%.2x
4195=nfc_swp_hw: BOC FSM state changed after freezing. RESET BOC. BOC FSM state - 0x%x
4224=nfc_swp_protocol_activate: Activation is postponed! (Reactivation timer is running) [%1]
4225=nfc_swp_protocol_configure_boc: Activation is postponed! (Reactivation timer is running) [%1]
4226=HCI response from DH -> for a pending response to UICC
4227=HCI Update Host List, host_id=%d
5000=SLIMbus (5000): SLIMbus HCI Transport restored
5001=SLIMbus (5001): SMR: received message with unsupported MC (0x%X)
5002=SLIMbus (5002): SMR: received message, MC = 0x%X, destination: %u
5003=SLIMbus (5003): SMR: device %u received ASSIGN_LOGICAL_ADDRESS or CHANGE_LOGICAL_ADDRESS, LA = %u
5004=SLIMbus (5004): SLIMbus initialized
5005=SLIMbus (5005): Found Message Sync
5006=SLIMbus (5006): SLIMbus IRQ (All triggered IRQs) 0x%X
5007=SLIMbus (5007): SLIMbus IRQ (Currently handled) 0x%X
5010=SLIMbus (5010): SMT_QUEUE is full. TX Message dropped
5011=SLIMbus (5011): Adding message to SMT_QUEUE. SrcDevIdx = %u, MC = 0x%X
5013=SLIMbus (5013): SMR: device %u received CONNECT_SOURCE or CONNECT_SINK, PN = %u, CN = %u
5014=SLIMbus (5014): Opened RX (sink) channel, PN = %u (Port Index = %u), CN = %u
5015=SLIMbus (5015): Opened TX (source) channel, PN = %u (Port Index = %u), CN = %u
5016=SLIMbus (5016): SLIMbus HCI initialized
5017=SLIMbus (5017): SLIMbus Audio initialized
5018=SLIMbus (5018): SLIMbus module turned off
5019=SLIMbus (5019): SLIMbus module turned on
5020=SLIMbus (5020): SLIMbus DCR FIFO Timeout expired
5021=SLIMbus (5021): Unhandled IRQ
5022=SLIMbus (5022): Data Overflow
5023=SLIMbus (5023): Data Underflow
5024=SLIMbus (5024): SMR Underflow
5025=SLIMbus (5025): Message too long - message ignored
5026=SLIMbus (5026): SMT Overflow
5027=SLIMbus (5027): SMT Underflow
5028=SLIMbus (5028): HCI RX channel inactivated
5029=SLIMbus (5029): HCI TX channel inactivated
5030=SLIMbus (5030): Unexpected error (%u)
5031=SLIMbus (5031): SMR MC_TX_COL
5032=SLIMbus (5032): RECEIVED_RECONFIGURE
5033=SLIMbus (5033): FL_INFO = 0x%X
5034=SLIMbus (5034): FR_INFO = 0x%X
5035=SLIMbus (5035): SMT_INFO = 0x%X
5036=SLIMbus (5036): SMR_INFO = 0x%X
5037=SLIMbus (5037): DCT_INFO = 0x%X
5038=SLIMbus (5038): DCR_INFO = 0x%X
5039=SLIMbus (5039): DCT_INFO_DAP(%u) = 0x%X
5040=SLIMbus (5040): DCR_INFO_DAP(%u) = 0x%X
5041=SLIMbus (5041): Packet's byte #1 = 0x%X
5042=SLIMbus (5042): Packet's header byte: 0x%X
5043=SLIMbus (5043): GPS Packet's header byte: 0x%X
5044=SLIMbus (5044): FlushGPS Packet's header byte: 0x%X
5045=SLIMbus (5045): HIF Packet's header byte: 0x%X
5046=SLIMbus (5046): FlushSLEEP Packet's header byte: 0x%X
5047=SLIMbus (5047): Entering to_or_th func with packet type pre-set to 0x%X
5048=SLIMbus (5048): DMA status when entering to_or_th is %u, DCR interrupt enable is %u
5049=SLIMbus (5049): Respective registers' values are 0x%X, 0x%X
5050=SLIMbus (5050): Sending packet of type: %u
5051=SLIMbus (5051): Configured RX DMA to fetch %u bytes
5052=SLIMbus (5052): DMA Transfer Finished
5053=SLIMbus (5053): DMA Transfer Finished (closed loop)
5054=SLIMbus: DTR is: 0x%X, 0x%X, 0x%X, 0x%X
5055=SLIMbus: (5055):Delay Active!
5056=SLIMbus: (5056):Delay Activeated...
5059=SLIMbus (5059): Configured RX DMA to fetch %u bytes
5060=SLIMbus (5060): DMA Fifo Length =%u, packet bytes:0x%X (before adding new script)
5070=SLIMbus (5070): Sending new message:
5071=SLIMbus (5071): SMT Byte: 0x%X
5073=SLIMbus (5073): DCT DATA_TX_COL
5074=SLIMbus (5074): DCR DATA_TX_COL
5075=SLIMbus (5075): SMT MC_TX_COL
5080=SLIMbus (5080): Disabling RX DMA
5082=SLIMbus (5082): Not all header received
5083=SLIMbus (5083): RX DMA Enabled
5084=SLIMbus (5084): FS Lost
5085=SLIMbus (5085): SFS Lost
5086=SLIMbus (5086): MS Lost
5087=SLIMbus (5087): Reconfigured!
5088=SLIMbus (5088): SLIMbus HCI Transport ready
5100=SLIMbus (5100): Temp Debug
5101=SLIMbus (5101): Temp Debug
5102=SLIMbus (5102): Temp Debug
5103=SLIMbus (5103): Temp Debug
5104=SLIMbus (5104): Temp Debug
5105=SLIMbus (5105): Temp Debug
5106=SLIMbus (5106): Temp Debug
5107=SLIMbus (5107): Temp Debug
5108=SLIMbus (5108): Temp Debug
5109=SLIMbus (5109): Temp Debug
5110=SLIMbus (5110): Issuing DTR: SRC 0x%X, DST 0x%X, LEN %u
5111=SLIMbus: DTR is: 0x%X, 0x%X, 0x%X, 0x%X
5112=SLIMbus: RX DMA status: %u
5113=SLIMbus: (location: %u) DCR_STATUS.RD_LEVEL: %u
5114=SLIMbus: (location: %u) byte read: %x
5115=SLIMbus (5115): DMA status when assuming it is done: %u
5116=SLIMbus (5116): DMA status: 0x%X
5117=SLIMbus (5117): Starting ACL packet dump, %u bytes
5118=%X %X %X %X
5119=SLIMbus (5119): ACL packet dump done
5120=%X
5200=SLIMbus (5200): TX Suspended (indication sent)
5201=SLIMbus (5201): TX Pending Enable (request sent)
5202=SLIMbus (5202): TX Enabled (request acknoledged)
5203=SLIMbus (5203): RX Suspended (indication received)
5204=SLIMbus (5204): RX Enabled (indication received)
5205=SLIMbus (5205): Check sleep conditions: Deep Sleep prohibited
5206=SLIMbus (5206): SBIS Deep Sleep Protocol selected
5207=SLIMbus (5207): SBIS Try to send sleep indication (start) 0x%X, 0x%X, %d, %d
5208=SLIMbus (5208): SBIS Try to send sleep indication - timer state = %u
5209=SLIMbus (5209): Error: Received HCI packet while RX Suspended (Host improper behavior)
5210=SLIMbus (5210): SBIS sleep timer callback
5211=SLIMbus (5211): SBIS state machine is: %1
5212=SLIMbus (5212): sbis_sleep_handler
5213=SLIMbus (5213): sleep location: %u
5214=SLIMbus (5214): sbis_goto_deep_sleep
5215=SLIMbus (5215): Wakeup 0x%X 0x%X 0x%X
5216=SLIMbus (5216): SLIMbus core turned OFF (into retention)
5217=SLIMbus (5217): SLIMbus core turned ON
5218=SLIMbus (5218): 
5219=SLIMbus (5219): Clock Restart detected by SLIMbus Core
5220=SLIMbus (5220): Clock Restart detected by PRCM
5221=SLIMbus (5221): Clock-Pause-State changed from %1 to %2
5222=SLIMbus (5222): Clock Restart reason: %1
5223=SLIMbus (5223): Clock will be restarted just after pause. Cause: %1
5224=TOP (5224): TOP IRQ was triggered with no sources. MASK=0x%X, TRIG = 0x%X
5225=SLIMbus (5225): DOT: Issuing automatic clock pause sequence
5226=SLIMbus (5226): DOT: Automatic clock pause sequence skipped
5227=SLIMbus (5227): DOT: RECONFIGURE_NOW message removed from queue by RECONFIGURED interrupt
5228=Transport Detection: SPI or UART (or SLIMbus)
5229=SLIMbus (5229): DOT: Clock resroted
5230=SLIMbus (5230): Clock Pause bit is currently %u, and set to %u
5231=SLIMbus (5231): Clock Pause bit is now %u
5232=SLIMbus (5232): DOT: Waiting for clock resrote
5233=SLIMbus (5233): ERROR: FM channels are opened while the FM is NOT READY!
5234=SLIMbus (5234): FM channels are opened for %1. FM has just been notified via TOP Mailbox.
5235=SLIMbus (5235): Received FM Ack for %1
5236=SLIMbus (5236): ERROR: Timeout waiting for FM Ack for %1
5237=SLIMbus (5237): ERROR: FM channels are closed but the FM is NOT READY!
5238=SLIMbus (5238): FM channels are closed. FM has just been notified via TOP Mailbox.
5239=SLIMbus (5239): BT audio configured for Semi-Master operation
5240=SLIMbus (5240): BT audio already configured for Semi-Master operation
5241=SLIMbus (5241): FM audio configured for Semi-Master operation
5242=SLIMbus (5242): FM audio already configured for Semi-Master operation
5243=SLIMbus (5243): BT audio configured for Master operation
5244=SLIMbus (5244): BT audio already configured for Master operation
5245=SLIMbus (5245): FM audio configured for Master operation
5246=SLIMbus (5246): FM audio already configured for Master operation
5247=SLIMbus (5247): 0x%X 0x%X 0x%X 0x%X
5248=SLIMbus (5248): ERROR: The current BTIP-Root-Clock is not not supported for Semi-Master operation
5249=SLIMbus (5249): ERROR: The requested Audio/Voice Sample-Rate is not (yet) supported for Semi-Master operation
5250=SLIMbus (5250): Semi-Master configuration: PCM ADFS Divider: %u, SB ADFS Divider: %u (for Sample-Rate of %u from BTIP-Root-Clock of %u)
5251=SLIMbus (5251): Semi-Master configured for Sample Rate of %u samples per second
5252=SLIMbus (5252): dct fifo threshold counter changed from %u to %u
5253=SLIMbus (5253): UNEXPECTED ERROR - dct fifo threshold counter underflow
5254=SLIMbus (5254): UNEXPECTED ERROR - dct fifo threshold counter overflow
5255=SLIMbus (5255): Error: Unexpected Clock Restart. reason: %1, pause state: %2
5257=SLIMbus (5257): TX message PACKed after %u retries
5258=SLIMbus (5258): SMT retries exceeded. TX message discarded
5259=SLIMbus (5259): Error - Invalid port number (%u) for Connect message
100000=G_0_MASKED, IDLE_CONTEXT  	   		
100001=G_0_MASKED, LM_CONTEXT    			
100002=G_0_MASKED, IRQ_CONTEXT    		
100003=G_0_MASKED, FIQ_CONTEXT    		
100004=G_0_MASKED, BLE_CONTEXT    		
100005=G_0_MASKED, NFC_CONTEXT    		
100006=G_0_MASKED, GOTO_BIG_SLEEP			
100007=G_0_MASKED, GOTO_DEEP_SLEEP		
100008=G_0_MASKED, BLE_TX		   			
100009=G_0_MASKED, BLE_RX  	   			
100010=G_0_MASKED, BLE_CRC_OK    			
100011=G_0_MASKED, BLE_CON_REQ   			
100012=G_0_MASKED, BLE_SCAN_REQ  			
100013=G_0_MASKED, BLE_CTRL_RECV 			
100014=G_0_MASKED, BLE_CTRL_SENT 			
100015=G_0_MASKED, BLE_SEND_RETRANS		
100016=G_0_MASKED, BLE_SYNCH				
100017=G_0_MASKED, BLE_DATA       		
100018=G_0_MASKED, BT_TX		   			
100019=G_0_MASKED, BT_RX  	   			
100020=G_0_MASKED, TEST_MODE  	   		
100021=G_0_MASKED, SYSTEM_WAKE_UP			
100022=G_0_MASKED, ANT_TX 				
100023=G_0_MASKED, ANT_RX 				
100024=G_0_MASKED, BT2WLAN_SCB_TRIGGER 
100025=G_0_MASKED, BT2WLAN_ACTIVITY_BIT 
100026=G_0_MASKED, BT2WLAN_ENV_BIT 		
100027=G_0_MASKED, BT2WLAN_PRIORITY_BIT 
100028=G_0_MASKED, WLAN2BT_SCB_INT 		
100029=G_0_MASKED, BT2WLAN_ENV_INT 		
100030=G_0_MASKED, HARD_FAULT		 		
100031=G_0_MASKED, LOCAL_CLK_SHIFT		
100032=G_0_MASKED, MWS_COEX_FSYNC			
100033=G_0_MASKED, BT_SECURE_CONNECTION 								
100034=G_0_MASKED, BT_SECURE_PT_0_EVENT_ARMIO 						
100035=G_0_MASKED, BT_SECURE_START_OF_RX_SLAVE_SLOT_ARMIO 			
100036=G_0_MASKED, BT_SECURE_DMA_ENCRYPTION_ARMIO						
100037=G_0_MASKED, BT_SECURE_HEC_EVENT_ARMIO 							
100038=G_0_MASKED, BT_SECURE_LENGTH_EVENT_ARMIO 						
100039=G_0_MASKED, BT_SECURE_DMA_B0_B1_KEY_DECRYPTION_LOADING_ARMIO 
100040=G_0_MASKED, BT_SECURE_DMA_START_DECRYPTION_LOADING_ARMIO 		
100041=G_0_MASKED, BT_SECURE_DMA_START_DECRYPTION_EOS_ARMIO 			
100042=G_0_MASKED, BT_SECURE_CRC_GOOD_EVENT_ARMIO 					
100043=G_0_MASKED, BT_SECURE_GET_MIC_EVENT_ARMIO  					
100044=G_0_MASKED, BT_CALIBRATION_ENV_EVENT_ARMIO						
100045=G_0_MASKED, BT_CALIBRATION_SINGLE_EVENT_ARMIO					
100046=G_0_MASKED, SANITY_FAILED										
100047=G_0_MASKED, SCHEDULING_FAILED									
100048=G_0_MASKED, BLE_BLOCKED_BY_ARBITER								
100049=G_0_MASKED, MWS_COEX_RT_MSG_IRQ2_LOW_P							
100050=G_0_MASKED, MWS_COEX_RT_MSG_IRQ1_HIGH_P						
100051=G_0_MASKED, MWS_COEX_RT_MUTE_MSG								
100052=G_0_MASKED, MWS_COEX_RT_MUTE_REGISTER							
100053=G_0_MASKED, MWS_COEX_RT_MUTE_DEREGISTER						
100054=G_0_MASKED, ROLE_SWITCH_FAIL_RESTORE							
100055=G_0_MASKED, ACL_DATA_RX_PATH_INT_HANDLER						
100056=G_0_MASKED, FHS_RECEIVED										
100057=G_0_MASKED, NIKE_PLUS_TX 										
100058=G_0_MASKED, NIKE_PLUS_RX 		
100059=G_0_MASKED, LLR_HEC_ERROR						
100060=G_0_MASKED, LLR_CRC_ERROR						
100061=G_0_MASKED, LLR_CRC_OK							
100062=G_0_MASKED, LLR_LMAC_TRIGGER					
100063=G_0_MASKED, LLR_LMAC_SYNC						
100064=G_0_MASKED, LLR_LMAC_SLAVE_SEMI_CON			
100065=G_0_MASKED, LLR_LMAC_SCAN						
100066=G_0_MASKED, LLR_LMAC_BCN_OR_MASTER_SEMI_CON	
100067=G_0_MASKED, LLR_LMAC_TRIGGER_DURATION	
100068=G_0_MASKED, LLR_LMAC_SYNC_DURATION				
100069=G_0_MASKED, LLR_LMAC_SLAVE_SEMI_CON_DURATION	
100070=G_0_MASKED, LLR_LMAC_SCAN_DURATION				
100071=G_0_MASKED, LLR_LMAC_BCN_OR_MASTER_SEMI_CON_DURATION	
100072=G_0_MASKED, BT_SECURE_CRC_BAD_EVENT_ARMIO 		
100073=G_0_MASKED, BT_SECURE_END_OF_PACKET_EVENT_ARMIO 
100074=G_0_MASKED, BT_SYNC 	   						 
101000=G_1_USER, event_0
101001=G_1_USER, event_1 
101256=G_1_USER, event_256
102000=G_2, event_0
102001=G_2, event_1
103000=Group_1, event_0
103001=Group 1, event 1

[MsgPos]
Line6=300
Path6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
Line7=428
Path7=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line8=770
Path8=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line10=2029
Path10=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line11=881
Path11=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line12=1840
Path12=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line13=1652
Path13=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line14=999
Path14=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line15=1010
Path15=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line16=1021
Path16=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line17=1032
Path17=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line18=1060
Path18=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line20=538
Path20=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line20.2=580
Path20.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line20.3=1608
Path20.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line21=3714
Path21=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line23=494
Path23=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line24=530
Path24=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line25=568
Path25=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line26=673
Path26=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line27=2256
Path27=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line28=2186
Path28=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line28.2=1213
Path28.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line29=1005
Path29=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line29.2=1016
Path29.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line29.3=1027
Path29.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line29.4=1038
Path29.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line29.5=1217
Path29.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line30=311
Path30=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line31=3399
Path31=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line32=370
Path32=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line33=493
Path33=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line34=133
Path34=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
Line35=971
Path35=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line36=1004
Path36=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line36.2=1015
Path36.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line36.3=1026
Path36.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line36.4=1037
Path36.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line36.5=1216
Path36.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line41=450
Path41=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line42=465
Path42=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line43=365
Path43=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line72=529
Path72=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
Line74=340
Path74=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
Line75=425
Path75=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line76=853
Path76=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line77=2661
Path77=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line78=2693
Path78=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line80=1972
Path80=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line81=163
Path81=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
Line82=335
Path82=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
Line82.2=441
Path82.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
Line83=3451
Path83=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line84=753
Path84=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line85=2373
Path85=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line86=212
Path86=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
Line87=1254
Path87=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line88=353
Path88=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line89=457
Path89=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line90=889
Path90=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line91=118
Path91=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
Line92=577
Path92=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_qos.c
Line93=632
Path93=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line96=498
Path96=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line99=827
Path99=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line100=519
Path100=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line100.2=1378
Path100.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line101=1390
Path101=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line102=1469
Path102=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line103=1491
Path103=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line104=1637
Path104=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line106=434
Path106=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line107=431
Path107=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line108=393
Path108=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line109=394
Path109=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line110=552
Path110=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line112=3410
Path112=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line113=937
Path113=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line114=1240
Path114=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line115=2338
Path115=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line116=320
Path116=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line126=596
Path126=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
Line127=392
Path127=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line131=763
Path131=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line138=304
Path138=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
Line140=855
Path140=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c
Line141=245
Path141=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
Line166=1034
Path166=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line181=1100
Path181=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
Line182=1064
Path182=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
Line189=1046
Path189=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
Line190=1055
Path190=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
Line191=854
Path191=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line191.2=509
Path191.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line193=853
Path193=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line193.2=508
Path193.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line240=452
Path240=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line241=290
Path241=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line242=267
Path242=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line243=226
Path243=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line244=165
Path244=M:\Omri_WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c
Line245=220
Path245=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line247=230
Path247=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line248=235
Path248=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line249=298
Path249=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line250=751
Path250=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line252=222
Path252=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line253=218
Path253=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line254=242
Path254=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line255=247
Path255=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line256=387
Path256=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
Line257=709
Path257=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
Line258=973
Path258=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line259=799
Path259=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
Line261=198
Path261=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line263=230
Path263=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line264=242
Path264=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line268=437
Path268=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line271=1837
Path271=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line275=972
Path275=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line276=984
Path276=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line277=1017
Path277=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line278=1035
Path278=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line280=1042
Path280=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line283=139
Path283=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
Line288=2615
Path288=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line291=856
Path291=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line292=859
Path292=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line292.2=514
Path292.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line297=466
Path297=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line299=2112
Path299=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line300=345
Path300=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
Line304=364
Path304=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line309=471
Path309=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line310=493
Path310=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line311=610
Path311=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line312=629
Path312=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line313=1449
Path313=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line317=1597
Path317=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line320=282
Path320=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line321=471
Path321=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line322=330
Path322=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line324=358
Path324=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line325=389
Path325=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line332=900
Path332=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line333=707
Path333=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
Line335=1425
Path335=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line335.2=1029
Path335.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line339=95
Path339=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
Line341=1882
Path341=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line342=132
Path342=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
Line350=240
Path350=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
Line351=219
Path351=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
Line352=229
Path352=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
Line353=233
Path353=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
Line354=95
Path354=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
Line355=398
Path355=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line356=414
Path356=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line366=724
Path366=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line367=784
Path367=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line368=321
Path368=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
Line374=855
Path374=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line374.2=510
Path374.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line378=105
Path378=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line379=322
Path379=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line380=404
Path380=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line382=317
Path382=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line383=1037
Path383=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line385=191
Path385=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line391=908
Path391=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line392=912
Path392=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line393=1925
Path393=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line393.2=447
Path393.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
Line394=512
Path394=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
Line395=3137
Path395=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line396=1492
Path396=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line397=1545
Path397=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line398=311
Path398=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line398.2=648
Path398.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line406=1369
Path406=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line406.2=976
Path406.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line407=1861
Path407=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line408=1524
Path408=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line409=244
Path409=M:\Omri_WPAN_45nm_FW_4_SP\ti\Include\SleepModes.h
Line411=114
Path411=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line412=150
Path412=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line414=961
Path414=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line415=57
Path415=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
Line416=166
Path416=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
Line417=350
Path417=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c
Line419=1383
Path419=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line421=862
Path421=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line421.2=517
Path421.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line422=114
Path422=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
Line423=90
Path423=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
Line424=139
Path424=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line426=3552
Path426=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line427=1032
Path427=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line429=328
Path429=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
Line430=1999
Path430=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line431=1057
Path431=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line432=899
Path432=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line433=389
Path433=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
Line434=903
Path434=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line435=676
Path435=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line436=677
Path436=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line437=678
Path437=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line438=233
Path438=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line439=234
Path439=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line440=235
Path440=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line441=1295
Path441=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line443=543
Path443=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Interrupts\osa_int_manager.c
Line444=967
Path444=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line446=275
Path446=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
Line446.2=282
Path446.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
Line447=236
Path447=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
Line454=852
Path454=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line454.2=507
Path454.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line456=169
Path456=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line457=884
Path457=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line457.2=539
Path457.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line461=889
Path461=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line461.2=544
Path461.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line463=468
Path463=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line464=116
Path464=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line467=484
Path467=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line468=1002
Path468=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line469=1133
Path469=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line470=1175
Path470=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line471=1262
Path471=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line472=1294
Path472=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line473=440
Path473=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line474=796
Path474=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line475=890
Path475=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line476=864
Path476=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line476.2=519
Path476.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line478=1261
Path478=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line479=580
Path479=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
Line481=748
Path481=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line482=824
Path482=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line485=371
Path485=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line486=391
Path486=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line487=1115
Path487=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line488=156
Path488=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
Line491=164
Path491=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
Line493=1168
Path493=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line493.2=446
Path493.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
Line494=518
Path494=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
Line495=288
Path495=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c
Line497=2726
Path497=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
Line498=3144
Path498=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line499=3157
Path499=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line500=165
Path500=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line501=1316
Path501=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line502=3987
Path502=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line504=691
Path504=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line505=883
Path505=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line505.2=538
Path505.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line506=874
Path506=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line506.2=529
Path506.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line507=882
Path507=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line507.2=537
Path507.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line508=872
Path508=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line508.2=879
Path508.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line508.3=527
Path508.3=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line508.4=534
Path508.4=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line509=873
Path509=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line509.2=528
Path509.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line510=503
Path510=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line512=1879
Path512=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line513=1272
Path513=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line514=581
Path514=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
Line514.2=584
Path514.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
Line515=2434
Path515=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line516=338
Path516=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line517=1354
Path517=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line518=1464
Path518=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line519=197
Path519=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line520=520
Path520=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line520.2=528
Path520.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line521=1119
Path521=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
Line522=669
Path522=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line523=934
Path523=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line524=961
Path524=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line525=111
Path525=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
Line526=986
Path526=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line527=1001
Path527=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
Line528=1348
Path528=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line528.2=1360
Path528.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line528.3=955
Path528.3=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line528.4=967
Path528.4=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line529=878
Path529=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line529.2=533
Path529.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line530=894
Path530=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line530.2=549
Path530.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line531=2924
Path531=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line535=375
Path535=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line536=395
Path536=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line537=416
Path537=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line538=389
Path538=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line539=418
Path539=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line540=423
Path540=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line541=425
Path541=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line545=448
Path545=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line546=432
Path546=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line548=2677
Path548=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line550=2965
Path550=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line551=3377
Path551=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line552=1991
Path552=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line552.2=448
Path552.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
Line553=1992
Path553=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line553.2=449
Path553.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
Line554=1993
Path554=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line554.2=450
Path554.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
Line555=1994
Path555=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line555.2=451
Path555.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
Line557=518
Path557=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
Line559=162
Path559=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line567=148
Path567=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line569=594
Path569=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line572=601
Path572=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line572.2=640
Path572.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line575=1038
Path575=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line576=1176
Path576=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line576.2=1199
Path576.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line576.3=1225
Path576.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line577=1756
Path577=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line578=1887
Path578=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line587=363
Path587=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
Line589=739
Path589=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
Line590=244
Path590=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line593=420
Path593=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line594=233
Path594=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line594.2=236
Path594.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line600=1567
Path600=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line602=497
Path602=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
Line614=378
Path614=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c
Line634=452
Path634=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
Line635=456
Path635=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
Line636=460
Path636=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
Line639=1291
Path639=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line642=1965
Path642=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line645=1235
Path645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line647=3799
Path647=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line650=1237
Path650=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line653=259
Path653=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ErrorStatistics.c
Line654=987
Path654=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line655=1007
Path655=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
Line656=2428
Path656=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line659=3138
Path659=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line660=1125
Path660=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line661=1043
Path661=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line662=1529
Path662=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line663=1143
Path663=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
Line665=1183
Path665=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line667=1189
Path667=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line670=515
Path670=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line673=1174
Path673=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line676=797
Path676=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c
Line677=992
Path677=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line677.2=999
Path677.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line677.3=1000
Path677.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line677.4=1001
Path677.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line679=4204
Path679=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line681=398
Path681=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
Line681.2=421
Path681.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
Line682=275
Path682=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line683=939
Path683=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line684=3922
Path684=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line684.2=3928
Path684.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line685=3933
Path685=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line685.2=3938
Path685.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line687=3007
Path687=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line689=3085
Path689=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line691=375
Path691=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
Line692=1524
Path692=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line693=1427
Path693=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line694=807
Path694=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
Line695=798
Path695=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c
Line697=2591
Path697=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line698=136
Path698=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line698.2=1563
Path698.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line698.3=1649
Path698.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line699=2765
Path699=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line700=83
Path700=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line701=3518
Path701=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line702=3569
Path702=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line703=3531
Path703=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line704=3537
Path704=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line705=1062
Path705=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line706=2350
Path706=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line706.2=2351
Path706.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line706.3=2368
Path706.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line706.4=2373
Path706.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line707=2415
Path707=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line708=2025
Path708=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line709=1506
Path709=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line710=224
Path710=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line711=1274
Path711=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line712=1260
Path712=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line713=1283
Path713=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line714=1590
Path714=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line718=433
Path718=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line721=1298
Path721=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line722=780
Path722=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line723=1551
Path723=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line724=1750
Path724=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line725=697
Path725=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line726=744
Path726=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line727=1044
Path727=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line741=721
Path741=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
Line741.2=1581
Path741.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line741.3=1182
Path741.3=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line743=1179
Path743=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line744=806
Path744=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line744.2=813
Path744.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line744.3=820
Path744.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line744.4=833
Path744.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line744.5=839
Path744.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line744.6=871
Path744.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line745=371
Path745=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line749=420
Path749=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line750=634
Path750=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line751=928
Path751=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line752=931
Path752=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line755=252
Path755=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line756=578
Path756=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line757=685
Path757=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line758=688
Path758=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line759=893
Path759=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line760=967
Path760=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line761=1076
Path761=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line763=731
Path763=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line764=461
Path764=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line765=1164
Path765=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line766=1269
Path766=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line767=462
Path767=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
Line769=1819
Path769=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line770=894
Path770=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line773=633
Path773=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line774=395
Path774=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line778=2989
Path778=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line780=514
Path780=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line781=3554
Path781=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line786=204
Path786=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line789=2831
Path789=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line790=808
Path790=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line791=255
Path791=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
Line796=3696
Path796=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line798=210
Path798=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line799=3622
Path799=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line801=5209
Path801=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line803=2352
Path803=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line804=2358
Path804=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line805=1156
Path805=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line806=1475
Path806=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line808=1356
Path808=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line808.2=645
Path808.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line809=545
Path809=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line810=738
Path810=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line813=3450
Path813=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line814=3724
Path814=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line817=1054
Path817=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line819=3075
Path819=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line821=291
Path821=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line825=3528
Path825=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line825.2=3675
Path825.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line827=2690
Path827=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line829=884
Path829=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line830=2262
Path830=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line831=350
Path831=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
Line832=3380
Path832=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line833=394
Path833=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line834=3751
Path834=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line834.2=3753
Path834.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line834.3=3755
Path834.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line837=321
Path837=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line838=3453
Path838=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line839=3004
Path839=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line840=2997
Path840=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line841=264
Path841=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line842=663
Path842=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line843=701
Path843=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
Line844=2675
Path844=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line845=4709
Path845=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line845.2=4728
Path845.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line845.3=4743
Path845.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line845.4=4850
Path845.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line847=5507
Path847=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line848=2462
Path848=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line849=2515
Path849=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line850=2051
Path850=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line851=2057
Path851=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line851.2=1186
Path851.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line852=5573
Path852=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line853=2563
Path853=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line854=5564
Path854=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line857=1588
Path857=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line858=270
Path858=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line859=5171
Path859=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line860=5264
Path860=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line861=4999
Path861=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line862=4844
Path862=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line862.2=4859
Path862.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line863=1129
Path863=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
Line863.2=417
Path863.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c
Line864=3925
Path864=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line865=4126
Path865=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line866=2378
Path866=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line867=3855
Path867=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line868=3910
Path868=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line869=4168
Path869=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line870=4173
Path870=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line873=5137
Path873=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line874=5632
Path874=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line875=5386
Path875=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line876=3845
Path876=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line877=1940
Path877=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line879=5019
Path879=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line879.2=5131
Path879.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line881=5333
Path881=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line882=2453
Path882=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line883=5556
Path883=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line883.2=5586
Path883.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line884=5288
Path884=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line885=351
Path885=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line885.2=768
Path885.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line887=416
Path887=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
Line888=430
Path888=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
Line888.2=1755
Path888.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line889=4150
Path889=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line889.2=4156
Path889.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line891=4153
Path891=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line892=455
Path892=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line892.2=459
Path892.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line893=5408
Path893=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line894=659
Path894=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line895=548
Path895=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line896=751
Path896=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line897=1857
Path897=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line898=436
Path898=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_DRPB.c
Line899=950
Path899=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line900=258
Path900=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line900.2=333
Path900.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line904=1268
Path904=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line905=4053
Path905=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line907=2325
Path907=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line908=2317
Path908=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line909=2307
Path909=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line910=2387
Path910=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line915=1614
Path915=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line916=1514
Path916=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line917=1596
Path917=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line918=1346
Path918=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line919=1200
Path919=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line920=572
Path920=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line921=585
Path921=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line922=1194
Path922=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line924=511
Path924=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line925=611
Path925=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line926=2039
Path926=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line927=2479
Path927=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line927.2=2489
Path927.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line928=2480
Path928=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line928.2=2490
Path928.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line929=2032
Path929=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line930=2227
Path930=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line931=2231
Path931=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line932=2247
Path932=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line933=2251
Path933=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line934=2376
Path934=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line935=413
Path935=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line936=2449
Path936=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line937=519
Path937=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line940=1382
Path940=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line942=699
Path942=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line956=5087
Path956=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line976=1824
Path976=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line977=1792
Path977=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line980=670
Path980=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line990=1386
Path990=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line999=1071
Path999=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line1010=205
Path1010=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
Line1025=2069
Path1025=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line1038=557
Path1038=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
Line1046=1104
Path1046=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
Line1048=2190
Path1048=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1048.2=1217
Path1048.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1049=2254
Path1049=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1050=625
Path1050=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1051=640
Path1051=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1052=724
Path1052=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1053=472
Path1053=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1053.2=530
Path1053.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1054=1143
Path1054=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1056=108
Path1056=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c
Line1057=63
Path1057=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_connection.c
Line1057.2=63
Path1057.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_search.c
Line1057.3=109
Path1057.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c
Line1058=1435
Path1058=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1059=1911
Path1059=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1060=875
Path1060=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line1061=1512
Path1061=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c
Line1063=851
Path1063=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
Line1073=392
Path1073=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
Line1074=609
Path1074=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
Line1078=1405
Path1078=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line1080=2291
Path1080=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line1081=1073
Path1081=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1082=1486
Path1082=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1083=246
Path1083=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1086=1406
Path1086=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line1087=1480
Path1087=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1087.2=1567
Path1087.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1087.3=1575
Path1087.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1087.4=1616
Path1087.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1087.5=1630
Path1087.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1087.6=1636
Path1087.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1088=1135
Path1088=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089=1144
Path1089=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.2=1177
Path1089.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.3=1211
Path1089.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.4=1247
Path1089.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.5=1261
Path1089.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.6=1344
Path1089.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.7=1410
Path1089.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1089.8=1466
Path1089.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1092=4263
Path1092=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line1093=1134
Path1093=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line1093.2=2318
Path1093.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line1101=157
Path1101=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
Line1102=170
Path1102=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
Line1103=798
Path1103=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
Line1107=1365
Path1107=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line1108=1381
Path1108=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line1109=306
Path1109=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
Line1110=5232
Path1110=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1111=351
Path1111=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1112=233
Path1112=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c
Line1113=373
Path1113=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
Line1115=1111
Path1115=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1115.2=1154
Path1115.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1116=1116
Path1116=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1116.2=1159
Path1116.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1118=290
Path1118=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1118.2=302
Path1118.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1118.3=1387
Path1118.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1118.4=1461
Path1118.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1120=652
Path1120=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1122=1145
Path1122=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1123=779
Path1123=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1124=842
Path1124=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1128=657
Path1128=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1130=573
Path1130=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line1131=847
Path1131=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1132=896
Path1132=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1133=816
Path1133=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1134=702
Path1134=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line1136=1979
Path1136=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line1137=4151
Path1137=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1140=4119
Path1140=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1143=4169
Path1143=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1143.2=4208
Path1143.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1144=4200
Path1144=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1150=78
Path1150=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
Line1152=567
Path1152=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1153=753
Path1153=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1155=122
Path1155=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
Line1158=3360
Path1158=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1159=3361
Path1159=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1161=2974
Path1161=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1162=1235
Path1162=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c
Line1164=225
Path1164=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1167=245
Path1167=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1170=2230
Path1170=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1174=2443
Path1174=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line1174.2=883
Path1174.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line1178=1014
Path1178=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1179=767
Path1179=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1180=1021
Path1180=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1181=562
Path1181=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1182=875
Path1182=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1185=4516
Path1185=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1188=439
Path1188=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1193=471
Path1193=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1194=524
Path1194=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line1195=4506
Path1195=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1197=335
Path1197=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1198=626
Path1198=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1199=1828
Path1199=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line1208=144
Path1208=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
Line1210=1209
Path1210=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1221=1000
Path1221=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line1223=416
Path1223=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224=254
Path1224=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.2=259
Path1224.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.3=1726
Path1224.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.4=1820
Path1224.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.5=1829
Path1224.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.6=1836
Path1224.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.7=1847
Path1224.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.8=1852
Path1224.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.9=1861
Path1224.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.10=1869
Path1224.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1224.11=1879
Path1224.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1225=1633
Path1225=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1233=104
Path1233=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line1235=322
Path1235=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line1236=325
Path1236=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line1240=339
Path1240=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1241=181
Path1241=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
Line1247=1205
Path1247=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1248=1233
Path1248=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
Line1251=137
Path1251=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
Line1252=138
Path1252=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line1254=1314
Path1254=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1258=261
Path1258=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
Line1259=285
Path1259=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
Line1260=421
Path1260=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1261=231
Path1261=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
Line1262=1370
Path1262=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1263=363
Path1263=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line1264=2173
Path1264=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1266=250
Path1266=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1267=150
Path1267=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line1268=350
Path1268=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
Line1269=311
Path1269=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
Line1270=2213
Path1270=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1272=1366
Path1272=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1273=468
Path1273=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line1275=1278
Path1275=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
Line1276=1165
Path1276=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
Line1277=495
Path1277=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line1277.2=1373
Path1277.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line1289=1491
Path1289=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1289.2=1571
Path1289.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1292=406
Path1292=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line1293=167
Path1293=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1295=348
Path1295=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1296=177
Path1296=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1296.2=2172
Path1296.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1300=265
Path1300=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
Line1302=4366
Path1302=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1304=402
Path1304=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line1305=197
Path1305=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
Line1308=823
Path1308=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1309=841
Path1309=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1310=851
Path1310=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1311=1279
Path1311=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1313=1206
Path1313=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line1314=1268
Path1314=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line1316=2053
Path1316=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1317=2063
Path1317=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1318=2069
Path1318=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1319=2638
Path1319=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1322=1553
Path1322=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1323=1595
Path1323=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1325=1891
Path1325=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1327=1583
Path1327=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1329=1851
Path1329=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1331=1742
Path1331=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1332=1771
Path1332=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1333=2197
Path1333=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1334=1462
Path1334=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1334.2=1795
Path1334.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1335=1231
Path1335=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line1337=2275
Path1337=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1338=1172
Path1338=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line1338.2=1183
Path1338.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line1339=1427
Path1339=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line1340=3185
Path1340=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1341=1417
Path1341=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line1342=1345
Path1342=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line1343=1360
Path1343=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line1344=149
Path1344=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
Line1345=273
Path1345=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
Line1347=484
Path1347=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
Line1348=500
Path1348=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
Line1349=528
Path1349=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
Line1350=83
Path1350=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_detach.c
Line1351=608
Path1351=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line1351.2=1712
Path1351.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line1352=1080
Path1352=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line1353=429
Path1353=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
Line1353.2=434
Path1353.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
Line1354=218
Path1354=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c
Line1355=338
Path1355=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
Line1355.2=506
Path1355.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
Line1356=169
Path1356=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c
Line1358=2238
Path1358=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line1358.2=1332
Path1358.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line1358.3=1337
Path1358.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line1361=2257
Path1361=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1362=2249
Path1362=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1363=2240
Path1363=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1364=124
Path1364=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line1365=645
Path1365=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line1366=607
Path1366=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1367=2215
Path1367=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1367.2=2232
Path1367.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1368=2756
Path1368=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1369=2109
Path1369=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1370=825
Path1370=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line1371=831
Path1371=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line1372=1375
Path1372=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line1375=1185
Path1375=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1376=1402
Path1376=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1377=1231
Path1377=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1378=2128
Path1378=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1379=2079
Path1379=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1380=1085
Path1380=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
Line1381=361
Path1381=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c
Line1383=2736
Path1383=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1384=426
Path1384=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line1385=460
Path1385=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line1386=558
Path1386=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line1387=546
Path1387=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line1393=2600
Path1393=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1403=572
Path1403=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line1409=4460
Path1409=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1410=4503
Path1410=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1414=4684
Path1414=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1414.2=949
Path1414.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1417=4705
Path1417=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1417.2=970
Path1417.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1418=1019
Path1418=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1419=1030
Path1419=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1420=1056
Path1420=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1421=1067
Path1421=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1425=4747
Path1425=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1425.2=1005
Path1425.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1430=2140
Path1430=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1432=2277
Path1432=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1433=2324
Path1433=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1434=2332
Path1434=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1435=2512
Path1435=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1441=2293
Path1441=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1450=543
Path1450=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1451=562
Path1451=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1455=1124
Path1455=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line1468=2174
Path1468=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1477=250
Path1477=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line1478=1361
Path1478=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line1478.2=4267
Path1478.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line1478.3=254
Path1478.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line1479=259
Path1479=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line1510=1764
Path1510=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1536=130
Path1536=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
Line1537=277
Path1537=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
Line1538=304
Path1538=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
Line1539=936
Path1539=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1542=1617
Path1542=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1544=516
Path1544=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1545=2582
Path1545=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1547=676
Path1547=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line1548=298
Path1548=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
Line1549=943
Path1549=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line1551=1038
Path1551=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1552=1018
Path1552=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1554=429
Path1554=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line1555=4336
Path1555=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1556=375
Path1556=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1557=3036
Path1557=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1559=3269
Path1559=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1560=982
Path1560=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line1560.2=987
Path1560.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line1562=192
Path1562=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_cqddr.c
Line1563=752
Path1563=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line1564=1618
Path1564=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line1565=363
Path1565=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
Line1566=1116
Path1566=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1568=687
Path1568=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1569=498
Path1569=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1569.2=564
Path1569.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1569.3=621
Path1569.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1569.4=2002
Path1569.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1569.5=2050
Path1569.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1571=1366
Path1571=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1571.2=1428
Path1571.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1571.3=1485
Path1571.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1571.4=3016
Path1571.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1571.5=3164
Path1571.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1573=1020
Path1573=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line1574=560
Path1574=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
Line1576=3847
Path1576=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1577=118
Path1577=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
Line1578=292
Path1578=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1579=316
Path1579=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1580=541
Path1580=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1583=545
Path1583=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1585=1386
Path1585=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line1586=826
Path1586=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587=2636
Path1587=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587.2=2666
Path1587.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587.3=2724
Path1587.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587.4=2821
Path1587.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587.5=2895
Path1587.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587.6=2974
Path1587.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1587.7=3119
Path1587.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1588=3284
Path1588=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1588.2=3294
Path1588.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1589=796
Path1589=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1590=809
Path1590=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1591=1014
Path1591=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1592=1017
Path1592=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1594=1364
Path1594=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1594.2=1582
Path1594.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1596=1465
Path1596=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1597=2281
Path1597=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1599=132
Path1599=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
Line1600=1022
Path1600=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1601=2276
Path1601=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1604=149
Path1604=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
Line1608=4114
Path1608=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1615=3928
Path1615=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1616=3950
Path1616=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line1618=62
Path1618=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
Line1621=2236
Path1621=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1622=1291
Path1622=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1624=1303
Path1624=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line1625=1884
Path1625=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1627=1346
Path1627=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.2=1348
Path1627.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.3=1360
Path1627.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.4=1408
Path1627.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.5=1410
Path1627.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.6=1422
Path1627.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.7=1465
Path1627.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.8=1467
Path1627.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.9=1479
Path1627.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1627.10=2836
Path1627.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.11=2838
Path1627.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.12=2850
Path1627.12=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.13=2921
Path1627.13=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.14=2923
Path1627.14=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.15=2993
Path1627.15=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.16=2995
Path1627.16=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.17=3007
Path1627.17=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.18=3144
Path1627.18=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.19=3146
Path1627.19=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1627.20=3156
Path1627.20=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1628=923
Path1628=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
Line1629=2089
Path1629=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.2=2104
Path1629.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.3=2117
Path1629.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.4=2131
Path1629.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.5=2144
Path1629.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.6=2158
Path1629.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.7=4304
Path1629.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.8=4317
Path1629.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.9=4330
Path1629.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1629.10=4341
Path1629.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line1630=1051
Path1630=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
Line1631=490
Path1631=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c
Line1632=1347
Path1632=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line1632.2=1357
Path1632.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line1633=1339
Path1633=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line1634=1330
Path1634=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line1635=1320
Path1635=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line1636=1314
Path1636=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line1640=2335
Path1640=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1641=2375
Path1641=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line1642=129
Path1642=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1644=1818
Path1644=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line1645=2686
Path1645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1647=2708
Path1647=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1649=205
Path1649=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1652=2572
Path1652=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1656=214
Path1656=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1656.2=239
Path1656.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1656.3=260
Path1656.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1656.4=281
Path1656.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1658=221
Path1658=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1659=1991
Path1659=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1660=1985
Path1660=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1662=2018
Path1662=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1663=231
Path1663=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1663.2=252
Path1663.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1663.3=272
Path1663.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1664=217
Path1664=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1664.2=242
Path1664.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1664.3=262
Path1664.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1664.4=284
Path1664.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1665=219
Path1665=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1665.2=244
Path1665.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1665.3=264
Path1665.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1665.4=286
Path1665.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line1666=3151
Path1666=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1666.2=3246
Path1666.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1667=2933
Path1667=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line1668=260
Path1668=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1669=261
Path1669=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line1670=631
Path1670=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1670.2=693
Path1670.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1671=1014
Path1671=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line1672=1522
Path1672=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1673=1189
Path1673=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1674=1305
Path1674=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1675=93
Path1675=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
Line1676=129
Path1676=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
Line1677=119
Path1677=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
Line1680=217
Path1680=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso18092.c
Line1681=1016
Path1681=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line1682=386
Path1682=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c
Line1683=1450
Path1683=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1684=1554
Path1684=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.2=1563
Path1684.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.3=1572
Path1684.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.4=1581
Path1684.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.5=1590
Path1684.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.6=1599
Path1684.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.7=1608
Path1684.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.8=1617
Path1684.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.9=1626
Path1684.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.10=1635
Path1684.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1684.11=1644
Path1684.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1685=1432
Path1685=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1686=1707
Path1686=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c
Line1687=731
Path1687=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1688=496
Path1688=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1689=504
Path1689=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1689.2=507
Path1689.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1690=85
Path1690=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c
Line1690.2=111
Path1690.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c
Line1691=309
Path1691=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1691.2=341
Path1691.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1691.3=364
Path1691.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1692=457
Path1692=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1693=481
Path1693=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1694=507
Path1694=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1695=1311
Path1695=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1697=1390
Path1697=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1698=566
Path1698=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1699=1312
Path1699=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1700=732
Path1700=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1701=770
Path1701=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1702=784
Path1702=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1704=1555
Path1704=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1706=459
Path1706=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line1707=663
Path1707=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1707.2=2214
Path1707.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line1708=786
Path1708=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1709=333
Path1709=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1709.2=372
Path1709.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1709.3=385
Path1709.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1710=430
Path1710=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1711=499
Path1711=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1712=532
Path1712=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1713=910
Path1713=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1714=940
Path1714=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1715=335
Path1715=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1719=727
Path1719=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1722=891
Path1722=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1722.2=906
Path1722.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1722.3=913
Path1722.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1722.4=933
Path1722.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1722.5=980
Path1722.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1723=952
Path1723=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1723.2=1051
Path1723.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1723.3=1139
Path1723.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1723.4=1211
Path1723.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1724=30
Path1724=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
Line1724.2=40
Path1724.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
Line1724.3=41
Path1724.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
Line1724.4=25
Path1724.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
Line1724.5=32
Path1724.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
Line1724.6=33
Path1724.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
Line1724.7=46
Path1724.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
Line1724.8=92
Path1724.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
Line1724.9=93
Path1724.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
Line1725=32
Path1725=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
Line1727=393
Path1727=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
Line1728=277
Path1728=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1729=307
Path1729=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1730=341
Path1730=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1731=360
Path1731=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1732=400
Path1732=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1733=416
Path1733=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1734=438
Path1734=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
Line1735=734
Path1735=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line1738=307
Path1738=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1739=350
Path1739=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1740=377
Path1740=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1741=408
Path1741=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1742=480
Path1742=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1743=546
Path1743=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1744=621
Path1744=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line1745=1210
Path1745=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1745.2=1248
Path1745.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1745.3=535
Path1745.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
Line1745.4=404
Path1745.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1745.5=536
Path1745.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1746=1234
Path1746=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.2=1249
Path1746.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.3=1283
Path1746.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.4=1306
Path1746.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.5=1327
Path1746.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.6=1333
Path1746.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.7=1362
Path1746.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.8=1372
Path1746.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.9=1381
Path1746.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1746.10=1396
Path1746.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1774=931
Path1774=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line1775=437
Path1775=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line1775.2=937
Path1775.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line1777=683
Path1777=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1778=737
Path1778=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1779=671
Path1779=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1780=1410
Path1780=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1783=464
Path1783=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1784=456
Path1784=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1785=472
Path1785=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1786=414
Path1786=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1787=408
Path1787=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1788=392
Path1788=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1789=1057
Path1789=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1790=386
Path1790=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1791=180
Path1791=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1792=468
Path1792=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1792.2=525
Path1792.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1793=426
Path1793=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1794=692
Path1794=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1795=311
Path1795=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line1796=454
Path1796=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1796.2=1295
Path1796.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1798=3173
Path1798=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1798.2=3268
Path1798.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1799=3162
Path1799=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1799.2=3256
Path1799.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1800=420
Path1800=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line1801=995
Path1801=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1802=3182
Path1802=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1806=410
Path1806=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
Line1807=430
Path1807=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
Line1808=463
Path1808=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
Line1809=3210
Path1809=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
Line1810=752
Path1810=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1811=820
Path1811=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1812=926
Path1812=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1813=1080
Path1813=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1814=854
Path1814=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line1816=234
Path1816=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
Line1818=1936
Path1818=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1819=552
Path1819=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1820=562
Path1820=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1821=556
Path1821=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1822=566
Path1822=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1823=423
Path1823=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1824=1884
Path1824=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line1824.2=140
Path1824.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c
Line1824.3=217
Path1824.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c
Line1825=224
Path1825=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.2=258
Path1825.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.3=268
Path1825.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.4=311
Path1825.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.5=365
Path1825.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.6=387
Path1825.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.7=449
Path1825.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.8=466
Path1825.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.9=659
Path1825.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.10=688
Path1825.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.11=778
Path1825.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1825.12=818
Path1825.12=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line1826=428
Path1826=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
Line1826.2=447
Path1826.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
Line1827=741
Path1827=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1828=1605
Path1828=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1829=762
Path1829=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
Line1830=226
Path1830=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1831=200
Path1831=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1832=2334
Path1832=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1833=1918
Path1833=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line1834=828
Path1834=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
Line1834.2=836
Path1834.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
Line1835=1736
Path1835=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1835.2=1768
Path1835.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line1836=863
Path1836=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line1837=859
Path1837=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line1838=855
Path1838=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line1839=464
Path1839=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1839.2=467
Path1839.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line1839.3=852
Path1839.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line1840=216
Path1840=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1841=1360
Path1841=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1842=1834
Path1842=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1843=842
Path1843=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line1844=1765
Path1844=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
Line1845=1804
Path1845=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
Line1846=431
Path1846=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1847=1275
Path1847=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line1848=442
Path1848=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1848.2=549
Path1848.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1848.3=666
Path1848.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1848.4=759
Path1848.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1848.5=899
Path1848.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1850=589
Path1850=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line1851=196
Path1851=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1851.2=349
Path1851.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1851.3=481
Path1851.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1851.4=606
Path1851.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1851.5=725
Path1851.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1851.6=1011
Path1851.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1852=906
Path1852=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1854=1828
Path1854=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1854.2=657
Path1854.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1855=1247
Path1855=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1856=1439
Path1856=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1857=379
Path1857=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1858=1293
Path1858=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1861=173
Path1861=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1862=201
Path1862=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1863=99
Path1863=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_management_gate.c
Line1865=998
Path1865=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c
Line1866=293
Path1866=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
Line1867=902
Path1867=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c
Line1868=958
Path1868=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line1869=1142
Path1869=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c
Line1870=437
Path1870=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line1871=353
Path1871=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
Line1872=580
Path1872=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1873=195
Path1873=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
Line1873.2=204
Path1873.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
Line1873.3=224
Path1873.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
Line1873.4=273
Path1873.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
Line1873.5=292
Path1873.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
Line1877=1172
Path1877=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1878=1123
Path1878=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1879=346
Path1879=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1880=1190
Path1880=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
Line1883=665
Path1883=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1884=185
Path1884=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1884.2=222
Path1884.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line1885=1837
Path1885=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
Line1886=1095
Path1886=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1887=1251
Path1887=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
Line1888=451
Path1888=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
Line1889=1145
Path1889=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
Line1891=346
Path1891=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line1892=812
Path1892=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
Line1893=420
Path1893=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line1894=559
Path1894=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line1895=920
Path1895=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line1896=1033
Path1896=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line1897=558
Path1897=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1898=164
Path1898=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.2=205
Path1898.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.3=218
Path1898.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.4=245
Path1898.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.5=269
Path1898.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.6=294
Path1898.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.7=337
Path1898.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.8=438
Path1898.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1898.9=477
Path1898.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
Line1899=1060
Path1899=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
Line1947=1233
Path1947=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2045=138
Path2045=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
Line2047=937
Path2047=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line2048=582
Path2048=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Trace.c
Line2049=757
Path2049=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line2049.2=4711
Path2049.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line2050=1358
Path2050=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line2051=242
Path2051=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2052=1206
Path2052=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2053=1684
Path2053=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2054=1819
Path2054=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2055=1936
Path2055=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2056=2046
Path2056=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2057=863
Path2057=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
Line2058=698
Path2058=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
Line2060=238
Path2060=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c
Line2062=693
Path2062=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
Line2065=663
Path2065=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line2070=575
Path2070=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2072=298
Path2072=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line2074=640
Path2074=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
Line2075=1065
Path2075=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line2076=968
Path2076=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line2077=661
Path2077=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line2078=2472
Path2078=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2079=2546
Path2079=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2081=2763
Path2081=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2088=3238
Path2088=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2089=3262
Path2089=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2090=3271
Path2090=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2091=256
Path2091=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
Line2092=215
Path2092=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line2094=93
Path2094=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2095=131
Path2095=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2095.2=406
Path2095.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2096=428
Path2096=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2097=442
Path2097=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2099=493
Path2099=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2100=501
Path2100=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line2103=1129
Path2103=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line2107=927
Path2107=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
Line2110=731
Path2110=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
Line2111=886
Path2111=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
Line2112=527
Path2112=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line2113=604
Path2113=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line2114=684
Path2114=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line2115=753
Path2115=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
Line2116=261
Path2116=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
Line2117=990
Path2117=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
Line2118=394
Path2118=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c
Line2118.2=1721
Path2118.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2118.3=81
Path2118.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_sleep.c
Line2119=637
Path2119=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c
Line2120=1401
Path2120=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line2121=1503
Path2121=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line2122=2298
Path2122=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line2125=502
Path2125=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line2126=584
Path2126=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line2127=645
Path2127=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line2128=744
Path2128=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line2129=807
Path2129=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line2130=848
Path2130=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
Line2132=301
Path2132=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line2132.2=349
Path2132.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line2132.3=410
Path2132.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line2132.4=431
Path2132.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line2135=274
Path2135=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2136=350
Path2136=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2147=261
Path2147=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line2148=647
Path2148=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line2149=270
Path2149=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line2150=2640
Path2150=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line2151=2728
Path2151=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line2152=3003
Path2152=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line2153=3094
Path2153=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line2155=340
Path2155=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2156=426
Path2156=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2157=431
Path2157=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2158=717
Path2158=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2160=940
Path2160=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2161=982
Path2161=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2163=652
Path2163=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2167=2072
Path2167=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2168=2205
Path2168=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2169=2234
Path2169=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2170=2281
Path2170=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2171=2342
Path2171=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2172=2530
Path2172=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2173=2738
Path2173=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2174=2788
Path2174=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2175=2917
Path2175=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2176=2926
Path2176=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
Line2177=322
Path2177=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line2178=769
Path2178=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line2179=996
Path2179=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line2180=145
Path2180=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c
Line2181=2412
Path2181=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line2182=1432
Path2182=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line2183=1569
Path2183=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line2184=3032
Path2184=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
Line2185=647
Path2185=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line2186=739
Path2186=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line2187=767
Path2187=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line2188=1199
Path2188=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line2188.2=1230
Path2188.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line2189=1262
Path2189=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
Line2190=1939
Path2190=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line2192=349
Path2192=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c
Line2198=640
Path2198=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
Line2200=2359
Path2200=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
Line2201=1517
Path2201=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
Line2202=844
Path2202=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
Line2203=622
Path2203=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
Line2204=372
Path2204=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
Line2205=474
Path2205=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
Line2206=647
Path2206=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
Line2207=360
Path2207=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
Line2218=425
Path2218=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
Line2220=663
Path2220=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
Line2222=1476
Path2222=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2223=2606
Path2223=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line2224=335
Path2224=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2225=427
Path2225=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2226=327
Path2226=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line2227=692
Path2227=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2228=1166
Path2228=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2229=1497
Path2229=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2230=1587
Path2230=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2231=1927
Path2231=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2232=2104
Path2232=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2234=393
Path2234=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line2235=2754
Path2235=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2236=2828
Path2236=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2237=206
Path2237=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
Line2238=2092
Path2238=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line2239=3224
Path2239=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2240=845
Path2240=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line2241=3281
Path2241=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2242=3308
Path2242=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
Line2243=1549
Path2243=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line2245=2412
Path2245=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line2246=2442
Path2246=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line2247=1107
Path2247=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
Line2249=169
Path2249=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2249.2=939
Path2249.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2250=226
Path2250=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2251=289
Path2251=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2252=469
Path2252=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2254=363
Path2254=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\timer_handler.c
Line2256=1417
Path2256=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2256.2=1492
Path2256.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2256.3=1558
Path2256.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2266=357
Path2266=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line2267=1526
Path2267=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line2268=1617
Path2268=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line2278=331
Path2278=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
Line2278.2=194
Path2278.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2279=235
Path2279=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2280=811
Path2280=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2281=865
Path2281=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2282=916
Path2282=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2283=935
Path2283=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2284=1116
Path2284=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2285=1208
Path2285=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
Line2286=234
Path2286=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
Line2291=611
Path2291=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line2292=1572
Path2292=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line2293=1929
Path2293=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line2294=2092
Path2294=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
Line2298=891
Path2298=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line2299=2153
Path2299=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line2299.2=2182
Path2299.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line2300=110
Path2300=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line2301=155
Path2301=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line2302=1316
Path2302=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line2303=204
Path2303=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
Line2303.2=278
Path2303.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
Line2304=518
Path2304=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
Line2305=523
Path2305=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
Line2306=483
Path2306=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line2307=526
Path2307=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
Line2308=2672
Path2308=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
Line2311=3292
Path2311=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line2313=2979
Path2313=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
Line2314=723
Path2314=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2315=767
Path2315=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2316=684
Path2316=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2317=777
Path2317=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2318=724
Path2318=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
Line2321=1572
Path2321=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
Line2322=404
Path2322=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line2324=322
Path2324=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\DMA\Dma.c
Line2325=861
Path2325=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
Line2330=339
Path2330=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
Line2331=2144
Path2331=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line2335=187
Path2335=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2336=353
Path2336=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line2337=400
Path2337=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line2338=491
Path2338=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line2339=294
Path2339=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line2341=728
Path2341=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line2342=3332
Path2342=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line2343=642
Path2343=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line2344=2281
Path2344=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2346=163
Path2346=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line2347=200
Path2347=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
Line2350=169
Path2350=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line2351=3199
Path2351=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line2352=1348
Path2352=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2353=1360
Path2353=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2354=1366
Path2354=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2355=1354
Path2355=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2356=4146
Path2356=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
Line2357=861
Path2357=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line2363=313
Path2363=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line2365=269
Path2365=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line2367=767
Path2367=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
Line2368=68
Path2368=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\internal\top_semaphores.c
Line2369=2534
Path2369=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
Line2370=154
Path2370=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
Line2371=215
Path2371=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
Line2373=438
Path2373=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line2374=3944
Path2374=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line2374.2=4108
Path2374.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line2374.3=4171
Path2374.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line2374.4=4212
Path2374.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
Line2375=498
Path2375=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
Line2376=353
Path2376=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line2377=146
Path2377=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
Line2379=183
Path2379=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2383=407
Path2383=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
Line2384=870
Path2384=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line2384.2=525
Path2384.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line2388=796
Path2388=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
Line2389=765
Path2389=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line2390=572
Path2390=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line2394=655
Path2394=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line2395=1879
Path2395=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
Line2396=227
Path2396=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\diamond_post_patch.c
Line2400=5059
Path2400=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2401=669
Path2401=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
Line2403=1466
Path2403=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2404=1118
Path2404=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
Line2404.2=1235
Path2404.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
Line2404.3=376
Path2404.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
Line2404.4=396
Path2404.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_2.c
Line2405=1299
Path2405=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2409=285
Path2409=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
Line2413=207
Path2413=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
Line2414=324
Path2414=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
Line2415=385
Path2415=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
Line2416=1278
Path2416=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line2417=1919
Path2417=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line2418=757
Path2418=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line2419=1600
Path2419=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2420=1066
Path2420=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2421=802
Path2421=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2422=982
Path2422=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2423=1100
Path2423=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line2424=986
Path2424=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2425=1081
Path2425=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
Line2425.2=1228
Path2425.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
Line2426=1849
Path2426=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line2427=616
Path2427=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line2428=790
Path2428=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line2428.2=1276
Path2428.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
Line2429=880
Path2429=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line2430=149
Path2430=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
Line2431=198
Path2431=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line2432=150
Path2432=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line2433=1474
Path2433=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line2434=128
Path2434=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
Line2435=1072
Path2435=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2436=445
Path2436=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line2437=5014
Path2437=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line2438=4996
Path2438=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line2439=5020
Path2439=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line2440=1908
Path2440=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\drpb.c
Line2441=2170
Path2441=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2442=5005
Path2442=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line2443=2239
Path2443=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line2543=1789
Path2543=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2544=1359
Path2544=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2545=1361
Path2545=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2546=1366
Path2546=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2547=1370
Path2547=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2548=961
Path2548=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2549=778
Path2549=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2549.2=914
Path2549.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2549.3=979
Path2549.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2549.4=1034
Path2549.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2551=364
Path2551=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2552=3871
Path2552=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line2553=227
Path2553=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2553.2=247
Path2553.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2553.3=267
Path2553.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2553.4=285
Path2553.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2555=1484
Path2555=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2556=230
Path2556=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2557=1256
Path2557=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2558=842
Path2558=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2559=1406
Path2559=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line2561=651
Path2561=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line2562=1046
Path2562=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2564=1075
Path2564=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2565=95
Path2565=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c
Line2565.2=148
Path2565.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c
Line2567=1884
Path2567=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2568=2140
Path2568=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2569=2092
Path2569=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2570=126
Path2570=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2571=995
Path2571=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2572=148
Path2572=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2573=980
Path2573=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2575=1272
Path2575=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2576=1277
Path2576=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2577=687
Path2577=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2578=712
Path2578=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2580=877
Path2580=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2580.2=907
Path2580.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2581=1485
Path2581=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line2582=1943
Path2582=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2602=507
Path2602=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2603=6048
Path2603=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2604=2189
Path2604=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2606=1983
Path2606=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2614=1729
Path2614=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2615=1993
Path2615=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2616=497
Path2616=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2617=5878
Path2617=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2618=1969
Path2618=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2619=429
Path2619=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2620=463
Path2620=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2624=3570
Path2624=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2625=3589
Path2625=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2626=3689
Path2626=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2627=567
Path2627=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
Line2628=3355
Path2628=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2628.2=4481
Path2628.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2633=3382
Path2633=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2633.2=4507
Path2633.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2634=229
Path2634=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2641=5724
Path2641=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2643=604
Path2643=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2645=1124
Path2645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2648=1001
Path2648=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2649=1097
Path2649=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2651=5705
Path2651=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2656=1915
Path2656=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2665=1572
Path2665=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2666=1681
Path2666=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2669=2015
Path2669=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line2670=2022
Path2670=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line2671=2031
Path2671=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
Line2672=1348
Path2672=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2682=802
Path2682=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
Line2682.2=1385
Path2682.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
Line2682.3=1024
Path2682.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line2682.4=1814
Path2682.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2682.5=1924
Path2682.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2682.6=1162
Path2682.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line2686=313
Path2686=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2687=169
Path2687=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_protocol_utils.c
Line2689=1273
Path2689=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
Line2690=1341
Path2690=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2690.2=1938
Path2690.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2692=4076
Path2692=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2696=666
Path2696=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2697=440
Path2697=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2698=784
Path2698=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line2699=617
Path2699=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2699.2=631
Path2699.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line2701=4103
Path2701=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2701.2=4243
Path2701.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2710=565
Path2710=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2711=794
Path2711=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2712=732
Path2712=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2713=790
Path2713=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2714=4131
Path2714=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2717=208
Path2717=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line2718=226
Path2718=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
Line2720=4168
Path2720=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2721=4208
Path2721=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2722=2526
Path2722=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2726=178
Path2726=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line2737=3829
Path2737=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2738=2753
Path2738=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2739=4277
Path2739=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2740=3204
Path2740=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2741=2920
Path2741=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2741.2=3977
Path2741.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2742=4303
Path2742=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2743=3834
Path2743=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2743.2=3840
Path2743.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2744=1486
Path2744=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line2745=1196
Path2745=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2748=2052
Path2748=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2749=4359
Path2749=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2750=5650
Path2750=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2751=2897
Path2751=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2751.2=3909
Path2751.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2752=2721
Path2752=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2753=3794
Path2753=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2754=3210
Path2754=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2756=3021
Path2756=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2757=2974
Path2757=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2757.2=3991
Path2757.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2758=2981
Path2758=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2758.2=4010
Path2758.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2759=4028
Path2759=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2761=578
Path2761=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
Line2762=585
Path2762=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
Line2765=1406
Path2765=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2766=3115
Path2766=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2768=3090
Path2768=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2769=3155
Path2769=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2771=2825
Path2771=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2772=4143
Path2772=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2773=3867
Path2773=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2777=3873
Path2777=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2779=1561
Path2779=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2780=1151
Path2780=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2781=1387
Path2781=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line2783=2848
Path2783=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2784=3944
Path2784=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2785=397
Path2785=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2785.2=433
Path2785.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line2786=1893
Path2786=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line2787=1886
Path2787=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
Line2788=2537
Path2788=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2789=1987
Path2789=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line2800=167
Path2800=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_init.c
Line2800.2=178
Path2800.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c
Line2801=63
Path2801=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c
Line2802=155
Path2802=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c
Line2803=159
Path2803=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c
Line2804=186
Path2804=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_kdco_calibration.c
Line2806=108
Path2806=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
Line2807=160
Path2807=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
Line2813=396
Path2813=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
Line2814=326
Path2814=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c
Line2815=194
Path2815=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
Line2816=198
Path2816=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
Line2820=85
Path2820=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_generate_random_number_calibration.c
Line2820.2=715
Path2820.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c
Line2821=141
Path2821=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c
Line2822=142
Path2822=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c
Line2825=239
Path2825=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
Line2828=64
Path2828=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_PD_extract_calibration.c
Line2829=432
Path2829=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c
Line2831=379
Path2831=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_temperature_change.c
Line2832=86
Path2832=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
Line2833=448
Path2833=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\utils\phy_utils.c
Line2834=94
Path2834=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
Line2835=138
Path2835=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
Line2837=577
Path2837=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2838=605
Path2838=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2841=778
Path2841=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
Line2842=1192
Path2842=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2843=545
Path2843=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2844=647
Path2844=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2845=1901
Path2845=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2846=2053
Path2846=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2847=710
Path2847=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2848=719
Path2848=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2849=728
Path2849=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2850=742
Path2850=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2851=756
Path2851=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2852=97
Path2852=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
Line2853=139
Path2853=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
Line2854=111
Path2854=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
Line2855=153
Path2855=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
Line2856=172
Path2856=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_clock_dependent_calc.c
Line2857=1239
Path2857=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2858=1250
Path2858=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2859=171
Path2859=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c
Line2860=401
Path2860=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
Line2861=406
Path2861=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
Line2862=1894
Path2862=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\utils\rf_sub_functions.c
Line2863=166
Path2863=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
Line2863.2=170
Path2863.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
Line2864=135
Path2864=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
Line2865=50
Path2865=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c
Line2866=206
Path2866=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_init.c
Line2867=307
Path2867=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2868=34
Path2868=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
Line2869=23
Path2869=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
Line2870=44
Path2870=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
Line2871=39
Path2871=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
Line2872=825
Path2872=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
Line2873=371
Path2873=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2874=155
Path2874=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
Line2875=77
Path2875=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c
Line2876=287
Path2876=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2877=34
Path2877=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
Line2878=806
Path2878=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2879=34
Path2879=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_stop.c
Line2881=96
Path2881=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_stop.c
Line2882=486
Path2882=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c
Line2883=318
Path2883=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2884=216
Path2884=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
Line2885=896
Path2885=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2886=154
Path2886=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
Line2887=1285
Path2887=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2887.2=821
Path2887.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
Line2888=1577
Path2888=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2888.2=1027
Path2888.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
Line2889=1346
Path2889=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2889.2=906
Path2889.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
Line2890=106
Path2890=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c
Line2891=134
Path2891=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c
Line2892=204
Path2892=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
Line2893=860
Path2893=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2894=859
Path2894=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2895=2202
Path2895=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2896=857
Path2896=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
Line2897=309
Path2897=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2898=263
Path2898=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2899=267
Path2899=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
Line2901=173
Path2901=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
Line2901.2=192
Path2901.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
Line2901.3=1250
Path2901.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2901.4=1269
Path2901.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2902=134
Path2902=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2903=133
Path2903=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c
Line2903.2=1656
Path2903.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2904=143
Path2904=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
Line2904.2=182
Path2904.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
Line2904.3=230
Path2904.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
Line2904.4=274
Path2904.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
Line2904.5=2310
Path2904.5=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2904.6=2349
Path2904.6=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2904.7=2397
Path2904.7=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2904.8=2441
Path2904.8=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2905=200
Path2905=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
Line2905.2=1277
Path2905.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2907=156
Path2907=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c
Line2908=507
Path2908=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2908.2=553
Path2908.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2908.3=582
Path2908.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2908.4=632
Path2908.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2908.5=689
Path2908.5=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2909=89
Path2909=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
Line2910=79
Path2910=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c
Line2911=129
Path2911=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c
Line2911.2=2057
Path2911.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2912=135
Path2912=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_12.c
Line2912.2=2197
Path2912.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2913=429
Path2913=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
Line2913.2=435
Path2913.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
Line2913.3=2596
Path2913.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2913.4=2602
Path2913.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2914=140
Path2914=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
Line2915=220
Path2915=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_02.c
Line2915.2=1512
Path2915.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2916=149
Path2916=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c
Line2916.2=1672
Path2916.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2917=88
Path2917=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_09.c
Line2917.2=1941
Path2917.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2918=1022
Path2918=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2919=243
Path2919=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_08.c
Line2919.2=2818
Path2919.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2920=141
Path2920=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c
Line2920.2=2069
Path2920.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2921=130
Path2921=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
Line2925=165
Path2925=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c
Line2925.2=1833
Path2925.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2926=187
Path2926=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c
Line2926.2=1855
Path2926.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
Line2927=239
Path2927=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c
Line2928=240
Path2928=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c
Line3001=504
Path3001=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3002=572
Path3002=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3003=639
Path3003=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3004=775
Path3004=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3005=846
Path3005=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3006=1000
Path3006=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3008=590
Path3008=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3009=776
Path3009=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3010=772
Path3010=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3012=774
Path3012=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3013=973
Path3013=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3014=812
Path3014=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3016=773
Path3016=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3020=1142
Path3020=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3021=815
Path3021=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3022=1759
Path3022=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3023=1058
Path3023=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3026=1412
Path3026=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3027=1780
Path3027=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3028=1812
Path3028=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3029=1813
Path3029=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3030=1814
Path3030=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3031=1815
Path3031=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3032=1816
Path3032=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3035=145
Path3035=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3036=147
Path3036=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3037=151
Path3037=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3038=156
Path3038=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3039=161
Path3039=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3043=165
Path3043=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_hooks.c
Line3043.2=172
Path3043.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_hooks.c
Line3045=126
Path3045=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3046=130
Path3046=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3047=134
Path3047=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3048=209
Path3048=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3048.2=251
Path3048.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3051=162
Path3051=M:\Omri_WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c
Line3100=70
Path3100=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
Line3101=168
Path3101=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
Line3102=82
Path3102=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c
Line3114=628
Path3114=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3114.2=940
Path3114.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3115=478
Path3115=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3117=168
Path3117=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_main.c
Line3118=164
Path3118=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
Line3119=555
Path3119=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3120=122
Path3120=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
Line3139=49
Path3139=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c
Line3140=338
Path3140=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3140.2=354
Path3140.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3143=716
Path3143=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3144=826
Path3144=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3145=655
Path3145=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3146=948
Path3146=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3159=650
Path3159=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3190=2062
Path3190=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
Line3191=2075
Path3191=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
Line3192=2097
Path3192=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
Line3200=124
Path3200=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
Line3201=216
Path3201=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
Line3202=203
Path3202=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
Line3204=76
Path3204=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
Line3205=168
Path3205=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\filters\avpr_plc.c
Line3206=445
Path3206=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3228=390
Path3228=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3230=492
Path3230=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3231=143
Path3231=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3232=158
Path3232=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
Line3233=184
Path3233=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3234=113
Path3234=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
Line3235=200
Path3235=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
Line3236=272
Path3236=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
Line3237=331
Path3237=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
Line3238=497
Path3238=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
Line3253=141
Path3253=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3254=105
Path3254=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
Line3255=566
Path3255=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3255.2=516
Path3255.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
Line3256=369
Path3256=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3257=401
Path3257=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
Line3300=267
Path3300=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3301=159
Path3301=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
Line3301.2=162
Path3301.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
Line3302=408
Path3302=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3302.2=574
Path3302.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3303=409
Path3303=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3303.2=575
Path3303.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3304=410
Path3304=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3304.2=576
Path3304.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3305=411
Path3305=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3305.2=577
Path3305.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3308=320
Path3308=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3309=439
Path3309=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
Line3310=641
Path3310=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3311=375
Path3311=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3313=1792
Path3313=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line3314=1793
Path3314=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line3315=353
Path3315=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c
Line3316=759
Path3316=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3318=750
Path3318=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3320=1414
Path3320=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line3321=783
Path3321=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3322=1794
Path3322=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line3323=1732
Path3323=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
Line3324=362
Path3324=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c
Line3325=194
Path3325=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
Line3327=275
Path3327=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
Line3328=333
Path3328=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
Line3329=169
Path3329=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3330=543
Path3330=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3331=544
Path3331=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3332=545
Path3332=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3333=546
Path3333=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3334=547
Path3334=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3400=447
Path3400=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
Line3401=482
Path3401=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
Line3402=1111
Path3402=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3403=1114
Path3403=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
Line3404=961
Path3404=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3405=965
Path3405=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3406=745
Path3406=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3407=880
Path3407=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3408=1025
Path3408=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3409=1028
Path3409=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3410=323
Path3410=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3411=856
Path3411=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3412=477
Path3412=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
Line3413=365
Path3413=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
Line3501=335
Path3501=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3503=203
Path3503=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3512=400
Path3512=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3584=422
Path3584=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
Line3584.2=366
Path3584.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
Line3585=1131
Path3585=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line3586=3147
Path3586=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line3588=1972
Path3588=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
Line3596=4344
Path3596=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
Line3597=412
Path3597=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3597.2=413
Path3597.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3597.3=414
Path3597.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3597.4=415
Path3597.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3597.5=893
Path3597.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line3598=411
Path3598=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
Line3599=892
Path3599=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
Line3600=434
Path3600=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3601=460
Path3601=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3602=773
Path3602=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line3603=799
Path3603=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line3604=834
Path3604=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3605=1221
Path3605=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line3607=189
Path3607=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\IPC\osa_ipc_mailbox.c
Line3608=586
Path3608=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3609=382
Path3609=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3610=1328
Path3610=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3611=1288
Path3611=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
Line3612=1122
Path3612=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
Line3616=4927
Path3616=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3617=1720
Path3617=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3618=1762
Path3618=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3619=1525
Path3619=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3621=1717
Path3621=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3622=985
Path3622=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3623=1033
Path3623=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3624=1817
Path3624=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3625=1617
Path3625=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3626=1300
Path3626=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3627=2341
Path3627=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3628=2287
Path3628=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3629=4886
Path3629=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3630=1319
Path3630=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3631=5799
Path3631=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3632=428
Path3632=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
Line3633=152
Path3633=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
Line3634=97
Path3634=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
Line3635=469
Path3635=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
Line3636=2208
Path3636=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3637=1979
Path3637=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3638=2063
Path3638=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line3639=2056
Path3639=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3639.2=2306
Path3639.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3640=1422
Path3640=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3641=1497
Path3641=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3643=777
Path3643=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line3644=786
Path3644=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line3645=1244
Path3645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
Line3646=1580
Path3646=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line3648=966
Path3648=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3649=1616
Path3649=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3650=1205
Path3650=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3651=929
Path3651=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3652=1015
Path3652=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3653=743
Path3653=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3654=888
Path3654=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
Line3664=1373
Path3664=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line3666=1269
Path3666=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line3667=795
Path3667=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line3668=978
Path3668=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line3669=943
Path3669=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line3670=1139
Path3670=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
Line3671=1221
Path3671=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
Line3672=5674
Path3672=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
Line3675=1538
Path3675=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line3676=393
Path3676=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
Line3677=1202
Path3677=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line3678=1322
Path3678=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line3679=545
Path3679=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
Line3680=915
Path3680=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
Line3680.2=1238
Path3680.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
Line3681=670
Path3681=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line3684=4617
Path3684=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
Line3686=218
Path3686=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
Line3686.2=234
Path3686.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
Line3686.3=245
Path3686.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
Line3688=2043
Path3688=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
Line3689=285
Path3689=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3690=456
Path3690=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3691=237
Path3691=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3692=423
Path3692=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3693=1427
Path3693=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line3694=500
Path3694=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3695=1403
Path3695=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line3696=244
Path3696=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3697=301
Path3697=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3698=342
Path3698=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3699=524
Path3699=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3700=552
Path3700=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3701=789
Path3701=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3705=1609
Path3705=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3706=898
Path3706=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3707=1503
Path3707=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3708=1664
Path3708=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3710=922
Path3710=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
Line3711=406
Path3711=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\wb_report_filter.c
Line3712=457
Path3712=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3713=2221
Path3713=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3714=1646
Path3714=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3715=896
Path3715=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3716=1546
Path3716=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3717=1986
Path3717=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3718=946
Path3718=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3720=1448
Path3720=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3721=1439
Path3721=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3722=1060
Path3722=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line3727=1477
Path3727=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line3728=1306
Path3728=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
Line3729=266
Path3729=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c
Line3730=389
Path3730=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c
Line3732=711
Path3732=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
Line3733=1171
Path3733=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
Line3734=438
Path3734=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3735=548
Path3735=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3736=514
Path3736=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3737=1780
Path3737=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
Line3738=225
Path3738=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3739=369
Path3739=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3740=390
Path3740=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3741=178
Path3741=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3742=401
Path3742=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3743=402
Path3743=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
Line3744=928
Path3744=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3745=496
Path3745=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3746=976
Path3746=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3747=743
Path3747=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3748=695
Path3748=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3749=597
Path3749=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3751=167
Path3751=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3755=1360
Path3755=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
Line3756=637
Path3756=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_scan.c
Line3757=192
Path3757=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c
Line3758=279
Path3758=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\nike_plus_activity.c
Line3760=1149
Path3760=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3761=935
Path3761=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3763=527
Path3763=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3763.2=543
Path3763.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3763.3=740
Path3763.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3763.4=755
Path3763.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3764=1096
Path3764=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
Line3765=648
Path3765=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3765.2=1057
Path3765.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3766=959
Path3766=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3766.2=1849
Path3766.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3776=436
Path3776=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
Line3777=1034
Path3777=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
Line3778=1258
Path3778=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line3779=1266
Path3779=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line3780=1098
Path3780=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line3781=1578
Path3781=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line3782=887
Path3782=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783=912
Path3783=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783.2=925
Path3783.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783.3=938
Path3783.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783.4=945
Path3783.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783.5=952
Path3783.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783.6=977
Path3783.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3783.7=1009
Path3783.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
Line3784=1351
Path3784=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
Line3785=891
Path3785=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3786=946
Path3786=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3787=1083
Path3787=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3788=1117
Path3788=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3789=1249
Path3789=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3790=1628
Path3790=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
Line3791=1005
Path3791=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line3791.2=1108
Path3791.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line3792=175
Path3792=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3793=200
Path3793=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3794=757
Path3794=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3795=864
Path3795=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3796=1065
Path3796=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3797=1143
Path3797=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3798=1195
Path3798=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3799=1368
Path3799=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
Line3808=1095
Path3808=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3809=1091
Path3809=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3810=914
Path3810=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3811=1312
Path3811=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3812=1308
Path3812=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3813=1299
Path3813=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3814=1432
Path3814=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3815=1397
Path3815=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3816=1046
Path3816=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3817=874
Path3817=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3818=2368
Path3818=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3819=2338
Path3819=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3820=1915
Path3820=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3821=1895
Path3821=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3822=1896
Path3822=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3823=2287
Path3823=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3823.2=2304
Path3823.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3824=1163
Path3824=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3825=1597
Path3825=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3826=1676
Path3826=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3827=704
Path3827=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3828=720
Path3828=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3829=802
Path3829=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3830=767
Path3830=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3831=1187
Path3831=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
Line3832=352
Path3832=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3833=413
Path3833=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3833.2=595
Path3833.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3834=438
Path3834=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3835=443
Path3835=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3836=313
Path3836=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3837=318
Path3837=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3838=336
Path3838=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3839=356
Path3839=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3840=579
Path3840=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3841=622
Path3841=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3842=962
Path3842=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3843=940
Path3843=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3844=916
Path3844=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3845=867
Path3845=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3846=708
Path3846=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3847=578
Path3847=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3848=549
Path3848=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3849=509
Path3849=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3850=349
Path3850=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3851=339
Path3851=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3852=533
Path3852=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3853=485
Path3853=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3854=475
Path3854=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3855=401
Path3855=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
Line3856=737
Path3856=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
Line3857=3552
Path3857=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line3858=1790
Path3858=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line3859=1574
Path3859=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line3860=1962
Path3860=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
Line3866=3965
Path3866=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
Line3867=1538
Path3867=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line3868=2170
Path3868=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
Line3869=364
Path3869=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c
Line3870=948
Path3870=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line3871=896
Path3871=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
Line4001=613
Path4001=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4002=560
Path4002=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4003=1562
Path4003=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line4004=568
Path4004=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4004.2=588
Path4004.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4005=670
Path4005=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4006=781
Path4006=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4007=750
Path4007=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4007.2=776
Path4007.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4008=1615
Path4008=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line4009=1536
Path4009=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line4009.2=1567
Path4009.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
Line4010=817
Path4010=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
Line4011=1437
Path4011=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4012=716
Path4012=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4012.2=724
Path4012.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4013=740
Path4013=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4013.2=766
Path4013.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
Line4032=194
Path4032=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
Line4033=189
Path4033=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4033.2=499
Path4033.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4034=677
Path4034=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
Line4035=263
Path4035=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4035.2=562
Path4035.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4036=393
Path4036=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4037=701
Path4037=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4038=763
Path4038=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4039=798
Path4039=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4040=855
Path4040=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4040.2=894
Path4040.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4041=1607
Path4041=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4042=932
Path4042=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4043=943
Path4043=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4044=960
Path4044=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4045=980
Path4045=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4046=1091
Path4046=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4047=1132
Path4047=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4048=1362
Path4048=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4049=1405
Path4049=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4050=1503
Path4050=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4051=1525
Path4051=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4052=1580
Path4052=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4053=1641
Path4053=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4054=1672
Path4054=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4055=1710
Path4055=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4056=1850
Path4056=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4056.2=2115
Path4056.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4057=1943
Path4057=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4057.2=2275
Path4057.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4058=1963
Path4058=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4058.2=2209
Path4058.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4059=2000
Path4059=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4059.2=2144
Path4059.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4060=2021
Path4060=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4060.2=2158
Path4060.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4061=2289
Path4061=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4062=2365
Path4062=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4064=148
Path4064=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
Line4065=408
Path4065=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
Line4066=504
Path4066=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
Line4067=447
Path4067=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
Line4068=469
Path4068=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4069=570
Path4069=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
Line4070=733
Path4070=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4071=176
Path4071=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4071.2=429
Path4071.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4072=336
Path4072=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4073=350
Path4073=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4074=488
Path4074=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4075=621
Path4075=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4076=826
Path4076=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4077=909
Path4077=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4078=962
Path4078=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4079=1879
Path4079=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4080=658
Path4080=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
Line4081=229
Path4081=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4081.2=243
Path4081.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4081.3=396
Path4081.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4082=258
Path4082=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4083=981
Path4083=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4084=527
Path4084=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4085=869
Path4085=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4086=874
Path4086=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
Line4087=223
Path4087=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
Line4088=229
Path4088=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
Line4089=456
Path4089=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
Line4090=462
Path4090=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
Line4091=214
Path4091=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
Line4092=220
Path4092=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
Line4093=364
Path4093=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
Line4094=370
Path4094=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
Line4095=235
Path4095=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c
Line4096=1092
Path4096=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line4097=346
Path4097=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4097.2=435
Path4097.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4097.3=515
Path4097.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4097.4=660
Path4097.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4098=385
Path4098=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4098.2=474
Path4098.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4098.3=549
Path4098.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4098.4=686
Path4098.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4099=269
Path4099=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4100=848
Path4100=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
Line4101=895
Path4101=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
Line4102=1828
Path4102=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4103=331
Path4103=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4103.2=407
Path4103.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4103.3=492
Path4103.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4103.4=608
Path4103.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4104=678
Path4104=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
Line4105=588
Path4105=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4107=700
Path4107=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line4108=895
Path4108=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4109=921
Path4109=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4111=998
Path4111=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
Line4112=702
Path4112=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
Line4113=2250
Path4113=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line4113.2=2286
Path4113.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line4114=2168
Path4114=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line4115=1735
Path4115=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
Line4116=721
Path4116=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4128=510
Path4128=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4129=270
Path4129=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4130=560
Path4130=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4131=588
Path4131=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4132=606
Path4132=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4133=624
Path4133=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4134=664
Path4134=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4135=633
Path4135=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4136=867
Path4136=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4137=1291
Path4137=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4138=1300
Path4138=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4139=249
Path4139=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4140=893
Path4140=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4141=571
Path4141=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4142=612
Path4142=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4143=290
Path4143=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4144=308
Path4144=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4145=826
Path4145=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4146=829
Path4146=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4147=832
Path4147=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4148=835
Path4148=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4149=347
Path4149=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4150=377
Path4150=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4151=405
Path4151=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4152=414
Path4152=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4153=603
Path4153=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c
Line4154=781
Path4154=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4155=1027
Path4155=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4156=1023
Path4156=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4157=1037
Path4157=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4158=1033
Path4158=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
Line4159=1370
Path4159=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4160=209
Path4160=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4161=271
Path4161=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4162=267
Path4162=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4163=184
Path4163=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4164=244
Path4164=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4165=782
Path4165=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line4166=143
Path4166=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line4167=806
Path4167=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
Line4168=383
Path4168=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4169=393
Path4169=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4170=639
Path4170=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4171=152
Path4171=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
Line4172=904
Path4172=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4173=1097
Path4173=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4174=1179
Path4174=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
Line4174.2=704
Path4174.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4175=103
Path4175=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line4176=236
Path4176=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line4177=261
Path4177=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
Line4178=406
Path4178=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4179=411
Path4179=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4180=597
Path4180=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4181=623
Path4181=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4182=408
Path4182=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
Line4183=823
Path4183=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line4184=485
Path4184=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
Line4185=849
Path4185=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
Line4187=669
Path4187=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line4188=674
Path4188=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
Line4189=1358
Path4189=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line4190=1121
Path4190=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
Line4192=821
Path4192=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line4193=844
Path4193=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line4194=860
Path4194=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
Line4195=617
Path4195=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c
Line4224=165
Path4224=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4225=1004
Path4225=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
Line4226=1669
Path4226=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_controller.c
Line4227=353
Path4227=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
Line5000=1311
Path5000=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5001=478
Path5001=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5002=484
Path5002=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5003=730
Path5003=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5004=204
Path5004=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
Line5005=245
Path5005=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5006=159
Path5006=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5007=862
Path5007=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5010=2063
Path5010=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5011=2258
Path5011=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5011.2=2331
Path5011.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5011.3=2379
Path5011.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5011.4=2431
Path5011.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5011.5=2476
Path5011.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5011.6=2518
Path5011.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5013=840
Path5013=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5016=284
Path5016=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
Line5017=339
Path5017=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
Line5018=406
Path5018=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
Line5019=451
Path5019=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
Line5021=909
Path5021=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5022=704
Path5022=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5022.2=792
Path5022.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5023=712
Path5023=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5023.2=800
Path5023.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5024=634
Path5024=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5025=644
Path5025=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5026=537
Path5026=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5027=586
Path5027=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5028=1126
Path5028=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5029=1132
Path5029=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5030=1137
Path5030=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5030.2=1265
Path5030.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5031=623
Path5031=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5033=195
Path5033=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5034=425
Path5034=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5035=517
Path5035=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5036=613
Path5036=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5037=684
Path5037=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5038=772
Path5038=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5039=738
Path5039=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5040=828
Path5040=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5073=695
Path5073=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5074=783
Path5074=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5075=527
Path5075=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5084=199
Path5084=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5085=215
Path5085=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5086=231
Path5086=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5087=280
Path5087=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5088=347
Path5088=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5200=118
Path5200=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5201=142
Path5201=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5202=1174
Path5202=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5203=360
Path5203=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5204=364
Path5204=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5214=294
Path5214=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5216=1728
Path5216=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5217=1761
Path5217=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5221=1578
Path5221=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5222=1634
Path5222=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5223=1667
Path5223=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5227=293
Path5227=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5229=1653
Path5229=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5230=1638
Path5230=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5230.2=1449
Path5230.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5231=1642
Path5231=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5231.2=1453
Path5231.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5232=1649
Path5232=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5233=902
Path5233=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5234=896
Path5234=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5235=959
Path5235=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5236=1047
Path5236=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5237=375
Path5237=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5238=371
Path5238=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5239=469
Path5239=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5240=473
Path5240=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5241=537
Path5241=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5242=541
Path5242=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5243=487
Path5243=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5244=491
Path5244=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5245=552
Path5245=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5246=556
Path5246=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5249=1931
Path5249=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5251=1937
Path5251=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5252=411
Path5252=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5252.2=444
Path5252.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5253=448
Path5253=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5254=415
Path5254=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
Line5255=1675
Path5255=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
Line5257=556
Path5257=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
Line5258=2028
Path5258=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
Line5259=846
Path5259=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c

[StringTable]
Str10.0=0,0,HV1
Str10.0=1,1,HV2
Str10.0=2,2,HV3
Str10.0=3,3,DV
Str10.0=7,7,EV3
Str10.0=12,12,EV4
Str10.0=13,13,EV5
Str19.0=0,0,REG
Str19.0=1,1,FINISH
Str19.0=2,2,FINISH_REG
Str19.0=3,3,ABORT_FINISH
Str19.0=4,4,ABORT_FINISH_REG
Str19.0=5,5,ABORT_FINISH_SUSPENDED
Str19.0=6,6,ABORT_FINISH_WAIT
Str19.0=7,7,STARTED
Str19.0=8,8,SET_PRIORITY
Str19.0=9,9,REPLACE_INSTANCES
Str19.0=254,254,EV_UNDEFINED	
Str20.0=0,0,REG
Str20.0=1,1,FINISH
Str20.0=2,2,FINISH_REG
Str20.0=3,3,ABORT_FINISH
Str20.0=4,4,ABORT_FINISH_REG
Str20.0=5,5,ABORT_FINISH_SUSPENDED
Str20.0=6,6,ABORT_FINISH_WAIT
Str20.0=7,7,STARTED
Str20.0=8,8,SET_PRIORITY
Str20.0=9,9,REPLACE_INSTANCES
Str20.0=22,22,ANT_CONNECTION_MODULE_ID
Str20.0=23,23,ANT_SEARCH_MODULE_ID
Str20.0=24,24,ANT_BURST_MODULE_ID
Str20.0=254,254,EV_UNDEFINED
Str20.1=0,0,SNIFF_MASTER
Str20.1=1,1,SNIFF_SLAVE
Str20.1=2,2,HOLD_MASTER
Str20.1=3,3,HOLD_SLAVE
Str20.1=4,4,PAGE
Str20.1=5,5,PAGE SCAN
Str20.1=6,6,INQUIRY
Str20.1=7,7,INQUIRY SCAN
Str20.1=8,8,ACTIVE CONNECTION
Str20.1=9,9,MS SWITCH
Str20.1=10,10,TEST_MODE
Str20.1=11,11,ACTIVE_BRCST
Str20.1=12,12,HV1
Str20.1=13,13,RF_CALIBRATION
Str20.1=14,14,FAST_RSSI_SCAN
Str20.1=15,15,RECOVERY PAGE
Str20.1=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str20.1=17,17,WB_DIRECT_ADV_MODULE_ID
Str20.1=18,18,WB_SCAN_MODULE_ID
Str20.1=19,19,WB_CONNECT_MODULE_ID
Str20.1=20,20,BLE_CONNECTION_MODULE_ID
Str20.1=21,21,BLE_TESTMODE_MODULE_ID
Str22.0=0,0,SNIFF_MASTER
Str22.0=1,1,SNIFF_SLAVE
Str22.0=2,2,HOLD_MASTER
Str22.0=3,3,HOLD_SLAVE
Str22.0=4,4,PAGE
Str22.0=5,5,PAGE SCAN
Str22.0=6,6,INQUIRY
Str22.0=7,7,INQUIRY SCAN
Str22.0=8,8,ACTIVE CONNECTION
Str22.0=9,9,MS SWITCH
Str22.0=10,10,TEST_MODE
Str22.0=11,11,ACTIVE_BRCST
Str22.0=12,12,HV1
Str22.0=13,13,RF_CALIBRATION
Str22.0=14,14,FAST_RSSI_SCAN
Str22.0=15,15,RECOVERY PAGE
Str22.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str22.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str22.0=18,18,WB_SCAN_MODULE_ID
Str22.0=19,19,WB_CONNECT_MODULE_ID
Str22.0=20,20,BLE_CONNECTION_MODULE_ID
Str22.0=21,21,BLE_TESTMODE_MODULE_ID
Str22.0=22,22,ANT_CONNECTION_MODULE_ID
Str22.0=23,23,ANT_SEARCH_MODULE_ID
Str22.0=24,24,ANT_BURST_MODULE_ID
Str22.0=75,75,SLAVE CONNECTION
Str22.0=138,138,MASTER CONNECTION
Str23.0=0,0,FALSE
Str23.0=1,1,TRUE
Str23.1=0,0,LOW
Str23.1=1,1,HIGH
Str24.0=0,0,SNIFF_MASTER
Str24.0=1,1,SNIFF_SLAVE
Str24.0=2,2,HOLD_MASTER
Str24.0=3,3,HOLD_SLAVE
Str24.0=4,4,PAGE
Str24.0=5,5,PAGE SCAN
Str24.0=6,6,INQUIRY
Str24.0=7,7,INQUIRY SCAN
Str24.0=8,8,ACTIVE CONNECTION
Str24.0=9,9,MS SWITCH
Str24.0=10,10,TEST_MODE
Str24.0=11,11,ACTIVE_BRCST
Str24.0=12,12,HV1
Str24.0=13,13,RF_CALIBRATION
Str24.0=14,14,FAST_RSSI_SCAN
Str24.0=15,15,RECOVERY PAGE
Str24.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str24.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str24.0=18,18,WB_SCAN_MODULE_ID
Str24.0=19,19,WB_CONNECT_MODULE_ID
Str24.0=20,20,BLE_CONNECTION_MODULE_ID
Str24.0=21,21,BLE_TESTMODE_MODULE_ID
Str24.0=22,22,ANT_CONNECTION_MODULE_ID
Str24.0=23,23,ANT_SEARCH_MODULE_ID
Str24.0=24,24,ANT_BURST_MODULE_ID
Str25.0=0,0,SNIFF_MASTER
Str25.0=1,1,SNIFF_SLAVE
Str25.0=2,2,HOLD_MASTER
Str25.0=3,3,HOLD_SLAVE
Str25.0=4,4,PAGE
Str25.0=5,5,PAGE SCAN
Str25.0=6,6,INQUIRY
Str25.0=7,7,INQUIRY SCAN
Str25.0=8,8,ACTIVE CONNECTION
Str25.0=9,9,MS SWITCH
Str25.0=10,10,TEST_MODE
Str25.0=11,11,ACTIVE_BRCST
Str25.0=12,12,HV1
Str25.0=13,13,RF_CALIBRATION
Str25.0=14,14,FAST_RSSI_SCAN
Str25.0=15,15,RECOVERY PAGE
Str25.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str25.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str25.0=18,18,WB_SCAN_MODULE_ID
Str25.0=19,19,WB_CONNECT_MODULE_ID
Str25.0=20,20,BLE_CONNECTION_MODULE_ID
Str25.0=21,21,BLE_TESTMODE_MODULE_ID
Str25.0=22,22,ANT_CONNECTION_MODULE_ID
Str25.0=23,23,ANT_SEARCH_MODULE_ID
Str25.0=24,24,ANT_BURST_MODULE_ID
Str26.0=0,0,SNIFF_MASTER
Str26.0=1,1,SNIFF_SLAVE
Str26.0=2,2,HOLD_MASTER
Str26.0=3,3,HOLD_SLAVE
Str26.0=4,4,PAGE
Str26.0=5,5,PAGE SCAN
Str26.0=6,6,INQUIRY
Str26.0=7,7,INQUIRY SCAN
Str26.0=8,8,ACTIVE CONNECTION
Str26.0=9,9,MS SWITCH
Str26.0=10,10,TEST_MODE
Str26.0=11,11,ACTIVE_BRCST
Str26.0=12,12,HV1
Str26.0=13,13,RF_CALIBRATION
Str26.0=14,14,FAST_RSSI_SCAN
Str26.0=15,15,RECOVERY PAGE
Str26.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str26.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str26.0=18,18,WB_SCAN_MODULE_ID
Str26.0=19,19,WB_CONNECT_MODULE_ID
Str26.0=20,20,BLE_CONNECTION_MODULE_ID
Str26.0=21,21,BLE_TESTMODE_MODULE_ID
Str26.0=22,22,ANT_CONNECTION_MODULE_ID
Str26.0=23,23,ANT_SEARCH_MODULE_ID
Str26.0=24,24,ANT_BURST_MODULE_ID
Str26.0=75,75,SLAVE CONNECTION
Str26.0=138,138,MASTER CONNECTION
Str29.0=0,0,FALSE
Str29.0=1,1,TRUE
Str29.1=0,0,LOW
Str29.1=1,1,HIGH
Str30.0=0,0,REG
Str30.0=1,1,FINISH
Str30.0=2,2,FINISH_REG
Str30.0=3,3,ABORT_FINISH
Str30.0=4,4,ABORT_FINISH_REG
Str30.0=5,5,ABORT_FINISH_SUSPENDED
Str30.0=6,6,ABORT_FINISH_WAIT
Str30.0=7,7,STARTED
Str30.0=8,8,SET_PRIORITY
Str30.0=9,9,REPLACE_INSTANCES
Str30.0=22,22,ANT_CONNECTION_MODULE_ID
Str30.0=23,23,ANT_SEARCH_MODULE_ID
Str30.0=24,24,ANT_BURST_MODULE_ID
Str30.0=254,254,EV_UNDEFINED
Str30.1=0,0,SNIFF_MASTER
Str30.1=1,1,SNIFF_SLAVE
Str30.1=2,2,HOLD_MASTER
Str30.1=3,3,HOLD_SLAVE
Str30.1=4,4,PAGE
Str30.1=5,5,PAGE SCAN
Str30.1=6,6,INQUIRY
Str30.1=7,7,INQUIRY SCAN
Str30.1=8,8,ACTIVE CONNECTION
Str30.1=9,9,MS SWITCH
Str30.1=10,10,TEST_MODE
Str30.1=11,11,ACTIVE_BRCST
Str30.1=12,12,HV1
Str30.1=13,13,RF_CALIBRATION
Str30.1=14,14,FAST_RSSI_SCAN
Str30.1=15,15,RECOVERY PAGE
Str30.1=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str30.1=17,17,WB_DIRECT_ADV_MODULE_ID
Str30.1=18,18,WB_SCAN_MODULE_ID
Str30.1=19,19,WB_CONNECT_MODULE_ID
Str30.1=20,20,BLE_CONNECTION_MODULE_ID
Str30.1=21,21,BLE_TESTMODE_MODULE_ID
Str32.0=0,0,SNIFF_MASTER
Str32.0=1,1,SNIFF_SLAVE
Str32.0=2,2,HOLD_MASTER
Str32.0=3,3,HOLD_SLAVE
Str32.0=4,4,PAGE
Str32.0=5,5,PAGE SCAN
Str32.0=6,6,INQUIRY
Str32.0=7,7,INQUIRY SCAN
Str32.0=8,8,ACTIVE CONNECTION
Str32.0=9,9,MS SWITCH
Str32.0=10,10,TEST_MODE
Str32.0=11,11,ACTIVE_BRCST
Str32.0=12,12,HV1
Str32.0=13,13,RF_CALIBRATION
Str32.0=14,14,FAST_RSSI_SCAN
Str32.0=15,15,RECOVERY PAGE
Str32.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str32.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str32.0=18,18,WB_SCAN_MODULE_ID
Str32.0=19,19,WB_CONNECT_MODULE_ID
Str32.0=20,20,BLE_CONNECTION_MODULE_ID
Str32.0=21,21,BLE_TESTMODE_MODULE_ID
Str32.0=22,22,ANT_CONNECTION_MODULE_ID
Str32.0=23,23,ANT_SEARCH_MODULE_ID
Str32.0=24,24,ANT_BURST_MODULE_ID
Str32.0=25,25,LLR TARGET
Str32.0=26,26,LLR INITIATOR
Str32.0=27,27,NIKE_PLUS_MODULE_ID
Str33.0=0,0,SNIFF_MASTER
Str33.0=1,1,SNIFF_SLAVE
Str33.0=2,2,HOLD_MASTER
Str33.0=3,3,HOLD_SLAVE
Str33.0=4,4,PAGE
Str33.0=5,5,PAGE SCAN
Str33.0=6,6,INQUIRY
Str33.0=7,7,INQUIRY SCAN
Str33.0=8,8,ACTIVE CONNECTION
Str33.0=9,9,MS SWITCH
Str33.0=10,10,TEST_MODE
Str33.0=11,11,ACTIVE_BRCST
Str33.0=12,12,HV1
Str33.0=13,13,RF_CALIBRATION
Str33.0=14,14,FAST_RSSI_SCAN
Str33.0=15,15,RECOVERY PAGE
Str33.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str33.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str33.0=18,18,WB_SCAN_MODULE_ID
Str33.0=19,19,WB_CONNECT_MODULE_ID
Str33.0=20,20,BLE_CONNECTION_MODULE_ID
Str33.0=21,21,BLE_TESTMODE_MODULE_ID
Str33.0=22,22,ANT_CONNECTION_MODULE_ID
Str33.0=23,23,ANT_SEARCH_MODULE_ID
Str33.0=24,24,ANT_BURST_MODULE_ID
Str35.0=0,0,SNIFF_MASTER
Str35.0=1,1,SNIFF_SLAVE
Str35.0=2,2,HOLD_MASTER
Str35.0=3,3,HOLD_SLAVE
Str35.0=4,4,PAGE
Str35.0=5,5,PAGE SCAN
Str35.0=6,6,INQUIRY
Str35.0=7,7,INQUIRY SCAN
Str35.0=8,8,ACTIVE CONNECTION
Str35.0=9,9,MS SWITCH
Str35.0=10,10,TEST_MODE
Str35.0=11,11,ACTIVE_BRCST
Str35.0=12,12,HV1
Str35.0=13,13,RF_CALIBRATION
Str35.0=14,14,FAST_RSSI_SCAN
Str35.0=15,15,RECOVERY PAGE
Str35.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str35.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str35.0=18,18,WB_SCAN_MODULE_ID
Str35.0=19,19,WB_CONNECT_MODULE_ID
Str35.0=20,20,BLE_CONNECTION_MODULE_ID
Str35.0=21,21,BLE_TESTMODE_MODULE_ID
Str35.0=22,22,ANT_CONNECTION_MODULE_ID
Str35.0=23,23,ANT_SEARCH_MODULE_ID
Str35.0=24,24,ANT_BURST_MODULE_ID
Str35.1=0,0,LOW
Str35.1=1,1,HIGH
Str36.0=0,0,SNIFF_MASTER
Str36.0=1,1,SNIFF_SLAVE
Str36.0=2,2,HOLD_MASTER
Str36.0=3,3,HOLD_SLAVE
Str36.0=4,4,PAGE
Str36.0=5,5,PAGE SCAN
Str36.0=6,6,INQUIRY
Str36.0=7,7,INQUIRY SCAN
Str36.0=8,8,ACTIVE CONNECTION
Str36.0=9,9,MS SWITCH
Str36.0=10,10,TEST_MODE
Str36.0=11,11,ACTIVE_BRCST
Str36.0=12,12,HV1
Str36.0=13,13,RF_CALIBRATION
Str36.0=14,14,FAST_RSSI_SCAN
Str36.0=15,15,RECOVERY PAGE
Str36.0=16,16,WB_UNDIRECT_ADV_MODULE_ID
Str36.0=17,17,WB_DIRECT_ADV_MODULE_ID
Str36.0=18,18,WB_SCAN_MODULE_ID
Str36.0=19,19,WB_CONNECT_MODULE_ID
Str36.0=20,20,BLE_CONNECTION_MODULE_ID
Str36.0=21,21,BLE_TESTMODE_MODULE_ID
Str36.0=22,22,ANT_CONNECTION_MODULE_ID
Str36.0=23,23,ANT_SEARCH_MODULE_ID
Str36.0=24,24,ANT_BURST_MODULE_ID
Str45.0=0,0,Nominal
Str45.0=1,1,Weak
Str45.0=2,2,Strong
Str46.0=0,0,Hot
Str46.0=1,1,Nominal
Str46.0=2,2,Cold
Str46.0=3,3,Warm
Str46.0=4,4,Cool
Str98.0=65524,65524,65524 - OSA_BUF_ERROR_BUF_ALREADY_FREE
Str98.0=65525,65525,65525 - OSA_BUF_ERROR_ADDR_NOT_IN_BUF
Str98.0=65526,65526,65526 - OSA_BUF_ERROR_SIZE_ZERO
Str98.0=65527,65527,65527 - OSA_BUF_ERROR_SIZE_TOO_BIG
Str98.0=65528,65528,65528 - OSA_BUF_ERROR_DEL_BAD_POOL_ID
Str98.0=65529,65529,65529 - OSA_BUF_ERROR_QUEUE_LINKED
Str98.0=65530,65530,65530 - OSA_BUF_ERROR_MSG_LINKED
Str98.0=65531,65531,65531 - OSA_BUF_ERROR_MSG_DEST
Str98.0=65532,65532,65532 - OSA_BUF_ERROR_BUF_LINKED
Str98.0=65533,65533,65533 - OSA_BUF_ERROR_BAD_POOL_ID
Str98.0=65534,65534,65534 - OSA_BUF_ERROR_NOT_OWNER
Str98.0=65535,65535,65535 - OSA_BUF_ERROR_CORRUPTED
Str106.0=30727,30727,SLEEP
Str106.0=31492,31492,CONFIG_RESPONSE
Str106.0=32002,32002,SYNC_RESPONSE
Str106.0=32257,32257,SYNC
Str106.0=63750,63750,WOKEN
Str106.0=64005,64005,WAKEUP
Str106.0=64515,64515,CONFIG
Str109.0=0,0,ACK
Str109.0=1,1,Command
Str109.0=2,2,ACL
Str109.0=3,3,SCO
Str109.0=4,4,Event
Str109.0=14,14,Vendor_Specific
Str109.0=15,15,LC
Str115.0=1,1,RECEIVER_LINE
Str115.0=2,2,RX_TIMEOUT
Str115.0=8,8,RX_OVERRUN
Str115.0=16,16,RX_SLIP_ERROR
Str115.0=32,32,XOFF_RECEIVED
Str115.0=64,64,CTS_ON_EVENT
Str115.0=128,128,RX_ON_EVENT
Str115.0=256,256,CTS_OFF_EVENT
Str115.0=512,512,RTS_OFF_EVENT
Str115.0=1024,1024,RTS_ON_EVENT
Str115.0=2048,2048,RX_H5_SYNC
Str116.0=68,68,Packet Wise
Str116.0=76,76,Byte Wise
Str116.0=84,84,Packet Segmentation
Str116.1=12000,12000,12MHz
Str116.1=13000,13000,13MHz
Str116.1=15600,15600,15.6MHz
Str116.1=16000,16000,16MHz
Str116.1=16200,16200,16.2MHz
Str116.1=16800,16800,16.8MHz
Str116.1=19200,19200,19.2MHz
Str116.1=19440,19440,19.44MHz
Str116.1=26000,26000,26MHz
Str116.1=38400,38400,38.4MHz
Str176.0=1,1,HVBGAP
Str176.0=2,2,BBLDO
Str176.0=3,3,ANALDO
Str176.0=4,4,OSCLDO
Str176.0=5,5,FLDO
Str176.0=6,6,VARACLDO
Str176.0=7,7,RFIOLDO
Str179.0=1,1,HVBGAP
Str179.0=2,2,BBLDO
Str179.0=3,3,ANALDO
Str179.0=4,4,OSCLDO
Str179.0=5,5,FLDO
Str179.0=6,6,VARACLDO
Str179.0=7,7,RFIOLDO
Str180.0=1,1,HVBGAP
Str180.0=2,2,BBLDO
Str180.0=3,3,ANALDO
Str180.0=4,4,OSCLDO
Str180.0=5,5,FLDO
Str180.0=6,6,VARACLDO
Str180.0=7,7,RFIOLDO
Str183.0=0,0,Cold
Str183.0=1,1,Cool
Str183.0=2,2,Room
Str183.0=3,3,Warm
Str183.0=4,4,Hot
Str193.0=0,0,Nominal
Str193.0=1,1,Weak
Str193.0=2,2,Strong
Str250.0=1025,1025,HCI_INQUIRY
Str250.0=1026,1026,HCI_INQUIRY_CANCEL
Str250.0=1027,1027,HCI_PERIODIC_INQUIRY_MODE
Str250.0=1028,1028,HCI_EXIT_PERIODIC_INQUIRY_MODE
Str250.0=1029,1029,HCI_CREATE_CONNECTION
Str250.0=1030,1030,HCI_DISCONNECT
Str250.0=1031,1031,HCI_ADD_SCO_CONNECTION
Str250.0=1032,1032,HCI_CREATE_CONNECTION_CANCEL
Str250.0=1033,1033,HCI_ACCEPT_CONNECTION_REQUEST
Str250.0=1034,1034,HCI_REJECT_CONNECTION_REQUEST
Str250.0=1035,1035,HCI_LINK_KEY_REQUEST_REPLY
Str250.0=1036,1036,HCI_LINK_KEY_REQUEST_NEG_REPLY
Str250.0=1037,1037,HCI_PIN_CODE_REQUEST_REPLY
Str250.0=1038,1038,HCI_PIN_CODE_REQUEST_NEG_REPLY
Str250.0=1039,1039,HCI_CHANGE_CONN_PACKET_TYPE
Str250.0=1041,1041,HCI_AUTHENTICATION_REQUESTED
Str250.0=1043,1043,HCI_SET_CONN_ENCRYPTION
Str250.0=1045,1045,HCI_CHANGE_CONN_LINK_KEY
Str250.0=1047,1047,HCI_MASTER_LINK_KEY
Str250.0=1049,1049,HCI_RMT_NAME_REQUEST
Str250.0=1050,1050,HCI_RMT_NAME_REQUEST_CANCEL
Str250.0=1051,1051,HCI_READ_RMT_FEATURES
Str250.0=1052,1052,HCI_READ_RMT_EXTENDED_FEATURES
Str250.0=1053,1053,HCI_READ_RMT_VERSION_INFO
Str250.0=1055,1055,HCI_READ_RMT_CLOCK_OFFSET
Str250.0=1056,1056,HCI_READ_LMP_HANDLE
Str250.0=1064,1064,HCI_SETUP_SYNCH_CONNECTION
Str250.0=1065,1065,HCI_ACCEPT_SYNCH_CONNECTION_REQ
Str250.0=1066,1066,HCI_REJECT_SYNCH_CONNECTION_REQ
Str250.0=1067,1067,HCI_IO_CAPABILITY_RESPONSE
Str250.0=1068,1068,HCI_USER_CONFIRMATION_REQUEST_REPLY
Str250.0=1069,1069,HCI_CONFIRMATION_VALUE_NEGATIVE_REPLY
Str250.0=1070,1070,HCI_USER_PASSKEY_REQUEST_REPLY
Str250.0=1071,1071,HCI_USER_PASSKEY_REQUEST_NEGATIVE_REPLY
Str250.0=1072,1072,HCI_REMOTE_OOB_DATA_REQUEST_REPLY
Str250.0=1073,1073,HCI_ACCEPT_SNIFF_REQUEST
Str250.0=1074,1074,HCI_REJECT_SNIFF_REQUEST
Str250.0=1075,1075,HCI_REMOTE_OOB_DATA_REQUEST_NEGATIVE_REPLY
Str250.0=2049,2049,HCI_HOLD_MODE
Str250.0=2051,2051,HCI_SNIFF_MODE
Str250.0=2052,2052,HCI_EXIT_SNIFF_MODE
Str250.0=2053,2053,HCI_PARK_MODE
Str250.0=2054,2054,HCI_EXIT_PARK_MODE
Str250.0=2055,2055,HCI_QOS_SETUP
Str250.0=2057,2057,HCI_ROLE_DISCOVERY
Str250.0=2059,2059,HCI_SWITCH_ROLE
Str250.0=2060,2060,HCI_READ_POLICY_SETTINGS 
Str250.0=2061,2061,HCI_WRITE_POLICY_SETTINGS
Str250.0=2062,2062,HCI_READ_DEFAULT_POLICY_SETTINGS
Str250.0=2063,2063,HCI_WRITE_DEFAULT_POLICY_SETTINGS 
Str250.0=2065,2065,HCI_SNIFF_SUBRATE; 
Str250.0=3073,3073,HCI_SET_EVENT_MASK
Str250.0=3075,3075,HCI_RESET
Str250.0=3077,3077,HCI_SET_EVENT_FILTER
Str250.0=3080,3080,HCI_FLUSH
Str250.0=3081,3081,HCI_READ_PIN_TYPE
Str250.0=3082,3082,HCI_WRITE_PIN_TYPE
Str250.0=3083,3083,HCI_CREATE_NEW_UNIT_KEY
Str250.0=3085,3085,HCI_READ_STORED_LINK_KEY
Str250.0=3089,3089,HCI_WRITE_STORED_LINK_KEY
Str250.0=3090,3090,HCI_DELETE_STORED_LINK_KEY
Str250.0=3091,3091,HCI_CHANGE_LOCAL_NAME
Str250.0=3092,3092,HCI_READ_LOCAL_NAME
Str250.0=3093,3093,HCI_READ_CONN_ACCEPT_TOUT
Str250.0=3094,3094,HCI_WRITE_CONN_ACCEPT_TOUT
Str250.0=3095,3095,HCI_READ_PAGE_TOUT
Str250.0=3096,3096,HCI_WRITE_PAGE_TOUT
Str250.0=3097,3097,HCI_READ_SCAN_ENABLE
Str250.0=3098,3098,HCI_WRITE_SCAN_ENABLE
Str250.0=3099,3099,HCI_READ_PAGESCAN_CFG
Str250.0=3100,3100,HCI_WRITE_PAGESCAN_CFG
Str250.0=3101,3101,HCI_READ_INQUIRYSCAN_CFG
Str250.0=3102,3102,HCI_WRITE_INQUIRYSCAN_CFG
Str250.0=3103,3103,HCI_READ_AUTHENTICATION_ENABLE
Str250.0=3104,3104,HCI_WRITE_AUTHENTICATION_ENABLE
Str250.0=3105,3105,HCI_READ_ENCRYPTION_MODE
Str250.0=3106,3106,HCI_WRITE_ENCRYPTION_MODE
Str250.0=3107,3107,HCI_READ_CLASS_OF_DEVICE
Str250.0=3108,3108,HCI_WRITE_CLASS_OF_DEVICE
Str250.0=3109,3109,HCI_READ_VOICE_SETTINGS
Str250.0=3110,3110,HCI_WRITE_VOICE_SETTINGS
Str250.0=3111,3111,HCI_READ_AUTO_FLUSH_TOUT
Str250.0=3112,3112,HCI_WRITE_AUTO_FLUSH_TOUT
Str250.0=3113,3113,HCI_READ_NUM_BCAST_REXMITS
Str250.0=3114,3114,HCI_WRITE_NUM_BCAST_REXMITS
Str250.0=3115,3115,HCI_READ_HOLD_MODE_ACTIVITY
Str250.0=3116,3116,HCI_WRITE_HOLD_MODE_ACTIVITY
Str250.0=3117,3117,HCI_READ_TRANSMIT_POWER_LEVEL
Str250.0=3118,3118,HCI_READ_SCO_FLOW_CTRL_ENABLE
Str250.0=3119,3119,HCI_WRITE_SCO_FLOW_CTRL_ENABLE
Str250.0=3121,3121,HCI_SET_HC_TO_HOST_FLOW_CTRL
Str250.0=3123,3123,HCI_HOST_BUFFER_SIZE
Str250.0=3125,3125,HCI_HOST_NUM_PACKETS_DONE
Str250.0=3126,3126,HCI_READ_LINK_SUPER_TOUT
Str250.0=3127,3127,HCI_WRITE_LINK_SUPER_TOUT
Str250.0=3128,3128,HCI_READ_NUM_SUPPORTED_IAC
Str250.0=3129,3129,HCI_READ_CURRENT_IAC_LAP
Str250.0=3130,3130,HCI_WRITE_CURRENT_IAC_LAP
Str250.0=3131,3131,HCI_READ_PAGESCAN_PERIOD_MODE
Str250.0=3132,3132,HCI_WRITE_PAGESCAN_PERIOD_MODE
Str250.0=3133,3133,HCI_READ_PAGESCAN_MODE
Str250.0=3134,3134,HCI_WRITE_PAGESCAN_MODE
Str250.0=3135,3135,HCI_SET_AFH_HOST_CHANNEL_CLASSIFICATION
Str250.0=3138,3138,HCI_READ_INQUIRY_SCAN_TYPE
Str250.0=3139,3139,HCI_WRITE_INQUIRY_SCAN_TYPE
Str250.0=3140,3140,HCI_READ_IQUIRY_MODE
Str250.0=3141,3141,HCI_WRITE_INQUIRY_MODE
Str250.0=3142,3142,HCI_READ_PAGE_SCAN_TYPE
Str250.0=3143,3143,HCI_WRITE_PAGE_SCAN_TYPE
Str250.0=3144,3144,HCI_READ_AFH_CHANNEL_ASSESSMENT_MODE
Str250.0=3145,3145,HCI_WRITE_AFH_CHANNEL_ASSESSMENT_MODE
Str250.0=3153,3153,HCI_READ_EXTENDED_INQUIRY_RESPONSE
Str250.0=3154,3154,HCI_WRITE_EXTENDED_INQUIRY_RESPONSE
Str250.0=3155,3155,HCI_ENC_KEY_REFRESH
Str250.0=3157,3157,HCI_READ_SIMPLE_PAIRING_MODE
Str250.0=3158,3158,HCI_WRITE_SIMPLE_PAIRING_MODE
Str250.0=3159,3159,HCI_READ_LOCAL_OOB_DATA
Str250.0=3160,3160,HCI_READ_INQUIRY_RESPONSE_TRANSMIT_POWER_LEVEL
Str250.0=3161,3161,HCI_WRITE_INQUIRY_TRANSMIT_POWER_LEVEL
Str250.0=3162,3162,HCI_READ_DEFAULT_ERRONEOUS_DATA_REPORTING
Str250.0=3163,3163,HCI_WRITE_DEFAULT_ERRONEOUS_DATA_REPORTING
Str250.0=3164,3164,HCI_READ_PERSISTENT_SNIFF
Str250.0=3165,3165,HCI_WRITE_PERSISTENT_SNIFF
Str250.0=3166,3166,HCI_DELETE_PERSISTENT_SNIFF
Str250.0=3167,3167,HCI_ENHANCED_FLUSH
Str250.0=3168,3168,HCI_SEND_KEYPRESS_NOTIFICATION
Str250.0=3176,3176,HCI_READ_ENHANCED_TRANSMIT_POWER_LEVEL
Str250.0=4097,4097,HCI_READ_LOCAL_VERSION_INFO
Str250.0=4098,4098,HCI_READ_LOCAL_SUPPORTED_COMMANDS
Str250.0=4099,4099,HCI_READ_LOCAL_FEATURES
Str250.0=4100,4100,HCI_READ_LOCAL_EXTENDED_FEATURES
Str250.0=4101,4101,HCI_READ_BUFFER_SIZE
Str250.0=4103,4103,HCI_READ_COUNTRY_CODE
Str250.0=4105,4105,HCI_READ_BD_ADDR
Str250.0=5121,5121,HCI_READ_FAILED_CONTACT_COUNT
Str250.0=5122,5122,HCI_RESET_FAILED_CONTACT_COUNT
Str250.0=5123,5123,HCI_READ_LINK_QUALITY
Str250.0=5125,5125,HCI_READ_RSSI
Str250.0=5126,5126,HCI_READ_AFH_CHANNEL_MAP
Str250.0=5127,5127,HCI_READ_CLOCK
Str250.0=5128,5128,HCI_READ_ENCRYPTION_KEY_SIZE
Str250.0=5888,5888,HCI_VS_AUTO_RECOVERY_STATUS_CHANGE_EVENT
Str250.0=6145,6145,HCI_READ_LOOPBACK_MODE
Str250.0=6146,6146,HCI_WRITE_LOOPBACK_MODE
Str250.0=6147,6147,HCI_ENABLE_DEV_UNDER_TEST_MODE
Str250.0=8198,8198,HCI_LE_WRITE_ADVERTISING_PARAMETERS
Str250.0=8200,8200,HCI_LE_WRITE_ADVERTISING_DATA
Str250.0=8201,8201,HCI_LE_WRITE_SCAN_RESPONSE_DATA
Str250.0=8202,8202,HCI_LE_WRITE_ADVERTISE_ENABLE
Str250.0=8208,8208,HCI_LE_CLEAR_WHITE_LIST
Str250.0=8209,8209,HCI_LE_ADD_DEVICE_TO_WHITE_LIST
Str250.0=64512,64512,HCIPP_PALAU_HCI_OPCODE
Str250.0=64517,64517,HCIPP_READ_LM_HISTORY
Str250.0=64518,64518,HCIPP_WRITE_BD_ADDR
Str250.0=64768,64768,HCIPP_DRP_SET_RF_ADC_CALIBRATION_EXT_PARAMS
Str250.0=64769,64769,HCIPP_CHANGE_UART_DEBUG_BUFFER_PARAMS
Str250.0=64770,64770,HCIPP_LONG_BUFFERS_MODE_ISLAND3
Str250.0=64771,64771,HCIPP_SET_NUM_OF_HCI_COMMANDS
Str250.0=64772,64772,HCIPP_SET_PCM_LOOPBACK_CONFIGURATION_ISLAND3
Str250.0=64773,64773,HCIPP_SET_PWR_CONSUMPTION_CONFIGURATION_PART_3
Str250.0=64774,64774,HCIPP_WRITE_CODEC_CONFIG_ISLAND3
Str250.0=64775,64775,HCIPP_WRITE_CODEC_CONFIG_ENHANCED_ISLAND3
Str250.0=64778,64778,HCIPP_CONFIGURE_CLOCK_SHARING
Str250.0=64779,64779,HCIPP_WRITE_PULL_RESISTOR_ISLAND3
Str250.0=64780,64780,HCIPP_SLEEP_PROTOCOLS_CONFIGURATIONS
Str250.0=64781,64781,HCIPP_SELECT_CHANGE_PKT_TYPE_EVENT_EDR_MODE
Str250.0=64782,64782,HCIPP_FAST_CLOCK_CONFIGURATION
Str250.0=64783,64783,HCIPP_PLL_ENABLE
Str250.0=64784,64784,HCIPP_HOST_REPORT_FREF_DRIFT_ISLAND3
Str250.0=64785,64785,HCIPP_HOST_REPORT_FREF_DRIFT_OVER_TEMPERATURE_ISLAND3
Str250.0=64786,64786,HCIPP_DRP_BER_METER_TEST_START
Str250.0=64787,64787,HCIPP_DRP_READ_BER_METER_RESULT
Str250.0=64788,64788,HCIPP_SET_TEST_MUX_PIN
Str250.0=64792,64792,HCIPP_DRP_TEST_EXIT_TEST_MODE
Str250.0=64793,64793,HCIPP_SET_GSM_SYNC_CONF
Str250.0=64794,64794,HCIPP_MLSE_ENABLE_ISLAND3
Str250.0=64795,64795,HCIPP_DRP_DETECTOR_SETTING
Str250.0=64796,64796,HCIPP_FAST_CLOCK_CONFIGURATION_BTIP
Str250.0=64797,64797,HCIPP_SET_WLAN_CONFIGURATION
Str250.0=64800,64800,HCIPP_DRP_ENABLE_RF_CALIBRATION
Str250.0=64801,64801,HCI_VS_WIBREE_SET_SCAN_CERTAIN_FREQS
Str250.0=64803,64803,HCIPP_DRP_SET_RF_ADC_CALIBRATION_PARAMS
Str250.0=64805,64805,HCIPP_DRP_SET_POWER_TABLE
Str250.0=64806,64806,HCIPP_DRP_SET_EXTERNAL_PA_MODE
Str250.0=64807,64807,HCIPP_DRP_DTX_EQUATION_UPDATE
Str250.0=64808,64808,HCIPP_DRP_ADPLL_LOOP_FILTER_PARAMS
Str250.0=64809,64809,HCIPP_DRP_READ_REGISTER
Str250.0=64810,64810,HCIPP_DRP_WRITE_REGISTER
Str250.0=64811,64811,HCIPP_HCILL_PARAMETERS
Str250.0=64813,64813,HCI_VS_WIBREE_MODIFY_CONNECTION_RX_WINDOW
Str250.0=64814,64814,HCIPP_SET_LPS_PARAMS_BTIP
Str250.0=64815,64815,HCIPP_SET_UDI_CONNECTION
Str250.0=64816,64816,HCIPP_SET_LPS_PARAMS
Str250.0=64817,64817,HCIPP_DRP_ENABLE_RF_CAL_EXTENDED
Str250.0=64818,64818,HCIPP_DRP_SET_RF_ADC_CAL_EXT_PARAMS
Str250.0=64819,64819,HCIPP_FM_READ_COMMAND
Str250.0=64820,64820,HCIPP_I2C_FM_READ_HW_REG
Str250.0=64821,64821,HCIPP_FM_WRITE_COMMAND
Str250.0=64823,64823,HCIPP_FM_POWER_MODE
Str250.0=64824,64824,HCIPP_SET_UART_HCI_BAUDRATE_ISLAND3
Str250.0=64825,64825,HCIPP_FM_SET_AUDIO_PATH
Str250.0=64826,64826,HCIPP_FM_CHANGE_I2C_ADDR
Str250.0=64827,64827,HCIPP_DRP_SET_IFN_AGC_GAIN_PARAMS
Str250.0=64828,64828,HCIPP_DRP_SET_IFA_GAIN_CALIBRATION_PARAMS
Str250.0=64829,64829,HCIPP_DRP_SET_RF_DCO_CALIBRATION_PARAMS
Str250.0=64830,64830,HCIPP_DRP_SET_TRIMMING_PARAMS
Str250.0=64831,64831,HCIPP_DRP_GFSK_MODULATION_SETTING
Str250.0=64833,64833,HCIPP_BT_SPI_CONFIGURATION
Str250.0=64834,64834,HCIPP_DRP_SINE_GENERATOR
Str250.0=64835,64835,HCIPP_DRP_FREQUENCY_DRIFT
Str250.0=64838,64838,HCI_VS_SET_POWER_TABLE_LEVEL_7
Str250.0=64839,64839,HCI_VS_WIBREE_ADD_TO_T_IFS
Str250.0=64844,64844,HCI_VS_WIBREE_SET_WHITENING_MODE
Str250.0=64846,64846,HCI_VS_ECDH_KEY_AGREEMENT
Str250.0=64848,64848,HCI_VS_Config_AFH_RSSI_Scan_Params
Str250.0=64854,64854,CONFIGURE_QOS
Str250.0=64862,64862,HCI_VS_WIBREE_SET_PUBLIC_DEVICE_ADDRESS
Str250.0=64863,64863,HCI_VS_WIBREE_SET_CONNECTION_WINDOW_OFFSET
Str250.0=64864,64864,HCIPP_CONFIG_FM_CALIBRATION
Str250.0=64865,64865,HCIPP_FM_OVER_BT_MODE
Str250.0=64870,64870,HCIPP_SET_WLAN_CONFIGURATION_ORCA
Str250.0=64871,64871,HCIPP_DRP_SET_EXTERNAL_PA_MODE_ORCA
Str250.0=64872,64872,HCIPP_SET_GSM_SYNC_CONF_ORCA
Str250.0=64873,64873,HCIPP_SLEEP_PROTOCOLS_CONFIGURATIONS_ORCA
Str250.0=64879,64879,HCI_VS_WIBREE_SET_LL_CHANNEL_ACCESS_ADDRESS
Str250.0=64880,64880,HCIPP_CONFIGURE_CLOCK_SHARING_BT_IP
Str250.0=64881,64881,HCIPP_PLL_SHARING_ENABLE
Str250.0=64882,64882,HCIPP_Quattro_DC2DC_Configuration
Str250.0=64883,64883,HCIPP_Quattro_Power_save_Features
Str250.0=64884,64884,HCIPP_JTAG_ENABLE
Str250.0=64885,64885,HCIPP_GPS_STANDALONE_CONFIG
Str250.0=64887,64887,HCIPP_LE_SET_TEST_MODE_PARAMS
Str250.0=64890,64890,HCI_VS_MASKED_TRACES_DEBUG
Str250.0=64891,64891,HCI_VS_MASKED_IO_DEBUG
Str250.0=64905,64905,HCIPP_A3DP_DYNAMIC_BIT_POOL_CONFIG
Str250.0=64908,64908,HCIPP_A3DP_OPEN_STREAM
Str250.0=64909,64909,HCIPP_A3DP_CLOSE_STREAM
Str250.0=64910,64910,HCIPP_A3DP_CODEC_CONFIGURATION
Str250.0=64911,64911,HCIPP_A3DP_START_STREAM
Str250.0=64912,64912,HCIPP_A3DP_STOP_STREAM
Str250.0=64913,64913,HCIPP_AVPR_DEBUG
Str250.0=64914,64914,HCIPP_AVPR_ENABLE	
Str250.0=64918,64918,HCIPP_A3DP_MULTIPLE_SNK_CONFIGURATION
Str250.0=64922,64922,HCIPP_A3DP_SNK_OPEN_STREAM
Str250.0=64923,64923,HCIPP_A3DP_SNK_CLOSE_STREAM
Str250.0=64924,64924,HCIPP_A3DP_SNK_CODEC_CONFIGURATION
Str250.0=64925,64925,HCIPP_A3DP_SNK_START_STREAM
Str250.0=64926,64926,HCIPP_A3DP_SNK_STOP_STREAM
Str250.0=64928,64928,HCIPP_AFH_CLASS_ADDITIONAL_PARAMS
Str250.0=64933,64933,HCIPP_CORTEX_SET_SLEEP_MODE_CONFIGURATIONS
Str250.0=64934,64934,HCIPP_LE_TRANSACTION_DEBUG_CONFIGURATIONS
Str250.0=64935,64935,HCIPP_LE_GENERAL_CONFIGURATION_ENABLE_MASK
Str250.0=64937,64937,HCIPP_LE_WRITE_CHANNEL_ASSESSMENT_MODE
Str250.0=64938,64938,HCIPP_AUTO_RECOVERY_PARAMETER_REQUEST
Str250.0=64940,64940,HCIPP_AUTO_RECOVERY_ENABLE
Str250.0=64941,64941,HCIPP_AUTO_RECOVERY_DISABLE
Str250.0=64960,64960,HCIPP_LE_VS_CONFIGURE_SCAN_PARAMETERS
Str250.0=64965,64965,HCI_VS_ENABLE_DISABLE_UART_DEBUG
Str250.0=64970,64970,HCIPP_DRP_TEST_CONTINUOUS_TRANSMISSION
Str250.0=64971,64971,HCIPP_DRP_TEST_CONTINUOUS_RECEPTION
Str250.0=64972,64972,HCIPP_DRP_PACKET_TX_RX
Str250.0=64973,64973,HCIPP_DRP_BLE_ANT_PACKET_TX_RX
Str250.0=64974,64974,HCIPP_DRP_FORCE_ENVIRONMENT_SETTINGS
Str250.0=64975,64975,HCIPP_DRPB_ANTENNA_BOARD_CONFIGURATION
Str250.0=65024,65024,HCIPP_SEND_LMP_FRAME_EXTENDED
Str250.0=65026,65026,HCIPP_LONG_BUFFERS_MODE
Str250.0=65027,65027,HCIPP_SEND_ESCO_LINK_REQ
Str250.0=65029,65029,HCIPP_TESTMODE_OVERRIDE_POWERCONTROL
Str250.0=65030,65030,CONFIGURE_MWS_COEX_REALTIME_UART
Str250.0=65031,65031,CONFIGURE_MWS_TX_INPUT
Str250.0=65032,65032,HCI_VS_CONFIGURE_MWS_ACTIVE_INPUT
Str250.0=65033,65033,HCI_VS_CONFIGURE_MWS_SLEEP_INPUT
Str250.0=65034,65034,HCIPP_SET_NUM_OF_COMPLETED_ACK_THRESHOLD
Str250.0=65035,65035,HCI_VS_SEND_MSG_ON_MWS_COEX_REALTIME_UART
Str250.0=65036,65036,HCI_VS_READ_BYTE_FROM_MWS_COEX_REALTIME_UART
Str250.0=65037,65037,HCIPP_TESTMODE_RF_CALIBRATION_ISLAND2
Str250.0=65038,65038,HCIPP_WRITE_I2C_REGISTER
Str250.0=65039,65039,HCIPP_READ_I2C_REGISTER
Str250.0=65040,65040,HCIPP_WRITE_SCO_CONFIGURATION
Str250.0=65041,65041,HCIPP_READ_SCO_CONFIGURATION
Str250.0=65042,65042,HCIPP_CONFIG_POWER_MANAGMENT_PARAMETERS_ISLAND2
Str250.0=65043,65043,HCIPP_READ_PWR_CONSUMPTION
Str250.0=65044,65044,HCIPP_SET_PWR_CONSUMPTION_CONFIGURATION_PART_1
Str250.0=65045,65045,HCIPP_WRITE_GIU_CONFIGURATION
Str250.0=65046,65046,HCIPP_WRITE_PULL_RESISTORS_ISLAND2_GROUP1
Str250.0=65047,65047,HCIPP_WRITE_PULL_RESISTORS_ISLAND2_GROUP2
Str250.0=65048,65048,HCIPP_READ_PULL_RESISTORS_ISLAND2
Str250.0=65049,65049,HCIPP_RF_BER_BUILT_IN_SELF_TEST
Str250.0=65050,65050,HCIPP_MLSE_ENABLE
Str250.0=65051,65051,HCIPP_MLSE_THRESHOLD
Str250.0=65052,65052,HCIPP_WRITE_XTAL_CURRENT_VALUES
Str250.0=65054,65054,HCIPP_GET_RF_METERS
Str250.0=65055,65055,HCIPP_GET_SYSTEM_STATUS
Str250.0=65061,65061,HCIPP_H5_DEEP_SLEEP_PARAMETERS
Str250.0=65062,65062,HCIPP_H5_PARAMETERS
Str250.0=65063,65063,HCIPP_SET_PCM_LOOPBACK_CONFIGURATION
Str250.0=65064,65064,HCIPP_SET_PCM_LOOPBACK_ENABLE
Str250.0=65066,65066,HCIPP_0_DBM_CONFIGURATION
Str250.0=65068,65068,HCIPP_SET_MIN_SLEEP_TIME
Str250.0=65069,65069,HCIPP_TESTMODE_RF_CALIBRATION_ISLAND2_2
Str250.0=65070,65070,HCIPP_INTERNAL_SCC_CONFIGURATION
Str250.0=65071,65071,HCIPP_SET_MAX_VOICE_CONNECTIONS
Str250.0=65073,65073,HCIPP_UPDATE_LONG_SELF_TEST_PARAMS
Str250.0=65074,65074,HCIPP_RUN_LONG_SELF_TEST
Str250.0=65075,65075,HCIPP_SET_PWR_CONSUMPTION_CONFIGURATION_PART_2
Str250.0=65076,65076,HCIPP_SET_MAX_ACL_CONNECTIONS
Str250.0=65077,65077,HCIPP_HOST_REPORT_FREF_DRIFT
Str250.0=65078,65078,HCIPP_HOST_REPORT_FREF_DRIFT_OVER_TEMPERATURE
Str250.0=65079,65079,HCIPP_START_VS_LOCK
Str250.0=65080,65080,HCIPP_STOP_VS_LOCK
Str250.0=65081,65081,HCIPP_HW_RESET
Str250.0=65082,65082,HCIPP_CALCULATE_ROM_CHECKSUM
Str250.0=65083,65083,HCIPP_START_VS_LOCK_PACKAGE
Str250.0=65085,65085,HCIPP_UART_CONFIGURATION
Str250.0=65086,65086,HCIPP_SCAN_SYNC_TO_HOST
Str250.0=65090,65090,HCIPP_SET_ACL_FREE_MAX_SLOTS_PARAMS
Str250.0=65280,65280,HCIPP_READ_HARDWARE_REGISTER
Str250.0=65281,65281,HCIPP_WRITE_HARDWARE_REGISTER
Str250.0=65282,65282,HCIPP_READ_MEMORY
Str250.0=65283,65283,HCIPP_WRITE_MEMORY
Str250.0=65284,65284,HCIPP_READ_MEMORY_BLOCK
Str250.0=65285,65285,HCIPP_WRITE_MEMORY_BLOCK
Str250.0=65286,65286,HCIPP_SET_FREQUENCY_MODE
Str250.0=65287,65287,HCIPP_GET_FREQUENCY_MODE
Str250.0=65288,65288,HCIPP_WRITE_CODEC_CONFIGURATION
Str250.0=65289,65289,HCIPP_READ_CODEC_CONFIGURATION
Str250.0=65290,65290,HCIPP_SET_WHITENING_MODE
Str250.0=65292,65292,HCIPP_SET_SLEEP_MODE
Str250.0=65294,65294,HCIPP_SET_RX_TIMER
Str250.0=65295,65295,HCIPP_SET_LBT
Str250.0=65296,65296,HCIPP_SET_QOS_POLICY
Str250.0=65302,65302,HCIPP_SEND_LMP_FRAME
Str250.0=65304,65304,HCIPP_SET_LM_BYPASS
Str250.0=65306,65306,HCIPP_CONFIGURE_ARM_IO
Str250.0=65307,65307,HCIPP_WRITE_ARM_IO_PORT
Str250.0=65308,65308,HCIPP_READ_ARM_IO_PORT
Str250.0=65313,65313,HCIPP_READ_TI_VERSION
Str250.0=65314,65314,HCIPP_READ_PATCH_VERSION
Str250.0=65315,65315,HCIPP_SET_LINK_KEY_TYPE
Str250.0=65316,65316,HCIPP_GET_ENCRYPTION_KEY_PARAMS
Str250.0=65317,65317,HCIPP_SET_ENCRYPTION_KEY_PARAMS
Str250.0=65318,65318,HCIPP_SET_SUPPORTED_FEATURES
Str250.0=65322,65322,HCIPP_GET_FIXED_PIN_CODE
Str250.0=65323,65323,HCIPP_SET_FIXED_PIN_CODE
Str250.0=65327,65327,HCIPP_TESTMODE_PREAMBLE_CONTROL
Str250.0=65328,65328,HCIPP_SET_HCID_ACK_PERIOD
Str250.0=65329,65329,HCIPP_SET_BIG_SLEEP_TIMER
Str250.0=65330,65330,HCIPP_SET_DBG_PINS
Str250.0=65331,65331,HCIPP_SET_QOS_INTERVAL
Str250.0=65334,65334,HCIPP_UPDATE_UART_HCI_BAUDRATE
Str250.0=65335,65335,HCIPP_SELF_TEST_RESULT
Str250.0=65337,65337,HCIPP_SET_AFH_MODE
Str250.0=65338,65338,HCIPP_SET_CLASSIFICATION_REQ_PARAM
Str250.0=65339,65339,HCIPP_SUSPEND_DATA_PATH
Str250.0=65342,65342,HCIPP_SET_AFH_RSSI_SAMPLE
Str250.0=65376,65376,HCIPP_READ_RF_REGISTER
Str250.0=65377,65377,HCIPP_WRITE_RF_REGISTER
Str250.0=65379,65379,HCIPP_SCAN_ALL_STACKS
Str250.0=65380,65380,HCIPP_SCAN_ALL_BUFFERS
Str250.0=65381,65381,HCIPP_WRITE_INQUIRYSCAN_MODE
Str250.0=65383,65383,HCIPP_MEASURE_CPU_IDLE_TIME
Str250.0=65384,65384,HCIPP_ENABLE_PROTOCOL_VIEWER
Str250.0=65385,65385,HCIPP_SYSTEM_TRACK_MONITOR_SYNC_REG
Str250.0=65386,65386,HCIPP_SYSTEM_TRACK_SET_TRIGGER_TYPE
Str250.0=65388,65388,HCIPP_SET_JUST_WAKEUP_TIMER
Str250.0=65392,65392,HCIPP_SET_RF_ALG_BACKWARD_COMPATIBILITY
Str250.0=65393,65393,HCIPP_CDC_ENABLE
Str250.0=65394,65394,HCIPP_SYSTEM_TRACK
Str250.0=65395,65395,HCIPP_SYSTEM_TRACK_MONITOR_ADDR
Str250.0=65398,65398,HCIPP_SET_RF_LINK_MANAGER_TIMER
Str250.0=65399,65399,HCIPP_READ_PULL_RESISTORS
Str250.0=65400,65400,HCIPP_WRITE_PULL_RESISTORS
Str250.0=65401,65401,HCIPP_SET_SETTLING_TIME
Str250.0=65408,65408,HCIPP_SELECT_TRANSPORT_LAYER
Str250.0=65409,65409,HCIPP_CONFIG_POWER_MNG_PARAMS
Str250.0=65411,65411,HCIPP_GOTO_ADDRESS
Str250.0=65412,65412,HCIPP_I2C_READ_STREAM_FROM_EEPROM
Str250.0=65413,65413,HCIPP_I2C_WRITE_STREAM_TO_EEPROM
Str250.0=65414,65414,BER_TEST_ENTER_TEST_MODE
Str250.0=65425,65425,HCIPP_CONFIGURE_RF_QUALITY_CHECK
Str250.0=65426,65426,HCIPP_CONFIGURE_ERROR_STATISTICS
Str250.0=65427,65427,HCIPP_READ_ERROR_STATISTICS
Str250.0=65428,65428,HCIPP_GET_AVPR_CHANNEL_STATISTICS
Str250.0=65429,65429,HCIPP_CONFIG_AVPR_CHANNEL_STATISTICS
Str256.0=0,0,no_errs
Str256.0=1,1,no_buffers_command
Str256.0=2,2,no_buffers_acl_data
Str256.0=3,3,no_buffers_sco_data
Str256.0=4,4,no_buffers_event
Str256.0=5,5,no_buffers
Str256.0=6,6,bad_type
Str256.0=7,7,bad_len
Str256.0=8,8,local_reset
Str256.0=9,9,uart overrun
Str256.0=10,10,uart parity error
Str256.0=11,11,uart framing error
Str256.0=12,12,uart break
Str256.0=13,13,fault_radio
Str256.0=14,14,uart error in_fifo
Str311.0=68,68,MASTER_UPDATE_INSTANT_TIMER_ID
Str311.0=69,69,LINK0_INSTANT_TIMER_ID
Str311.0=70,70,LINK1_INSTANT_TIMER_ID
Str311.0=71,71,LINK2_INSTANT_TIMER_ID
Str311.0=72,72,LINK3_INSTANT_TIMER_ID
Str311.0=73,73,LINK4_INSTANT_TIMER_ID
Str311.0=74,74,LINK5_INSTANT_TIMER_ID
Str311.0=75,75,LINK6_INSTANT_TIMER_ID
Str311.0=76,76,SLAVE1_INSTANT_TIMER_ID
Str311.0=77,77,SLAVE2_INSTANT_TIMER_ID
Str312.0=68,68,AFH_MASTER_INSTANT
Str312.0=69,69,AFH_LINK0_INSTANT
Str312.0=70,70,AFH_LINK1_INSTANT
Str312.0=71,71,AFH_LINK2_INSTANT
Str312.0=72,72,AFH_LINK3_INSTANT
Str312.0=73,73,AFH_LINK4_INSTANT
Str312.0=74,74,AFH_LINK5_INSTANT
Str312.0=75,75,AFH_LINK6_INSTANT
Str312.0=76,76,AFH_SLAVE1_INSTANT
Str312.0=77,77,AFH_SLAVE2_INSTANT
Str315.0=0,0,OFF
Str315.0=1,1,ON
Str354.0=1,1,Slave 1
Str354.0=2,2,Slave 2
Str354.0=3,3,Scan
Str393.0=0,0,Pause Test
Str393.0=1,1,Transmitter 0 Pattern Test
Str393.0=2,2,Transmitter 1 Pattern Test
Str393.0=3,3,Transmitter ZOZO Pattern Test
Str393.0=4,4,PRN Sequence Test
Str393.0=5,5,ACL Loopback Test
Str393.0=6,6,SCO Loopback Test
Str393.0=7,7,ACL Loopback w/o whitening Test
Str393.0=8,8,SCO Loopback w/o whitening Test
Str393.0=9,9,Transmitter FOFO Pattern Test
Str393.0=10,10,eSCO Loopback Test
Str393.0=11,11,eSCO Loopback w/o whitening Test
Str393.0=255,255,Exit
Str407.0=48,48,HCILL_GOTO_SLEEP_IND_MSG
Str407.0=49,49,HCILL_GOTO_SLEEP_ACK_MSG
Str407.0=50,50,HCILL_WAKE_UP_IND_MSG
Str407.0=51,51,HCILL_WAKE_UP_ACK_MSG
Str408.0=48,48,HCILL_GOTO_SLEEP_IND_MSG
Str408.0=49,49,HCILL_GOTO_SLEEP_ACK_MSG
Str408.0=50,50,HCILL_WAKE_UP_IND_MSG
Str408.0=51,51,HCILL_WAKE_UP_ACK_MSG
Str409.0=1,1,AWAKE
Str409.0=2,2,WAITING FOR SLEEP ACK
Str409.0=4,4,SLEEP
Str409.0=8,8,WAITING FOR WAKE UP ACK
Str411.0=0,0,Check device
Str411.0=1,1,Write Byte
Str411.0=2,2,Read Byte
Str411.0=3,3,Write Stream
Str411.0=4,4,Read Stream
Str411.0=5,5,Process HCIPP
Str412.0=0,0,Check device
Str412.0=1,1,Write Byte
Str412.0=2,2,Read Byte
Str412.0=3,3,Write Stream
Str412.0=4,4,Read Stream
Str412.0=5,5,Process HCIPP
Str413.0=0,0,RX
Str413.0=1,1,TX
Str413.0=2,2,ERROR
Str413.0=3,3,INIT
Str414.0=0,0,Check device
Str414.0=1,1,Write Byte
Str414.0=2,2,Read Byte
Str414.0=3,3,Write Stream
Str414.0=4,4,Read Stream
Str414.0=5,5,Process HCIPP
Str415.0=0,0,Release semaphore
Str415.0=1,1,Enqueue new Message
Str416.0=0,0,E2PROM
Str420.0=0,0,Palau
Str420.0=1,1,Generic 1
Str420.0=2,2,Generic H4
Str422.0=1,1,Slave 1
Str422.0=2,2,Slave 2
Str422.0=3,3,Scan
Str430.0=0,0,ACL or SCO Basic Rate
Str430.0=1,1,eSCO Basic Rate
Str430.0=2,2,ACL Medium Rate
Str430.0=3,3,eSCO Medium Rate
Str434.0=0,0,Low
Str434.0=1,1,High
Str454.0=0,0,ORCA
Str454.0=1,1,1273
Str454.0=2,2,NL5500
Str454.0=3,3,Napoleon
Str454.0=4,4,Quattro
Str477.0=0,0,disabled
Str477.0=1,1,enabled
Str487.0=0,0,Deep Fade
Str487.0=1,1,Normal Increase
Str487.0=2,2,Normal Decrease
Str487.0=3,3,Compression Point
Str487.0=4,4,MWS 1st Increase
Str487.0=5,5,MWS Normal Increase
Str487.0=6,6,MWS NormalDecrease
Str507.0=0,0,PRIMARY
Str507.0=1,1,SECONDARY
Str507.0=2,2,PLL
Str508.0=0,0,not valid for PLL
Str508.0=1,1,valid for PLL
Str509.0=0,0,NOT valid
Str509.0=1,1,VALID
Str520.0=0,0,Off
Str520.0=1,1,On
Str520.1=12,12,AES
Str522.0=1,1,start
Str522.0=2,2,stop
Str529.0=0,0,bt_func_6 and bt_func_7 combination
Str529.0=1,1,pll_enable die_id bit 
Str552.0=0,0,OFF
Str552.0=1,1,ON
Str553.0=0,0,FIXED
Str553.0=1,1,DYNAMIC
Str554.0=0,0,NULL
Str554.0=1,1,POLL
Str554.0=2,2,FHS
Str554.0=3,3,DM1
Str554.0=4,4,DH1
Str554.0=5,5,HV1
Str554.0=6,6,HV2
Str554.0=7,7,HV3
Str554.0=8,8,DV
Str554.0=9,9,AUX1
Str554.0=10,10,DM3
Str554.0=11,11,DH3
Str554.0=12,12,---
Str554.0=13,13,---
Str554.0=14,14,DM5
Str554.0=15,15,DH5
Str554.0=36,36,2DH1
Str554.0=40,40,3DH1
Str554.0=42,42,2DH3
Str554.0=43,43,3DH3
Str554.0=46,46,2DH5
Str554.0=47,47,3DH5
Str569.0=68,68,MASTER_UPDATE_INSTANT_TIMER_ID
Str569.0=69,69,LINK0_INSTANT_TIMER_ID
Str569.0=70,70,LINK1_INSTANT_TIMER_ID
Str569.0=71,71,LINK2_INSTANT_TIMER_ID
Str569.0=72,72,LINK3_INSTANT_TIMER_ID
Str569.0=73,73,LINK4_INSTANT_TIMER_ID
Str569.0=74,74,LINK5_INSTANT_TIMER_ID
Str569.0=75,75,LINK6_INSTANT_TIMER_ID
Str569.0=76,76,SLAVE1_INSTANT_TIMER_ID
Str569.0=77,77,SLAVE2_INSTANT_TIMER_ID
Str569.1=0,0,BTCLK_LOCAL_CLOCK
Str569.1=1,1,BTCLK_NETWORK1_CLOCK
Str569.1=2,2,BTCLK_NETWORK2_CLOCK
Str572.0=1,1,one
Str572.0=2,2,default
Str576.0=0,0,LOW
Str576.0=1,1,HIGH
Str576.0=9,9,INQUIRY
Str576.0=10,10,PAGE
Str590.0=2,2,Start
Str590.0=4,4,Response
Str591.0=10,10,INTERRUPT_HANDLER - return event: 
Str591.1=0,0,EV_REG_ID; final sync_state: 
Str591.1=1,1,EV_FINISH_ID; final sync_state: 
Str591.1=2,2,EV_FINISH_REG_ID; final sync_state: 
Str591.1=3,3,EV_ABORT_FINISH_ID; final sync_state: 
Str591.1=4,4,EV_ABORT_FINISH_REG_ID; final sync_state: 
Str591.1=5,5,EV_ABORT_FINISH_SUSPENDED_ID; final sync_state: 
Str591.1=6,6,EV_ABORT_FINISH_WAIT_ID; final sync_state: 
Str591.1=7,7,EV_STARTED_ID; final sync_state: 
Str591.1=8,8,EV_SET_PRIORITY_ID; final sync_state: 
Str591.1=254,254,EV_UNDEFINED_ID; final sync_state: 
Str591.2=0,0,IDLE
Str591.2=1,1,REGISTERED
Str591.2=2,2,ACTIVE
Str591.2=3,3,STOP_PENDING
Str591.2=4,4,SUSPEND_PENDING
Str591.2=5,5,FINISH_WAIT_PENDING
Str592.0=32,32,TARGET scheduling ALGO, initial fbf_state: 
Str592.0=33,33,TARGET new fbf_state:
Str592.0=35,35,TARGET scheduling DO, initial fbf_state: 
Str592.0=36,36,TARGET last scheduled, initial fbf_state: 
Str592.0=37,37,TARGET abort handler, initial fbf_state: 
Str592.1=0,0,SCAN
Str592.1=1,1,BEACON
Str592.1=2,2,MASTER_SEMI_CONNECTION
Str592.1=16,16,SCAN_WAIT
Str592.1=17,17,BEACON_WAIT
Str592.1=143,143,IDLE
Str594.0=1,1,Slave 1
Str594.0=2,2,Slave 2
Str594.0=3,3,Scan
Str595.0=2,2,LC_LLR_STOP - Error: Unsupported initial sync_state: 
Str595.0=3,3,LC_LLR_STOP - sync_state on exit is: 
Str595.0=5,5,START_INSTANCE - Error: Unsupported initial sync_state: 
Str595.0=7,7,ABORT_INSTANCE - sync_state on exit is: 
Str595.0=8,8,LC_LLR_START - Error: Unsupported initial sync_state :
Str595.1=0,0,IDLE
Str595.1=1,1,REGISTERED
Str595.1=2,2,ACTIVE
Str595.1=3,3,STOP_PENDING
Str595.1=4,4,SUSPEND_PENDING
Str595.1=5,5,FINISH_WAIT_PENDING
Str596.0=0,0,LC_LLR_START 
Str596.0=1,1,LC_LLR_STOP 
Str596.0=4,4,START_INSTANCE 
Str596.0=6,6,ABORT_INSTANCE 
Str596.0=9,9,INTERRUPT_HANDLER 
Str596.1=25,25,(TARGET)
Str596.1=26,26,(INITIATOR)
Str601.0=0,0,LC_LPS_IDLE					
Str601.0=1,1,LC_LPS_INQUIRY_SCAN_START	
Str601.0=2,2,LC_LPS_INQUIRY_SCAN_STOP	
Str601.0=3,3,LC_LPS_INQUIRY_SCAN_ABORT	
Str601.0=4,4,LC_LPS_PAGE_SCAN_START		
Str601.0=5,5,LC_LPS_PAGE_SCAN_STOP		
Str601.0=6,6,LC_LPS_PAGE_SCAN_ABORT		
Str602.0=0,0,LC_LPS_RESULT_NOT_VALID			
Str602.0=1,1,LC_LPS_RESULT_NOT_DEFINED
Str602.0=2,2,LC_LPS_RESULT_VALID_NO_DETECTION
Str602.0=3,3,LC_LPS_RESULT_VALID_DETECTION	
Str602.1=0,0,LC_LPS_IDLE					
Str602.1=1,1,LC_LPS_INQUIRY_SCAN_START	
Str602.1=2,2,LC_LPS_INQUIRY_SCAN_STOP	
Str602.1=3,3,LC_LPS_INQUIRY_SCAN_ABORT	
Str602.1=4,4,LC_LPS_PAGE_SCAN_START		
Str602.1=5,5,LC_LPS_PAGE_SCAN_STOP		
Str602.1=6,6,LC_LPS_PAGE_SCAN_ABORT		
Str637.0=64,64,INITIATOR scheduling ALGO, initial fbf_state: 
Str637.0=65,65,INITIATOR new fbf_state:
Str637.0=66,66,INITIATOR scheduling DO, initial fbf_state: 
Str637.0=67,67,INITIATOR last scheduled, initial fbf_state: 
Str637.0=68,68,INITIATOR abort handler, initial fbf_state: 
Str637.0=69,69,INITIATOR late triggering, initial fbf_state: 
Str637.1=0,0,TRIGGER_RUNNING
Str637.1=1,1,SYNC_RUNNING
Str637.1=2,2,SLAVE_SEMI_CONNECTION
Str637.1=16,16,TRIGGER_REQUIRED
Str637.1=17,17,SYNC_REQUIRED
Str637.1=143,143,IDLE
Str637.1=206,206,TRIGGER_TIMEOUT
Str637.1=207,207,LSTO_TIMEOUT
Str642.0=0,0,OFF
Str642.0=1,1,ON
Str649.0=38,38,TARGET next required triggering in [frames]: 
Str651.0=1,1,LMP_ACCEPTED_EXT (ext:1)
Str651.0=2,2,LMP_NOT_ACCEPTED_EXT (ext:2)
Str651.0=3,3,LMP_FEATURES_REQ_EXT (ext:3)
Str651.0=4,4,LMP_FEATURES_RES_EXT (ext:4)
Str651.0=5,5,LMP_SCATTER_REQ (ext:5)
Str651.0=7,7,LMP_SET_SUBRATE (ext:7)
Str651.0=8,8,LMP_SCATTER_ALGORITHMS_REQ (ext:8)
Str651.0=9,9,LMP_SCATTER_ALGORITHMS_RES (ext:9)
Str651.0=10,10,LMP_PP_EXTENSION_REQ (ext:10)
Str651.0=11,11,LMP_PACKET_TYPE_TABLE_EXTENSION_REQ (ext:11)
Str651.0=12,12,LMP_ESCO_LINK_REQ (ext:12)
Str651.0=13,13,LMP_REMOVE_ESCO_LINK_REQ (ext:13)
Str651.0=16,16,LMP_CHANNEL_CLASSIFICATION_REQ (ext:16)
Str651.0=17,17,LMP_CHANNEL_CLASSIFICATION (ext:17)
Str651.0=18,18,LMP_ALIAS_ADDRESS (ext:18)
Str651.0=19,19,LMP_ACTIVE_ADDRESS (ext:19)
Str651.0=20,20,LMP_FIXED_ADDRESS (ext:20)
Str651.0=21,21,LMP_SNIFF_SUBRATE_REQ (ext:21)
Str651.0=22,22,LMP_SNIFF_SUBRATE_RES (ext:22)
Str651.0=23,23,LMP_PAUSE_ENC_REQ  (ext:23)
Str651.0=24,24,LMP_RESUME_ENC_REQ  (ext:24)
Str651.0=25,25,LMP_IO_CAPABILITY_REQ  (ext:25)
Str651.0=26,26,LMP_IO_CAPABILITY_RESP  (ext:26)
Str651.0=27,27,LMP_NUMERIC_COMPARISON_FAILED  (ext:27)
Str651.0=28,28,LMP_PASSKEY_ENTRY_FAILURE(ext:28)
Str651.0=29,29,LMP_OOB_FAILED(ext:29)
Str651.0=30,30,LMP_KEYPRESS_NOTIFICATION(ext:30)
Str651.0=31,31,LMP_POWER_CONTROL_REQ(ext:31)
Str651.0=32,32,LMP_POWER_CONTROL_RES(ext:32)
Str651.1=0,0,master (0)
Str651.1=1,1,slave (1)
Str652.0=1,1,LMP_ACCEPTED_EXT (ext:1)
Str652.0=2,2,LMP_NOT_ACCEPTED_EXT (ext:2)
Str652.0=3,3,LMP_FEATURES_REQ_EXT (ext:3)
Str652.0=4,4,LMP_FEATURES_RES_EXT (ext:4)
Str652.0=5,5,LMP_SCATTER_REQ (ext:5)
Str652.0=7,7,LMP_SET_SUBRATE (ext:7)
Str652.0=8,8,LMP_SCATTER_ALGORITHMS_REQ (ext:8)
Str652.0=9,9,LMP_SCATTER_ALGORITHMS_RES (ext:9)
Str652.0=10,10,LMP_PP_EXTENSION_REQ (ext:10)
Str652.0=11,11,LMP_PACKET_TYPE_TABLE_EXTENSION_REQ (ext:11)
Str652.0=12,12,LMP_ESCO_LINK_REQ (ext:12)
Str652.0=13,13,LMP_REMOVE_ESCO_LINK_REQ (ext:13)
Str652.0=16,16,LMP_CHANNEL_CLASSIFICATION_REQ (ext:16)
Str652.0=17,17,LMP_CHANNEL_CLASSIFICATION (ext:17)
Str652.0=18,18,LMP_ALIAS_ADDRESS (ext:18)
Str652.0=19,19,LMP_ACTIVE_ADDRESS (ext:19)
Str652.0=20,20,LMP_FIXED_ADDRESS (ext:20)
Str652.0=21,21,LMP_SNIFF_SUBRATE_REQ (ext:21)
Str652.0=22,22,LMP_SNIFF_SUBRATE_RES (ext:22)
Str652.0=23,23,LMP_PAUSE_ENC_REQ (ext:23)
Str652.0=24,24,LMP_RESUME_ENC_REQ (ext:24)
Str652.0=25,25,LMP_IO_CAPABILITY_REQ (ext:25)
Str652.0=26,26,LMP_IO_CAPABILITY_RESP (ext:26)
Str652.0=27,27,LMP_NUMERIC_COMPARISON_FAILED (ext:27)
Str652.0=28,28,LMP_PASSKEY_ENTRY_FAILURE(ext:28)
Str652.0=29,29,LMP_OOB_FAILED(ext:29)
Str652.0=30,30,LMP_KEYPRESS_NOTIFICATION(ext:30)
Str652.0=31,31,LMP_POWER_CONTROL_REQ(ext:31)
Str652.0=32,32,LMP_POWER_CONTROL_RES(ext:32)
Str652.1=0,0,master (0)
Str652.1=1,1,slave (1)
Str672.0=68,68,Packet Wise
Str672.0=76,76,Byte Wise
Str672.0=84,84,Packet Segmentation
Str672.1=12000,12000,12MHz
Str672.1=13000,13000,13MHz
Str672.1=15600,15600,15.6MHz
Str672.1=16000,16000,16MHz
Str672.1=16200,16200,16.2MHz
Str672.1=16800,16800,16.8MHz
Str672.1=19200,19200,19.2MHz
Str672.1=19440,19440,19.44MHz
Str672.1=26000,26000,26MHz
Str672.1=38400,38400,38.4MHz
Str674.0=1,1,LMP_NAME_REQ (1)
Str674.0=2,2,LMP_NAME_RES (2)
Str674.0=3,3,LMP_ACCEPTED (3)
Str674.0=4,4,LMP_NOT_ACCEPTED (4)
Str674.0=5,5,LMP_CLKOFFSET_REQ (5)
Str674.0=6,6,LMP_CLKOFFSET_RES (6)
Str674.0=7,7,LMP_DETACH (7)
Str674.0=8,8,LMP_IN_RAND (8)
Str674.0=9,9,LMP_COMBINATION_KEY (9)
Str674.0=10,10,LMP_UNIT_KEY (10)
Str674.0=11,11,LMP_AU_RAND (11)
Str674.0=12,12,LMP_SRES (12)
Str674.0=13,13,LMP_TEMP_RAND (13)
Str674.0=14,14,LMP_TEMP_KEY (14)
Str674.0=15,15,LMP_ENCRPT_MODE_REQ (15)
Str674.0=16,16,LMP_ENCRPT_KEY_SIZE_REQ (16)
Str674.0=17,17,LMP_START_ENCRPT_REQ (17)
Str674.0=18,18,LMP_STOP_ENCRPT_REQ (18)
Str674.0=19,19,LMP_SWITCH_REQ (19)
Str674.0=20,20,LMP_HOLD (20)
Str674.0=21,21,LMP_HOLD_REQ (21)
Str674.0=22,22,LMP_SNIFF (22)
Str674.0=23,23,LMP_SNIFF_REQ (23)
Str674.0=24,24,LMP_UNSNIFF_REQ (24)
Str674.0=25,25,LMP_PARK_REQ (25)
Str674.0=26,26,LMP_PARK (26)
Str674.0=27,27,LMP_SET_BRDCST_SCAN_WINDOW (27)
Str674.0=28,28,LMP_MODIFY_BEACON (28)
Str674.0=29,29,LMP_UNPARK_BD_ADDR_REQ (29)
Str674.0=30,30,LMP_UNPARK_PM_ADDR_REQ (30)
Str674.0=31,31,LMP_INCR_POWER_REQ (31)
Str674.0=32,32,LMP_DECR_POWER_REQ (32)
Str674.0=33,33,LMP_MAX_POWER (33)
Str674.0=34,34,LMP_MIN_POWER (34)
Str674.0=35,35,LMP_AUTO_RATE (35)
Str674.0=36,36,LMP_PREFERRED_RATE (36)
Str674.0=37,37,LMP_VERSION_REQ (37)
Str674.0=38,38,LMP_VERSION_RES (38)
Str674.0=39,39,LMP_FEATURES_REQ (39)
Str674.0=40,40,LMP_FEATURES_RES (40)
Str674.0=41,41,LMP_QOS (41)
Str674.0=42,42,LMP_QOS_REQ (42)
Str674.0=43,43,LMP_SCO_LINK_REQ (43)
Str674.0=44,44,LMP_REMOVE_SCO_LINK_REQ (44)
Str674.0=45,45,LMP_MAX_SLOTS (45)
Str674.0=46,46,LMP_MAX_SLOTS_REQ (46)
Str674.0=47,47,LMP_TIMING_ACCURACY_REQ (47)
Str674.0=48,48,LMP_TIMING_ACCURACY_RES (48)
Str674.0=49,49,LMP_SETUP_COMPLETE (49)
Str674.0=50,50,LMP_USE_PERMANENT_KEY (50)
Str674.0=51,51,LMP_HOST_CONNECTION_REQ (51)
Str674.0=52,52,LMP_SLOT_OFFSET (52)
Str674.0=53,53,LMP_PAGE_MODE_REQ (53)
Str674.0=54,54,LMP_PAGE_SCAN_MODE_REQ (54)
Str674.0=55,55,LMP_SUPERVISION_TIMEOUT (55)
Str674.0=56,56,LMP_TEST_ACTIVATE (56)
Str674.0=57,57,LMP_TEST_CONTROL (57)
Str674.0=60,60,LMP_SET_AFH (60)
Str674.0=61,61,LMP_ENCAPSULATED_HEADER (61)
Str674.0=62,62,LMP_ENCAPSULATED_PAYLOAD (62)
Str674.0=63,63,LMP_SIMPLE_PAIRING_CONFIRM (63)
Str674.0=64,64,LMP_SIMPLE_PAIRING_NUMBER (64)
Str674.0=65,65,LMP_DHKEY_CHECK (65)
Str674.0=66,66,LMP_PAUSE_ENCRYPTION_AES_REQ (66)
Str674.1=0,0,master (0)
Str674.1=1,1,slave (1)
Str675.0=1,1,LMP_NAME_REQ (1)
Str675.0=2,2,LMP_NAME_RES (2)
Str675.0=3,3,LMP_ACCEPTED (3)
Str675.0=4,4,LMP_NOT_ACCEPTED (4)
Str675.0=5,5,LMP_CLKOFFSET_REQ (5)
Str675.0=6,6,LMP_CLKOFFSET_RES (6)
Str675.0=7,7,LMP_DETACH (7)
Str675.0=8,8,LMP_IN_RAND (8)
Str675.0=9,9,LMP_COMBINATION_KEY (9)
Str675.0=10,10,LMP_UNIT_KEY (10)
Str675.0=11,11,LMP_AU_RAND (11)
Str675.0=12,12,LMP_SRES (12)
Str675.0=13,13,LMP_TEMP_RAND (13)
Str675.0=14,14,LMP_TEMP_KEY (14)
Str675.0=15,15,LMP_ENCRPT_MODE_REQ (15)
Str675.0=16,16,LMP_ENCRPT_KEY_SIZE_REQ (16)
Str675.0=17,17,LMP_START_ENCRPT_REQ (17)
Str675.0=18,18,LMP_STOP_ENCRPT_REQ (18)
Str675.0=19,19,LMP_SWITCH_REQ (19)
Str675.0=20,20,LMP_HOLD (20)
Str675.0=21,21,LMP_HOLD_REQ (21)
Str675.0=22,22,LMP_SNIFF (22)
Str675.0=23,23,LMP_SNIFF_REQ (23)
Str675.0=24,24,LMP_UNSNIFF_REQ (24)
Str675.0=25,25,LMP_PARK_REQ (25)
Str675.0=26,26,LMP_PARK (26)
Str675.0=27,27,LMP_SET_BRDCST_SCAN_WINDOW (27)
Str675.0=28,28,LMP_MODIFY_BEACON (28)
Str675.0=29,29,LMP_UNPARK_BD_ADDR_REQ (29)
Str675.0=30,30,LMP_UNPARK_PM_ADDR_REQ (30)
Str675.0=31,31,LMP_INCR_POWER_REQ (31)
Str675.0=32,32,LMP_DECR_POWER_REQ (32)
Str675.0=33,33,LMP_MAX_POWER (33)
Str675.0=34,34,LMP_MIN_POWER (34)
Str675.0=35,35,LMP_AUTO_RATE (35)
Str675.0=36,36,LMP_PREFERRED_RATE (36)
Str675.0=37,37,LMP_VERSION_REQ (37)
Str675.0=38,38,LMP_VERSION_RES (38)
Str675.0=39,39,LMP_FEATURES_REQ (39)
Str675.0=40,40,LMP_FEATURES_RES (40)
Str675.0=41,41,LMP_QOS (41)
Str675.0=42,42,LMP_QOS_REQ (42)
Str675.0=43,43,LMP_SCO_LINK_REQ (43)
Str675.0=44,44,LMP_REMOVE_SCO_LINK_REQ (44)
Str675.0=45,45,LMP_MAX_SLOTS (45)
Str675.0=46,46,LMP_MAX_SLOTS_REQ (46)
Str675.0=47,47,LMP_TIMING_ACCURACY_REQ (47)
Str675.0=48,48,LMP_TIMING_ACCURACY_RES (48)
Str675.0=49,49,LMP_SETUP_COMPLETE (49)
Str675.0=50,50,LMP_USE_PERMANENT_KEY (50)
Str675.0=51,51,LMP_HOST_CONNECTION_REQ (51)
Str675.0=52,52,LMP_SLOT_OFFSET (52)
Str675.0=53,53,LMP_PAGE_MODE_REQ (53)
Str675.0=54,54,LMP_PAGE_SCAN_MODE_REQ (54)
Str675.0=55,55,LMP_SUPERVISION_TIMEOUT (55)
Str675.0=56,56,LMP_TEST_ACTIVATE (56)
Str675.0=57,57,LMP_TEST_CONTROL (57)
Str675.0=60,60,LMP_SET_AFH (60)
Str675.0=61,61,LMP_ENCAPSULATED_HEADER (61)
Str675.0=62,62,LMP_ENCAPSULATED_PAYLOAD (62)
Str675.0=63,63,LMP_SIMPLE_PAIRING_CONFIRM (63)
Str675.0=64,64,LMP_SIMPLE_PAIRING_NUMBER (64)
Str675.0=65,65,LMP_DHKEY_CHECK (65)
Str675.0=66,66,LMP_PAUSE_ENCRYPTION_AES_REQ (66)
Str675.1=0,0,master (0)
Str675.1=1,1,slave (1)
Str680.0=34,34,TARGET: NO AVAILABLE FRAMES!
Str680.0=70,70,INITIATOR: NO AVAILABLE FRAMES!
Str699.0=0,0,LC_ACL_STATE_FREE
Str699.0=1,1,LC_ACL_STATE_IDLE
Str699.0=2,2,LC_ACL_STATE_ACTIVE
Str699.0=3,3,LC_ACL_STATE_SNIFF
Str699.0=4,4,LC_ACL_STATE_HOLD
Str699.0=5,5,LC_ACL_STATE_PARK
Str699.0=6,6,LC_ACL_STATE_BT_TEST
Str719.0=1,1,Soft Gemini
Str719.0=2,2,1273/1283 BT/WLAN coexistence
Str740.0=104,104,Interrupt Handler, initial lmac_state/sub_state: 
Str740.0=105,105,Interrupt Handler, final   lmac_state/sub_state: 
Str740.1=0,0,TRIGGER / 
Str740.1=1,1,SYNC / 
Str740.1=2,2,SLAVE_SEMI_CONNECTION / 
Str740.1=3,3,SCAN / 
Str740.1=4,4,BEACON_OR_MASTER_SEMI_CONNECTION / 
Str740.1=255,255,IDLE / 
Str740.2=0,0,IDLE
Str740.2=1,1,ACTIVE
Str740.2=2,2,ACTIVE
Str740.2=3,3,PHASE_1_RX_SLOT
Str740.2=4,4,PHASE_1_TX_SLOT
Str740.2=5,5,PHASE_1_RX_ENABLED_FREQ_0
Str740.2=6,6,PHASE_2_RX_CHANGE_TO_FREQ_1
Str740.2=7,7,PHASE_3_RX_CHANGE_TO_FREQ_2
Str740.2=8,8,PHASE_4_RX_DISABLE
Str740.2=255,255,FINISHED
Str745.0=0,0,INIT CALIBRATION		
Str745.0=1,1,PERIODIC
Str745.0=2,2,RX_RX_INIT
Str745.0=3,3,RX_RX_PERIODIC
Str745.0=4,4,RX_RX_LNA
Str745.0=5,5,RX_RX_TEMPERATURE_AND_LNA
Str745.0=6,6,RX_RX_FINISH 
Str749.0=0,0,INIT 		
Str749.0=1,1,PERIODIC
Str749.0=2,2,RX_RX_INIT
Str749.0=3,3,RX_RX_PERIODIC
Str749.0=4,4,RX_RX_LNA
Str749.0=5,5,RX_RX_TEMPERATURE_AND_LNA
Str749.0=6,6,RX_RX_FINISH
Str749.0=10,10,PERIODIC
Str749.0=100,100,RX_RX_INIT
Str749.0=1000,1000,RX_RX_PERIODIC
Str749.0=10000,10000,RX_RX_LNA
Str749.0=100000,100000,RX_RX_TEMPERATURE_AND_LNA
Str749.0=1000000,1000000,RX_RX_FINISH
Str770.0=0,0,new
Str770.0=1,1,old
Str770.1=1,1,active
Str770.1=2,2,piconet
Str789.0=0,0,NO_AFH
Str789.0=1,1,HV1_HV2_DO_NOT_USE_RSSI
Str789.0=2,2,FULL_BW_VOICE_CONNECTION
Str789.0=8,8,ACTIVE_USE_RSSI
Str789.0=9,9,SHORT_SNIFF_USE_RSSI
Str789.0=10,10,LONG_SNIFF_USE_RSSI
Str789.0=11,11,SHORT_BLE_SNIFF_USE_RSSI
Str789.0=12,12,LONG_BLE_SNIFF_USE_RSSI
Str789.1=0,0,QL_AFH_DISABLE
Str789.1=1,1,QL_AFH_ENABLE
Str789.1=2,2,RSSI_SCAN_MODE_ALLOCATE_FBF_SCANS
Str789.1=13,13,FINISH_UPDATE
Str789.1=14,14,NO_VOICE_CONNECTION_EXISTS
Str789.1=15,15,VOICE_CONNECTION_EXISTS
Str789.1=16,16,FULL_BW_VOICE_CONNECTION_EXISTS
Str789.1=21,21,CHECK_AFH_RUN_STATUS
Str807.0=0,0,no_afh
Str807.0=1,1,update
Str807.0=2,2,idle
Str807.1=0,0,no_afh
Str807.1=1,1,update
Str807.1=2,2,idle	
Str808.0=4,4,Island3
Str808.0=5,5,Dolphin
Str808.0=6,6,Orca	
Str836.1=0,0,NONE	
Str836.1=1,1,SLAVE	
Str836.1=2,2,MASTER
Str837.1=0,0,LOCAL_REQUEST
Str837.1=1,1,REMOTE_REQUEST
Str837.1=2,2,LSTO
Str837.1=3,3,PEER_TRANS_TOO_LATE
Str845.0=0,0,Outgoing
Str845.0=1,1,Incoming
Str846.0=0,0,Outgoing
Str846.0=1,1,Incoming
Str846.1=0,0,NO TRAFIC
Str846.1=1,1,BEST EFFORT
Str846.1=2,2,GUARANTEED
Str863.0=0,0,page_0
Str863.0=1,1,page_1
Str863.0=2,2,scan
Str863.1=0,0,disabled
Str863.1=1,1,pending
Str863.1=2,2,fast reconnect
Str863.1=3,3,slow reconnect
Str863.1=4,4,slow reconnect with alternating frequencies
Str863.1=6,6,failed (disabled de facto)
Str884.0=1,1,WIDE
Str884.0=2,2,CW
Str884.0=3,3,GOOD
Str884.0=4,4,BAD
Str884.0=5,5,Wide_merge
Str884.0=6,6,Long CW
Str884.0=7,7,SEND_LMP
Str884.0=8,8,merge4
Str890.0=3,3,DM1
Str890.0=4,4,DH1
Str890.0=10,10,DM3
Str890.0=11,11,DH3
Str890.0=14,14,DM5
Str890.0=15,15,DH5
Str890.0=20,20,2DH1
Str890.0=24,24,3DH1
Str890.0=26,26,2DH3
Str890.0=27,27,3DH3
Str890.0=30,30,2DH5
Str890.0=31,31,3DH5
Str900.0=1,1,lc_power_control_mng_start_measuring
Str900.0=2,2,nu
Str900.0=3,3,nu
Str900.0=4,4,nu
Str900.0=5,5,nu
Str900.0=6,6,nu
Str900.0=7,7,nu
Str900.0=8,8,nu
Str906.0=0,0,DISABLE
Str906.0=1,1,ENABLE
Str931.0=0,0,BTCLK_LOCAL_CLOCK
Str931.0=1,1,BTCLK_NETWORK1_CLOCK
Str931.0=2,2,BTCLK_NETWORK2_CLOCK
Str933.0=0,0,LM_VOICE_ESCO_INSTANT_ADJACENT_NONE
Str933.0=1,1,LM_VOICE_ESCO_INSTANT_ADJACENT_NEW_BEFORE_EXISTING
Str933.0=2,2,LM_VOICE_ESCO_INSTANT_ADJACENT_EXISTING_BEFORE_NEW
Str934.3=0,0,ZERO_DIFF
Str934.3=1,1,POS_DIFF_LOCAL
Str934.3=2,2,POS_DIFF_NETWORK
Str934.3=3,3,NEG_DIFF_LOCAL
Str934.3=4,4,NEG_DIFF_NETWORK
Str934.3=5,5,SINGLE_VOICE_LOCAL
Str934.3=6,6,SINGLE_VOICE_NETWORK
Str1061.0=1,1,HCI_INQUIRY_COMP_EVT
Str1061.0=2,2,HCI_INQUIRY_RESULT_EVT
Str1061.0=3,3,HCI_CONNECTION_COMP_EVT
Str1061.0=4,4,HCI_CONNECTION_REQUEST_EVT
Str1061.0=5,5,HCI_DISCONNECTION_COMP_EVT
Str1061.0=6,6,HCI_AUTHENTICATION_COMP_EVT
Str1061.0=7,7,HCI_RMT_NAME_REQUEST_COMP_EVT
Str1061.0=8,8,HCI_ENCRYPTION_CHANGE_EVT
Str1061.0=9,9,HCI_CHANGE_CONN_LINK_KEY_EVT
Str1061.0=10,10,HCI_MASTER_LINK_KEY_COMP_EVT
Str1061.0=11,11,HCI_READ_RMT_FEATURES_COMP_EVT
Str1061.0=12,12,HCI_READ_RMT_VERSION_COMP_EVT
Str1061.0=13,13,HCI_QOS_SETUP_COMP_EVT
Str1061.0=14,14,HCI_COMMAND_COMPLETE_EVT
Str1061.0=15,15,HCI_COMMAND_STATUS_EVT
Str1061.0=16,16,HCI_HARDWARE_ERROR_EVT
Str1061.0=17,17,HCI_FLUSH_OCCURED_EVT
Str1061.0=18,18,HCI_ROLE_CHANGE_EVT
Str1061.0=19,19,HCI_NUM_COMPL_DATA_PKTS_EVT
Str1061.0=20,20,HCI_MODE_CHANGE_EVT
Str1061.0=21,21,HCI_RETURN_LINK_KEYS_EVT
Str1061.0=22,22,HCI_PIN_CODE_REQUEST_EVT
Str1061.0=23,23,HCI_LINK_KEY_REQUEST_EVT
Str1061.0=24,24,HCI_LINK_KEY_NOTIFICATION_EVT
Str1061.0=25,25,HCI_LOOPBACK_COMMAND_EVT
Str1061.0=26,26,HCI_DATA_BUF_OVERFLOW_EVT
Str1061.0=27,27,HCI_MAX_SLOTS_CHANGED_EVT
Str1061.0=28,28,HCI_READ_CLOCK_OFF_COMP_EVT
Str1061.0=29,29,HCI_CONN_PKT_TYPE_CHANGE_EVT
Str1061.0=30,30,HCI_QOS_VIOLATION_EVT
Str1061.0=31,31,HCI_PAGE_SCAN_MODE_CHANGE_EVT
Str1061.0=32,32,HCI_PAGE_SCAN_REP_MODE_CHNG_EVT
Str1061.0=33,33,HCI_FLOW_SPECIFICATION_COMP_EVT
Str1061.0=34,34,HCI_INQUIRY_RESULT_RSSI_EVT
Str1061.0=35,35,HCI_READ_RMT_EXTENDED_FEATURES_COMP_EVT
Str1061.0=44,44,HCI_SYNCH_CONNECTION_COMP_EVT
Str1061.0=45,45,HCI_SYNCH_CONNECTION_CHANGED_EVT
Str1061.0=46,46,HCI_SNIFF_SBR_CHANGED_EVT
Str1061.0=47,47,HCI_INQUIRY_RESULT_EXTENDED_INQUIRY_EVT
Str1061.0=48,48,HCI_REFRESH_ENCRYPTION_KEY_EVT
Str1061.0=49,49,HCI_IO_CAPABILITY_REQUEST_EVT
Str1061.0=50,50,HCI_IO_CAPABILITY_RESPONSE_EVT
Str1061.0=51,51,HCI_USER_CONFIRMATION_EVT
Str1061.0=52,52,HCI_USER_PASSKEY_REQUEST_EVT
Str1061.0=53,53,HCI_REMOTE_OOB_DATA_REQUEST_EVT
Str1061.0=54,54,HCI_SIMPLE_PAIRING_COMPLETE_EVT
Str1061.0=55,55,HCI_REMOTE_OOB_DATA_RESPONSE_EVT
Str1061.0=56,56,HCI_LINK_SUPER_TOUT_CHANGED_EVT
Str1061.0=57,57,HCI_ENHANCED_FLUSH_COMPLETE_EVT
Str1061.0=58,58,HCI_SNIFF_REQUEST_EVT
Str1061.0=59,59,HCI_USER_PASSKEY_NOTIFICATION_EVT
Str1061.0=60,60,HCI_KEYPRESS_NOTIFICATION_EVT
Str1061.0=61,61,HCI_RMT_HOST_SUPPORTED_FEATURES_NOTIFICATION_EVT
Str1061.0=240,240,HCI_FM_EVT
Str1061.0=254,254,HCI_NAP_TRACE_EVT
Str1061.0=255,255,HCI_VS_EVT
Str1081.0=0,0,ACK
Str1081.0=1,1,Command
Str1081.0=2,2,ACL
Str1081.0=3,3,SCO
Str1081.0=4,4,Event
Str1081.0=14,14,Vendor_Specific
Str1081.0=15,15,LC
Str1087.0=1,1,discovery state is already active
Str1087.0=2,2,routing table should be configured
Str1087.0=3,3,discovery invalid parameters
Str1087.0=4,4,not all mandatory NCI parameters were set
Str1087.0=5,5,could not start the RF discovery, even after all checks were performed...
Str1087.0=6,6,could not open all required pipes
Str1089.0=0,0,can't open all required pipes.
Str1089.0=1,1,error setting Poll B parameters.
Str1089.0=2,2,error setting Listen A parameters.
Str1089.0=3,3,error setting Listen B parameters.
Str1089.0=4,4,error setting Listen F parameters.
Str1089.0=5,5,error setting parameters common for several technologies.
Str1089.0=6,6,error setting OPAL parameters that are not NCI parameters.
Str1089.0=7,7,error turning card emulation(s) mode to enabled.
Str1089.0=30727,30727,SLEEP
Str1089.0=31492,31492,CONFIG_RESPONSE
Str1089.0=32002,32002,SYNC_RESPONSE
Str1089.0=32257,32257,SYNC
Str1089.0=63750,63750,WOKEN
Str1089.0=64005,64005,WAKEUP
Str1089.0=64515,64515,CONFIG
Str1118.0=0,0,STATE_IDLE	
Str1118.0=1,1,STATE_OPEN	
Str1118.0=2,2,STATE_BUFFERING
Str1118.0=3,3,STATE_STEAMING
Str1118.0=4,4,STATE_OVER_LOAD
Str1129.0=30727,30727,SLEEP
Str1129.0=31492,31492,CONFIG_RESPONSE
Str1129.0=32002,32002,SYNC_RESPONSE
Str1129.0=32257,32257,SYNC
Str1129.0=63750,63750,WOKEN
Str1129.0=64005,64005,WAKEUP
Str1129.0=64515,64515,CONFIG
Str1130.0=0,0,Data Packet
Str1130.0=1,1,Command Message
Str1130.0=2,2,Response Message
Str1130.0=3,3,Notification Message
Str1133.0=30727,30727,SLEEP
Str1133.0=31492,31492,CONFIG_RESPONSE
Str1133.0=32002,32002,SYNC_RESPONSE
Str1133.0=32257,32257,SYNC
Str1133.0=63750,63750,WOKEN
Str1133.0=64005,64005,WAKEUP
Str1133.0=64515,64515,CONFIG
Str1158.0=0,0,MSB First
Str1158.0=1,1,LSB First
Str1158.1=0,0,Output change falling edge, sample rising edge
Str1158.1=1,1,Output change rising edge, sample falling edge
Str1158.2=0,0,MISO Tri state disable
Str1158.2=1,1,MISO Tri state enable
Str1159.0=0,0,Fast wakeup disable
Str1159.0=1,1,Fast wakeup enable
Str1159.1=0,0,eSPI Protocol
Str1159.1=1,1,TI SPI protocol
Str1170.0=0,0,ONLY BGA
Str1170.0=1,1,ONLY WSP
Str1170.0=2,2,ALL PACKAGES
Str1177.0=49,49,HIF_ADVERTISE_COMPLETE_EVENT
Str1177.0=50,50,HIF_ADVERTISE_REPORT_EVENT
Str1177.0=51,51,HIF_SCAN_REPORT_EVENT
Str1177.0=52,52,HIF_REMOTE_LL_CONNECTION_REQUEST_EVENT
Str1177.0=53,53,HIF_LL_CONNECTION_CREATED_EVENT
Str1177.0=54,54,HIF_LL_CONNECTION_TERMINATION_EVENT
Str1177.0=55,55,HIF_LL_CONNECTION_PARAMETERS_UPDATE_COMPLETE_EVENT
Str1177.0=56,56,HIF_CHANNEL_MAP_UPDATE_COMPLETE_EVENT
Str1177.0=57,57,HIF_NUMBER_OF_COMPLETED_PACKETS_EVENT
Str1177.0=58,58,HIF_ENCRYPTION_SETUP_REQUEST_EVENT
Str1177.0=59,59,HIF_ENCRYPTION_SETUP_COMPLETE_EVENT
Str1177.0=60,60,HIF_COMMAND_COMPLETE_EVENT
Str1177.0=61,61,HIF_COMMAND_STATUS_EVENT
Str1177.0=62,62,HIF_ERROR_EVENT
Str1208.0=0,0,H4 PROTOCOL
Str1208.0=1,1,H4 PALAU PROTOCOL
Str1208.0=2,2,H5 PROTOCOL
Str1240.0=0,0,CORE_RESET_CMD
Str1240.0=1,1,CORE_INIT_CMD
Str1240.0=2,2,CORE_SET_CONFIG_CMD
Str1240.0=3,3,CORE_GET_CONFIG_CMD
Str1240.0=4,4,CORE_CONN_CREATE_CMD
Str1240.0=5,5,CORE_CONN_CLOSE_CMD
Str1240.0=6,6,CORE_CONN_CREDITS_NTF
Str1240.0=7,7,CORE_GENERIC_ERROR_NTF
Str1240.0=8,8,CORE_INTERFACE_ERROR_NTF
Str1240.0=256,256,RF_DISCOVER_MAP_CMD
Str1240.0=257,257,RF_SET_LISTEN_MODE_ROUTING_CMD
Str1240.0=258,258,RF_GET_LISTEN_MODE_ROUTING_CMD
Str1240.0=259,259,RF_DISCOVER_CMD
Str1240.0=260,260,RF_DISCOVER_SELECT_CMD
Str1240.0=261,261,RF_ACTIVATE_NTF
Str1240.0=262,262,RF_DEACTIVATE_CMD
Str1240.0=263,263,RF_FIELD_INFO_NTF
Str1240.0=264,264,RF_T3T_POLLING_CMD
Str1240.0=265,265,RF_NFCEE_ACTION_NTF
Str1240.0=266,266,RF_NFCEE_DISCOVERY_REQ_NTF
Str1240.0=267,267,RF_PARAMETER_UPDATE_CMD
Str1240.0=512,512,NFCEE_DISCOVER_CMD
Str1240.0=513,513,NFCEE_MODE_SET_CMD
Str1240.0=3840,3840,NFC_PLL_MODE_CMD 
Str1240.0=3841,3841,NFC_DEBUG_MODE_CMD 
Str1240.0=3842,3842,NFC_SWP_BAUDRATE_CMD 
Str1240.0=3843,3843,NFC_CONFIG_CLF1_CMD 
Str1240.0=3844,3844,NFC_CONFIG_PARAMS_SET_CMD 
Str1240.0=3845,3845,VS_SET_NCI_ENDIANESS_CMD
Str1240.0=3847,3847,NFC_SPECS_COMPLIANCE_CMD 
Str1240.0=3848,3848,NFC_SUPPORTED_TECHS_AND_RATES_CMD 
Str1240.0=3849,3849,SEND_FRAME_CMD 
Str1240.0=3850,3850,MASKED_DEBUG_TRACES_CMD 
Str1240.0=3851,3851,NFC_PLATFORM_OFF_CMD 
Str1240.0=3852,3852,NFC_SASE_IF_CONFIG_CMD 
Str1240.0=3853,3853,NFC_SET_LISTEN_PARAMS_CMD 
Str1240.0=3854,3854,NFC_VS_SET_AID_SELECT_NOTIFICATION_CMD 
Str1240.0=3855,3855,NFC_SASE_CONFIGURATION_CMD 
Str1240.0=3856,3856,SW_INIT_CMD 
Str1240.0=3862,3862,NFC_SWP_DEACTIVATION_MODES_CMD 
Str1240.0=3863,3863,NFC_HCI_EXTERNAL_TRIGGER_CMD 
Str1240.0=3875,3875,NFC_CON_TX_CMD 
Str1240.0=3876,3876,PHY_DEBUG_TRIGGER_RECORD_CMD 
Str1240.0=3877,3877,SMART_SENSE_PROBE_TOGGLE_CMD 
Str1240.0=3878,3878,SET_NERD_ENABLE_CMD 
Str1240.0=3879,3879,CHECK_CALIBRATION_MODE_CMD 
Str1240.0=3880,3880,SMART_SENSE_CMD 
Str1240.0=3881,3881,SET_SWP_HOST_AS_NON_PROACTIVE_CMD 
Str1240.0=3882,3882,SET_TIMERS_CMD 
Str1240.0=3883,3883,SET_VBAT_PARAMS_CMD 
Str1240.0=3884,3884,BLOCK_INTERRUPT_CMD 
Str1240.0=3885,3885,AGC_ENABLE_CMD 
Str1240.0=3886,3886,WRITE_MEMORY_CMD 
Str1240.0=3887,3887,READ_MEMORY_CMD 
Str1240.0=3888,3888,HCI_PERSISTENT_SET_MODE_CMD 
Str1240.0=3889,3889,HCI_PERSISTENT_STORE_CONFIG_CMD 
Str1240.0=3890,3890,HCI_PERSISTENT_LOAD_CONFIG_CMD 
Str1240.0=3891,3891,HCI_PERSISTENT_STORE_TIMER_INTERVAL_CMD 
Str1241.0=16384,16384,CORE_RESET_RSP
Str1241.0=16385,16385,CORE_INIT_RSP
Str1241.0=16386,16386,CORE_SET_CONFIG_RSP
Str1241.0=16387,16387,CORE_GET_CONFIG_RSP
Str1241.0=16388,16388,CORE_CONN_CREATE_RSP
Str1241.0=16389,16389,CORE_CONN_CLOSE_RSP
Str1241.0=16640,16640,RF_DISCOVER_MAP_RSP
Str1241.0=16641,16641,RF_SET_LISTEN_MODE_ROUTING_RSP
Str1241.0=16642,16642,RF_GET_LISTEN_MODE_ROUTING_RSP
Str1241.0=16643,16643,RF_DISCOVER_RSP
Str1241.0=16644,16644,RF_DISCOVER_SELECT_RSP
Str1241.0=16646,16646,RF_DEACTIVATE_RSP
Str1241.0=16651,16651,RF_PARAMETER_UPDATE_RSP
Str1241.0=16896,16896,NFCEE_DISCOVER_RSP
Str1241.0=16897,16897,NFCEE_MODE_SET_RSP
Str1241.0=20224,20224,VS_PLL_MODE_RSP
Str1241.0=20229,20229,VS_SET_NCI_ENDIANESS_RSP
Str1241.0=24576,24576,CORE_RESET_NTF
Str1241.0=24582,24582,CORE_CONN_CREDITS_NTF
Str1241.0=24583,24583,CORE_GENERIC_ERROR_NTF
Str1241.0=24584,24584,CORE_INTERFACE_ERROR_NTF
Str1241.0=24834,24834,RF_GET_LISTEN_MODE_ROUTING_NTF
Str1241.0=24835,24835,RF_DISCOVER_NTF
Str1241.0=24837,24837,RF_ACTIVATE_NTF
Str1241.0=24838,24838,RF_DEACTIVATE_NTF
Str1241.0=24839,24839,RF_FIELD_INFO_NTF
Str1241.0=24841,24841,RF_NFCEE_ACTION_NTF
Str1241.0=24842,24842,RF_NFCEE_DISCOVERY_REQ_NTF
Str1241.0=25088,25088,NFCEE_DISCOVER_NTF
Str1335.0=0,0,ON
Str1335.0=1,1,OFF
Str1338.0=0,0,ON
Str1338.0=1,1,OFF
Str1411.0=1,1,COEX
Str1411.0=2,2,MCS HP
Str1411.0=3,3,MCS LP
Str1411.0=4,4,MCS BTIP Standalone
Str1411.0=5,5,MCS LP Standalone
Str1412.0=0,0,LOCAL
Str1412.0=1,1,PEER
Str1413.0=0,0,LOCAL
Str1413.0=1,1,PEER
Str1413.1=0,0,SUCCESS
Str1413.1=1,1,PENDING
Str1414.0=0,0,HOST
Str1414.0=1,1,PEER
Str1417.0=0,0,HOST
Str1417.0=1,1,PEER
Str1418.0=0,0,HOST
Str1418.0=1,1,PEER
Str1419.0=0,0,HOST
Str1419.0=1,1,PEER
Str1420.0=0,0,HOST
Str1420.0=1,1,PEER
Str1421.0=0,0,HOST
Str1421.0=1,1,PEER
Str1425.0=0,0,HOST
Str1425.0=1,1,PEER
Str1425.1=0,0,SRC
Str1425.1=1,1,SNK
Str1480.0=0,0,MOSHE TRACE
Str1536.0=0,0,start_paging
Str1536.0=1,1,exit_paging
Str1536.0=2,2,start_page_scan
Str1536.0=3,3,start_inquiry_scan
Str1536.0=4,4,get_local_timing_accuracy
Str1536.0=5,5,get_local_features
Str1536.0=6,6,remove_acl
Str1536.0=7,7,start_hold
Str1536.0=8,8,enter_sniff
Str1536.0=9,9,exit_sniff
Str1536.0=10,10,exit_sniff_done
Str1536.0=11,11,sniff_stop
Str1536.0=12,12,incr_power_level
Str1536.0=13,13,decr_power_level
Str1536.0=14,14,set_acl_timing_accuracy
Str1536.0=15,15,set_poll_interval
Str1536.0=16,16,set_qos_scheduling_params
Str1536.0=17,17,update_max_slots_number
Str1536.0=20,20,start_inquiry
Str1536.0=21,21,stop_inquiry
Str1536.0=22,22,generate_rand
Str1536.0=23,23,get_local_bd_addr
Str1536.0=24,24,get_slot_offset
Str1536.0=25,25,set_link_super_tout
Str1536.0=26,26,read_link_quality
Str1536.0=27,27,pause_l_btclk_alignment
Str1536.0=28,28,get_piconet_id
Str1536.0=29,29,read_rssi
Str1536.0=30,30,set_encryption_mode
Str1536.0=31,31,set_local_bd_addr
Str1536.0=32,32,switch_req
Str1536.0=33,33,get_cur_clock
Str1536.0=34,34,cancel_page_scan
Str1536.0=35,35,cancel_inquiry_scan
Str1536.0=36,36,get_init_procedure
Str1536.0=37,37,get_clock_offset
Str1536.0=38,38,start_send_link_quality_information
Str1536.0=39,39,stop_send_link_quality_information
Str1536.0=40,40,test_ctrl
Str1536.0=41,41,set_l_btclk_alignment
Str1536.0=51,51,set_min_t_sniff
Str1536.0=57,57,send_active_brcst
Str1536.0=58,58,set_brcst_retran
Str1536.0=60,60,power_mng_start_measuring
Str1536.0=61,61,power_mng_level_modify_ack
Str1536.0=62,62,rssi_start_measuring
Str1536.0=63,63,rf_periodic_calibration
Str1536.0=64,64,set_rf_calibration
Str1536.0=65,65,get_bt_clock
Str1536.0=66,66,get_bt_clock_type
Str1536.0=67,67,get_bt_clock_of_lc_handle
Str1536.0=68,68,pause_L2CAP
Str1536.0=69,69,resume_L2CAP
Str1536.0=70,70,config_tx_qos
Str1536.0=71,71,free_rx_segments
Str1536.0=72,72,stop_data_path
Str1536.0=73,73,restart_data_path
Str1536.0=74,74,rx_path_interrupt_handler
Str1536.0=75,75,add_voice_link
Str1536.0=76,76,change_voice_link
Str1536.0=77,77,remove_voice_link
Str1536.0=78,78,start_testmode
Str1536.0=79,79,stop_testmode
Str1536.0=80,80,remove_testmode_instance
Str1536.0=81,81,write_pcm_loopback_mode
Str1536.0=82,82,load_afh_table
Str1536.0=83,83,link_afh_table
Str1536.0=84,84,remove_afh_table_link
Str1536.0=85,85,remove_afh_table_esco_link
Str1536.0=86,86,set_afh_recovery_mode
Str1536.0=87,87,reset_afh_recovery_mode
Str1536.0=88,88,triger_data_path
Str1536.0=89,89,update_cc_algorithm
Str1536.0=90,90,calc_local_drift
Str1536.0=91,91,get_num_of_enabled_connections
Str1536.0=92,92,alloc_acl
Str1536.0=93,93,alloc_voice
Str1536.0=94,94,send_aclu_pkt
Str1536.0=95,95,self_test_run_init_tests
Str1536.0=96,96,send_tx_completed_to_hci
Str1536.0=97,97,error_statistics_start
Str1536.0=98,98,exit_transion_mode
Str1536.0=99,99,change_sniff_params
Str1536.0=100,100,close_sniff_transition
Str1536.0=101,101,update_afh_broadcast
Str1536.0=102,102,add_esco_link_afh_table
Str1536.0=103,103,retrieve_pwr_consumption_data
Str1536.0=104,104,set_afh_recovery_mode_esco_link
Str1536.0=105,105,reset_afh_recovery_mode_esco_link
Str1536.0=106,106,unlock_cc_statistics
Str1536.0=107,107,get_reset_during_locking
Str1536.0=108,108,convert_clocks_domain
Str1536.0=109,109,get_tx_dbm_power 
Str1536.0=110,110,start_cqddr_process
Str1536.0=111,111,stop_cqddr_process
Str1536.0=112,112,reset_cqddr_state
Str1536.0=113,113,notify_lc_acl_a2dp_status
Str1536.0=114,114,set_gemini_configuration
Str1536.0=115,115,write_loopback_mode
Str1536.0=116,116,detect_host_temperature_range
Str1536.0=117,117,start_fref_drift_configurations
Str1536.0=118,118,rf_init_detect_temperature
Str1536.0=119,119,get_process_type
Str1536.0=121,121,unlock_delta_crc_statistics
Str1536.0=122,122,change_triggering
Str1536.0=123,123,start_afh_rssi_sampling
Str1536.0=124,124,update_classification_sensitivity
Str1536.0=125,125,get_min_rssi_air
Str1536.0=126,126,write_scan_ext_pa
Str1536.0=127,127,set_afh_instant_timer
Str1536.0=128,128,kill_afh_instant_timer
Str1536.0=129,129,look_for_free_am_addr
Str1536.0=130,130,disallow_am_addr
Str1536.0=131,131,set_ptt
Str1536.0=132,132,tx_complete_expired
Str1536.0=133,133,drp_ber_test_start
Str1536.0=134,134,drp_ber_test_stop
Str1536.0=136,136,reenable_parked_acl
Str1536.0=137,137,stop_low_power_mode
Str1536.0=138,138,get_power_level
Str1536.0=140,140,force_l2cap_resume
Str1536.0=141,141,get_next_sniff_instant
Str1536.0=142,142,update_sniff_sbr
Str1536.0=143,143,is_peers_absence_alg_detection_on
Str1536.0=144,144,reset_bad_voice_scenario_alg
Str1536.0=145,145,pause_aclc
Str1536.0=146,146,resume_aclc
Str1536.0=147,147,stop_sniff_subr
Str1536.0=148,148,class_2_power_level
Str1536.0=149,149,set_active_conn_scenario
Str1536.0=150,150,set_ddip_params
Str1536.0=151,151,reset_bad_voice_params
Str1536.0=152,152,pause_bad_voice_algo
Str1536.0=153,153,resume_bad_voice_algo
Str1536.0=154,154,remote_loopback_init
Str1536.0=155,155,voice_manager_init
Str1536.0=156,156,power_algo_pause
Str1536.0=157,157,power_algo_resume
Str1536.0=158,158,is_voice_in_other_piconet
Str1536.0=159,159,stop_counted_inquiry
Str1536.0=160,160,gemini_coex_notify_scan_status
Str1536.0=161,161,clear_phy_snr_per_channel
Str1536.0=162,162,max_power_level
Str1536.0=163,163,get_deep_fade
Str1536.0=164,164,start_ble_tx_test
Str1536.0=165,165,start_ble_rx_test
Str1536.0=166,166,ble_test_end
Str1536.0=167,167,recovery_page_start
Str1536.0=168,168,recovery_page_start_link_recovery
Str1536.0=169,169,recovery_page_resume_link_recovery
Str1536.0=170,170,recovery_page_get_recovery_page_active
Str1536.0=171,171,recovery_page_suspend_recovery_page
Str1536.0=172,172,recovery_page_get_recovery_scan_active
Str1536.0=173,173,disable_flight_mode					
Str1536.0=174,174,gemini_coex_notify_ble_sniff_status
Str1536.0=175,175,gemini_coex_notify_ble_connect_status
Str1536.0=176,176,gemini_coex_notify_ble_scan_status
Str1536.0=177,177,gemini_coex_notify_ble_adv_status	
Str1536.0=178,178,gemini_coex_verify_cqddr_settings	
Str1536.0=179,179,gemini_coex_notify_switch			
Str1536.0=180,180,suspend_recovery_scan
Str1536.0=181,181,gemini_coex_notify_acl_setup_status
Str1536.0=182,182,gemini_coex_notify_acl_a2dp_status
Str1536.0=183,183,gemini_coex_notify_acl_data_tp
Str1536.0=184,184,gemini_coex_pre_page_scan_activity
Str1536.0=185,185,gemini_coex_pre_inquiry_scan_activity
Str1536.0=186,186,gemini_coex_get_seperate_back_to_back_scans
Str1536.0=187,187,gemini_coex_clear_int_flag
Str1536.0=188,188,rf_periodic_calib_timeout
Str1536.0=189,189,rf_periodic_calib_blocked_timeout
Str1547.0=0,0,BR_EDR
Str1547.0=1,1,ULP
Str1548.0=0,0,UM_EVENT_ADV_COMPLETE				
Str1548.0=1,1,UM_EVENT_SCAN_COMPLETE				
Str1548.0=3,3,UM_EVENT_CON_ESTABLISHED			
Str1548.0=4,4,UM_EVENT_CON_TERMINATED				
Str1548.0=5,5,UM_EVENT_ENC_REQUESTED				
Str1548.0=6,6,UM_EVENT_ENC_COMPLETED				
Str1548.0=7,7,UM_EVENT_CONNECT_STOP				
Str1548.0=8,8,UM_EVENT_CONNECTION_PARAMETERS_UPDATE
Str1548.0=9,9,UM_EVENT_ENC_PAUSED					
Str1548.0=10,10,UM_EVENT_ENC_TERMINATE
Str1557.0=0,0,NO_AFH
Str1557.0=1,1,HV1_HV2_DO_NOT_USE_RSSI
Str1557.0=2,2,FULL_BW_VOICE_CONNECTION
Str1557.0=6,6,LONG_SNIFF_USE_RSSI
Str1557.0=8,8,ACTIVE_USE_RSSI
Str1557.0=9,9,SHORT_SNIFF_USE_RSSI
Str1557.0=10,10,SLAVE_SCO_QUICK_LEARNING_UPDATING
Str1557.0=11,11,SHORT_BLE_SNIFF_USE_RSSI
Str1557.0=12,12,SLAVE_BLE_SCO_QUICK_LEARNING_UPDATING
Str1559.0=68,68,AFH_MASTER_INSTANT
Str1559.0=69,69,AFH_LINK0_INSTANT
Str1559.0=70,70,AFH_LINK1_INSTANT
Str1559.0=71,71,AFH_LINK2_INSTANT
Str1559.0=72,72,AFH_LINK3_INSTANT
Str1559.0=73,73,AFH_LINK4_INSTANT
Str1559.0=74,74,AFH_LINK5_INSTANT
Str1559.0=75,75,AFH_LINK6_INSTANT
Str1559.0=76,76,AFH_SLAVE1_INSTANT
Str1559.0=77,77,AFH_SLAVE2_INSTANT
Str1577.0=0,0,SET_PRIVATE_ADDRESS
Str1577.0=1,1,WRITE_WHITE_LIST_POLICY
Str1577.0=2,2,ADD_DEVICE_TO_WHITE_LIST
Str1577.0=3,3,CLEAR_WHITE_LIST
Str1577.0=4,4,START_ADV
Str1577.0=5,5,STOP_ADV
Str1577.0=6,6,SET_ADV_PARAMETERS
Str1577.0=7,7,SET_ADV_CHN
Str1577.0=8,8,SET_DEVICE_NAME
Str1577.0=9,9,SET_SCAN_RSP_PARAMETERS
Str1577.0=10,10,WRITE_ADV_DATA
Str1577.0=11,11,START_SCAN
Str1577.0=12,12,STOP_SCAN
Str1577.0=13,13,SET_SCAN_PARAMETERS
Str1577.0=14,14,START_CONNECT
Str1577.0=15,15,STOP_CONNECT
Str1577.0=16,16,SET_CONNECT_PARAMETERS
Str1577.0=17,17,START_LOCAL_TRANS
Str1577.0=18,18,START_PEER_TRANS
Str1585.0=1,1,SEND NOT_ACCEPTED
Str1585.0=2,2,SEND ACCEPTED
Str1585.0=4,4,SEND PEER'S PROPOSAL
Str1585.0=8,8,RESOLVE PEER'S LATENCY VIOLATION
Str1585.0=16,16,RESOLVE PEER'S RESERVED SLOTS VIOLATION
Str1585.0=32,32,SEND MY PREVIOUS PROPOSAL
Str1585.0=64,64,RESOLVE MY LATENCY VIOLATION
Str1585.0=128,128,RESOLVE MY RESERVED SLOTS VIOLATION
Str1627.0=0,0,F1
Str1627.0=1,1,F2
Str1627.0=2,2,F3
Str1627.0=3,3,G
Str1627.0=4,4,H3
Str1627.0=5,5,H4
Str1627.0=6,6,H5
Str1627.1=0,0,KEY
Str1627.1=1,1,INPUT
Str1627.1=2,2,RESULT
Str1629.0=1,1,MWS
Str1629.0=2,2,WLAN
Str1629.0=3,3,PEER
Str1629.0=4,4,LOCAL
Str1629.0=5,5,ALL_BUT_HOST
Str1630.0=0,0,page_0
Str1630.0=1,1,page_1
Str1630.0=2,2,scan
Str1631.0=0,0,page_0
Str1631.0=1,1,page_1
Str1631.0=2,2,scan
Str1644.0=0,0,SRC
Str1644.0=1,1,SNK
Str1644.0=255,255,No A2DP
Str1670.0=0,0,IDLE 
Str1670.0=1,1,HALT
Str1670.0=2,2,IDLEP
Str1670.0=3,3,SELECTED
Str1670.0=4,4,SEND_ATQA
Str1670.0=5,5,SEND_ATQH
Str1670.0=6,6,READY
Str1670.0=7,7,READYH
Str1670.0=8,8,ACTIVE1
Str1670.0=9,9,ACTIVE1H
Str1670.0=10,10,ACTIVE2 
Str1670.0=11,11,ACTIVE2H 
Str1670.0=12,12,ACTIVE3 
Str1670.0=13,13,ACTIVE3H
Str1670.0=14,14,WAIT_RATS 
Str1670.0=15,15,WAIT_RATSH 
Str1670.0=16,16,SEND_ATS 
Str1670.0=17,17,HOST_ATS 
Str1670.0=18,18,WAIT_PPS 
Str1670.0=19,19,SEND_PPS 
Str1670.0=20,20,RID_RESP 
Str1670.0=21,21,WAIT_SLOT 
Str1670.0=22,22,READYB
Str1670.0=23,23,SEND_ATQB
Str1670.0=24,24,ATTRIB_RESP
Str1670.0=25,25,HLTB_RESP
Str1670.0=26,26,R2RDY_RESP
Str1670.0=27,27,SEL_RESP
Str1670.0=28,28,IRESP_READY
Str1670.0=29,29,IRESP_SELECTED
Str1670.0=30,30,QUIET
Str1670.0=31,31,POLL_RESP
Str1670.0=32,32,POLF_RESP
Str1670.0=33,33,POLF_SWP
Str1670.0=34,34,ATR_RESP
Str1670.0=35,35,ACT_RESP
Str1670.0=36,36,RX_MODE
Str1670.0=37,37,WAIT_SPACE
Str1670.0=38,38,SEND_RACK
Str1670.0=39,39,SEND_RACK_CID
Str1670.0=40,40,RX_AFTER_RACK
Str1670.0=41,41,WAIT_DATA
Str1670.0=42,42,SEND_DATA
Str1670.0=43,43,SEND_DATA_CID
Str1670.0=44,44,SEND_DWTX
Str1670.0=45,45,SEND_DWTX_CID
Str1670.0=46,46,WAIT_DWTX
Str1670.0=47,47,SEND_SWTX
Str1670.0=48,48,SEND_SWTX_CID
Str1670.0=49,49,WAIT_SWTX
Str1670.0=50,50,DESEL_ACK
Str1670.0=51,51,DESEL_ACK_CID
Str1670.0=52,52,TRNSPRT
Str1670.0=53,53,DSL_RESP
Str1670.0=54,54,WAIT_WUP
Str1670.0=55,55,WAIT_LOSS
Str1670.0=56,56,WAIT_LOSW
Str1670.0=57,57,RF_COLL
Str1670.0=58,58,WAIT_ACT
Str1670.0=59,59,SEND_SREPGEN
Str1670.0=60,60,SEND_LREPGEN
Str1670.0=61,61,CALYPSO
Str1671.0=1,1,RX_TIMEOUT
Str1671.0=2,2,RX_COLLISION
Str1671.0=4,4,RX_GENERAL
Str1671.0=8,8,RF_COLLISION
Str1671.0=16,16,TX_UNDERFLOW
Str1671.0=32,32,SW_READY
Str1671.0=64,64,SW_RESULT
Str1671.0=128,128,SW_STATE_CHANGE
Str1671.0=256,256,RF_DETECTED
Str1671.0=512,512,RF_LOST
Str1671.0=1024,1024,RX_CMP_LISTEN_MODE_TIMER
Str1671.0=2048,2048,SELECTED
Str1671.0=4096,4096,ACTIVATED
Str1671.0=8192,8192,DESELECTED
Str1671.0=16384,16384,DCLB_HCR_COMPLETED
Str1671.0=32768,32768,DCLB_15693
Str1671.0=65536,65536,AUT_AGC_FDT
Str1671.0=131072,131072,MAIN_SM_LISTEN_ENABLE_EVENT
Str1671.0=262144,262144,SM_MOVE_TO_IDLE_EVENT
Str1671.1=1,1,INTERRUPT
Str1671.1=2,2,RECEIVE
Str1671.1=4,4,UICC_RECEIVE
Str1671.1=8,8,CONTINUE_TRANSMIT_UICC_PERSISTENT_EVENT
Str1671.1=16,16,SEND_PACKET_TO_HOST_EVENT
Str1671.1=32,32,CHECK_ACTION_NOTIFICATION_EVENT
Str1671.1=64,64,EXTENDED_NOTIFICATION_EVENT
Str1671.1=128,128,STOP_EVENT
Str1678.0=0,0,IDLE_MODE
Str1678.0=1,1,POLL_MODE
Str1678.0=2,2,LISTEN_MODE
Str1678.0=3,3,DCLB_MODE
Str1679.0=0,0,IDLE
Str1679.0=1,1,RF_COLLISION_AVOIDANCE
Str1679.0=2,2,TECHNOLOGY_DETECTION
Str1679.0=3,3,COLLISION_RESOLUTION
Str1679.0=4,4,DEVICE_ACTIVATION
Str1679.0=5,5,DATA_EXCHANGE
Str1679.0=6,6,DEVICE_DEACTIVATION
Str1679.0=7,7,LISTEN
Str1679.0=8,8,RESOLUTION_PROCESS
Str1679.0=9,9,DCLB_RF_COMM
Str1679.1=0,0,IDLE
Str1679.1=1,1,RF_COLLISION_AVOIDANCE
Str1679.1=2,2,TECHNOLOGY_DETECTION
Str1679.1=3,3,COLLISION_RESOLUTION
Str1679.1=4,4,DEVICE_ACTIVATION
Str1679.1=5,5,DATA_EXCHANGE
Str1679.1=6,6,DEVICE_DEACTIVATION
Str1679.1=7,7,LISTEN
Str1679.1=8,8,RESOLUTION_PROCESS
Str1679.1=9,9,DCLB_RF_COMM
Str1681.0=0,0,NFC_A
Str1681.0=1,1,NFC_B
Str1681.0=2,2,NFC_F
Str1681.0=3,3,NFC_P
Str1681.0=4,4,NFC_DEP_CARD_EMULATION
Str1681.0=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1681.0=6,6,TECHNOLOGY_UNKNOWN
Str1681.1=0,0,TYPE_1_TAG_PLATFORM
Str1681.1=1,1,TYPE_2_TAG_PLATFORM
Str1681.1=2,2,TYPE_3_TAG_PLATFORM
Str1681.1=3,3,TYPE_4A_TAG_PLATFORM
Str1681.1=4,4,TYPE_4B_TAG_PLATFORM
Str1681.1=5,5,TYPE_15693_TAG_PLATFORM
Str1681.1=6,6,TYPE_2_OR_4A_OR_NFC_DEP_TAG_PLATFORM
Str1681.1=7,7,NFC_DEP_PROTOCOL
Str1681.1=8,8,TECHNOLOGY_SUBSET_UNKNOWN
Str1681.2=0,0,NONE
Str1681.2=1,1,DATA_EXCHANGE_RAW_DATA
Str1681.2=2,2,DATA_EXCHANGE_NFC_DEP
Str1681.2=3,3,DATA_EXCHANGE_ISO_DEP
Str1684.0=17,17,NFCB_READER
Str1684.0=19,19,NFCA_READER
Str1684.0=20,20,NFCF_READER
Str1684.0=21,21,ISO_DEP_READER
Str1684.0=23,23,ISO15693_READER
Str1684.0=33,33,NFCB_CARD_EMULATION
Str1684.0=35,35,NFCA_CARD_EMULATION
Str1684.0=36,36,NFCF_CARD_EMULATION
Str1684.0=38,38,ISO15693_CARD_EMULATION
Str1684.0=48,48,NFC_DEP_INITIATOR
Str1684.0=49,49,NFC_DEP_TARGET
Str1687.0=0,0,NFC_A
Str1687.0=1,1,NFC_B 
Str1687.0=2,2,NFC_F 
Str1687.0=3,3,NFC_P
Str1687.0=4,4,NFC_DEP
Str1687.0=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1687.0=6,6,TECHNOLOGY_UNKNOWN
Str1688.0=0,0,NFC_A
Str1688.0=1,1,NFC_B 
Str1688.0=2,2,NFC_F 
Str1688.0=3,3,NFC_P
Str1688.0=4,4,NFC_DEP
Str1688.0=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1688.0=6,6,TECHNOLOGY_UNKNOWN
Str1689.0=0,0,Detected Collision
Str1689.0=1,1,Interrupt: RX failed
Str1689.1=0,0,NFC_A
Str1689.1=1,1,NFC_B 
Str1689.1=2,2,NFC_F 
Str1689.1=3,3,NFC_P
Str1689.1=4,4,NFC_DEP
Str1689.1=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1689.1=6,6,TECHNOLOGY_UNKNOWN
Str1690.0=0,0,NFC_A
Str1690.0=1,1,NFC_B 
Str1690.0=2,2,NFC_F 
Str1690.0=3,3,NFC_P
Str1690.0=4,4,NFC_DEP
Str1690.0=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1690.0=6,6,TECHNOLOGY_UNKNOWN
Str1690.1=0,0,FALSE
Str1690.1=1,1,TRUE 
Str1690.1=2,2,NOT VALID
Str1690.2=0,0,FALSE
Str1690.2=1,1,TRUE 
Str1690.2=2,2,NOT VALID
Str1691.0=0,0,NFC_A
Str1691.0=1,1,NFC_B 
Str1691.0=2,2,NFC_F 
Str1691.0=3,3,NFC_P
Str1691.0=4,4,NFC_DEP
Str1691.0=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1691.0=6,6,TECHNOLOGY_UNKNOWN
Str1695.0=0,0,CL1_SDD_RESPONSE
Str1695.0=1,1,CL2_SDD_RESPONSE
Str1695.0=2,2,CL3_SDD_RESPONSE
Str1695.0=3,3,CL1_SEL_RESPONSE
Str1695.0=4,4,CL2_SEL_RESPONSE
Str1695.0=5,5,CL3_SEL_RESPONSE
Str1695.0=6,6,CL1_SDD_WITH_NVB_RESPONSE
Str1695.0=7,7,CL2_SDD_WITH_NVB_RESPONSE
Str1695.0=8,8,CL3_SDD_WITH_NVB_RESPONSE
Str1695.0=9,9,RID_RESPONSE
Str1695.0=255,255,NFCA_CR_NOT_INITIALISED
Str1695.1=0,0,SINGLE 
Str1695.1=1,1,DOUBLE 
Str1695.1=2,2,TRIPLE 
Str1695.1=3,3,INVALID
Str1698.0=0,0,CL1_SDD_RESPONSE
Str1698.0=1,1,CL2_SDD_RESPONSE
Str1698.0=2,2,CL3_SDD_RESPONSE
Str1698.0=3,3,CL1_SEL_RESPONSE
Str1698.0=4,4,CL2_SEL_RESPONSE
Str1698.0=5,5,CL3_SEL_RESPONSE
Str1698.0=6,6,CL1_SDD_WITH_NVB_RESPONSE
Str1698.0=7,7,CL2_SDD_WITH_NVB_RESPONSE
Str1698.0=8,8,CL3_SDD_WITH_NVB_RESPONSE
Str1698.0=9,9,NFCA_CR_RECEIVING_REQA_RESPONSE
Str1698.0=10,10,NFCA_CR_RECEIVING_HALT_RESPONSE
Str1698.0=11,11,RID_RESPONSE
Str1698.0=255,255,NFCA_CR_NOT_INITIALISED
Str1707.0=0,0,Fail checking block number.
Str1707.0=1,1,Empty I-block (Protocol error).
Str1707.0=2,2,Forward chained payload data to HCI handler.
Str1707.0=3,3,Forward non-chained payload data to HCI handler.
Str1709.0=0,0,There was a collision during technology detection
Str1709.0=1,1,Store the target's information
Str1709.0=2,2,Not a valid response, try sending ALLB_REQ again
Str1709.0=3,3,Send SENSB_REQ with four time slots
Str1718.0=0,0,R-blocks don't carry INF fields.
Str1718.0=1,1,Transmitted I-block. Wait for message from other end.
Str1718.0=2,2,Still waiting for continuation from host for the chained message.
Str1718.0=3,3,Retransmit an I-block even if something else was sent previously.	
Str1719.0=0,0,Check WTXM Fail.
Str1719.0=1,1,Send S(WTX) response.
Str1719.0=2,2,Expecting only S(WTX) requests. Protocol error.	
Str1722.0=0,0,Target deselected!
Str1722.0=1,1,RF ON
Str1722.0=2,2,RF OFF
Str1722.0=3,3,Target selected!
Str1722.0=4,4,Target activated!
Str1723.0=0,0,A
Str1723.0=1,1,B
Str1723.0=2,2,F
Str1723.0=3,3,P
Str1723.0=4,4,NFC-DEP
Str1723.1=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str1723.1=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str1723.1=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str1723.1=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str1723.1=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str1723.1=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str1723.1=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str1723.1=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str1723.1=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str1723.1=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str1723.1=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str1723.1=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str1723.1=27,27,PERSONALITY_NOT_AVAILABLE
Str1724.0=0,0,NOT_INITIALIZED
Str1724.0=1,1,FIELD_ON
Str1724.0=2,2,FIELD_OFF
Str1746.0=0,0,Not in idle state
Str1746.0=1,1,Could not allocate memory
Str1746.0=2,2,Exceeding Technology values on entry
Str1746.0=3,3,Exceeding Protocol values on entry
Str1746.0=4,4,Exceeding AID values on entry
Str1746.0=5,5,Unknown routing base type on entry
Str1746.0=6,6,Duplication values on Technology
Str1746.0=7,7,Duplication values on Protocol
Str1746.0=8,8,Battery Low definition is not allowed on protocol
Str1746.0=9,9,Duplication values on AID
Str1756.0=220,220,nfc_activity.c
Str1756.0=223,223,nfc_greedy_collection.c
Str1756.0=224,224,nfc_iso18092.c
Str1756.0=225,225,nfc_iso_dep.c
Str1756.0=226,226,nfc_iso_dep_protocol.c
Str1756.0=227,227,nfc_nfca_technology.c
Str1756.0=228,228,nfc_nfcb_technology.c
Str1756.0=230,230,nfc_rf_collision_avoidance.c
Str1756.0=231,231,nfc_settings.c
Str1756.0=232,232,nfc_shdlc_protocol.c
Str1756.0=233,233,nfc_swp_protocol.c
Str1756.0=234,234,nfc_tag1_platform_activity.c
Str1756.0=235,235,nfc_technology_detection.c
Str1756.0=236,236,nfc_RF_FPGA.c
Str1756.0=237,237,nfc_iso15693_technology.c
Str1756.0=238,238,nfc_iso_dep_activation_rw.c
Str1756.0=239,239,nfc_iso_dep_activity.c
Str1756.0=240,240,nfc_nfcf_technology.c
Str1756.0=241,241,nfc_dep.c
Str1756.0=242,242,nfc_dep_activation_ce.c
Str1756.0=243,243,nfc_dep_activation_rw.c
Str1756.0=244,244,nfc_dep_activity.c
Str1756.0=245,245,nfc_dep_protocol.c
Str1756.0=246,246,nfc_personality_mgmt.c
Str1756.0=247,247,nfc_wi_technology.c
Str1756.0=248,248,nfc_iso_dep_activation_ce.c
Str1756.0=249,249,nfc_listen.c
Str1756.0=250,250,nfc_stack_manager.c
Str1756.0=251,251,nfc_swp_hw.c 
Str1756.0=252,252,nfc_buffer.c
Str1756.0=253,253,nfc_DCLB.c
Str1756.0=254,254,nfc_utils.c
Str1756.0=255,255,nfc_timer.c
Str1756.0=256,256,nfc_interrupt.c
Str1756.0=257,257,nfc_RF.c
Str1756.0=258,258,nfc_main.c
Str1756.0=259,259,nfc_hci_admin_gate.c
Str1756.0=260,260,nfc_hci_controller.c
Str1756.0=261,261,nfc_hci_gate.c
Str1756.0=262,262,nfc_hci_id_management_gate.c
Str1756.0=263,263,nfc_hci_loopback_gate.c
Str1756.0=264,264,nfc_hci_management_gate.c
Str1756.0=265,265,nfc_hci_pipes.c
Str1756.0=266,266,nfc_hci_reader_gate.c
Str1756.0=267,267,nfc_hci_se_gate.c
Str1756.0=269,269,nfc_hci_wi_gate.c
Str1756.0=270,270,nfc_hci_emulation_gate.c
Str1756.0=273,273,nfc_nci_main.c
Str1756.0=274,274,nfc_nci_recv.c
Str1756.0=275,275,nfc_nci_send.c
Str1756.0=276,276,nfc_nci_vs.c
Str1756.0=277,277,nfc_reader_sm.c
Str1756.0=282,282,nfc_rf_statistics.c
Str1756.0=283,283,nfc_RF_poll.c
Str1756.0=284,284,nfc_RF_listen.c
Str1756.0=285,285,nfc_hci_persistent.c
Str1756.0=286,286,nfc_WI.c
Str1756.0=287,287,nfc_SASE_manager.c
Str1757.0=220,220,nfc_activity.c
Str1757.0=223,223,nfc_greedy_collection.c
Str1757.0=224,224,nfc_iso18092.c
Str1757.0=225,225,nfc_iso_dep.c
Str1757.0=226,226,nfc_iso_dep_protocol.c
Str1757.0=227,227,nfc_nfca_technology.c
Str1757.0=228,228,nfc_nfcb_technology.c
Str1757.0=230,230,nfc_rf_collision_avoidance.c
Str1757.0=231,231,nfc_settings.c
Str1757.0=232,232,nfc_shdlc_protocol.c
Str1757.0=233,233,nfc_swp_protocol.c
Str1757.0=234,234,nfc_tag1_platform_activity.c
Str1757.0=235,235,nfc_technology_detection.c
Str1757.0=236,236,nfc_RF_FPGA.c
Str1757.0=237,237,nfc_iso15693_technology.c
Str1757.0=238,238,nfc_iso_dep_activation_rw.c
Str1757.0=239,239,nfc_iso_dep_activity.c
Str1757.0=240,240,nfc_nfcf_technology.c
Str1757.0=241,241,nfc_dep.c
Str1757.0=242,242,nfc_dep_activation_ce.c
Str1757.0=243,243,nfc_dep_activation_rw.c
Str1757.0=244,244,nfc_dep_activity.c
Str1757.0=245,245,nfc_dep_protocol.c
Str1757.0=246,246,nfc_personality_mgmt.c
Str1757.0=247,247,nfc_wi_technology.c
Str1757.0=248,248,nfc_iso_dep_activation_ce.c
Str1757.0=249,249,nfc_listen.c
Str1757.0=250,250,nfc_stack_manager.c
Str1757.0=251,251,nfc_swp_hw.c 
Str1757.0=252,252,nfc_buffer.c
Str1757.0=253,253,nfc_DCLB.c
Str1757.0=254,254,nfc_utils.c
Str1757.0=255,255,nfc_timer.c
Str1757.0=256,256,nfc_interrupt.c
Str1757.0=257,257,nfc_RF.c
Str1757.0=258,258,nfc_main.c
Str1757.0=259,259,nfc_hci_admin_gate.c
Str1757.0=260,260,nfc_hci_controller.c
Str1757.0=261,261,nfc_hci_gate.c
Str1757.0=262,262,nfc_hci_id_management_gate.c
Str1757.0=263,263,nfc_hci_loopback_gate.c
Str1757.0=264,264,nfc_hci_management_gate.c
Str1757.0=265,265,nfc_hci_pipes.c
Str1757.0=266,266,nfc_hci_reader_gate.c
Str1757.0=267,267,nfc_hci_se_gate.c
Str1757.0=268,268,nfc_hci_clf_control_gate.c
Str1757.0=269,269,nfc_hci_wi_gate.c
Str1757.0=270,270,nfc_hci_emulation_gate.c
Str1757.0=273,273,nfc_nci_main.c
Str1757.0=274,274,nfc_nci_recv.c
Str1757.0=275,275,nfc_nci_send.c
Str1757.0=276,276,nfc_nci_vs.c
Str1757.0=277,277,nfc_reader_sm.c
Str1757.0=282,282,nfc_rf_statistics.c
Str1757.0=283,283,nfc_RF_poll.c
Str1757.0=284,284,nfc_RF_listen.c
Str1757.0=285,285,nfc_hci_persistent.c
Str1757.0=286,286,nfc_WI.c
Str1757.0=287,287,nfc_SASE_manager.c
Str1767.0=0,0,INVALID
Str1767.0=1,1,ACTIVATION
Str1767.0=2,2,PROTOCOL
Str1767.0=3,3,DEACTIVATION
Str1775.0=0,0,shdlc_receive
Str1775.0=1,1,nfc_shdlc_timeout_t2
Str1817.0=0,0,LISTEN_PATH_NOT_SET
Str1817.0=1,1,LISTEN_PATH_CLF
Str1817.0=2,2,LISTEN_PATH_DCLB_WI
Str1818.0=259,259,RF_DISCOVER_CMD
Str1818.0=260,260,RF_DISCOVER_SELECT_CMD
Str1818.0=262,262,RF_DEACTIVATE_CMD
Str1818.0=16643,16643,RF_DISCOVER_RSP
Str1818.0=16644,16644,RF_DISCOVER_SELECT_RSP	
Str1818.0=16646,16646,RF_DEACTIVATE_RSP
Str1818.0=24585,24585,CORE_INTERFACE_ERROR_NTF
Str1818.0=24835,24835,RF_DISCOVER_NTF
Str1818.0=24837,24837,RF_ACTIVATE_NTF
Str1818.0=24838,24838,RF_DEACTIVATE_NTF
Str1818.0=24841,24841,RF_NFCEE_ACTION_NTF	
Str1818.1=0,0,NCI_RFST_MODE_NONE
Str1818.1=1,1,NCI_RFST_MODE_IDLE
Str1818.1=2,2,NCI_RFST_MODE_POLL
Str1818.1=3,3,NCI_RFST_MODE_LISTEN
Str1818.1=4,4,NCI_RFST_MODE_DISCOVERY_DH_REQUEST
Str1818.1=5,5,NCI_RFST_MODE_DISCOVERY_LINK_LOSS
Str1818.1=6,6,NCI_RFST_MODE_DISCOVERY_RLS_REQ
Str1818.1=7,7,NCI_RFST_MODE_DISCOVERY_BAD_AFI
Str1818.1=8,8,NCI_RFST_MODE_MORE_DISCOVERIES
Str1818.1=9,9,NCI_RFST_MODE_LAST_DISCOVERY
Str1818.1=11,11,NCI_RFST_MODE_SLEEP_DH_REQUEST
Str1818.1=12,12,NCI_RFST_MODE_SLEEP_AF_DH_REQUEST
Str1818.1=13,13,NCI_RFST_MODE_SLEEP_ENDPOINT_REQUEST
Str1818.1=14,14,NCI_RFST_MODE_SLEEP_AF_ENDPOINT_REQUEST
Str1818.2=0,0,NCI_RFST_IDLE
Str1818.2=1,1,NCI_RFST_DISCOVERY
Str1818.2=2,2,NCI_RFST_W4_ALL_DISCOVERIES
Str1818.2=3,3,NCI_RFST_W4_HOST_SELECT
Str1818.2=4,4,NCI_RFST_POLL_ACTIVE
Str1818.2=5,5,NCI_RFST_LISTEN_SLEEP
Str1818.2=6,6,NCI_RFST_LISTEN_ACTIVE
Str1823.0=0,0,FIELD_OFF
Str1823.0=1,1,LONG_FIELD_OFF
Str1823.0=2,2,PERSONALITY_REMAP
Str1823.0=3,3,LISTEN_ARBT_DCLB_FAILED
Str1823.1=0,0,LISTEN_PATH_NOT_SET
Str1823.1=1,1,LISTEN_PATH_CLF
Str1823.1=2,2,LISTEN_PATH_DCLB_WI
Str1823.2=0,0,LISTEN_PATH_NOT_SET
Str1823.2=1,1,LISTEN_PATH_CLF
Str1823.2=2,2,LISTEN_PATH_DCLB_WI
Str1825.0=0,0,Start discovery
Str1825.0=1,1,Discovered
Str1825.0=2,2,Not discovered
Str1825.0=3,3,Not discovered, activation aborted
Str1825.0=4,4,Activation
Str1825.0=5,5,Deactivation
Str1825.0=6,6,Create connection
Str1825.0=7,7,Disconnect connection
Str1825.0=8,8,Send data
Str1825.0=9,9,Enter
Str1826.0=0,0,Resolve info
Str1826.0=1,1,Continue resolve info
Str1834.0=1,1,RF ON
Str1834.0=2,2,Rf OFF
Str1835.0=0,0,IDLE_MODE
Str1835.0=1,1,POLL_MODE
Str1835.0=2,2,LISTEN_MODE
Str1835.0=3,3,DCLB_MODE
Str1835.1=0,0,DCLB_FIELD_OFF
Str1835.1=1,1,DCLB_FIELD_ON
Str1835.2=0,0,IDLE
Str1835.2=1,1,RF_COLLISION_AVOIDANCE
Str1835.2=2,2,TECHNOLOGY_DETECTION
Str1835.2=3,3,COLLISION_RESOLUTION
Str1835.2=4,4,DEVICE_ACTIVATION
Str1835.2=5,5,DATA_EXCHANGE
Str1835.2=6,6,DEVICE_DEACTIVATION
Str1835.2=7,7,LISTEN
Str1835.2=8,8,RESOLUTION_PROCESS
Str1835.2=9,9,DCLB_RF_COMM
Str1841.0=0,0,NFC_SM_ENTRY_EVENT
Str1841.0=1,1,NFC_SM_EXIT_EVENT
Str1841.0=2,2,NFC_SM_INIT_EVENT
Str1841.0=3,3,MAIN_SM_NCI_RESET_EVENT
Str1841.0=4,4,MAIN_SM_RF_DEACTIVATE_IDLE_EVENT
Str1841.0=5,5,MAIN_SM_RF_DEACTIVATE_DISCOVERY_EVENT
Str1841.0=6,6,MAIN_SM_RF_DEACTIVATE_SLEEP_EVENT
Str1841.0=7,7,MAIN_SM_SET_POLLING_MASK_EVENT
Str1841.0=8,8,MAIN_SM_POLL_TIMER_EXPIRE_EVENT
Str1841.0=9,9,MAIN_SM_LISTEN_ENABLE_EVENT
Str1841.0=10,10,MAIN_SM_TARGET_ACTIVATION_EVENT
Str1841.0=11,11,MAIN_SM_SELECT_TARGET_EVENT
Str1841.0=12,12,MAIN_SM_CLF_INTERRUPT_EVENT
Str1841.0=13,13,MAIN_SM_CLF_RECEIVE_EVENT
Str1841.0=14,14,MAIN_SM_NO_TECH_FOUND_EVENT
Str1841.0=15,15,MAIN_SM_SMART_SENSE_TAG_NOT_DETECTED_EVENT
Str1841.0=16,16,MAIN_SM_READER_DEACTIVATED
Str1841.0=17,17,MAIN_SM_STOP_EVENT
Str1841.0=18,18,MAIN_SM_MOVE_TO_IDLE_EVENT
Str1841.0=19,19,MAIN_SM_START_SASE_HOST_COMM_EVENT
Str1841.0=20,20,MAIN_SM_SASE_HOST_COMM_EVENT
Str1841.0=21,21,MAIN_SM_SASE_ACTIVATION_EVENT
Str1841.1=0,0,MAIN_SM_IDLE_STATE
Str1841.1=1,1,MAIN_SM_POLL_ACTIVE_STATE
Str1841.1=2,2,MAIN_SM_POLL_DATA_EXCHANGE_STATE
Str1841.1=3,3,MAIN_SM_LISTEN_NO_FIELD_STATE
Str1841.1=4,4,MAIN_SM_LISTEN_ACTIVE_STATE
Str1841.1=5,5,MAIN_SM_LISTEN_DATA_EXCHANGE_STATE
Str1842.0=0,0,NFC_SM_ENTRY_EVENT
Str1842.0=1,1,NFC_SM_EXIT_EVENT
Str1842.0=2,2,NFC_SM_INIT_EVENT
Str1842.0=3,3,READER_SM_POLL_TIMER_EXPIRE_EVENT
Str1842.0=4,4,READER_SM_CA_RF_NOT_DETECTED_EVENT
Str1842.0=5,5,READER_SM_CA_RF_DETECTED_EVENT
Str1842.0=6,6,READER_SM_START_COLLISION_RESOLUTION_EVENT
Str1842.0=7,7,READER_SM_CONTINUE_COLLISION_RESOLUTION_EVENT 
Str1842.0=8,8,READER_SM_RF_DEACTIVATE_IDLE_EVENT 
Str1842.0=9,9,READER_SM_RF_DEACTIVATE_SLEEP_EVENT 
Str1842.0=10,10,READER_SM_RF_DEACTIVATE_DISCOVERY_EVENT 
Str1842.0=11,11,READER_SM_HOST_SELECT_EVENT 
Str1842.0=12,12,READER_SM_RF_SLEEP_EVENT 
Str1842.0=13,13,READER_SM_TARGET_ACTIVATION_EVENT 
Str1842.0=14,14,READER_SM_RESET_EVENT 
Str1842.0=15,15,READER_SM_STOP_EVENT 
Str1842.0=16,16,READER_SM_SASE_HOST_COMM_EVENT
Str1842.0=17,17,READER_SM_CLF_INTERRUPT_EVENT
Str1842.0=18,18,READER_SM_CLF_RECEIVE_EVENT
Str1842.1=0,0,READER_SM_UNKNOWN_STATE
Str1842.1=1,1,READER_SM_IDLE_STATE
Str1842.1=2,2,READER_SM_RF_COLLISION_AVOIDENCE_STATE
Str1842.1=3,3,READER_SM_TECHNOLOGY_DETECTION_STATE
Str1842.1=4,4,READER_SM_COLLISION_RESOLUTION_STATE
Str1842.1=5,5,READER_SM_DEVICE_ACTIVATION_STATE
Str1848.0=0,0,READER_SM_UNKNOWN_STATE
Str1848.0=1,1,READER_SM_IDLE_STATE
Str1848.0=2,2,READER_SM_RF_COLLISION_AVOIDENCE_STATE
Str1848.0=3,3,READER_SM_TECHNOLOGY_DETECTION_STATE
Str1848.0=4,4,READER_SM_COLLISION_RESOLUTION_STATE
Str1848.0=5,5,READER_SM_DEVICE_ACTIVATION_STATE
Str1848.1=0,0,NFC_SM_ENTRY_EVENT
Str1848.1=1,1,NFC_SM_EXIT_EVENT
Str1848.1=2,2,NFC_SM_INIT_EVENT
Str1848.1=3,3,READER_SM_POLL_TIMER_EXPIRE_EVENT
Str1848.1=4,4,READER_SM_CA_RF_NOT_DETECTED_EVENT
Str1848.1=5,5,READER_SM_CA_RF_DETECTED_EVENT
Str1848.1=6,6,READER_SM_START_COLLISION_RESOLUTION_EVENT
Str1848.1=7,7,READER_SM_CONTINUE_COLLISION_RESOLUTION_EVENT 
Str1848.1=8,8,READER_SM_RF_DEACTIVATE_IDLE_EVENT 
Str1848.1=9,9,READER_SM_RF_DEACTIVATE_SLEEP_EVENT 
Str1848.1=10,10,READER_SM_RF_DEACTIVATE_DISCOVERY_EVENT 
Str1848.1=11,11,READER_SM_HOST_SELECT_EVENT 
Str1848.1=12,12,READER_SM_RF_SLEEP_EVENT 
Str1848.1=13,13,READER_SM_TARGET_ACTIVATION_EVENT 
Str1848.1=14,14,READER_SM_RESET_EVENT 
Str1848.1=15,15,READER_SM_STOP_EVENT 
Str1848.1=16,16,READER_SM_SASE_HOST_COMM_EVENT
Str1848.1=17,17,READER_SM_CLF_INTERRUPT_EVENT
Str1848.1=18,18,READER_SM_CLF_RECEIVE_EVENT
Str1850.0=0,0,First Init
Str1850.0=1,1,Second Init
Str1851.0=0,0,MAIN_SM_IDLE_STATE
Str1851.0=1,1,MAIN_SM_POLL_ACTIVATION_STATE
Str1851.0=2,2,MAIN_SM_POLL_DATA_EXCHANGE_STATE
Str1851.0=3,3,MAIN_SM_LISTEN_NO_FIELD_STATE
Str1851.0=4,4,MAIN_SM_LISTEN_ACTIVATION_STATE
Str1851.0=5,5,MAIN_SM_LISTEN_DATA_EXCHANGE_STATE
Str1851.1=0,0,NFC_ENTRY_EVENT
Str1851.1=1,1,NFC_EXIT_EVENT
Str1851.1=2,2,NFC_INIT_EVENT
Str1851.1=3,3,MAIN_SM_NCI_RESET_EVENT
Str1851.1=4,4,MAIN_SM_RF_DEACTIVATE_IDLE_EVENT
Str1851.1=5,5,MAIN_SM_RF_DEACTIVATE_DISCOVERY_EVENT
Str1851.1=6,6,MAIN_SM_RF_DEACTIVATE_SLEEP_EVENT
Str1851.1=7,7,MAIN_SM_SET_POLLING_MASK_EVENT
Str1851.1=8,8,MAIN_SM_POLL_TIMER_EXPIRE_EVENT
Str1851.1=9,9,MAIN_SM_LISTEN_ENABLE_EVENT
Str1851.1=10,10,MAIN_SM_TARGET_ACTIVATION_EVENT
Str1851.1=11,11,MAIN_SM_SELECT_TARGET_EVENT
Str1851.1=12,12,MAIN_SM_CLF_INTERRUPT_EVENT
Str1851.1=13,13,MAIN_SM_CLF_RECEIVE_EVENT
Str1851.1=14,14,MAIN_SM_NO_TECH_FOUND_EVENT
Str1851.1=15,15,MAIN_SM_SMART_SENSE_TAG_NOT_DETECTED_EVENT
Str1851.1=16,16,MAIN_SM_READER_DEACTIVATED
Str1851.1=17,17,MAIN_SM_STOP_EVENT
Str1851.1=18,18,MAIN_SM_MOVE_TO_IDLE_EVENT
Str1851.1=19,19,MAIN_SM_START_SASE_HOST_COMM_EVENT
Str1851.1=20,20,MAIN_SM_SASE_HOST_COMM_EVENT
Str1851.1=21,21,MAIN_SM_SASE_ACTIVATION_EVENT
Str1853.0=0,0,IDLE_ACTIVITY
Str1853.0=1,1,RF_COLLISION_AVOIDANCE_ACTIVITY
Str1853.0=2,2,TECHNOLOGY_DETECTION_ACTIVITY
Str1853.0=3,3,COLLISION_RESOLUTION_ACTIVITY
Str1853.0=4,4,DEVICE_ACTIVATION_ACTIVITY
Str1853.0=5,5,LISTEN_ACTIVITY
Str1853.0=6,6,RESOLUTION_PROCESS_ACTIVITY
Str1853.0=7,7,DCLB_RF_COMM_ACTIVITY
Str1854.0=0,0,NCI_RFST_IDLE
Str1854.0=1,1,NCI_RFST_DISCOVERY
Str1854.0=2,2,NCI_RFST_W4_ALL_DISCOVERIES
Str1854.0=3,3,NCI_RFST_W4_HOST_SELECT
Str1854.0=4,4,NCI_RFST_POLL_ACTIVE
Str1854.0=5,5,NCI_RFST_LISTEN_SLEEP
Str1854.0=6,6,NCI_RFST_LISTEN_ACTIVE
Str1856.0=0,0,NFC_A
Str1856.0=1,1,NFC_B
Str1856.0=2,2,NFC_F
Str1856.0=3,3,NFC_P
Str1856.0=4,4,NFC_DEP_CARD_EMULATION
Str1856.0=5,5,NFC_NBR_OF_TECHNOLOGIES
Str1856.0=6,6,TECHNOLOGY_UNKNOWN
Str1870.0=0,0,SWP_DEACTIVATION_NO_DEACTIVATION
Str1870.0=1,1,SWP_DEACTIVATION_NO_ACTIVITY_INDICATION
Str1870.0=2,2,SWP_DEACTIVATION_INACTIVITY_TIMEOUT
Str1870.0=3,3,SWP_DEACTIVATION_DEEP_SUSPEND
Str1873.0=0,0,nfc_nfcf_reader_coll_res_enter: no collision
Str1873.0=1,1,nfc_nfcf_reader_coll_res_enter: collision
Str1873.0=2,2,nfc_nfcf_reader_coll_res_receive
Str1873.0=3,3,nfc_nfcf_reader_coll_res_interrupt: Rx Timeout
Str1873.0=4,4,nfc_nfcf_reader_coll_res_interrupt: Rx Collision
Str1878.0=0,0,ISO18092_SEL_RES_TYPE_2_TAG 
Str1878.0=1,1,ISO18092_SEL_RES_TYPE_4A_TAG
Str1878.0=2,2,ISO18092_SEL_RES_NFC_DEP_PROTOCOL
Str1878.0=3,3,ISO18092_SEL_RES_NFC_DEP_AND_4A 
Str1878.0=4,4,ISO18092_NFCID1_INCOMPLETE
Str1878.1=0,0,NFCA_CR_RECEIVING_CL1_SDD_RESPONSE 
Str1878.1=1,1,NFCA_CR_RECEIVING_CL2_SDD_RESPONSE
Str1878.1=2,2,NFCA_CR_RECEIVING_CL3_SDD_RESPONSE
Str1878.1=3,3,NFCA_CR_RECEIVING_CL1_SEL_RESPONSE 
Str1878.1=4,4,NFCA_CR_RECEIVING_CL2_SEL_RESPONSE
Str1878.1=5,5,NFCA_CR_RECEIVING_CL3_SEL_RESPONSE
Str1878.1=6,6,NFCA_CR_RECEIVING_CL1_SDD_WITH_NVB_RESPONSE
Str1878.1=7,7,NFCA_CR_RECEIVING_CL2_SDD_WITH_NVB_RESPONSE
Str1878.1=8,8,NFCA_CR_RECEIVING_CL3_SDD_WITH_NVB_RESPONSE 
Str1878.1=9,9,NFCA_CR_RECEIVING_REQA_RESPONSE
Str1878.1=10,10,NFCA_CR_RECEIVING_RID_RESPONSE
Str1879.0=0,0,READER_SM_CLEAR_ALL 
Str1879.0=1,1,READER_SM_DEACTIVATE_IDLE_CLEAR_LEVEL
Str1879.0=2,2,READER_SM_DEACTIVATE_DISCOVERY_CLEAR_LEVEL
Str1879.0=3,3,READER_SM_DEACTIVATE_SLEEP_CLEAR_LEVEL 
Str1880.0=0,0,MAIN_SM_IDLE_STATE
Str1880.0=1,1,MAIN_SM_POLL_ACTIVE_STATE
Str1880.0=2,2,MAIN_SM_POLL_DATA_EXCHANGE_STATE
Str1880.0=3,3,MAIN_SM_LISTEN_NO_FIELD_STATE
Str1880.0=4,4,MAIN_SM_LISTEN_ACTIVE_STATE
Str1880.0=5,5,MAIN_SM_LISTEN_DATA_EXCHANGE_STATE
Str1883.0=0,0,SEND SENS REQ
Str1883.0=1,1,SEND ALL REQ 
Str1883.1=0,0,TYPE_1_TAG_PLATFORM
Str1883.1=1,1,TYPE_2_TAG_PLATFORM
Str1883.1=2,2,TYPE_3_TAG_PLATFORM
Str1883.1=3,3,TYPE_4A_TAG_PLATFORM
Str1883.1=4,4,TYPE_4B_TAG_PLATFORM
Str1883.1=5,5,TYPE_15693_TAG_PLATFORM
Str1883.1=6,6,TYPE_2_OR_4A_OR_NFC_DEP_TAG_PLATFORM
Str1883.1=7,7,NFC_DEP_PROTOCOL
Str1883.1=8,8,TECHNOLOGY_SUBSET_UNKNOWN
Str1884.0=0,0,Success
Str1884.0=1,1,Invalid
Str1885.0=259,259,RF_DISCOVER_CMD
Str1885.0=260,260,RF_DISCOVER_SELECT_CMD
Str1885.0=262,262,RF_DEACTIVATE_CMD
Str1885.0=16643,16643,RF_DISCOVER_RSP
Str1885.0=16644,16644,RF_DISCOVER_SELECT_RSP	
Str1885.0=16646,16646,RF_DEACTIVATE_RSP
Str1885.0=24585,24585,CORE_INTERFACE_ERROR_NTF
Str1885.0=24835,24835,RF_DISCOVER_NTF
Str1885.0=24837,24837,RF_ACTIVATE_NTF
Str1885.0=24838,24838,RF_DEACTIVATE_NTF
Str1885.0=24841,24841,RF_NFCEE_ACTION_NTF	
Str1885.1=0,0,NCI_RFST_MODE_NONE
Str1885.1=1,1,NCI_RFST_MODE_IDLE
Str1885.1=2,2,NCI_RFST_MODE_POLL
Str1885.1=3,3,NCI_RFST_MODE_LISTEN
Str1885.1=4,4,NCI_RFST_MODE_DISCOVERY_DH_REQUEST
Str1885.1=5,5,NCI_RFST_MODE_DISCOVERY_LINK_LOSS
Str1885.1=6,6,NCI_RFST_MODE_DISCOVERY_RLS_REQ
Str1885.1=7,7,NCI_RFST_MODE_DISCOVERY_BAD_AFI
Str1885.1=8,8,NCI_RFST_MODE_MORE_DISCOVERIES
Str1885.1=9,9,NCI_RFST_MODE_LAST_DISCOVERY
Str1885.1=11,11,NCI_RFST_MODE_SLEEP_DH_REQUEST
Str1885.1=12,12,NCI_RFST_MODE_SLEEP_AF_DH_REQUEST
Str1885.1=13,13,NCI_RFST_MODE_SLEEP_ENDPOINT_REQUEST
Str1885.1=14,14,NCI_RFST_MODE_SLEEP_AF_ENDPOINT_REQUEST
Str1885.2=0,0,NCI_RFST_IDLE
Str1885.2=1,1,NCI_RFST_DISCOVERY
Str1885.2=2,2,NCI_RFST_W4_ALL_DISCOVERIES
Str1885.2=3,3,NCI_RFST_W4_HOST_SELECT
Str1885.2=4,4,NCI_RFST_POLL_ACTIVE
Str1885.2=5,5,NCI_RFST_LISTEN_SLEEP
Str1885.2=6,6,NCI_RFST_LISTEN_ACTIVE
Str1887.0=0,0,HALT_TIMER_STATE_IDLE 
Str1887.0=1,1,HALT_TIMER_STATE_ACTIVE
Str1887.0=2,2,HALT_TIMER_STATE_INACTIVE
Str1891.0=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str1891.0=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str1891.0=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str1891.0=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str1891.0=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str1891.0=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str1891.0=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str1891.0=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str1891.0=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str1891.0=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str1891.0=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str1891.0=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str1891.0=27,27,PERSONALITY_NOT_AVAILABLE
Str1892.0=0,0,NFC_HCI_HOST_CONTROLLER
Str1892.0=1,1,NFC_HCI_TERMINAL_HOST
Str1892.0=2,2,NFC_HCI_UICC_HOST
Str1892.0=3,3,NFC_HCI_DCLB_WI_HOST
Str1892.0=255,255,NFC_HCI_INVALID_HOST
Str1892.1=0,0,NOT_LISTENING
Str1892.1=1,1,LISTENING
Str1893.0=0,0,DISCOVERY
Str1893.0=1,1,DEACTIVATE
Str1893.0=2,2,BLOCK_UNBLOCK
Str1893.0=3,3,SET_PARAMETER
Str1893.0=4,4,PERSONALITY_FREE
Str1893.1=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str1893.1=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str1893.1=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str1893.1=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str1893.1=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str1893.1=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str1893.1=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str1893.1=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str1893.1=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str1893.1=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str1893.1=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str1893.1=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str1893.1=27,27,PERSONALITY_NOT_AVAILABLE
Str1894.0=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str1894.0=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str1894.0=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str1894.0=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str1894.0=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str1894.0=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str1894.0=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str1894.0=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str1894.0=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str1894.0=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str1894.0=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str1894.0=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str1894.0=27,27,PERSONALITY_NOT_AVAILABLE
Str1896.0=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str1896.0=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str1896.0=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str1896.0=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str1896.0=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str1896.0=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str1896.0=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str1896.0=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str1896.0=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str1896.0=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str1896.0=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str1896.0=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str1896.0=27,27,PERSONALITY_NOT_AVAILABLE
Str1898.0=0,0,Start discovery
Str1898.0=1,1,Discovered
Str1898.0=2,2,Not discovered
Str1898.0=3,3,Not discovered, activation aborted
Str1898.0=4,4,Activation
Str1898.0=5,5,Deactivation
Str1898.0=6,6,Create connection
Str1898.0=7,7,Disconnect connection
Str1898.0=8,8,Send data
Str1898.0=9,9,Enter
Str1899.0=1,1,Enough devices found or no more slots to use 
Str1899.0=2,2,All slots checked for this round, no more collisions
Str1899.0=3,3,When at least one device has already been....
Str1899.0=4,4,There is still something to do
Str1992.0=0,0,ready_for_next_packet
Str1992.0=1,1,waiting_for_data
Str1992.0=2,2,waiting_for_sco_header
Str1992.0=3,3,waiting_for_sco_data
Str1992.0=4,4,waiting_for_buffer
Str1992.0=5,5,buffer_ready
Str1992.0=6,6,error_waiting_for_data
Str1992.0=7,7,error_waiting_for_sco_hdr
Str1992.0=8,8,error_waiting_for_sco_payload
Str1992.0=9,9,error_ready_for_next_packet
Str1992.0=10,10,error_waiting_for_buffer
Str1992.0=11,11,error_buffer_ready
Str2021.0=0,0,ready_for_next_packet
Str2021.0=1,1,waiting_for_data
Str2021.0=2,2,waiting_for_sco_header
Str2021.0=3,3,waiting_for_sco_data
Str2021.0=4,4,waiting_for_buffer
Str2021.0=5,5,buffer_ready
Str2021.0=6,6,error_waiting_for_data
Str2021.0=7,7,error_waiting_for_sco_hdr
Str2021.0=8,8,error_waiting_for_sco_payload
Str2021.0=9,9,error_ready_for_next_packet
Str2021.0=10,10,error_waiting_for_buffer
Str2021.0=11,11,error_buffer_ready
Str2028.0=0,0,ready_for_next_packet
Str2028.0=1,1,waiting_for_data
Str2028.0=2,2,waiting_for_sco_header
Str2028.0=3,3,waiting_for_sco_data
Str2028.0=4,4,waiting_for_buffer
Str2028.0=5,5,buffer_ready
Str2028.0=6,6,error_waiting_for_data
Str2028.0=7,7,error_waiting_for_sco_hdr
Str2028.0=8,8,error_waiting_for_sco_payload
Str2028.0=9,9,error_ready_for_next_packet
Str2028.0=10,10,error_waiting_for_buffer
Str2028.0=11,11,error_buffer_ready
Str2037.0=0,0,ready_for_next_packet
Str2037.0=1,1,waiting_for_data
Str2037.0=2,2,waiting_for_sco_header
Str2037.0=3,3,waiting_for_sco_data
Str2037.0=4,4,waiting_for_buffer
Str2037.0=5,5,buffer_ready
Str2037.0=6,6,error_waiting_for_data
Str2037.0=7,7,error_waiting_for_sco_hdr
Str2037.0=8,8,error_waiting_for_sco_payload
Str2037.0=9,9,error_ready_for_next_packet
Str2037.0=10,10,error_waiting_for_buffer
Str2037.0=11,11,error_buffer_ready
Str2423.3=0,0,CONN_SETUP
Str2423.3=1,1,CONNECTED
Str2423.3=2,2,LSTO
Str2423.3=3,3,UPDATE_PARAMS
Str2518.0=0,0,WB_ADV_IND
Str2518.0=1,1,WB_ADV_DIRECT_IND		
Str2518.0=2,2,WB_NON_CONN_ADV_IND	
Str2518.0=3,3,WB_SCAN_REQ
Str2518.0=4,4,WB_SCAN_RSP
Str2518.0=5,5,WB_CONNECT_REQ
Str2532.0=0,0,WAIT_DMA_CTRL_PCKT_HDR_RX_CMPLT_1			
Str2532.0=1,1,WAIT_DMA_CTRL_PCKT__PAYLOAD_RX_CMPLT_2		
Str2532.0=2,2,WAIT_T_IFS_EXPIR_TO_START_CTRL_PCKT_TX_3	
Str2532.0=3,3,WAIT_TX_STOP_EXPIR_CTRL_PCKT_TX_CMPLT_4
Str2532.0=4,4,WAIT_T_IFS_EXPIR_TO_START_CTRL_PCKT_HDR_RX_5
Str2532.1=0,0,PHY_if_timer_1
Str2532.1=1,1,DMA
Str2545.0=0,0,WAIT_DMA_LL_PCKT_HDR_RX_CMPLT_1,			
Str2545.0=1,1,WAIT_DMA_LL_PCKT_PAYLOAD_RX_CMPLT_2,			
Str2545.0=2,2,WAIT_T_IFS_EXPIR_TO_START_LL_PACKET_TX_3,		
Str2545.0=3,3,WAIT_TX_STOP_EXPIR_LL_PCKT_TX_CMPLT_4,	
Str2545.0=4,4,WAIT_T_IFS_EXPIR_TO_START_LL_PCKT_HDR_RX_5
Str2549.0=0,0,Start 
Str2549.0=1,1,Stop
Str2549.0=2,2,Abort
Str2549.0=3,3,Timeout
Str2549.1=0,0,TX_TEST 
Str2549.1=1,1,RX_TEST
Str2550.0=0,0,WAIT_DMA_LL_PCKT_HEADER_RX_CMPLT_1,			
Str2550.0=1,1,WAIT_DMA_LL_PCKT_PAYLOAD_RX_CMPLT_2,			
Str2550.0=2,2,WAIT_T_IFS_EXPIR_TO_START_LL_PCKT_TX_3,		
Str2550.0=3,3,WAIT_TX_STOP_EXPIR_LL_PCKT_TX_CMPLT_4,	
Str2550.0=4,4,WAIT_T_IFS_EXPIR_TO_START_LL_PCKT_HDR_RX_5
Str2554.1=1,1,LMI_START_SCAN
Str2554.1=2,2,LM_START_NEXT_HOST_COMMAND
Str2565.0=1,1,LE_CONNECT
Str2565.0=2,2,LE_SCAN
Str2569.0=0,0,WAIT_T_IFS_EXPIR_TO_START_LL_PCKT_HDR_RX_5		
Str2569.1=0,0,PHY_if_timer_1
Str2569.1=1,1,DMA
Str2582.0=0,0,ABORT RX ACTIVITY					
Str2582.0=1,1,SEND NACK				
Str2605.0=0,0,WAIT_ADVERTISEMENT_IND (During Scan)
Str2605.0=1,1,WAIT_ADVERTISEMENT_IND (During Connect Scan)
Str2607.0=0,0,PHY_if_timer_0
Str2607.0=1,1,PHY_if_timer_5
Str2607.0=2,2,DMA
Str2607.0=3,3,AES
Str2607.1=0,0,ABOUT_TO_SEND_FIRST_ADVERTISE_IND_IN_EVENT 
Str2607.1=1,1,ABOUT_TO_SEND_CONSECTIVE_ADVERTISE_IND,
Str2607.1=2,2,ADVERTISE_IND_SENT, 
Str2607.1=3,3,ABOUT_TO_SEND_SCAN_RSP, 
Str2607.1=4,4,SCAN_RSP_SENT, 	
Str2607.1=5,5,ABOUT_TO_RECEIVE_CONTROL_PACKET, 
Str2607.1=6,6,CONTROL_PACKET_RECEPTION_STARTED, 
Str2607.1=7,7,RECEIVING_SCAN_REQ,
Str2607.1=8,8,RECEIVING_CONNECT_REQ
Str2612.0=0,0,Advertise
Str2612.0=1,1,Scan
Str2612.0=2,2,Connect
Str2612.0=3,3,Connection
Str2613.0=0,0,Advertise
Str2613.0=1,1,Scan
Str2613.0=2,2,Connect
Str2613.0=3,3,Connection
Str2613.1=0,0,Advertise
Str2613.1=1,1,Scan
Str2613.1=2,2,Connect
Str2613.1=3,3,Connection
Str2614.0=0,0,Advertise
Str2614.0=1,1,Scan
Str2614.0=2,2,Connect
Str2614.0=3,3,Connection
Str2615.0=0,0,Advertise
Str2615.0=1,1,Scan
Str2615.0=2,2,Connect
Str2615.0=3,3,Connection
Str2615.1=0,0,Advertise
Str2615.1=1,1,Scan
Str2615.1=2,2,Connect
Str2615.1=3,3,Connection
Str2616.0=0,0,Advertise
Str2616.0=1,1,Scan
Str2616.0=2,2,Connect
Str2616.0=3,3,Connection
Str2616.1=0,0,Advertise
Str2616.1=1,1,Scan
Str2616.1=2,2,Connect
Str2616.1=3,3,Connection
Str2618.0=0,0,Advertise
Str2618.0=1,1,Scan
Str2618.0=2,2,Connect
Str2618.0=3,3,Connection
Str2619.0=0,0,PHY_if_timer_0
Str2619.0=1,1,PHY_if_timer_5
Str2619.0=2,2,DMA
Str2619.0=3,3,AES
Str2620.0=1,1,PHY-IF Timer 1
Str2620.0=2,2,PHY-IF Timer 2
Str2643.0=0,0,ABOUT_TO_SEND_FIRST_ADVERTISE_IND_IN_EVENT 
Str2643.0=1,1,ABOUT_TO_SEND_CONSECTIVE_ADVERTISE_IND,
Str2643.0=2,2,ADVERTISE_IND_SENT, 
Str2643.0=3,3,ABOUT_TO_SEND_SCAN_RSP, 
Str2643.0=4,4,SCAN_RSP_SENT, 	
Str2643.0=5,5,ABOUT_TO_RECEIVE_CONTROL_PACKET, 
Str2643.0=6,6,CONTROL_PACKET_RECEPTION_STARTED, 
Str2643.0=7,7,RECEIVING_SCAN_REQ,
Str2643.0=8,8,RECEIVING_CONNECT_REQ 
Str2643.1=0,0,PHY_if_timer_1
Str2643.1=1,1,DMA
Str2655.0=0,0,WAIT_ADVERTISEMENT_IND
Str2655.0=1,1,WAIT_SCAN_RSP
Str2665.0=0,0,WB_LL_CONNECTION_UPDATE_REQ
Str2665.0=1,1,WB_LL_CHANNEL_MAP_REQ
Str2665.0=2,2,WB_LL_TERMINATE_IND
Str2665.0=3,3,WB_LL_ENC_REQ
Str2665.0=4,4,WB_LL_ENC_RSP
Str2665.0=5,5,WB_LL_START_ENC_REQ
Str2665.0=6,6,WB_LL_START_ENC_RSP
Str2665.0=7,7,WB_LL_UNKNOWN_RSP
Str2665.0=8,8,WB_LL_FEATURES_REQ
Str2665.0=9,9,WB_LL_FEATURES_RSP
Str2665.0=10,10,WB_LL_PAUSE_ENC_REQ
Str2665.0=11,11,WB_LL_PAUSE_ENC_RES
Str2665.0=12,12,WB_LL_VERSION_IND
Str2665.0=13,13,WB_LL_REJECT_IND
Str2665.1=0,0,Clear
Str2665.1=1,1,Encrypted
Str2666.0=0,0,WB_LL_CONNECTION_UPDATE_REQ
Str2666.0=1,1,WB_LL_CHANNEL_MAP_REQ
Str2666.0=2,2,WB_LL_TERMINATE_IND
Str2666.0=3,3,WB_LL_ENC_REQ
Str2666.0=4,4,WB_LL_ENC_RSP
Str2666.0=5,5,WB_LL_START_ENC_REQ
Str2666.0=6,6,WB_LL_START_ENC_RSP
Str2666.0=7,7,WB_LL_UNKNOWN_RSP
Str2666.0=8,8,WB_LL_FEATURES_REQ
Str2666.0=9,9,WB_LL_FEATURES_RSP
Str2666.0=10,10,WB_LL_PAUSE_ENC_REQ
Str2666.0=11,11,WB_LL_PAUSE_ENC_RES
Str2666.1=0,0,Clear
Str2666.1=1,1,Encrypted
Str2682.0=1,1,trun_around_tx
Str2682.0=2,2,verify_and_align
Str2682.0=3,3,adv_sm
Str2682.0=4,4,conn_go_to_tx
Str2682.0=5,5,conn_rx_prepare
Str2682.0=6,6,scan_tx_prepare
Str2682.1=1,1,start_reception
Str2682.1=2,2,transmit_packet
Str2682.1=3,3,conn_start
Str2682.1=4,4,conn_rx_prepare
Str2683.0=0,0,Idle
Str2683.0=1,1,Pending
Str2683.0=2,2,Activated
Str2683.0=3,3,running
Str2683.0=4,4,aborted
Str2691.0=0,0,Idle
Str2691.0=1,1,Pending
Str2691.0=2,2,Activated
Str2691.0=3,3,running
Str2691.0=4,4,aborted
Str2692.0=0,0,Idle
Str2692.0=1,1,Pending
Str2692.0=2,2,Activated
Str2692.0=3,3,running
Str2692.0=4,4,aborted
Str2693.0=0,0,Idle
Str2693.0=1,1,Pending
Str2693.0=2,2,Activated
Str2693.0=3,3,running
Str2693.0=4,4,aborted
Str2715.0=0,0,Idle
Str2715.0=1,1,Pending
Str2715.0=2,2,Running
Str2715.0=3,3,Aborted
Str2715.0=4,4,Finished
Str2715.0=5,5,Processing
Str2726.0=0,0,Advertise
Str2726.0=1,1,Scan
Str2726.0=2,2,Connect
Str2726.0=3,3,Connection
Str2726.1=0,0,Advertise
Str2726.1=1,1,Scan
Str2726.1=2,2,Connect
Str2726.1=3,3,Connection
Str2737.0=0,0,WB_LL_CONNECTION_UPDATE_REQ	
Str2737.0=1,1,WB_LL_CHANNEL_MAP_REQ		
Str2737.0=2,2,WB_LL_TERMINATE_IND			
Str2737.0=3,3,WB_LL_ENC_REQ 				
Str2737.0=4,4,WB_LL_ENC_RSP				
Str2737.0=5,5,WB_LL_START_ENC_REQ			
Str2737.0=6,6,WB_LL_START_ENC_RSP			
Str2737.0=7,7,WB_LL_UNKNOWN_RSP			
Str2737.0=8,8,WB_LL_FEATURES_REQ			
Str2737.0=9,9,WB_LL_FEATURES_RES			
Str2737.0=10,10,WB_LL_PAUSE_ENC_REQ			
Str2737.0=11,11,WB_LL_PAUSE_ENC_RES
Str2737.0=12,12,WB_LL_VERSION_IND
Str2737.0=13,13,WB_LL_REJECT_IND	
Str2738.0=8217,8217,LE_START_ENCRYPTION
Str2738.0=19459,19459,TERMINATE CONNECTION
Str2738.0=19460,19460,UPDATE CONNECTION PARAMETERS
Str2738.0=19461,19461,UPDATE CONNECTION CHANNEL MAP
Str2738.0=19463,19463,REMOTE VERSION SUPPORT
Str2738.0=20484,20484,ENCRYPTION START/PAUSE
Str2739.0=0,0,WB_CONNECTION_TRANS_IDLE		
Str2739.0=1,1,WB_CONNECTION_TRANS_UPDATE		
Str2739.0=2,2,WB_CONNECTION_TRANS_TERMINATE	
Str2739.0=3,3,WB_CONNECTION_TRANS_CHN_MAP		
Str2739.0=4,4,WB_CONNECTION_TRANS_ENCRYPTION
Str2739.0=5,5,WB_CONNECTION_TRANS_FEATURES	
Str2739.0=6,6,WB_CONNECTION_TRANS_PAUSE_ENCRYPTION
Str2739.0=7,7,WB_CONNECTION_TRANS_VERSION
Str2740.0=0,0,WB_CONNECTION_TRANS_IDLE		
Str2740.0=1,1,WB_CONNECTION_TRANS_UPDATE		
Str2740.0=2,2,WB_CONNECTION_TRANS_TERMINATE	
Str2740.0=3,3,WB_CONNECTION_TRANS_CHN_MAP		
Str2740.0=4,4,WB_CONNECTION_TRANS_ENCRYPTION
Str2740.0=5,5,WB_CONNECTION_TRANS_FEATURES	
Str2740.0=6,6,WB_CONNECTION_TRANS_PAUSE_ENCRYPTION
Str2740.0=7,7,WB_CONNECTION_TRANS_VERSION
Str2741.0=0,0,WB_ENCRYPTION_STATE_NONE		
Str2741.0=1,1,WB_ENCRYPTION_STATE_ENCRYPTED	
Str2741.0=2,2,WB_ENCRYPTION_STATE_PAUSED		
Str2743.0=0,0,WB_LL_CONNECTION_UPDATE_REQ
Str2743.0=1,1,WB_LL_CHANNEL_MAP_REQ
Str2743.0=2,2,WB_LL_TERMINATE_IND
Str2743.0=3,3,WB_LL_ENC_REQ
Str2743.0=4,4,WB_LL_ENC_RSP
Str2743.0=5,5,WB_LL_START_ENC_REQ
Str2743.0=6,6,WB_LL_START_ENC_RSP
Str2743.0=7,7,WB_LL_UNKNOWN_RSP
Str2743.0=8,8,WB_LL_FEATURES_REQ
Str2743.0=9,9,WB_LL_FEATURES_RES			
Str2743.0=10,10,WB_LL_PAUSE_ENC_REQ
Str2743.0=11,11,WB_LL_PAUSE_ENC_RES
Str2743.0=12,12,WB_LL_VERSION_IND
Str2743.0=13,13,WB_LL_REJECT_IND
Str2743.1=0,0,WB_CONNECTION_TRANS_IDLE
Str2743.1=1,1,WB_CONNECTION_TRANS_UPDATE
Str2743.1=2,2,WB_CONNECTION_TRANS_TERMINATE
Str2743.1=3,3,WB_CONNECTION_TRANS_CHN_MAP
Str2743.1=4,4,WB_CONNECTION_TRANS_ENCRYPTION
Str2743.1=5,5,WB_CONNECTION_TRANS_FEATURES
Str2743.1=6,6,WB_CONNECTION_TRANS_PAUSE_ENCRYPTION
Str2743.1=7,7,WB_CONNECTION_TRANS_VERSION
Str2752.0=0,0,WB_CONNECTION_TRANS_IDLE
Str2752.0=1,1,WB_CONNECTION_TRANS_UPDATE
Str2752.0=2,2,WB_CONNECTION_TRANS_TERMINATE
Str2752.0=3,3,WB_CONNECTION_TRANS_CHN_MAP
Str2752.0=4,4,WB_CONNECTION_TRANS_ENCRYPTION
Str2752.0=5,5,WB_CONNECTION_TRANS_FEATURES
Str2752.0=6,6,WB_CONNECTION_TRANS_PAUSE_ENCRYPTION
Str2752.0=7,7,WB_CONNECTION_TRANS_VERSION
Str2752.1=0,0,WB_CONNECTION_TRANS_IDLE
Str2753.0=0,0,WB_CONNECTION_TRANS_IDLE
Str2753.0=1,1,WB_CONNECTION_TRANS_UPDATE
Str2753.0=2,2,WB_CONNECTION_TRANS_TERMINATE
Str2753.0=3,3,WB_CONNECTION_TRANS_CHN_MAP
Str2753.0=4,4,WB_CONNECTION_TRANS_ENCRYPTION
Str2753.0=5,5,WB_CONNECTION_TRANS_FEATURES
Str2753.0=6,6,WB_CONNECTION_TRANS_PAUSE_ENCRYPTION
Str2753.0=7,7,WB_CONNECTION_TRANS_VERSION
Str2753.1=34,34,HCI_ERR_LMP_RESPONSE_TIMEOUT
Str2763.0=0,0,AES_CTR_MODE
Str2763.0=1,1,AES_CCM_MODE
Str2769.0=0,0,IDLE			
Str2769.0=1,1,UPDATE		
Str2769.0=2,2,TERMINATE	
Str2769.0=3,3,CHN_MAP	
Str2769.0=4,4,ENCRYPTION	
Str2769.0=5,5,FEATURES	
Str2780.0=0,0,WB_ADV_IND
Str2780.0=1,1,WB_ADV_DIRECT_IND
Str2780.0=2,2,WB_NON_CONN_ADV_IND 						
Str2780.0=3,3,WB_SCAN_REQ 								
Str2780.0=4,4,WB_SCAN_RSP 								
Str2780.0=5,5,WB_CONNECT_REQ 							
Str2780.0=6,6,WB_ADV_DISCOVER_IND							
Str2780.0=16,16,WB_CONNECTION_UPDATE
Str2780.0=17,17,WB_CHANNEL_MAP_UPDATE
Str2780.0=18,18,WB_TERMINATE_IND				
Str2780.0=19,19,WB_ENC_REQ 						
Str2780.0=20,20,WB_ENC_RSP						
Str2780.0=21,21,WB_START_ENC_REQ				
Str2780.0=22,22,WB_START_ENC_RSP				
Str2780.0=23,23,WB_UNKNOWN_RSP					
Str2780.0=24,24,WB_FEATURES_REQ					
Str2780.0=25,25,WB_FEATURES_RES			
Str2780.0=26,26,WB_PAUSE_ENC_REQ				
Str2780.0=27,27,WB_PAUSE_ENC_RSP
Str2780.0=28,28,WB_VERSION_IND
Str2780.0=33,33,WB_ON_SEND_CONTROL_PACKET		
Str2780.0=34,34,WB_ON_ENCRYPT					
Str2780.0=39,39,WB_ON_CONNECT_REQ_SENT			
Str2780.0=40,40,WB_ON_CONNECTION_ESTABLISHED	
Str2780.0=41,41,WB_ON_BAD_MIC_TERMINATION		
Str2780.0=50,50,WB_ON_RAND						
Str3100.0=0,0,AVPR UNKNOWN MESSAGE							
Str3100.0=1,1,WBS_START_COMMAND							
Str3100.0=2,2,WBS_STOP_COMMAND							
Str3100.0=3,3,WBS_START_INTERLACED						
Str3100.0=4,4,WBS_STOP_INTERLACED							
Str3100.0=5,5,WBS_DEBUG_START_INTERLACED_RX_TX_LOOP_BACK
Str3100.0=6,6,A3DP_OPEN_STREAM_COMMAND				
Str3100.0=7,7,A3DP_CLOSE_STREAM_COMMAND				
Str3100.0=8,8,A3DP_CODEC_CONFIGURATION_COMMAND		
Str3100.0=9,9,A3DP_START_STREAM_COMMAND				
Str3100.0=10,10,A3DP_STOP_STREAM_COMMAND				
Str3100.0=11,11,A3DP_MULTIPLE_SNK_CONFIGURATION_COMMAND
Str3100.0=12,12,AVPR_DEBUG_COMMAND
Str3100.0=13,13,FM_NARROW_FILTER_START_COMMAND
Str3100.0=14,14,FM_NARROW_FILTER_STOP_COMMAND
Str3100.0=15,15,A3DP_DYNAMIC_BIT_POOL_HALT				
Str3100.0=16,16,A3DP_DYNAMIC_BIT_POOL_CONFIG			
Str3100.0=17,17,A3DP_SNK_OPEN_STREAM_COMMAND		
Str3100.0=18,18,A3DP_SNK_CLOSE_STREAM_COMMAND		
Str3100.0=19,19,A3DP_SNK_CODEC_CONFIGURATION_COMMAND
Str3100.0=20,20,A3DP_SNK_START_STREAM_COMMAND		
Str3100.0=21,21,A3DP_SNK_STOP_STREAM_COMMAND
Str3100.0=22,22,FM_NARROW_FILTER_START_COMMAND	
Str3100.0=23,23,FM_NARROW_FILTER_STOP_COMMAND	
Str3100.0=24,24,START_RATE_CONVERTOR_CONNECTION_COMMAND	
Str3100.0=25,25,STOP_RATE_CONVERTOR_CONNECTION_COMMAND	
Str3100.0=26,26,RATE_CONVERTOR_NO_PARAM_IN_COMMAND		
Str3100.0=27,27,AVPR_ALIVE_MSG_COMMAND	
Str3100.0=28,28,CVSD_START_COMMAND	
Str3100.0=29,29,CVSD_STOP_COMMAND	
Str3302.0=0,0,16 Khz
Str3302.0=1,1,32 Khz
Str3302.0=2,2,44.1 Khz
Str3302.0=3,3,48 Khz
Str3303.0=0,0,Mono
Str3303.0=1,1,Dual channel   
Str3303.1=0,0,Loudness
Str3303.1=1,1,SNR  
Str3607.0=22,22,INIT_CONNECTION					
Str3607.0=23,23,INIT_SCAN						
Str3607.0=24,24,VS_WHITENING_ENABLE									
Str3607.0=25,25,VS_ADD_TO_T_IFS										
Str3607.0=26,26,VS_MODIFY_CONNECTION_RX_WINDOW
Str3607.0=27,27,CANCEL_START_ACTIVITY			
Str3607.0=28,28,VS_IGNORE_MIC					
Str3607.0=29,29,START_TRANSMIT_TESTMODE_CMD		
Str3607.0=30,30,START_RECEIVE_TESTMODE_CMD		
Str3607.0=31,31,STOP_WB_TESTMODE_CMD			
Str3607.0=32,32,WB_SET_SCAN_PARAMS_CMD			
Str3607.0=33,33,WB_SET_CONNECT_SCAN_PARAMS_CMD
Str3633.0=0,0,lm2um_SET_PRIVATE_ADDRESS
Str3633.0=4,4,lm2um_START_ADV				
Str3633.0=5,5,lm2um_STOP_ADV					
Str3633.0=6,6,lm2um_SET_ADV_PARAMETERS		
Str3633.0=9,9,lm2um_SET_SCAN_RSP_PARAMETERS
Str3633.0=10,10,lm2um_WRITE_ADV_DATA			
Str3633.0=11,11,lm2um_START_SCAN			
Str3633.0=12,12,lm2um_STOP_SCAN			
Str3633.0=13,13,lm2um_SET_SCAN_PARAMETERS
Str3633.0=14,14,lm2um_START_CONNECT		
Str3633.0=15,15,lm2um_STOP_CONNECT			
Str3633.0=16,16,lm2um_SET_CONNECT_PARAMETERS
Str3633.0=17,17,lm2um_START_LOCAL_TRANS
Str3633.0=18,18,lm2um_START_PEER_TRANS	
Str3634.0=0,0,um2lm_event_ADV_COMPLETE				
Str3634.0=1,1,um2lm_event_SCAN_COMPLETE				
Str3634.0=2,2,um2lm_event_CON_REQUESTED				
Str3634.0=3,3,um2lm_event_CON_ESTABLISHED			
Str3634.0=4,4,um2lm_event_CON_TERMINATED				
Str3634.0=5,5,um2lm_event_ENC_REQUESTED				
Str3634.0=6,6,um2lm_event_ENC_COMPLETED				
Str3634.0=7,7,um2lm_event_CONNECT_STOP				
Str3634.0=8,8,um2lm_event_CONNECTION_PARAMETERS_UPDATE
Str3634.0=9,9,um2lm_event_ENC_PAUSED					
Str3634.0=10,10,um2lm_event_ENC_TERMINATE				
Str3634.0=11,11,um2lm_event_REMOTE_VERSION_INFORMATION  
Str3634.0=12,12,um2lm_event_REMOTE_FEATURE_REQUEST		
Str3638.0=0,0,WB_ADV_IND
Str3638.0=1,1,WB_ADV_DIRECT_IND
Str3638.0=2,2,WB_NON_CONN_ADV_IND 						
Str3638.0=3,3,WB_SCAN_REQ 								
Str3638.0=4,4,WB_SCAN_RSP 								
Str3638.0=5,5,WB_CONNECT_REQ 							
Str3638.0=6,6,WB_ADV_DISCOVER_IND							
Str3638.0=16,16,WB_CHANNEL_MAP_UPDATE			
Str3638.0=17,17,WB_CONNECTION_UPDATE			
Str3638.0=18,18,WB_TERMINATE_IND				
Str3638.0=19,19,WB_ENC_REQ 						
Str3638.0=20,20,WB_ENC_RSP						
Str3638.0=21,21,WB_START_ENC_REQ				
Str3638.0=22,22,WB_START_ENC_RSP				
Str3638.0=23,23,WB_UNKNOWN_RSP					
Str3638.0=24,24,WB_FEATURES_REQ					
Str3638.0=25,25,WB_FEATURES_RES			
Str3638.0=26,26,WB_PAUSE_ENC_REQ				
Str3638.0=27,27,WB_PAUSE_ENC_RSP
Str3638.0=28,28,WB_VERSION_IND
Str3638.0=33,33,WB_ON_SEND_CONTROL_PACKET		
Str3638.0=34,34,WB_ON_ENCRYPT					
Str3638.0=39,39,WB_ON_CONNECT_REQ_SENT			
Str3638.0=40,40,WB_ON_CONNECTION_ESTABLISHED	
Str3638.0=41,41,WB_ON_BAD_MIC_TERMINATION
Str3638.0=50,50,WB_ON_RAND						
Str3639.0=0,0,WB_ADV_IND
Str3639.0=1,1,WB_ADV_DIRECT_IND
Str3639.0=2,2,WB_NON_CONN_ADV_IND 						
Str3639.0=3,3,WB_SCAN_REQ 								
Str3639.0=4,4,WB_SCAN_RSP 								
Str3639.0=5,5,WB_CONNECT_REQ 							
Str3639.0=6,6,WB_ADV_DISCOVER_IND							
Str3639.0=16,16,WB_CHANNEL_MAP_UPDATE			
Str3639.0=17,17,WB_CONNECTION_UPDATE			
Str3639.0=18,18,WB_TERMINATE_IND				
Str3639.0=19,19,WB_ENC_REQ 						
Str3639.0=20,20,WB_ENC_RSP						
Str3639.0=21,21,WB_START_ENC_REQ				
Str3639.0=22,22,WB_START_ENC_RSP				
Str3639.0=23,23,WB_UNKNOWN_RSP					
Str3639.0=24,24,WB_FEATURES_REQ					
Str3639.0=25,25,WB_FEATURES_RES			
Str3639.0=26,26,WB_PAUSE_ENC_REQ
Str3639.0=27,27,WB_PAUSE_ENC_RSP
Str3639.0=28,28,WB_VERSION_IND
Str3639.0=33,33,WB_ON_SEND_CONTROL_PACKET		
Str3639.0=34,34,WB_ON_ENCRYPT					
Str3639.0=39,39,WB_ON_CONNECT_REQ_SENT			
Str3639.0=40,40,WB_ON_CONNECTION_ESTABLISHED	
Str3639.0=41,41,WB_ON_BAD_MIC_TERMINATION
Str3639.0=50,50,WB_ON_RAND						
Str3729.0=0,0,RESET_COMMAND								
Str3729.0=3,3,FLUSH_COMMAND								
Str3729.0=4,4,START_ADVERTISE_ACTIVITY					
Str3729.0=5,5,START_SCAN_ACTIVITY							
Str3729.0=6,6,START_CONNECT_ACTIVITY						
Str3729.0=7,7,START_CONNECTION_ACTIVITY					
Str3729.0=8,8,STOP_ADVERTISE_ACTIVITY						
Str3729.0=9,9,STOP_SCAN_ACTIVITY							
Str3729.0=10,10,STOP_CONNECT_ACTIVITY						
Str3729.0=11,11,STOP_CONNECTION_ACTIVITY					
Str3729.0=13,13,SEND_LTK_SKD_IV_COMMAND					
Str3729.0=14,14,ENCRYPT_COMMAND
Str3729.0=15,15,UPDATE_TIME_GRANT_END
Str3729.0=18,18,WB_SET_WHITE_LIST_POLICY_COMMAND			
Str3729.0=19,19,WB_ADD_DEVICE_TO_WHITE_LIST_COMMAND		
Str3729.0=20,20,WB_REMOVE_DEVICE_FROM_WHITE_LIST_COMMAND	
Str3729.0=21,21,WB_CLEAR_WHITE_LIST_COMMAND				
Str3729.0=22,22,INIT_CONNECTION							
Str3729.0=23,23,INIT_SCAN									
Str3729.0=24,24,VS_WHITENING_ENABLE						
Str3729.0=25,25,VS_ADD_TO_T_IFS							
Str3729.0=26,26,VS_MODIFY_CONNECTION_RX_WINDOW				
Str3729.0=27,27,CANCEL_START_ACTIVITY						
Str3729.0=28,28,VS_IGNORE_MIC								
Str3729.0=29,29,START_TRANSMIT_TESTMODE_CMD
Str3729.0=30,30,START_RECEIVE_TESTMODE_CMD
Str3729.0=31,31,STOP_WB_TESTMODE_CMD
Str3729.0=32,32,WB_SET_SCAN_PARAMS_CMD
Str3729.0=33,33,WB_SET_CONNECT_SCAN_PARAMS_CMD
Str3730.0=0,0,RESET_COMMAND								
Str3730.0=3,3,FLUSH_COMMAND								
Str3730.0=4,4,START_ADVERTISE_ACTIVITY					
Str3730.0=5,5,START_SCAN_ACTIVITY							
Str3730.0=6,6,START_CONNECT_ACTIVITY						
Str3730.0=7,7,START_CONNECTION_ACTIVITY					
Str3730.0=8,8,STOP_ADVERTISE_ACTIVITY						
Str3730.0=9,9,STOP_SCAN_ACTIVITY							
Str3730.0=10,10,STOP_CONNECT_ACTIVITY						
Str3730.0=11,11,STOP_CONNECTION_ACTIVITY					
Str3730.0=13,13,SEND_IV_AND_CALC_SK_COMMAND					
Str3730.0=14,14,ENCRYPT_COMMAND
Str3730.0=15,15,UPDATE_TIME_GRANT_END
Str3730.0=18,18,WB_SET_WHITE_LIST_POLICY_COMMAND			
Str3730.0=19,19,WB_ADD_DEVICE_TO_WHITE_LIST_COMMAND		
Str3730.0=20,20,WB_REMOVE_DEVICE_FROM_WHITE_LIST_COMMAND	
Str3730.0=21,21,WB_CLEAR_WHITE_LIST_COMMAND				
Str3730.0=22,22,INIT_CONNECTION							
Str3730.0=23,23,INIT_SCAN									
Str3730.0=24,24,VS_WHITENING_ENABLE						
Str3730.0=25,25,VS_ADD_TO_T_IFS							
Str3730.0=26,26,VS_MODIFY_CONNECTION_RX_WINDOW				
Str3730.0=27,27,CANCEL_START_ACTIVITY						
Str3730.0=28,28,VS_IGNORE_MIC	
Str3730.0=29,29,START_TRANSMIT_TESTMODE_CMD
Str3730.0=30,30,START_RECEIVE_TESTMODE_CMD
Str3730.0=31,31,STOP_WB_TESTMODE_CMD
Str3730.0=32,32,WB_SET_SCAN_PARAMS_CMD
Str3730.0=33,33,WB_SET_CONNECT_SCAN_PARAMS_CMD
Str3735.2=0,0,ACTIVITY_INDIRECT_ADV		
Str3735.2=1,1,ACTIVITY_SCAN				
Str3735.2=2,2,ACTIVITY_CONNECT			
Str3735.2=3,3,ACTIVITY_TESTMODE			
Str3735.2=4,4,ACTIVITY_CONNECTION_0		
Str3735.2=5,5,ACTIVITY_CONNECTION_1		
Str3735.2=6,6,ACTIVITY_CONNECTION_2		
Str3735.2=7,7,ACTIVITY_CONNECTION_3		
Str3735.2=8,8,ACTIVITY_CONNECTION_4		
Str3735.2=9,9,ACTIVITY_CONNECTION_5		
Str3735.2=10,10,ACTIVITY_CONNECTION_6
Str3735.2=11,11,ACTIVITY_CONNECTION_7			
Str3735.2=12,12,ACTIVITY_CONNECTION_8
Str3735.2=13,13,ACTIVITY_CONNECTION_9
Str3735.2=14,14,ACTIVITY_INVALID	
Str3735.3=0,0,ACTIVITY_INDIRECT_ADV
Str3735.3=1,1,ACTIVITY_SCAN
Str3735.3=2,2,ACTIVITY_CONNECT
Str3735.3=3,3,ACTIVITY_TESTMODE
Str3735.3=4,4,ACTIVITY_CONNECTION_0
Str3735.3=5,5,ACTIVITY_CONNECTION_1
Str3735.3=6,6,ACTIVITY_CONNECTION_2
Str3735.3=7,7,ACTIVITY_CONNECTION_3
Str3735.3=8,8,ACTIVITY_CONNECTION_4
Str3735.3=9,9,ACTIVITY_CONNECTION_5
Str3735.3=10,10,ACTIVITY_CONNECTION_6
Str3735.3=11,11,ACTIVITY_CONNECTION_7
Str3735.3=12,12,ACTIVITY_CONNECTION_8
Str3735.3=13,13,ACTIVITY_CONNECTION_9
Str3735.3=14,14,ACTIVITY_INVALID
Str3736.0=0,0,ACTIVITY_INDIRECT_ADV
Str3736.0=1,1,ACTIVITY_SCAN
Str3736.0=2,2,ACTIVITY_CONNECT
Str3736.0=3,3,ACTIVITY_TESTMODE
Str3736.0=4,4,ACTIVITY_CONNECTION_0
Str3736.0=5,5,ACTIVITY_CONNECTION_1
Str3736.0=6,6,ACTIVITY_CONNECTION_2
Str3736.0=7,7,ACTIVITY_CONNECTION_3
Str3736.0=8,8,ACTIVITY_CONNECTION_4
Str3736.0=9,9,ACTIVITY_CONNECTION_5
Str3736.0=10,10,ACTIVITY_CONNECTION_6
Str3736.0=11,11,ACTIVITY_CONNECTION_7
Str3736.0=12,12,ACTIVITY_CONNECTION_8
Str3736.0=13,13,ACTIVITY_CONNECTION_9
Str3736.0=14,14,ACTIVITY_INVALID
Str3763.0=0,0,Slave Tx slot timer
Str3763.0=1,1,Override Slave Tx slot timer
Str3763.0=2,2,End of frame timer
Str3763.0=3,3,Override End of frame
Str3765.0=0,0,Tx
Str3765.0=1,1,Rx
Str3766.0=0,0,Tx
Str3766.0=1,1,Rx
Str3783.0=0,0,Deep Fade
Str3783.0=1,1,Normal Increase
Str3783.0=2,2,Normal Decrease
Str3783.0=3,3,Compression Point
Str3783.0=4,4,MWS 1st Increase
Str3783.0=5,5,MWS Normal Increase
Str3783.0=6,6,MWS NormalDecrease
Str3858.0=0,0,NO_SCHEDULING
Str3858.0=1,1,FORCED_SCHEDULING
Str3858.0=2,2,NORMAL_SCHEDULING
Str3870.0=0,0,HCIPP
Str3870.0=1,1,ECDH_CALCULATOR
Str3870.0=2,2,SM_UART_DBG
Str3870.0=3,3,HOST_INTERFACE
Str3870.0=4,4,SM_SYNCHRONIZER
Str3870.0=5,5,SM_FBF
Str3870.0=6,6,BT
Str3870.0=7,7,SM_TIMER
Str3870.0=8,8,SOC
Str3870.0=9,9,I2C
Str3870.0=10,10,PROTOCOL_UTILS
Str3870.0=11,11,AVPR
Str3871.0=0,0,HCIPP
Str3871.0=1,1,ECDH_CALCULATOR
Str3871.0=2,2,SM_UART_DBG
Str3871.0=3,3,HOST_INTERFACE
Str3871.0=4,4,SM_SYNCHRONIZER
Str3871.0=5,5,SM_FBF
Str3871.0=6,6,BT
Str3871.0=7,7,SM_TIMER
Str3871.0=8,8,SOC
Str3871.0=9,9,I2C
Str3871.0=10,10,PROTOCOL_UTILS
Str3871.0=11,11,AVPR
Str4001.0=0,0,LISTEN_PATH_NOT_SET
Str4001.0=1,1,LISTEN_PATH_CLF
Str4001.0=2,2,LISTEN_PATH_DCLB_WI
Str4002.0=0,0,LISTEN_PATH_NOT_SET
Str4002.0=1,1,LISTEN_PATH_CLF
Str4002.0=2,2,LISTEN_PATH_DCLB_WI
Str4003.0=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str4003.0=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str4003.0=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str4003.0=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str4003.0=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str4003.0=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str4003.0=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str4003.0=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str4003.0=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str4003.0=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str4003.0=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str4003.0=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str4003.0=27,27,PERSONALITY_NOT_AVAILABLE
Str4005.0=0,0,LISTEN_PATH_NOT_SET
Str4005.0=1,1,LISTEN_PATH_CLF
Str4005.0=2,2,LISTEN_PATH_DCLB_WI
Str4006.0=0,0,LISTEN_PATH_NOT_SET
Str4006.0=1,1,LISTEN_PATH_CLF
Str4006.0=2,2,LISTEN_PATH_DCLB_WI
Str4006.1=0,0,LISTEN_PATH_NOT_SET
Str4006.1=1,1,LISTEN_PATH_CLF
Str4006.1=2,2,LISTEN_PATH_DCLB_WI
Str4008.0=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str4008.0=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str4008.0=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str4008.0=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str4008.0=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str4008.0=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str4008.0=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str4008.0=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str4008.0=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str4008.0=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str4008.0=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str4008.0=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str4008.0=27,27,PERSONALITY_NOT_AVAILABLE
Str4008.1=0,0,ENABLED
Str4008.1=1,1,GRANTED
Str4008.1=2,2,DEGRANTED
Str4009.0=0,0,NFCA_DCLB_WI_SW_PERSONALITY_ID (0)
Str4009.0=1,1,NFCA_UICC_SW_PERSONALITY_ID (1)
Str4009.0=2,2,NFCA_SWP2_SW_PERSONALITY_ID (2)
Str4009.0=3,3,NFCA_TERMINAL_SW_PERSONALITY_ID (3)
Str4009.0=4,4,NFCB_DCLB_WI_SW_PERSONALITY_ID (4)
Str4009.0=5,5,NFCB_UICC_SW_PERSONALITY_ID (5)
Str4009.0=6,6,NFCB_SWP2_SW_PERSONALITY_ID (6)
Str4009.0=7,7,NFCB_TERMINAL_SW_PERSONALITY_ID (7)
Str4009.0=8,8,NFCF_UICC_SW_PERSONALITY_ID (8)
Str4009.0=9,9,NFCF_SWP2_SW_PERSONALITY_ID (9)
Str4009.0=10,10,NFCF_TERMINAL_SW_PERSONALITY_ID (10)
Str4009.0=11,11,NFCP_DCLB_WI_SW_PERSONALITY_ID (11)
Str4009.0=27,27,PERSONALITY_NOT_AVAILABLE
Str4009.1=0,0,ENABLED
Str4009.1=1,1,GRANTED
Str4009.1=2,2,DEGRANTED
Str4013.0=1,1,LISTEN_PATH_CLF
Str4013.0=2,2,LISTEN_PATH_DCLB_WI
Str4032.0=0,0,INVALID
Str4032.0=1,1,ACTIVATION
Str4032.0=2,2,PROTOCOL 
Str4032.0=3,3,DEACTIVATION
Str4032.1=0,0,106 
Str4032.1=1,1,212 
Str4032.1=2,2,424 
Str4032.1=3,3,847 
Str4032.1=4,4,1695
Str4032.1=5,5,3390
Str4032.1=6,6,6780
Str4032.2=0,0,NEW				
Str4032.2=1,1,PROCESSED
Str4032.2=2,2,DONE
Str4032.3=0,0,SUCCESS
Str4032.3=1,1,BUSY
Str4032.3=2,2,EMPTY
Str4032.3=3,3,FAIL
Str4034.0=0,0,STATE_INVALID
Str4034.0=1,1,STATE_ACTIVATION
Str4034.0=2,2,STATE_PROTOCOL
Str4034.0=3,3,STATE_DEACTIVATION
Str4035.0=0,0,STARTUP
Str4035.0=1,1,WAITING_DEP_RESP
Str4035.0=2,2,CHAINED_SENT
Str4035.0=3,3,ACK_SENT
Str4035.0=4,4,INFORMATION_PDU_SENT
Str4035.0=5,5,ATN_SENT
Str4035.0=6,6,RTOX_SENT
Str4035.0=7,7,NACK_SENT
Str4036.0=0,0,STATE_NFC_DEP_STARTUP
Str4036.0=1,1,STATE_NFC_DEP_WAITING_DEP_RESP
Str4036.0=2,2,STATE_NFC_DEP_CHAINED_SENT
Str4036.0=3,3,STATE_NFC_DEP_ACK_SENT
Str4036.0=4,4,STATE_NFC_DEP_INFORMATION_PDU_SENT
Str4036.0=5,5,STATE_NFC_DEP_ATN_SENT
Str4036.0=6,6,STATE_NFC_DEP_RTOX_SENT
Str4036.0=7,7,STATE_NFC_DEP_NACK_SENT
Str4036.0=8,8,STATE_NFC_DEP_DESELECT_SENT
Str4036.0=9,9,STATE_NFC_DEP_RELEASE_SENT
Str4037.0=0,0,STARTUP
Str4037.0=1,1,WAITING_DEP_RESP
Str4037.0=2,2,CHAINED_SENT
Str4037.0=3,3,ACK_SENT
Str4037.0=4,4,INFORMATION_PDU_SENT
Str4037.0=5,5,ATN_SENT
Str4037.0=6,6,RTOX_SENT
Str4037.0=7,7,NACK_SENT
Str4056.0=0,0,Acknowledge the received block
Str4056.0=1,1,Forward non-chained payload data to HCI handler
Str4056.0=2,2,protocol error exception: wrong block number received
Str4056.0=3,3,protocol error exception: Information PDU received in wrong place
Str4056.0=4,4,protocol error exception: wrong PNI
Str4056.0=5,5,protocol error exception: byte_count = 0
Str4057.0=0,0,chaining continues
Str4057.0=1,1,re-transmit the last Information PDU
Str4057.0=2,2,protocol error exception
Str4057.0=3,3,chaining is over
Str4058.0=0,0,continue processing at the point before the Timeout Error occurred
Str4058.0=1,1,protocol error exception
Str4058.0=2,2,acknowledged by an identical ATN PDU
Str4058.0=3,3,OK response. Target is present
Str4060.0=0,0,Send acknowledgement and set new RTOX
Str4060.0=1,1,protocol error exception
Str4060.0=2,2,RTOX response received
Str4060.0=3,3,Fail RTOX response received
Str4061.0=0,0,ACK
Str4061.0=1,1,NACK
Str4061.0=2,2,ATN
Str4061.0=3,3,RTOX
Str4065.0=0,0,STATE_INVALID
Str4065.0=1,1,STATE_ACTIVATION
Str4065.0=2,2,STATE_PROTOCOL
Str4065.0=3,3,STATE_DEACTIVATION
Str4072.0=0,0,Invalid PCB, protocol error.
Str4072.0=1,1,Received response to presence check message.
Str4072.0=2,2,Did not received response to presence check message (Protocol error).
Str4072.0=3,3,Response to S(DESELECT) request. Close Level 4.
Str4072.0=4,4,Too long frames are a protocol error.
Str4072.0=5,5,DID Check fail (Protocol error).
Str4072.0=6,6,DID not used (Protocol error).
Str4072.0=7,7,Handle I-block...
Str4072.0=8,8,Handle R-block...
Str4072.0=9,9,Handle S-block...
Str4076.0=0,0,Fail checking block number.
Str4076.0=1,1,Empty I-block (Protocol error).
Str4076.0=2,2,Forward chained payload data to HCI handler.
Str4076.0=3,3,Forward non-chained payload data to HCI handler.
Str4077.0=0,0,R-blocks don't carry INF fields.
Str4077.0=1,1,Transmitted I-block. Wait for message from other end.
Str4077.0=2,2,Still waiting for continuation from host for the chained message.
Str4077.0=3,3,Retransmit an I-block even if something else was sent previously.	
Str4078.0=0,0,Check WTXM Fail.
Str4078.0=1,1,Send S(WTX) response.
Str4078.0=2,2,Expecting only S(WTX) requests. Protocol error.	
Str4103.0=0,0,Prepare Tech A
Str4103.0=2,2,Prepare Tech B
Str4103.0=4,4,Prepare Tech F
Str4103.0=6,6,Prepare Tech P
Str4113.0=1,1,NFC_FIELD_LOW_STATE_RF_LOW
Str4113.0=2,2,NFC_FIELD_LOW_STATE_SNIFFING_FIRST_TIME
Str4113.0=3,3,NFC_FIELD_LOW_STATE_SNIFFING
Str4129.0=0,0,SWP_DEACTIVATE_TYPE_ERROR
Str4129.0=1,1,SWP_DEACTIVATE_TYPE_HOST_REQ
Str4129.0=2,2,SWP_DEACTIVATE_TYPE_RECOVERY
Str4129.0=3,3,SWP_DEACTIVATE_TYPE_SLEEP
Str4154.0=0,0,FW
Str4154.0=1,1,BOC
Str4161.0=0,0,IDLE 
Str4161.0=1,1,HALT
Str4161.0=2,2,IDLEP
Str4161.0=3,3,SELECTED
Str4161.0=4,4,SEND_ATQA
Str4161.0=5,5,SEND_ATQH
Str4161.0=6,6,READY
Str4161.0=7,7,READYH
Str4161.0=8,8,ACTIVE1
Str4161.0=9,9,ACTIVE1H
Str4161.0=10,10,ACTIVE2 
Str4161.0=11,11,ACTIVE2H 
Str4161.0=12,12,ACTIVE3 
Str4161.0=13,13,ACTIVE3H
Str4161.0=14,14,WAIT_RATS 
Str4161.0=15,15,WAIT_RATSH 
Str4161.0=16,16,SEND_ATS 
Str4161.0=17,17,HOST_ATS 
Str4161.0=18,18,WAIT_PPS 
Str4161.0=19,19,SEND_PPS 
Str4161.0=20,20,RID_RESP 
Str4161.0=21,21,WAIT_SLOT 
Str4161.0=22,22,READYB
Str4161.0=23,23,SEND_ATQB
Str4161.0=24,24,ATTRIB_RESP
Str4161.0=25,25,HLTB_RESP
Str4161.0=26,26,R2RDY_RESP
Str4161.0=27,27,SEL_RESP
Str4161.0=28,28,IRESP_READY
Str4161.0=29,29,IRESP_SELECTED
Str4161.0=30,30,QUIET
Str4161.0=31,31,POLL_RESP
Str4161.0=32,32,POLF_RESP
Str4161.0=33,33,POLF_SWP
Str4161.0=34,34,ATR_RESP
Str4161.0=35,35,ACT_RESP
Str4161.0=36,36,RX_MODE
Str4161.0=37,37,WAIT_SPACE
Str4161.0=38,38,SEND_RACK
Str4161.0=39,39,SEND_RACK_CID
Str4161.0=40,40,RX_AFTER_RACK
Str4161.0=41,41,WAIT_DATA
Str4161.0=42,42,SEND_DATA
Str4161.0=43,43,SEND_DATA_CID
Str4161.0=44,44,SEND_DWTX
Str4161.0=45,45,SEND_DWTX_CID
Str4161.0=46,46,WAIT_DWTX
Str4161.0=47,47,SEND_SWTX
Str4161.0=48,48,SEND_SWTX_CID
Str4161.0=49,49,WAIT_SWTX
Str4161.0=50,50,DESEL_ACK
Str4161.0=51,51,DESEL_ACK_CID
Str4161.0=52,52,TRNSPRT
Str4161.0=53,53,DSL_RESP
Str4161.0=54,54,WAIT_WUP
Str4161.0=55,55,WAIT_LOSS
Str4161.0=56,56,WAIT_LOSW
Str4161.0=57,57,RF_COLL
Str4161.0=58,58,WAIT_ACT
Str4161.0=59,59,SEND_SREPGEN
Str4161.0=60,60,SEND_LREPGEN
Str4161.0=61,61,CALYPSO
Str4171.0=0,0,PG1
Str4171.0=1,1,PG2
Str4184.0=0,0,0 (NFCA_106)
Str4184.0=1,1,1 (NFCF_212)
Str4184.0=2,2,2 (NFCF_424)
Str4184.0=3,3,3 (NFCB_106)
Str4184.0=4,4,4 (NFCP)
Str4185.0=1,1,HALT_TIMER_STATE_ACTIVE
Str4185.0=2,2,HALT_TIMER_STATE_INACTIVE
Str4224.0=0,0,SWP_STATE_NOT_INITIALIZED  
Str4224.0=1,1,SWP_STATE_UICC_POWER_UP         
Str4224.0=2,2,SWP_STATE_UICC_ENABLE       
Str4224.0=3,3,SWP_STATE_UICC_ENABLE_FR
Str4224.0=4,4,SWP_STATE_ACTIVATION          
Str4224.0=5,5,SWP_STATE_ACTIVATION_DONE
Str4224.0=6,6,SWP_STATE_SHDLC         
Str4224.0=7,7,SWP_STATE_CLT                  
Str4224.0=8,8,SWP_STATE_DEEP_SUSPEND
Str4224.0=9,9,SWP_STATE_DEACTIVATED			
Str4224.0=10,10,SWP_STATE_DEACTIVATED_BOC_ON
Str4225.0=0,0,SWP_STATE_NOT_INITIALIZED  
Str4225.0=1,1,SWP_STATE_UICC_POWER_UP         
Str4225.0=2,2,SWP_STATE_UICC_ENABLE       
Str4225.0=3,3,SWP_STATE_UICC_ENABLE_FR
Str4225.0=4,4,SWP_STATE_ACTIVATION          
Str4225.0=5,5,SWP_STATE_ACTIVATION_DONE
Str4225.0=6,6,SWP_STATE_SHDLC         
Str4225.0=7,7,SWP_STATE_CLT                  
Str4225.0=8,8,SWP_STATE_DEEP_SUSPEND
Str4225.0=9,9,SWP_STATE_DEACTIVATED			
Str4225.0=10,10,SWP_STATE_DEACTIVATED_BOC_ON
Str5221.0=0,0,(NOT_PAUSED)
Str5221.0=1,1,(PAUSE_REQUESTED)
Str5221.0=2,2,(PAUSED)
Str5221.0=3,3,(RESTART_NEEDED)
Str5221.1=0,0,[NOT_PAUSED]
Str5221.1=1,1,[PAUSE_REQUESTED]
Str5221.1=2,2,[PAUSED]
Str5221.1=3,3,[RESTART_NEEDED]
Str5222.0=0,0,Remote (Host); Detected by SLIMbus Core
Str5222.0=1,1,Remote (Host); Detected by PRCM
Str5222.0=2,2,Local (Device), for SLIMbus message TX
Str5222.0=3,3,Local (Device), for HCI TX
Str5222.0=4,4,Local (Device); Delayed, and now restarted
Str5223.0=0,0,Remote (Host); Detected by SLIMbus Core
Str5223.0=1,1,Remote (Host); Detected by PRCM
Str5223.0=2,2,Local (Device), for SLIMbus message TX
Str5223.0=3,3,Local (Device), for HCI TX
Str5223.0=4,4,Local (Device); Delayed, and now restarted
Str5234.0=0,0,RX
Str5234.0=1,1,TX
Str5235.0=0,0,NO REASON (This is an error, maybe following a timeout)
Str5235.0=1,1,Channel Open request
Str5236.0=0,0,NO REASON (INTERNAL ERROR... Timeout was not expected at this point)
Str5236.0=1,1,Channel Open request
Str5236.0=3,3,Channel Close notification
Str5255.0=0,0,Remote (Host); Detected by SLIMbus Core
Str5255.0=1,1,Remote (Host); Detected by PRCM
Str5255.0=2,2,Local (Device), for SLIMbus message TX
Str5255.0=3,3,Local (Device), for HCI TX
Str5255.0=4,4,Local (Device); Delayed, and now restarted
Str5255.1=0,0,[NOT_PAUSED]
Str5255.1=1,1,[PAUSE_REQUESTED]
Str5255.1=2,2,[PAUSED]
Str5255.1=3,3,[RESTART_NEEDED]
