Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/GitHub/Procesador1/rf_tb_isim_beh.exe -prj F:/GitHub/Procesador1/rf_tb_beh.prj work.rf_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/GitHub/Procesador1/rf.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador1/rf_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity rf [rf_default]
Compiling architecture behavior of entity rf_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable F:/GitHub/Procesador1/rf_tb_isim_beh.exe
Fuse Memory Usage: 33056 KB
Fuse CPU Usage: 593 ms
