{"vcs1":{"timestamp_begin":1735304809.140067503, "rt":1.24, "ut":0.45, "st":0.20}}
{"vcselab":{"timestamp_begin":1735304810.445180412, "rt":0.80, "ut":0.23, "st":0.13}}
{"link":{"timestamp_begin":1735304811.314824731, "rt":0.26, "ut":0.09, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304808.587118986}
{"VCS_COMP_START_TIME": 1735304808.587118986}
{"VCS_COMP_END_TIME": 1735384299.809870447}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331624}}
{"stitch_vcselab": {"peak_mem": 223368}}
