// Seed: 1466722352
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input supply0 id_6
);
  assign id_5 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    output tri1 id_7,
    output supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    output tri1 id_13,
    input supply0 id_14,
    input tri0 id_15
);
  module_0(
      id_15, id_5, id_5, id_10, id_1, id_3, id_14
  );
endmodule
