
data Sll_t {
  Sll_t next;
}.

pred ls<out:Sll_t> ==
 self = out
or (exists u: self::Sll_t<next = u> * u::ls<out> & self != out).

checkentail_exact x5::ls<x6> * x10::ls<x7> * x1::ls<x10> * x1::ls<x4> * x2::ls<x10> * x2::ls<x11> * x7::ls<x10> * x6::ls<x11> * emp & null = null & x8 != x9 & x4 != x5 & x1 != x11 & x9 != x10 & x2 != x6
         |- false.