#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  3 13:50:47 2022
# Process ID: 21028
# Current directory: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/design_1_wrapper.vds
# Journal file: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
