
*** Running vivado
    with args -log lab3_simple_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_simple_rst_ps7_0_100M_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab3_simple_rst_ps7_0_100M_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1098.562 ; gain = 168.086 ; free physical = 104 ; free virtual = 3460
INFO: [Synth 8-638] synthesizing module 'lab3_simple_rst_ps7_0_100M_0' [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/synth/lab3_simple_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'lab3_simple_rst_ps7_0_100M_0' (7#1) [/home/gkmikros/lab3.1_backup/lab3.1_backup.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/synth/lab3_simple_rst_ps7_0_100M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.031 ; gain = 209.555 ; free physical = 141 ; free virtual = 3353
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.031 ; gain = 209.555 ; free physical = 140 ; free virtual = 3353
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1486.562 ; gain = 1.000 ; free physical = 126 ; free virtual = 3115
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 115 ; free virtual = 3116
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 116 ; free virtual = 3116
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 116 ; free virtual = 3117
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 124 ; free virtual = 3064
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 140 ; free virtual = 2965
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 105 ; free virtual = 2943
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 99 ; free virtual = 2935
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 105 ; free virtual = 2705
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 128 ; free virtual = 2704
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 128 ; free virtual = 2704
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 128 ; free virtual = 2704
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 128 ; free virtual = 2704
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 127 ; free virtual = 2703
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 127 ; free virtual = 2703

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1486.562 ; gain = 556.086 ; free physical = 127 ; free virtual = 2703
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 1486.570 ; gain = 467.590 ; free physical = 108 ; free virtual = 2757
