<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>SHF: Small: Computer-Aided Synthesis for Distributed Algorithms</AwardTitle>
    <AwardEffectiveDate>07/01/2014</AwardEffectiveDate>
    <AwardExpirationDate>06/30/2017</AwardExpirationDate>
    <AwardAmount>499501</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Directorate for Computer &amp; Information Science &amp; Engineering</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computer and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Nina Amla</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Formal verification techniques are used to exhaustively test a&lt;br/&gt;given design to detect if it has any possible undesirable behavior.&lt;br/&gt;Formal verification is a powerful paradigm since it can detect&lt;br/&gt;hard-to-find errors in a design that testing alone is unlikely to&lt;br/&gt;find. However, formal verification techniques can not be used on&lt;br/&gt;an incomplete design. This project explores the question of whether &lt;br/&gt;such methods be extended to help in the design process by completing &lt;br/&gt;a partial design and synthesizing correct systems. Such formal methods&lt;br/&gt;can have a broad impact by influencing the design and correctness of &lt;br/&gt;a wide variety of distributed systems.&lt;br/&gt;&lt;br/&gt;This project develops a general approach for formal model synthesis,&lt;br/&gt;called bounded model synthesis, and applies it to do computer-aided&lt;br/&gt;design of fault-tolerant distributed algorithms. Computation is becoming &lt;br/&gt;increasingly distributed, but designing correct, especially fault tolerant, &lt;br/&gt;distributed algorithms is an extremely challenging task.&lt;br/&gt;The bounded model synthesis approach provides tools that can help&lt;br/&gt;developers perform systematic design of distributed systems.&lt;br/&gt;The technical approach consists of lifting verification techniques,&lt;br/&gt;such as bounded model checking and k-induction, to perform model&lt;br/&gt;synthesis. This project develops, implements, and evaluates the&lt;br/&gt;bounded model synthesis approach.</AbstractNarration>
    <MinAmdLetterDate>07/02/2014</MinAmdLetterDate>
    <MaxAmdLetterDate>07/02/2014</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>1423296</AwardID>
    <Investigator>
      <FirstName>Ashish</FirstName>
      <LastName>Tiwari</LastName>
      <EmailAddress>tiwari@csl.sri.com</EmailAddress>
      <StartDate>07/02/2014</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>SRI International</Name>
      <CityName>MENLO PARK</CityName>
      <ZipCode>940253493</ZipCode>
      <PhoneNumber>6508592651</PhoneNumber>
      <StreetAddress>333 RAVENSWOOD AVE</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>California</StateName>
      <StateCode>CA</StateCode>
    </Institution>
    <ProgramElement>
      <Code>7798</Code>
      <Text>SOFTWARE &amp; HARDWARE FOUNDATION</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>7923</Code>
      <Text>SMALL PROJECT</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>8206</Code>
      <Text>Formal Methods and Verification</Text>
    </ProgramReference>
  </Award>
</rootTag>
