================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Oct 18 15:00:14 +0200 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         FIR_v4
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              937
FF:               698
DSP:              3
BRAM:             0
URAM:             0
SRL:              5


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.851       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 937 | 698 | 3   |      |      |     |        |      |         |          |        |
|   (inst)                                                |     | 81  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_40_U                                 | 32  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_41_U                                 | 33  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_42_U                                 | 60  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_43_U                                 | 53  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_40_U                                 | 64  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_41_U                                 | 36  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_42_U                                 | 52  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_43_U                                 | 42  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_kernel_U                                 | 201 | 16  |     |      |      |     |        |      |         |          |        |
|   b_FIR_dec_int_41_U                                    | 8   | 12  |     |      |      |     |        |      |         |          |        |
|   b_FIR_dec_int_42_U                                    | 6   | 5   |     |      |      |     |        |      |         |          |        |
|   b_FIR_dec_int_43_U                                    |     | 12  |     |      |      |     |        |      |         |          |        |
|   grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165           | 79  | 47  | 1   |      |      |     |        |      |         |          |        |
|     (grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165)       | 20  | 45  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32ns_32_4_1_U20                  |     |     | 1   |      |      |     |        |      |         |          |        |
|   grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174           | 26  | 17  |     |      |      |     |        |      |         |          |        |
|     (grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174)       | 5   | 15  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 21  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_2_fu_132                               | 115 | 105 | 1   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_2_fu_132)                           | 20  | 54  |     |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53     | 42  | 43  | 1   |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53) | 19  | 41  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 21  | 2   |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_15s_32s_32_4_1_U1                  | 2   |     | 1   |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62     | 53  | 8   |     |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62) | 12  | 6   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 41  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_fu_151                                 | 78  | 73  | 1   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_fu_151)                             | 3   | 23  |     |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53       | 36  | 41  | 1   |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53)   | 21  | 39  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 14  | 2   |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_14s_31s_31_4_1_U11                 | 1   |     | 1   |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62       | 39  | 9   |     |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62)   | 5   | 7   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 34  | 2   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_r_U                               | 27  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_r_U                              | 25  | 37  |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.80%  | OK     |
| FD                                                        | 50%       | 0.30%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.68%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.05%  | OK     |
| DSP                                                       | 80%       | 0.24%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.24%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 52     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.04   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN     | ENDPOINT PIN                                                                                                                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                    |                                                                                                                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.149 | ap_CS_fsm_reg[7]/C | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[0]  |            6 |        192 |          2.303 |          0.815 |        1.488 |
| Path2 | 7.161 | ap_CS_fsm_reg[7]/C | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[8]  |            6 |        192 |          2.300 |          0.815 |        1.485 |
| Path3 | 7.191 | ap_CS_fsm_reg[7]/C | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[16] |            6 |        192 |          2.291 |          0.797 |        1.494 |
| Path4 | 7.219 | ap_CS_fsm_reg[7]/C | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[1]  |            6 |        192 |          2.230 |          0.815 |        1.415 |
| Path5 | 7.232 | ap_CS_fsm_reg[7]/C | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[3]  |            6 |        192 |          2.217 |          0.797 |        1.420 |
+-------+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__0/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_81                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_17                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__16/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_73                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_9                                                                                                                         | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__30/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_65                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_2__0                                                                                                                      | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__2/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_80                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_16                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__6/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_78                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_14                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__0/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_81                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_17                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__16/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_73                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_9                                                                                                                         | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__30/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_65                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_2__0                                                                                                                      | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__2/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_80                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_16                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__6/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_78                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_14                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__0/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_81                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_17                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__16/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_73                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_9                                                                                                                         | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__30/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_65                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_2__0                                                                                                                      | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__2/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_80                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_16                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__6/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_78                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_14                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__0/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_81                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_17                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__16/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_73                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_9                                                                                                                         | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__30/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_65                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_2__0                                                                                                                      | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__2/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_80                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_16                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__6/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_78                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_14                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                 | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__0/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_81                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_17                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__16/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_73                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_9                                                                                                                         | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__30/SP                                                                                                               | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_65                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_2__0                                                                                                                      | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__2/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_80                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_16                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | ap_CS_fsm_reg[7]                                                                                                                                            | REGISTER.SDR.FDRE      |
    | regslice_both_output_r_U/data_p1[15]_i_3                                                                                                                    | CLB.LUT.LUT3           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_10                                                  | CLB.LUT.LUT6           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174/ram_reg_0_63_0_0_i_5                                                                                            | CLB.LUT.LUT5           |
    | H_filter_FIR_kernel_U/ram_reg_0_15_0_0__6/SP                                                                                                                | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_kernel_U/p_reg_reg_i_78                                                                                                                        | CLB.LUT.LUT3           |
    | H_filter_FIR_kernel_U/p_reg_reg_i_14                                                                                                                        | CLB.LUT.LUT5           |
    | grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165/mac_muladd_16s_16s_32ns_32_4_1_U20/FIR_HLS_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FIR_HLS_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/FIR_HLS_failfast_synth.rpt                 |
| power                    | impl/verilog/report/FIR_HLS_power_synth.rpt                    |
| timing                   | impl/verilog/report/FIR_HLS_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/FIR_HLS_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/FIR_HLS_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/FIR_HLS_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


