

================================================================
== Vivado HLS Report for 'iq_mult'
================================================================
* Date:           Tue Dec 22 12:35:15 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.610|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|      83|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      18|    -|
|Register         |        -|      -|      34|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      34|     101|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_46_p2  |     *    |      0|  0|  41|           8|           8|
    |ret_V_fu_36_p2    |     *    |      0|  0|  41|           8|           8|
    |ap_block_state1   |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  83|          17|          17|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   3|          2|    1|          2|
    |ap_return_0    |   3|          2|   16|         32|
    |ap_return_1    |   3|          2|   16|         32|
    |ref_i_V_blk_n  |   3|          2|    1|          2|
    |ref_q_V_blk_n  |   3|          2|    1|          2|
    |x_V_blk_n      |   3|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  18|         12|   36|         72|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  34|   0|   34|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_return_0     | out |   16| ap_ctrl_hs |    iq_mult   | return value |
|ap_return_1     | out |   16| ap_ctrl_hs |    iq_mult   | return value |
|x_V             |  in |    8|   ap_vld   |      x_V     |    scalar    |
|x_V_ap_vld      |  in |    1|   ap_vld   |      x_V     |    scalar    |
|ref_i_V         |  in |    8|   ap_vld   |    ref_i_V   |    scalar    |
|ref_i_V_ap_vld  |  in |    1|   ap_vld   |    ref_i_V   |    scalar    |
|ref_q_V         |  in |    8|   ap_vld   |    ref_q_V   |    scalar    |
|ref_q_V_ap_vld  |  in |    1|   ap_vld   |    ref_q_V   |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

