# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Univ_Shift_Reg.do
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:05:00 on Mar 15,2022
# vlog -reportprogress 300 Univ_Shift_Reg.sv Univ_Shift_Reg_tb.sv 
# -- Compiling module Univ_Shift_Reg
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:05:00 on Mar 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 12:05:00 on Mar 15,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.Univ_Shift_Reg(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Note: $stop    : Univ_Shift_Reg_tb.sv(80)
#    Time: 607 ns  Iteration: 0  Instance: /tb
# Break in Module tb at Univ_Shift_Reg_tb.sv line 80
# End time: 12:06:59 on Mar 15,2022, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
