#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep  9 17:42:59 2021
# Process ID: 9332
# Current directory: D:/Uni/RL/sha256d_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent908 D:\Uni\RL\sha256d_zedboard\sha256d_final.xpr
# Log file: D:/Uni/RL/sha256d_zedboard/vivado.log
# Journal file: D:/Uni/RL/sha256d_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/RL/sha256d_zedboard/sha256d_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.586 ; gain = 0.000
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:multi_sha256d_axi_ip_intr:2.1 - multi_sha256d_axi_ip_0
Successfully read diagram <design_1> from block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1165.926 ; gain = 56.340
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.SHA256D_INST_N {2}] [get_bd_cells multi_sha256d_axi_ip_0]
endgroup
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_multi_sha256d_axi_ip_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_multi_sha256d_axi_ip_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1638.476 MB.
[Thu Sep  9 17:44:50 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 17:44:50 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1738.969 ; gain = 273.238
ipx::edit_ip_in_project -upgrade true -name multi_sha256d_axi_ip_intr_v2_1_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_1_project d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_1_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1738.969 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1738.969 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\hdl\multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\multi_sha256d.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\oled_driver.vhd:]
startgroup
current_project sha256d_final
set_property -dict [list CONFIG.SHA256D_INST_N {3}] [get_bd_cells multi_sha256d_axi_ip_0]
endgroup
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_multi_sha256d_axi_ip_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_multi_sha256d_axi_ip_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1665.659 MB.
[Thu Sep  9 18:07:16 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 18:07:16 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1738.969 ; gain = 0.000
current_project multi_sha256d_axi_ip_intr_v2_1_project
open_project D:/Uni/RL/sha256d_old/sha256d_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.355 ; gain = 8.820
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
import_files -norecurse {D:/Uni/RL/oled_driver/delay_module.vhd D:/Uni/RL/oled_driver/oled_counter.vhd D:/Uni/RL/oled_driver/spi_controller.vhd D:/Uni/RL/oled_driver/hex_display.vhd D:/Uni/RL/oled_driver/oled_driver.vhd D:/Uni/RL/oled_driver/test_driver.vhd D:/Uni/RL/oled_driver/ascii_rom.vhd}
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
D:/Uni/RL/oled_driver/oled_counter.vhd
Hint: use the '-force' option to overwrite the local copies.
update_compile_order -fileset sources_1
set_property top test_driver [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/ascii_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/delay_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_module'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/hex_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/oled_driver/oled_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/spi_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/test_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_driver'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=3)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim/xsim.dir/test_driver_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 98.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  9 18:24:29 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1779.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_driver_behav -key {Behavioral:sim_1:Functional:test_driver} -tclbatch {test_driver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_driver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.227 ; gain = 100.688
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_driver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1897.227 ; gain = 117.980
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1913.598 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sources_1\imports\oled_driver\oled_driver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\oled_driver\oled_counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sim_1\new\sha256d_simul.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sources_1\imports\oled_driver\test_driver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sources_1\new\multi_sha256d.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sources_1\imports\oled_driver\oled_driver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\oled_driver\oled_counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sim_1\new\sha256d_simul.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sources_1\imports\oled_driver\test_driver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\sha256d_old\sha256d_final.srcs\sources_1\new\multi_sha256d.vhd:]
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 543
run all
Stopped at time : 108803660 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 543
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2959.512 ; gain = 9.512
run all
Stopped at time : 108803660 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 543
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 409
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 412
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 416
run all
Stopped at time : 108806070 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 543
remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 543
run all
Stopped at time : 213693010 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 409
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 2959.512 ; gain = 0.000
remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 409
remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 412
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 411
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 413
remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 416
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 411
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 411
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.512 ; gain = 0.000
remove_bps -all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.512 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2959.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=3)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2959.512 ; gain = 0.000
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 410
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 413
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run all
Stopped at time : 214335730 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run all
Stopped at time : 214335730 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run all
Stopped at time : 214358950 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=3)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhdD:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhdD:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' in the design.

remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 410
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.512 ; gain = 0.000
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 410
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 413
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run all
Stopped at time : 214335730 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run all
Stopped at time : 214335730 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 413
run all
Stopped at time : 214358950 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 214358950 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2959.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=3)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhdD:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhdD:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' in the design.

run all
Stopped at time : 213754960 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 213754960 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 411
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 213693010 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 411
run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 213693010 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 411
run all
Stopped at time : 213713660 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 411
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=3)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhdD:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhdD:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' in the design.

remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 410
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2959.512 ; gain = 0.000
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 410
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2959.512 ; gain = 0.000
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 419
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 422
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 420
remove_bps -file {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} -line 419
run all
Stopped at time : 214002760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 214002770 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 422
run all
Stopped at time : 214002770 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 422
run all
Stopped at time : 214335740 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 214335740 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 214335750 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 422
run all
Stopped at time : 214335750 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 422
run all
Stopped at time : 214668720 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 214668720 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 214668730 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 422
run all
Stopped at time : 214668730 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 422
run all
Stopped at time : 215001700 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 215001700 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run all
Stopped at time : 215001710 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 420
run all
Stopped at time : 215001710 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 420
run all
Stopped at time : 320193110 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 410
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.512 ; gain = 0.000
remove_bps -a
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:35]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:37]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:42]
ERROR: [VRFC 10-2989] 'display_array' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:44]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:48]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:50]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:52]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:54]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:56]
ERROR: [VRFC 10-2989] 'std_logic' is not declared [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:58]
ERROR: [VRFC 10-3782] unit 'oled_driver' ignored due to previous errors [D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd:32]
INFO: [VRFC 10-3070] VHDL file 'D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

current_project multi_sha256d_axi_ip_intr_v2_1_project
close [ open D:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd w ]
add_files D:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Uni\RL\oled_driver\multi_sha256d_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\hdl\multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\multi_sha256d.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\sha256_pkg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\hdl\multi_sha256d_axi_ip_intr_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\oled_driver.vhd:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml' ignored by IP packager.
launch_runs synth_1 -jobs 8
[Thu Sep  9 19:39:15 2021] Launched synth_1...
Run output will be captured here: d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_1_project/multi_sha256d_axi_ip_intr_v2_1_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml' ignored by IP packager.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_1_project/multi_sha256d_axi_ip_intr_v2_1_project.runs/synth_1

set_property library work [get_files  D:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {xilinx.com:user:multi_sha256d_axi_ip_intr:1.0 xilinx.com:user:multi_sha256d_axi_ip_intr:1.1 xilinx.com:user:multi_sha256d_axi_ip_intr:1.2 xilinx.com:user:multi_sha256d_axi_ip_intr:1.3 xilinx.com:user:multi_sha256d_axi_ip_intr:1.4 xilinx.com:user:multi_sha256d_axi_ip_intr:1.5 xilinx.com:user:multi_sha256d_axi_ip_intr:1.6 xilinx.com:user:multi_sha256d_axi_ip_intr:1.7 xilinx.com:user:multi_sha256d_axi_ip_intr:1.8 xilinx.com:user:multi_sha256d_axi_ip_intr:1.9 xilinx.com:user:multi_sha256d_axi_ip_intr:1.10 xilinx.com:user:multi_sha256d_axi_ip_intr:1.11 xilinx.com:user:multi_sha256d_axi_ip_intr:1.12 xilinx.com:user:multi_sha256d_axi_ip_intr:1.13 xilinx.com:user:multi_sha256d_axi_ip_intr:1.14 xilinx.com:user:multi_sha256d_axi_ip_intr:1.15 xilinx.com:user:multi_sha256d_axi_ip_intr:1.16 xilinx.com:user:multi_sha256d_axi_ip_intr:1.17 xilinx.com:user:multi_sha256d_axi_ip_intr:1.21 xilinx.com:user:multi_sha256d_axi_ip_intr:1.22 xilinx.com:user:multi_sha256d_axi_ip_intr:1.23 xilinx.com:user:multi_sha256d_axi_ip_intr:1.24 xilinx.com:user:multi_sha256d_axi_ip_intr:2.0 xilinx.com:user:multi_sha256d_axi_ip_intr:2.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'
current_project sha256d_final
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
report_ip_status -name ip_status
current_project sha256d_final(2)
current_project sha256d_final
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.2 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_multi_sha256d_axi_ip_0_1 from multi_sha256d_axi_ip_intr_v1.0 2.1 to multi_sha256d_axi_ip_intr_v1.0 2.2
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2959.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Thu Sep  9 19:41:50 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  9 19:42:18 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 19:42:18 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name multi_sha256d_axi_ip_intr_v2_2_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.512 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.512 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src D:/Uni/RL/oled_driver/multi_sha256d_pkg.vhd
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'
current_project sha256d_final
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.2 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_multi_sha256d_axi_ip_0_1 (multi_sha256d_axi_ip_intr_v1.0 2.2) from revision 1 to revision 2
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Thu Sep  9 20:06:23 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.2 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_multi_sha256d_axi_ip_0_1 from multi_sha256d_axi_ip_intr_v1.0 2.2 to multi_sha256d_axi_ip_intr_v1.0 2.2
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Thu Sep  9 20:07:14 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.SHA256D_INST_N {2}] [get_bd_cells multi_sha256d_axi_ip_0]
endgroup
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
reset_run design_1_multi_sha256d_axi_ip_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_multi_sha256d_axi_ip_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
[Thu Sep  9 20:08:25 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 20:08:25 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2959.512 ; gain = 0.000
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name multi_sha256d_axi_ip_intr_v2_2_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.512 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.512 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Sep  9 20:14:06 2021] Launched synth_1...
Run output will be captured here: d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project/multi_sha256d_axi_ip_intr_v2_2_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Sep  9 20:16:01 2021] Launched synth_1...
Run output will be captured here: d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project/multi_sha256d_axi_ip_intr_v2_2_project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_2_project/multi_sha256d_axi_ip_intr_v2_2_project.runs/synth_1

ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml' ignored by IP packager.
set_property previous_version_for_upgrade {xilinx.com:user:multi_sha256d_axi_ip_intr:1.0 xilinx.com:user:multi_sha256d_axi_ip_intr:1.1 xilinx.com:user:multi_sha256d_axi_ip_intr:1.2 xilinx.com:user:multi_sha256d_axi_ip_intr:1.3 xilinx.com:user:multi_sha256d_axi_ip_intr:1.4 xilinx.com:user:multi_sha256d_axi_ip_intr:1.5 xilinx.com:user:multi_sha256d_axi_ip_intr:1.6 xilinx.com:user:multi_sha256d_axi_ip_intr:1.7 xilinx.com:user:multi_sha256d_axi_ip_intr:1.8 xilinx.com:user:multi_sha256d_axi_ip_intr:1.9 xilinx.com:user:multi_sha256d_axi_ip_intr:1.10 xilinx.com:user:multi_sha256d_axi_ip_intr:1.11 xilinx.com:user:multi_sha256d_axi_ip_intr:1.12 xilinx.com:user:multi_sha256d_axi_ip_intr:1.13 xilinx.com:user:multi_sha256d_axi_ip_intr:1.14 xilinx.com:user:multi_sha256d_axi_ip_intr:1.15 xilinx.com:user:multi_sha256d_axi_ip_intr:1.16 xilinx.com:user:multi_sha256d_axi_ip_intr:1.17 xilinx.com:user:multi_sha256d_axi_ip_intr:1.21 xilinx.com:user:multi_sha256d_axi_ip_intr:1.22 xilinx.com:user:multi_sha256d_axi_ip_intr:1.23 xilinx.com:user:multi_sha256d_axi_ip_intr:1.24 xilinx.com:user:multi_sha256d_axi_ip_intr:2.0 xilinx.com:user:multi_sha256d_axi_ip_intr:2.1 xilinx.com:user:multi_sha256d_axi_ip_intr:2.2} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'
current_project sha256d_final
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.3 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_multi_sha256d_axi_ip_0_1 from multi_sha256d_axi_ip_intr_v1.0 2.2 to multi_sha256d_axi_ip_intr_v1.0 2.3
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Thu Sep  9 20:18:12 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.3 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_multi_sha256d_axi_ip_0_1 from multi_sha256d_axi_ip_intr_v1.0 2.3 to multi_sha256d_axi_ip_intr_v1.0 2.3
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Thu Sep  9 20:19:29 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_multi_sha256d_axi_ip_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  9 20:27:39 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 20:27:40 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name multi_sha256d_axi_ip_intr_v2_3_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_3_project d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.512 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.512 ; gain = 0.000
update_compile_order -fileset sources_1
current_project sha256d_final(2)
save_wave_config {D:/Uni/RL/sha256d_old/test_driver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=2)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_driver_behav -key {Behavioral:sim_1:Functional:test_driver} -tclbatch {test_driver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_driver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_driver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.512 ; gain = 0.000
add_bp {D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd} 374
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 213669800 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run: Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 213669800 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 213672210 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 213672210 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 213672360 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214002780 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214002780 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214005190 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214005190 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214005340 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214335760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214335760 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214338170 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_driver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_driver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_driver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_old/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_driver_behav xil_defaultlib.test_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.spi_controller [spi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_module [delay_module_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=2,terminal=1)...]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [oled_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_counter [\oled_counter(size=3,terminal=7)...]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_driver [oled_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_display [hex_display_default]
Compiling architecture behavioral of entity xil_defaultlib.test_driver
Built simulation snapshot test_driver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 213669800 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 2959.512 ; gain = 0.000
run all
Stopped at time : 213669800 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 213672210 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 213672210 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 213672360 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214002780 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214002780 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214005190 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214005190 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
Stopped at time : 214005340 ns : File "D:/Uni/RL/sha256d_old/sha256d_final.srcs/sources_1/imports/oled_driver/oled_driver.vhd" Line 374
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.512 ; gain = 0.000
current_project multi_sha256d_axi_ip_intr_v2_3_project
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\hdl\multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\oled_driver.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 8
[Thu Sep  9 20:49:29 2021] Launched synth_1...
Run output will be captured here: d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_3_project/multi_sha256d_axi_ip_intr_v2_3_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml' ignored by IP packager.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_3_project/multi_sha256d_axi_ip_intr_v2_3_project.runs/synth_1

set_property previous_version_for_upgrade {xilinx.com:user:multi_sha256d_axi_ip_intr:1.0 xilinx.com:user:multi_sha256d_axi_ip_intr:1.1 xilinx.com:user:multi_sha256d_axi_ip_intr:1.2 xilinx.com:user:multi_sha256d_axi_ip_intr:1.3 xilinx.com:user:multi_sha256d_axi_ip_intr:1.4 xilinx.com:user:multi_sha256d_axi_ip_intr:1.5 xilinx.com:user:multi_sha256d_axi_ip_intr:1.6 xilinx.com:user:multi_sha256d_axi_ip_intr:1.7 xilinx.com:user:multi_sha256d_axi_ip_intr:1.8 xilinx.com:user:multi_sha256d_axi_ip_intr:1.9 xilinx.com:user:multi_sha256d_axi_ip_intr:1.10 xilinx.com:user:multi_sha256d_axi_ip_intr:1.11 xilinx.com:user:multi_sha256d_axi_ip_intr:1.12 xilinx.com:user:multi_sha256d_axi_ip_intr:1.13 xilinx.com:user:multi_sha256d_axi_ip_intr:1.14 xilinx.com:user:multi_sha256d_axi_ip_intr:1.15 xilinx.com:user:multi_sha256d_axi_ip_intr:1.16 xilinx.com:user:multi_sha256d_axi_ip_intr:1.17 xilinx.com:user:multi_sha256d_axi_ip_intr:1.21 xilinx.com:user:multi_sha256d_axi_ip_intr:1.22 xilinx.com:user:multi_sha256d_axi_ip_intr:1.23 xilinx.com:user:multi_sha256d_axi_ip_intr:1.24 xilinx.com:user:multi_sha256d_axi_ip_intr:2.0 xilinx.com:user:multi_sha256d_axi_ip_intr:2.1 xilinx.com:user:multi_sha256d_axi_ip_intr:2.2 xilinx.com:user:multi_sha256d_axi_ip_intr:2.3} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'
current_project sha256d_final
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
report_ip_status -name ip_status
current_project sha256d_final(2)
current_project sha256d_final
upgrade_ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.4 [get_ips  design_1_multi_sha256d_axi_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_multi_sha256d_axi_ip_0_1 from multi_sha256d_axi_ip_intr_v1.0 2.3 to multi_sha256d_axi_ip_intr_v1.0 2.4
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_multi_sha256d_axi_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block multi_sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.512 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_multi_sha256d_axi_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 1705.806 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_multi_sha256d_axi_ip_0_1_synth_1 -jobs 8
[Thu Sep  9 20:51:18 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  9 20:51:52 2021] Launched design_1_multi_sha256d_axi_ip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_multi_sha256d_axi_ip_0_1_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 20:51:52 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
current_project sha256d_final(2)
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 2959.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.855 ; gain = 2.426
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.855 ; gain = 2.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3385.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3510.012 ; gain = 550.500
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3604.664 ; gain = 89.410
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name multi_sha256d_axi_ip_intr_v2_4_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_4_project d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v2_4_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3669.031 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3669.031 ; gain = 0.000
update_compile_order -fileset sources_1
current_project sha256d_final
reset_run impl_1
launch_runs impl_1 -jobs 8
[Thu Sep  9 21:14:17 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  9 21:23:52 2021] Launched synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 21:23:52 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
current_project multi_sha256d_axi_ip_intr_v2_4_project
current_project sha256d_final
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.506 . Memory (MB): peak = 3712.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3712.730 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3712.730 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3712.730 ; gain = 18.055
open_report: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3738.332 ; gain = 25.602
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
write_hw_platform -fixed -include_bit -force -file D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3960.461 ; gain = 186.379
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\sha256.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\multi_sha256d.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\ip_repo\multi_sha256d_axi_ip_intr_1.0\src\sha256d.vhd:]
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
set_property strategy Performance_Explore [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep  9 21:50:22 2021] Launched synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Thu Sep  9 21:50:23 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
close_design
current_project multi_sha256d_axi_ip_intr_v2_4_project
close_project
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.SHA256D_INST_N {4}] [get_bd_cells multi_sha256d_axi_ip_0]
endgroup
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]
undo
INFO: [Common 17-17] undo 'set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.SHA256D_INST_N {4}] [get_bd_cells multi_sha256d_axi_ip_0]'
INFO: [Common 17-17] undo 'startgroup'
close_bd_design [get_bd_designs design_1]
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3971.191 ; gain = 0.000
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:multi_sha256d_axi_ip_intr:2.4 - multi_sha256d_axi_ip_0
Successfully read diagram <design_1> from block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
endgroup
