

================================================================
== Vivado HLS Report for 'shift_reg_sreset'
================================================================
* Date:           Thu Apr  8 07:05:21 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.248 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     96|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|     185|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     185|    204|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |select_ln12_10_fu_224_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln12_11_fu_238_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln12_1_fu_62_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln12_2_fu_80_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln12_3_fu_98_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln12_4_fu_116_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_5_fu_134_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_6_fu_152_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_7_fu_170_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_8_fu_188_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_9_fu_206_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_fu_50_p3      |  select  |      0|  0|   8|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  96|          12|          12|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_return_0   |   9|          2|    8|         16|
    |ap_return_1   |   9|          2|    8|         16|
    |ap_return_10  |   9|          2|    8|         16|
    |ap_return_11  |   9|          2|    8|         16|
    |ap_return_2   |   9|          2|    8|         16|
    |ap_return_3   |   9|          2|    8|         16|
    |ap_return_4   |   9|          2|    8|         16|
    |ap_return_5   |   9|          2|    8|         16|
    |ap_return_6   |   9|          2|    8|         16|
    |ap_return_7   |   9|          2|    8|         16|
    |ap_return_8   |   9|          2|    8|         16|
    |ap_return_9   |   9|          2|    8|         16|
    +--------------+----+-----------+-----+-----------+
    |Total         | 108|         24|   96|        192|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_return_0_preg   |  8|   0|    8|          0|
    |ap_return_10_preg  |  8|   0|    8|          0|
    |ap_return_11_preg  |  8|   0|    8|          0|
    |ap_return_1_preg   |  8|   0|    8|          0|
    |ap_return_2_preg   |  8|   0|    8|          0|
    |ap_return_3_preg   |  8|   0|    8|          0|
    |ap_return_4_preg   |  8|   0|    8|          0|
    |ap_return_5_preg   |  8|   0|    8|          0|
    |ap_return_6_preg   |  8|   0|    8|          0|
    |ap_return_7_preg   |  8|   0|    8|          0|
    |ap_return_8_preg   |  8|   0|    8|          0|
    |ap_return_9_preg   |  8|   0|    8|          0|
    |regs_8_0           |  8|   0|    8|          0|
    |regs_8_1           |  8|   0|    8|          0|
    |regs_8_10          |  8|   0|    8|          0|
    |regs_8_2           |  8|   0|    8|          0|
    |regs_8_3           |  8|   0|    8|          0|
    |regs_8_4           |  8|   0|    8|          0|
    |regs_8_5           |  8|   0|    8|          0|
    |regs_8_6           |  8|   0|    8|          0|
    |regs_8_7           |  8|   0|    8|          0|
    |regs_8_8           |  8|   0|    8|          0|
    |regs_8_9           |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |185|   0|  185|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_start      |  in |    1| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_done       | out |    1| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_idle       | out |    1| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_ready      | out |    1| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_0   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_1   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_2   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_3   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_4   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_5   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_6   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_7   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_8   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_9   | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_10  | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|ap_return_11  | out |    8| ap_ctrl_hs | shift_reg_sreset | return value |
|din           |  in |    8|   ap_none  |        din       |    scalar    |
|srst          |  in |    1|   ap_none  |       srst       |    scalar    |
+--------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%srst_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %srst)" [Shift_Register/shift_reg_sreset.cpp:3]   --->   Operation 2 'read' 'srst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din)" [Shift_Register/shift_reg_sreset.cpp:3]   --->   Operation 3 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%regs_8_10_load = load i8* @regs_8_10, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 4 'load' 'regs_8_10_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.24ns)   --->   "%select_ln12 = select i1 %srst_read, i8 0, i8 %regs_8_10_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 5 'select' 'select_ln12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%regs_8_9_load = load i8* @regs_8_9, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 6 'load' 'regs_8_9_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.24ns)   --->   "%select_ln12_1 = select i1 %srst_read, i8 0, i8 %regs_8_9_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 7 'select' 'select_ln12_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i8 %select_ln12_1, i8* @regs_8_10, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%regs_8_8_load = load i8* @regs_8_8, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 9 'load' 'regs_8_8_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.24ns)   --->   "%select_ln12_2 = select i1 %srst_read, i8 0, i8 %regs_8_8_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 10 'select' 'select_ln12_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i8 %select_ln12_2, i8* @regs_8_9, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%regs_8_7_load = load i8* @regs_8_7, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 12 'load' 'regs_8_7_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.24ns)   --->   "%select_ln12_3 = select i1 %srst_read, i8 0, i8 %regs_8_7_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 13 'select' 'select_ln12_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i8 %select_ln12_3, i8* @regs_8_8, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%regs_8_6_load = load i8* @regs_8_6, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 15 'load' 'regs_8_6_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.24ns)   --->   "%select_ln12_4 = select i1 %srst_read, i8 0, i8 %regs_8_6_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 16 'select' 'select_ln12_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i8 %select_ln12_4, i8* @regs_8_7, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%regs_8_5_load = load i8* @regs_8_5, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 18 'load' 'regs_8_5_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.24ns)   --->   "%select_ln12_5 = select i1 %srst_read, i8 0, i8 %regs_8_5_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 19 'select' 'select_ln12_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "store i8 %select_ln12_5, i8* @regs_8_6, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 20 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%regs_8_4_load = load i8* @regs_8_4, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 21 'load' 'regs_8_4_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.24ns)   --->   "%select_ln12_6 = select i1 %srst_read, i8 0, i8 %regs_8_4_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 22 'select' 'select_ln12_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i8 %select_ln12_6, i8* @regs_8_5, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%regs_8_3_load = load i8* @regs_8_3, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 24 'load' 'regs_8_3_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.24ns)   --->   "%select_ln12_7 = select i1 %srst_read, i8 0, i8 %regs_8_3_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 25 'select' 'select_ln12_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i8 %select_ln12_7, i8* @regs_8_4, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%regs_8_2_load = load i8* @regs_8_2, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 27 'load' 'regs_8_2_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.24ns)   --->   "%select_ln12_8 = select i1 %srst_read, i8 0, i8 %regs_8_2_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 28 'select' 'select_ln12_8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i8 %select_ln12_8, i8* @regs_8_3, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regs_8_1_load = load i8* @regs_8_1, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 30 'load' 'regs_8_1_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.24ns)   --->   "%select_ln12_9 = select i1 %srst_read, i8 0, i8 %regs_8_1_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 31 'select' 'select_ln12_9' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "store i8 %select_ln12_9, i8* @regs_8_2, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regs_8_0_load = load i8* @regs_8_0, align 1" [Shift_Register/shift_reg_sreset.cpp:18]   --->   Operation 33 'load' 'regs_8_0_load' <Predicate = (!srst_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln12_10 = select i1 %srst_read, i8 0, i8 %regs_8_0_load" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 34 'select' 'select_ln12_10' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i8 %select_ln12_10, i8* @regs_8_1, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.24ns)   --->   "%select_ln12_11 = select i1 %srst_read, i8 0, i8 %din_read" [Shift_Register/shift_reg_sreset.cpp:12]   --->   Operation 36 'select' 'select_ln12_11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i8 %select_ln12_11, i8* @regs_8_0, align 1" [Shift_Register/shift_reg_sreset.cpp:13]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %select_ln12_11, 0" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 38 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %select_ln12_10, 1" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 39 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %select_ln12_9, 2" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 40 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %select_ln12_8, 3" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 41 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %select_ln12_7, 4" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 42 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %select_ln12_6, 5" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 43 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %select_ln12_5, 6" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 44 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %select_ln12_4, 7" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 45 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %select_ln12_3, 8" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 46 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %select_ln12_2, 9" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 47 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %select_ln12_1, 10" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 48 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %select_ln12, 11" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 49 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [Shift_Register/shift_reg_sreset.cpp:27]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_8_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ regs_8_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
srst_read      (read       ) [ 01]
din_read       (read       ) [ 00]
regs_8_10_load (load       ) [ 00]
select_ln12    (select     ) [ 00]
regs_8_9_load  (load       ) [ 00]
select_ln12_1  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_8_load  (load       ) [ 00]
select_ln12_2  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_7_load  (load       ) [ 00]
select_ln12_3  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_6_load  (load       ) [ 00]
select_ln12_4  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_5_load  (load       ) [ 00]
select_ln12_5  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_4_load  (load       ) [ 00]
select_ln12_6  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_3_load  (load       ) [ 00]
select_ln12_7  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_2_load  (load       ) [ 00]
select_ln12_8  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_1_load  (load       ) [ 00]
select_ln12_9  (select     ) [ 00]
store_ln13     (store      ) [ 00]
regs_8_0_load  (load       ) [ 00]
select_ln12_10 (select     ) [ 00]
store_ln13     (store      ) [ 00]
select_ln12_11 (select     ) [ 00]
store_ln13     (store      ) [ 00]
mrv            (insertvalue) [ 00]
mrv_1          (insertvalue) [ 00]
mrv_2          (insertvalue) [ 00]
mrv_3          (insertvalue) [ 00]
mrv_4          (insertvalue) [ 00]
mrv_5          (insertvalue) [ 00]
mrv_6          (insertvalue) [ 00]
mrv_7          (insertvalue) [ 00]
mrv_8          (insertvalue) [ 00]
mrv_9          (insertvalue) [ 00]
mrv_10         (insertvalue) [ 00]
mrv_s          (insertvalue) [ 00]
ret_ln27       (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srst"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regs_8_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_8_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regs_8_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regs_8_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regs_8_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regs_8_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regs_8_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regs_8_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regs_8_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regs_8_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regs_8_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_8_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="srst_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srst_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="din_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="regs_8_10_load_load_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_10_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="select_ln12_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="regs_8_9_load_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_9_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln12_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln13_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="regs_8_8_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_8_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="select_ln12_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln13_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="regs_8_7_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_7_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="select_ln12_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln13_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="regs_8_6_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_6_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln12_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln13_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="regs_8_5_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_5_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln12_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln13_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="regs_8_4_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_4_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln12_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln13_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="regs_8_3_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_3_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln12_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_7/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln13_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="regs_8_2_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_2_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln12_8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln13_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="regs_8_1_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_1_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln12_9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_9/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln13_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="regs_8_0_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_8_0_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln12_10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_10/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln13_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln12_11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_11/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln13_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mrv_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="96" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mrv_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="96" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mrv_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="96" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mrv_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="96" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="96" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="96" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="96" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="96" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="96" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mrv_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="96" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mrv_10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="96" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mrv_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="96" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="28" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="34" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="46" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="34" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="34" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="76" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="34" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="34" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="34" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="34" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="34" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="34" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="34" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="34" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="34" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="40" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="238" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="224" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="206" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="188" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="170" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="152" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="134" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="116" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="98" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="80" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="62" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="50" pin="3"/><net_sink comp="318" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regs_8_10 | {1 }
	Port: regs_8_9 | {1 }
	Port: regs_8_8 | {1 }
	Port: regs_8_7 | {1 }
	Port: regs_8_6 | {1 }
	Port: regs_8_5 | {1 }
	Port: regs_8_4 | {1 }
	Port: regs_8_3 | {1 }
	Port: regs_8_2 | {1 }
	Port: regs_8_1 | {1 }
	Port: regs_8_0 | {1 }
 - Input state : 
	Port: shift_reg_sreset : din | {1 }
	Port: shift_reg_sreset : srst | {1 }
	Port: shift_reg_sreset : regs_8_10 | {1 }
	Port: shift_reg_sreset : regs_8_9 | {1 }
	Port: shift_reg_sreset : regs_8_8 | {1 }
	Port: shift_reg_sreset : regs_8_7 | {1 }
	Port: shift_reg_sreset : regs_8_6 | {1 }
	Port: shift_reg_sreset : regs_8_5 | {1 }
	Port: shift_reg_sreset : regs_8_4 | {1 }
	Port: shift_reg_sreset : regs_8_3 | {1 }
	Port: shift_reg_sreset : regs_8_2 | {1 }
	Port: shift_reg_sreset : regs_8_1 | {1 }
	Port: shift_reg_sreset : regs_8_0 | {1 }
  - Chain level:
	State 1
		select_ln12 : 1
		select_ln12_1 : 1
		store_ln13 : 2
		select_ln12_2 : 1
		store_ln13 : 2
		select_ln12_3 : 1
		store_ln13 : 2
		select_ln12_4 : 1
		store_ln13 : 2
		select_ln12_5 : 1
		store_ln13 : 2
		select_ln12_6 : 1
		store_ln13 : 2
		select_ln12_7 : 1
		store_ln13 : 2
		select_ln12_8 : 1
		store_ln13 : 2
		select_ln12_9 : 1
		store_ln13 : 2
		select_ln12_10 : 1
		store_ln13 : 2
		store_ln13 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_s : 12
		ret_ln27 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   select_ln12_fu_50   |    0    |    8    |
|          |  select_ln12_1_fu_62  |    0    |    8    |
|          |  select_ln12_2_fu_80  |    0    |    8    |
|          |  select_ln12_3_fu_98  |    0    |    8    |
|          |  select_ln12_4_fu_116 |    0    |    8    |
|  select  |  select_ln12_5_fu_134 |    0    |    8    |
|          |  select_ln12_6_fu_152 |    0    |    8    |
|          |  select_ln12_7_fu_170 |    0    |    8    |
|          |  select_ln12_8_fu_188 |    0    |    8    |
|          |  select_ln12_9_fu_206 |    0    |    8    |
|          | select_ln12_10_fu_224 |    0    |    8    |
|          | select_ln12_11_fu_238 |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   |  srst_read_read_fu_34 |    0    |    0    |
|          |  din_read_read_fu_40  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       mrv_fu_252      |    0    |    0    |
|          |      mrv_1_fu_258     |    0    |    0    |
|          |      mrv_2_fu_264     |    0    |    0    |
|          |      mrv_3_fu_270     |    0    |    0    |
|          |      mrv_4_fu_276     |    0    |    0    |
|insertvalue|      mrv_5_fu_282     |    0    |    0    |
|          |      mrv_6_fu_288     |    0    |    0    |
|          |      mrv_7_fu_294     |    0    |    0    |
|          |      mrv_8_fu_300     |    0    |    0    |
|          |      mrv_9_fu_306     |    0    |    0    |
|          |     mrv_10_fu_312     |    0    |    0    |
|          |      mrv_s_fu_318     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    96   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   96   |
+-----------+--------+--------+
