(pcb E:\sharpX1\X1_CZ_VO_20PX_CPLD\X1_CZ_VO20PX_CPLD.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  218024 -103034  265024 -103034  265024 -233034  128024 -233034
            128024 -103034  160024 -103034  160024 -93034.5  218024 -93034.5
            218024 -103034)
    )
    (via "Via[0-1]_900:600_um" "Via[0-1]_1100:700_um" "Via[0-1]_1200:700_um" "Via[0-1]_2000:1000_um")
    (rule
      (width 300)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
      (place R2 239014 -159804 front 270 (PN 10K))
      (place R403 224346 -202933 front 0 (PN 10K))
      (place R401 239243 -191491 front 0 (PN 5K6))
      (place R400 259944 -206845 front 180 (PN 22K))
      (place R5 205473 -182994 front 180 (PN 180R))
      (place R1 253149 -133744 front 90 (PN 10K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP10 231559 -182093 front 90 (PN Jumper))
      (place JP4 171158 -141186 front 270 (PN Jumper))
      (place JP1 133248 -207188 front 0 (PN Jumper))
      (place JP7 255892 -170866 front 180 (PN Jumper))
      (place JP6 256222 -158382 front 0 (PN Jumper))
      (place JP5 186106 -141148 front 270 (PN Jumper))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (place VHD9INV_1 233045 -195186 front 0 (PN CONN_01x01))
      (place TRIGGER1 233045 -189382 front 0 (PN CONN_01x01))
      (place BMC1 224346 -188379 front 0 (PN CONN_01x01))
      (place 1BIT1 220536 -197307 front 0 (PN CONN_01x01))
      (place SIOWR1 194577 -160033 front 0 (PN CONN_01x01))
      (place SIOSEL1 181686 -134747 front 0 (PN CONN_01x01))
      (place SIORD1 194640 -154788 front 0 (PN CONN_01x01))
      (place SIOCLK1 194640 -148844 front 0 (PN CONN_01x01))
      (place M1_F1 189522 -183121 front 0 (PN CONN_01x01))
      (place M1 205092 -187198 front 0 (PN CONN_01x01))
      (place IRQ_TX1 216980 -140538 front 0 (PN CONN_01x01))
      (place IRQ_RX_L1 155130 -122479 front 0 (PN CONN_01x01))
      (place IRQ_RX1 151257 -122301 front 0 (PN CONN_01x01))
      (place IACK1 205486 -140856 front 0 (PN CONN_01x01))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place JP9 220510 -188328 front 0 (PN Jumper_3_Open))
      (place JP8 229172 -194691 front 180 (PN Jumper_3_Open))
      (place JP3 185496 -167717 front 270 (PN Jumper_3_Open))
      (place JP2 174117 -167742 front 270 (PN Jumper_3_Open))
    )
    (component "Package_DIP:DIP-14_W10.16mm_LongPads"
      (place IC11 241236 -185864 front 90 (PN 4013))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place IC10 241605 -202921 front 90 (PN 4538))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C401 255041 -191580 front 0 (PN 2.2nF))
      (place C400 249872 -210566 front 0 (PN 390pF))
      (place C23 259855 -181051 front 270 (PN 100nF))
      (place C22 238379 -194882 front 270 (PN 100nF))
      (place C3 151079 -218516 front 180 (PN 100nF))
      (place C2 145999 -198603 front 0 (PN 100nF))
      (place C21 251396 -220574 front 270 (PN 100nF))
      (place C60 193218 -186436 front 270 (PN 330pF))
      (place C15 145555 -111201 front 270 (PN 100nF))
      (place C13 151333 -127368 front 270 (PN 100nF))
      (place C12 154330 -144869 front 270 (PN 100nF))
      (place C11 215494 -168021 front 0 (PN 100nF))
      (place C10 215900 -155537 front 0 (PN 100nF))
      (place C18 245974 -105346 front 180 (PN 100nF))
      (place C206 234378 -207505 front 0 (PN 680pF))
      (place C205 228308 -218288 front 270 (PN 1nF))
      (place C204 224320 -218402 front 90 (PN 47nF))
      (place C17 259690 -149758 front 90 (PN 100nF))
      (place C14 152082 -152590 front 180 (PN 100nF))
    )
    (component "Inductor_THT:L_Axial_L5.3mm_D2.2mm_P10.16mm_Horizontal_Vishay_IM-1"
      (place L1 227724 -231356 front 0 (PN L))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Vertical
      (place DEBUG2 177940 -120917 front 90 (PN CONN_01x16))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical
      (place DEBUG1 201041 -111049 front 90 (PN CONN_01x15))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Y1 143700 -189509 front 0 (PN 16Mhz))
      (place Y2 142558 -210122 front 0 (PN 16Mhz))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J3 213639 -222606 front 0 (PN DB15_Female_MountingHoles))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN3 215036 -217145 front 180 (PN 8x4K7))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R106 207124 -214363 front 90 (PN 220R))
      (place R105 197574 -213970 front 90 (PN 220R))
      (place R104 194729 -214503 front 90 (PN 220R))
      (place R103 209715 -214274 front 90 (PN 220R))
      (place R232 183312 -214986 front 0 (PN 220R))
      (place R225 239547 -218630 front 0 (PN 1M))
      (place R223 232753 -210160 front 0 (PN 22K))
      (place R102 179705 -199339 front 180 (PN 10K))
      (place R231 212471 -206692 front 270 (PN 220R))
      (place R224 238023 -212534 front 0 (PN 22K))
      (place R222 227228 -212636 front 0 (PN 10K))
      (place R221 221577 -210350 front 0 (PN 4K7))
      (place R220 225539 -220955 front 270 (PN 100K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R110 156845 -191224 front 0 (PN 10K))
      (place R200 155537 -211531 front 0 (PN 10K))
      (place R230 181127 -229959 front 180 (PN 680K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (place J2 163258 -230353 front 270 (PN CONN_01x05))
      (place J1 133286 -175806 front 0 (PN CONN_01x05))
    )
    (component "Package_DIP:DIP-28_W7.62mm"
      (place IC100 166370 -194564 front 270 (PN "ATmega328P-PU"))
      (place IC101 166040 -214732 front 270 (PN "ATmega328P-PU"))
    )
    (component "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (place D4 172542 -210287 front 0 (PN 1N4148))
      (place D3 180365 -213716 front 180 (PN 1N4148))
    )
    (component Resistor_THT:R_Array_SIP7
      (place D2 194767 -203670 front 0 (PN DAP601))
      (place D1 194729 -200266 front 0 (PN DAN601))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C202 143954 -206007 front 180 (PN 22pF))
      (place C201 146304 -206108 front 0 (PN 22pF))
      (place C203 184912 -218834 front 0 (PN 100nF))
      (place C111 138671 -186817 front 270 (PN 22pF))
      (place C110 153657 -186614 front 270 (PN 22pF))
      (place C222 172072 -216941 front 270 (PN 100nF))
    )
    (component Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (place C36 255956 -221374 front 0 (PN 100u/16V))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 134277 -154673 front 270 (PN CXO_DIP8))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place IC3 154813 -134683 front 90 (PN 74LS245))
      (place IC5 148882 -119024 front 90 (PN 74LS541))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place IC7 256235 -144158 front 270 (PN 74LS02))
      (place IC102 232715 -222898 front 90 (PN 4069))
      (place IC4 146075 -155842 front 0 (PN 74LS393))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place SW1 257492 -108877 front 0 (PN CONN_02x04))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place IC2 157950 -159664 front 90 (PN 8251))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (place C35 257124 -141160 front 90 (PN 100u/16V))
      (place C32 135712 -225501 front 270 (PN 100u/16V))
      (place C31 134163 -125755 front 0 (PN 100u/16V))
    )
    (component "msx cartridge:X1_IO"
      (place BUS_0 192786 -98869.5 front 180 (PN BUS_X1))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J4 249301 -158026 front 0 (PN "AVR-JTAG-10"))
      (place SW2 134290 -108039 front 0 (PN CONN_02x05))
    )
    (component "Package_LCC:PLCC-84_THT-Socket"
      (place IC1 203175 -161354 front 90 (PN EMP7064_PLCC84))
    )
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place IC8 241160 -108509 front 0 (PN 74LS688))
    )
    (component "Package_TO_SOT_THT:TO-92S_own"
      (place Q2 179934 -201498 front 270 (PN "NPN (D637) or BC635"))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place IC120 174727 -218504 front 0 (PN LM1881))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place SW3 145974 -177343 front 90 (PN CONN_02x08))
    )
    (component Resistor_THT:R_Array_SIP6
      (place RN2 158940 -122352 front 0 (PN 4K7x5))
    )
    (component Resistor_THT:R_Array_SIP5
      (place RN1 253365 -107594 front 270 (PN 4K7x4))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
      (outline (path signal 50  13750 1850  -1050 1850))
      (outline (path signal 50  13750 -1850  13750 1850))
      (outline (path signal 50  -1050 -1850  13750 -1850))
      (outline (path signal 50  -1050 1850  -1050 -1850))
      (outline (path signal 120  11660 0  10970 0))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 120  10970 1720  1730 1720))
      (outline (path signal 120  10970 -1720  10970 1720))
      (outline (path signal 120  1730 -1720  10970 -1720))
      (outline (path signal 120  1730 1720  1730 -1720))
      (outline (path signal 100  12700 0  10850 0))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  10850 1600  1850 1600))
      (outline (path signal 100  10850 -1600  10850 1600))
      (outline (path signal 100  1850 -1600  10850 -1600))
      (outline (path signal 100  1850 1600  1850 -1600))
      (pin Oval[A]Pad_1600x1600_um 2 12700 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W10.16mm_LongPads"
      (outline (path signal 50  11650 1550  -1500 1550))
      (outline (path signal 50  11650 -16800  11650 1550))
      (outline (path signal 50  -1500 -16800  11650 -16800))
      (outline (path signal 50  -1500 1550  -1500 -16800))
      (outline (path signal 120  8315 1330  6080 1330))
      (outline (path signal 120  8315 -16570  8315 1330))
      (outline (path signal 120  1845 -16570  8315 -16570))
      (outline (path signal 120  1845 1330  1845 -16570))
      (outline (path signal 120  4080 1330  1845 1330))
      (outline (path signal 100  1905 270  2905 1270))
      (outline (path signal 100  1905 -16510  1905 270))
      (outline (path signal 100  8255 -16510  1905 -16510))
      (outline (path signal 100  8255 1270  8255 -16510))
      (outline (path signal 100  2905 1270  8255 1270))
      (pin Oval[A]Pad_2400x1600_um 14 10160 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 10160 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 10160 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 10160 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 10160 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 10160 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 10160 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -19170  9060 1390))
      (outline (path signal 120  -1440 -19170  9060 -19170))
      (outline (path signal 120  -1440 1390  -1440 -19170))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Inductor_THT:L_Axial_L5.3mm_D2.2mm_P10.16mm_Horizontal_Vishay_IM-1"
      (outline (path signal 50  11210 1350  -1050 1350))
      (outline (path signal 50  11210 -1350  11210 1350))
      (outline (path signal 50  -1050 -1350  11210 -1350))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 120  9120 0  7850 0))
      (outline (path signal 120  1040 0  2310 0))
      (outline (path signal 120  7850 1220  2310 1220))
      (outline (path signal 120  7850 -1220  7850 1220))
      (outline (path signal 120  2310 -1220  7850 -1220))
      (outline (path signal 120  2310 1220  2310 -1220))
      (outline (path signal 100  10160 0  7730 0))
      (outline (path signal 100  0 0  2430 0))
      (outline (path signal 100  7730 1100  2430 1100))
      (outline (path signal 100  7730 -1100  7730 1100))
      (outline (path signal 100  2430 -1100  7730 -1100))
      (outline (path signal 100  2430 1100  2430 -1100))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -39900  1800 1800))
      (outline (path signal 50  -1800 -39900  1800 -39900))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  -1330 -39430  1330 -39430))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -39370  -1270 635))
      (outline (path signal 100  1270 -39370  -1270 -39370))
      (outline (path signal 100  1270 1270  1270 -39370))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -37350  1800 1800))
      (outline (path signal 50  -1800 -37350  1800 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  1330 -36890))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -36830  -1270 635))
      (outline (path signal 100  1270 -36830  -1270 -36830))
      (outline (path signal 100  1270 1270  1270 -36830))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 50  10450 2350  -29800 2350))
      (outline (path signal 50  10450 -17650  10450 2350))
      (outline (path signal 50  -29800 -17650  10450 -17650))
      (outline (path signal 50  -29800 2350  -29800 -17650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  9965 1860  9965 -10480))
      (outline (path signal 120  -29355 1860  9965 1860))
      (outline (path signal 120  -29355 -10480  -29355 1860))
      (outline (path signal 100  8555 -10540  8555 -1420))
      (outline (path signal 100  5355 -10540  5355 -1420))
      (outline (path signal 100  -24745 -10540  -24745 -1420))
      (outline (path signal 100  -27945 -10540  -27945 -1420))
      (outline (path signal 100  9455 -10940  4455 -10940))
      (outline (path signal 100  9455 -15940  9455 -10940))
      (outline (path signal 100  4455 -15940  9455 -15940))
      (outline (path signal 100  4455 -10940  4455 -15940))
      (outline (path signal 100  -23845 -10940  -28845 -10940))
      (outline (path signal 100  -23845 -15940  -23845 -10940))
      (outline (path signal 100  -28845 -15940  -23845 -15940))
      (outline (path signal 100  -28845 -10940  -28845 -15940))
      (outline (path signal 100  2605 -10940  -21995 -10940))
      (outline (path signal 100  2605 -17110  2605 -10940))
      (outline (path signal 100  -21995 -17110  2605 -17110))
      (outline (path signal 100  -21995 -10940  -21995 -17110))
      (outline (path signal 100  9905 -10540  -29295 -10540))
      (outline (path signal 100  9905 -10940  9905 -10540))
      (outline (path signal 100  -29295 -10940  9905 -10940))
      (outline (path signal 100  -29295 -10540  -29295 -10940))
      (outline (path signal 100  9905 1800  -29295 1800))
      (outline (path signal 100  9905 -10540  9905 1800))
      (outline (path signal 100  -29295 -10540  9905 -10540))
      (outline (path signal 100  -29295 1800  -29295 -10540))
      (pin Round[A]Pad_4000_um 0 6955 -1420)
      (pin Round[A]Pad_4000_um 0@1 -26345 -1420)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -11430  -1270 635))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  1270 1270  1270 -11430))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -34550  8700 1550))
      (outline (path signal 50  -1100 -34550  8700 -34550))
      (outline (path signal 50  -1100 1550  -1100 -34550))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -34350  6460 1330))
      (outline (path signal 120  1160 -34350  6460 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -34290  635 270))
      (outline (path signal 100  6985 -34290  635 -34290))
      (outline (path signal 100  6985 1270  6985 -34290))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (outline (path signal 50  8770 1600  -1150 1600))
      (outline (path signal 50  8770 -1600  8770 1600))
      (outline (path signal 50  -1150 -1600  8770 -1600))
      (outline (path signal 50  -1150 1600  -1150 -1600))
      (outline (path signal 120  1870 1470  1870 -1470))
      (outline (path signal 120  2110 1470  2110 -1470))
      (outline (path signal 120  1990 1470  1990 -1470))
      (outline (path signal 120  6530 -1470  6530 -1140))
      (outline (path signal 120  1090 -1470  6530 -1470))
      (outline (path signal 120  1090 -1140  1090 -1470))
      (outline (path signal 120  6530 1470  6530 1140))
      (outline (path signal 120  1090 1470  6530 1470))
      (outline (path signal 120  1090 1140  1090 1470))
      (outline (path signal 100  1890 1350  1890 -1350))
      (outline (path signal 100  2090 1350  2090 -1350))
      (outline (path signal 100  1990 1350  1990 -1350))
      (outline (path signal 100  7620 0  6410 0))
      (outline (path signal 100  0 0  1210 0))
      (outline (path signal 100  6410 1350  1210 1350))
      (outline (path signal 100  6410 -1350  6410 1350))
      (outline (path signal 100  1210 -1350  6410 -1350))
      (outline (path signal 100  1210 1350  1210 -1350))
      (pin Oval[A]Pad_1800x1800_um 2 7620 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP7
      (outline (path signal 50  16950 1650  -1700 1650))
      (outline (path signal 50  16950 -1650  16950 1650))
      (outline (path signal 50  -1700 -1650  16950 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  16680 1400  -1440 1400))
      (outline (path signal 120  16680 -1400  16680 1400))
      (outline (path signal 120  -1440 -1400  16680 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  16530 1250  -1290 1250))
      (outline (path signal 100  16530 -1250  16530 1250))
      (outline (path signal 100  -1290 -1250  16530 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 120  -2517.21 2550  -2517.21 1800))
      (outline (path signal 120  -2892.21 2175  -2142.21 2175))
      (outline (path signal 120  5091 441  5091 -441))
      (outline (path signal 120  5051 693  5051 -693))
      (outline (path signal 120  5011 877  5011 -877))
      (outline (path signal 120  4971 1028  4971 -1028))
      (outline (path signal 120  4931 1158  4931 -1158))
      (outline (path signal 120  4891 1275  4891 -1275))
      (outline (path signal 120  4851 1381  4851 -1381))
      (outline (path signal 120  4811 1478  4811 -1478))
      (outline (path signal 120  4771 1569  4771 -1569))
      (outline (path signal 120  4731 1654  4731 -1654))
      (outline (path signal 120  4691 1733  4691 -1733))
      (outline (path signal 120  4651 1809  4651 -1809))
      (outline (path signal 120  4611 1881  4611 -1881))
      (outline (path signal 120  4571 1949  4571 -1949))
      (outline (path signal 120  4531 2014  4531 -2014))
      (outline (path signal 120  4491 2077  4491 -2077))
      (outline (path signal 120  4451 2137  4451 -2137))
      (outline (path signal 120  4411 2195  4411 -2195))
      (outline (path signal 120  4371 2250  4371 -2250))
      (outline (path signal 120  4331 2304  4331 -2304))
      (outline (path signal 120  4291 2355  4291 -2355))
      (outline (path signal 120  4251 2405  4251 -2405))
      (outline (path signal 120  4211 2454  4211 -2454))
      (outline (path signal 120  4171 2500  4171 -2500))
      (outline (path signal 120  4131 2546  4131 -2546))
      (outline (path signal 120  4091 2589  4091 -2589))
      (outline (path signal 120  4051 2632  4051 -2632))
      (outline (path signal 120  4011 2673  4011 -2673))
      (outline (path signal 120  3971 2713  3971 -2713))
      (outline (path signal 120  3931 2752  3931 -2752))
      (outline (path signal 120  3891 2790  3891 -2790))
      (outline (path signal 120  3851 2827  3851 -2827))
      (outline (path signal 120  3811 2863  3811 -2863))
      (outline (path signal 120  3771 2898  3771 -2898))
      (outline (path signal 120  3731 2931  3731 -2931))
      (outline (path signal 120  3691 2964  3691 -2964))
      (outline (path signal 120  3651 2996  3651 -2996))
      (outline (path signal 120  3611 3028  3611 -3028))
      (outline (path signal 120  3571 3058  3571 -3058))
      (outline (path signal 120  3531 -1040  3531 -3088))
      (outline (path signal 120  3531 3088  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -3116))
      (outline (path signal 120  3491 3116  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -3144))
      (outline (path signal 120  3451 3144  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -3172))
      (outline (path signal 120  3411 3172  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -3198))
      (outline (path signal 120  3371 3198  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -3224))
      (outline (path signal 120  3331 3224  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -3249))
      (outline (path signal 120  3291 3249  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -3274))
      (outline (path signal 120  3251 3274  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -3297))
      (outline (path signal 120  3211 3297  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -3321))
      (outline (path signal 120  3171 3321  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -3343))
      (outline (path signal 120  3131 3343  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -3365))
      (outline (path signal 120  3091 3365  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -3386))
      (outline (path signal 120  3051 3386  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -3407))
      (outline (path signal 120  3011 3407  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -3427))
      (outline (path signal 120  2971 3427  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -3447))
      (outline (path signal 120  2931 3447  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -3466))
      (outline (path signal 120  2891 3466  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -3484))
      (outline (path signal 120  2851 3484  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -3502))
      (outline (path signal 120  2811 3502  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -3520))
      (outline (path signal 120  2771 3520  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -3536))
      (outline (path signal 120  2731 3536  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -3553))
      (outline (path signal 120  2691 3553  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -3568))
      (outline (path signal 120  2651 3568  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -3584))
      (outline (path signal 120  2611 3584  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -3598))
      (outline (path signal 120  2571 3598  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -3613))
      (outline (path signal 120  2531 3613  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -3626))
      (outline (path signal 120  2491 3626  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -3640))
      (outline (path signal 120  2451 3640  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -3653))
      (outline (path signal 120  2411 3653  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -3665))
      (outline (path signal 120  2371 3665  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -3677))
      (outline (path signal 120  2331 3677  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -3688))
      (outline (path signal 120  2291 3688  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -3699))
      (outline (path signal 120  2251 3699  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -3710))
      (outline (path signal 120  2211 3710  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3720))
      (outline (path signal 120  2171 3720  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -3729))
      (outline (path signal 120  2131 3729  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -3738))
      (outline (path signal 120  2091 3738  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -3747))
      (outline (path signal 120  2051 3747  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -3755))
      (outline (path signal 120  2011 3755  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -3763))
      (outline (path signal 120  1971 3763  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -3770))
      (outline (path signal 120  1930 3770  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -3777))
      (outline (path signal 120  1890 3777  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -3784))
      (outline (path signal 120  1850 3784  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -3790))
      (outline (path signal 120  1810 3790  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -3795))
      (outline (path signal 120  1770 3795  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -3801))
      (outline (path signal 120  1730 3801  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -3805))
      (outline (path signal 120  1690 3805  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -3810))
      (outline (path signal 120  1650 3810  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -3814))
      (outline (path signal 120  1610 3814  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -3817))
      (outline (path signal 120  1570 3817  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -3820))
      (outline (path signal 120  1530 3820  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -3823))
      (outline (path signal 120  1490 3823  1490 1040))
      (outline (path signal 120  1450 3825  1450 -3825))
      (outline (path signal 120  1410 3827  1410 -3827))
      (outline (path signal 120  1370 3829  1370 -3829))
      (outline (path signal 120  1330 3830  1330 -3830))
      (outline (path signal 120  1290 3830  1290 -3830))
      (outline (path signal 120  1250 3830  1250 -3830))
      (outline (path signal 100  -1586.23 2012.5  -1586.23 1262.5))
      (outline (path signal 100  -1961.23 1637.5  -1211.23 1637.5))
      (outline (path signal 50  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 120  5120 0  5040.78 -779.025  4806.37 -1526.16  4426.35 -2210.81
            3916.3 -2804.95  3297.09 -3284.25  2594.07 -3629.1  1836.03 -3825.37
            1053.99 -3865.03  279.975 -3746.46  -454.325 -3474.5  -1118.85 -3060.3
            -1686.39 -2520.81  -2133.72 -1878.12  -2442.52 -1158.54  -2600.14 -391.521
            -2600.14 391.521  -2442.52 1158.54  -2133.72 1878.12  -1686.39 2520.81
            -1118.85 3060.3  -454.325 3474.5  279.975 3746.46  1053.99 3865.03
            1836.03 3825.37  2594.07 3629.1  3297.09 3284.25  3916.3 2804.95
            4426.35 2210.81  4806.37 1526.16  5040.78 779.025  5120 0))
      (outline (path signal 100  5000 0  4918.05 -779.669  4675.8 -1525.26  4283.81 -2204.2
            3759.24 -2786.79  3125 -3247.59  2408.81 -3566.46  1641.98 -3729.46
            858.018 -3729.46  91.186 -3566.46  -625 -3247.59  -1259.24 -2786.79
            -1783.81 -2204.2  -2175.8 -1525.26  -2418.05 -779.669  -2500 0
            -2418.05 779.669  -2175.8 1525.26  -1783.81 2204.2  -1259.24 2786.79
            -625 3247.59  91.186 3566.46  858.018 3729.46  1641.98 3729.46
            2408.81 3566.46  3125 3247.59  3759.24 2786.79  4283.81 2204.2
            4675.8 1525.26  4918.05 779.669  5000 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 50  6750 0  6668.34 -829.134  6426.49 -1626.4  6033.75 -2361.17
            5505.2 -3005.2  4861.17 -3533.75  4126.4 -3926.49  3329.13 -4168.34
            2500 -4250  1670.87 -4168.34  873.595 -3926.49  138.827 -3533.75
            -505.204 -3005.2  -1033.75 -2361.17  -1426.49 -1626.4  -1668.34 -829.134
            -1750 0  -1668.34 829.134  -1426.49 1626.4  -1033.75 2361.17
            -505.204 3005.2  138.827 3533.75  873.595 3926.49  1670.87 4168.34
            2500 4250  3329.13 4168.34  4126.4 3926.49  4861.17 3533.75
            5505.2 3005.2  6033.75 2361.17  6426.49 1626.4  6668.34 829.134
            6750 0))
      (outline (path signal 120  6620 0  6540.84 -803.772  6306.38 -1576.66  5925.65 -2288.95
            5413.28 -2913.28  4788.95 -3425.66  4076.66 -3806.38  3303.77 -4040.84
            2500 -4120  1696.23 -4040.84  923.344 -3806.38  211.051 -3425.66
            -413.28 -2913.28  -925.655 -2288.95  -1306.38 -1576.66  -1540.84 -803.772
            -1620 0  -1540.84 803.772  -1306.38 1576.66  -925.655 2288.95
            -413.28 2913.28  211.051 3425.66  923.344 3806.38  1696.23 4040.84
            2500 4120  3303.77 4040.84  4076.66 3806.38  4788.95 3425.66
            5413.28 2913.28  5925.65 2288.95  6306.38 1576.66  6540.84 803.772
            6620 0))
      (outline (path signal 100  6500 0  6418.12 -805.194  6175.83 -1577.42  5783.05 -2285.07
            5255.87 -2899.17  4615.86 -3394.58  3889.22 -3751.01  3105.71 -3953.87
            2297.4 -3994.87  1497.39 -3872.31  738.423 -3591.22  51.576 -3163.1
            -535.032 -2605.49  -997.386 -1941.21  -1316.56 -1197.45  -1479.48 -404.673
            -1479.48 404.673  -1316.56 1197.45  -997.386 1941.21  -535.032 2605.49
            51.576 3163.1  738.423 3591.22  1497.39 3872.31  2297.4 3994.87
            3105.71 3953.87  3889.22 3751.01  4615.86 3394.58  5255.87 2899.17
            5783.05 2285.07  6175.83 1577.42  6418.12 805.194  6500 0))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "msx cartridge:X1_IO"
      (pin Rect[T]Pad_1500x11000_um A4 22860 127)
      (pin Rect[T]Pad_1500x11000_um A3 25400 127)
      (pin Rect[T]Pad_1500x11000_um A2 27940 127)
      (pin Rect[T]Pad_1500x11000_um A1 30480 127)
      (pin Rect[T]Pad_1500x11000_um A5 20320 127)
      (pin Rect[T]Pad_1500x11000_um A6 17780 127)
      (pin Rect[T]Pad_1500x11000_um A7 15240 127)
      (pin Rect[T]Pad_1500x11000_um A8 12700 127)
      (pin Rect[T]Pad_1500x11000_um A9 10160 127)
      (pin Rect[T]Pad_1500x11000_um A10 7620 127)
      (pin Rect[T]Pad_1500x11000_um A11 5080 127)
      (pin Rect[T]Pad_1500x11000_um A12 2540 127)
      (pin Rect[T]Pad_1500x11000_um A13 0 127)
      (pin Rect[T]Pad_1500x11000_um A14 -2540 127)
      (pin Rect[T]Pad_1500x11000_um A15 -5080 127)
      (pin Rect[T]Pad_1500x11000_um A16 -7620 127)
      (pin Rect[T]Pad_1500x11000_um A17 -10160 127)
      (pin Rect[T]Pad_1500x11000_um A18 -12700 127)
      (pin Rect[T]Pad_1500x11000_um A19 -15240 127)
      (pin Rect[T]Pad_1500x11000_um A20 -17780 127)
      (pin Rect[T]Pad_1500x11000_um A21 -20320 127)
      (pin Rect[T]Pad_1500x11000_um A22 -22860 127)
      (pin Rect[B]Pad_1500x11000_um B22 -22860 127)
      (pin Rect[B]Pad_1500x11000_um B21 -20320 127)
      (pin Rect[B]Pad_1500x11000_um B20 -17780 127)
      (pin Rect[B]Pad_1500x11000_um B19 -15240 127)
      (pin Rect[B]Pad_1500x11000_um B18 -12700 127)
      (pin Rect[B]Pad_1500x11000_um B17 -10160 127)
      (pin Rect[B]Pad_1500x11000_um B16 -7620 127)
      (pin Rect[B]Pad_1500x11000_um B15 -5080 127)
      (pin Rect[B]Pad_1500x11000_um B14 -2540 127)
      (pin Rect[B]Pad_1500x11000_um B13 0 127)
      (pin Rect[B]Pad_1500x11000_um B12 2540 127)
      (pin Rect[B]Pad_1500x11000_um B11 5080 127)
      (pin Rect[B]Pad_1500x11000_um B10 7620 127)
      (pin Rect[B]Pad_1500x11000_um B9 10160 127)
      (pin Rect[B]Pad_1500x11000_um B8 12700 127)
      (pin Rect[B]Pad_1500x11000_um B7 15240 127)
      (pin Rect[B]Pad_1500x11000_um B6 17780 127)
      (pin Rect[B]Pad_1500x11000_um B5 20320 127)
      (pin Rect[B]Pad_1500x11000_um B4 22860 127)
      (pin Rect[B]Pad_1500x11000_um B3 25400 127)
      (pin Rect[B]Pad_1500x11000_um B2 27940 127)
      (pin Rect[B]Pad_1500x11000_um B1 30480 127)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_LCC:PLCC-84_THT-Socket"
      (outline (path signal 120  18125 2870  1000 2870))
      (outline (path signal 120  18125 -33350  18125 2870))
      (outline (path signal 120  -18125 -33350  18125 -33350))
      (outline (path signal 120  -18125 1870  -18125 -33350))
      (outline (path signal 120  -17125 2870  -18125 1870))
      (outline (path signal 120  -1000 2870  -17125 2870))
      (outline (path signal 100  0 1770  500 2770))
      (outline (path signal 100  -500 2770  0 1770))
      (outline (path signal 100  15485 230  -15485 230))
      (outline (path signal 100  15485 -30710  15485 230))
      (outline (path signal 100  -15485 -30710  15485 -30710))
      (outline (path signal 100  -15485 230  -15485 -30710))
      (outline (path signal 50  18500 3260  -18500 3260))
      (outline (path signal 50  18500 -33740  18500 3260))
      (outline (path signal 50  -18500 -33740  18500 -33740))
      (outline (path signal 50  -18500 3260  -18500 -33740))
      (outline (path signal 100  18025 2770  -17025 2770))
      (outline (path signal 100  18025 -33250  18025 2770))
      (outline (path signal 100  -18025 -33250  18025 -33250))
      (outline (path signal 100  -18025 1770  -18025 -33250))
      (outline (path signal 100  -17025 2770  -18025 1770))
      (pin Round[A]Pad_1422.4_um 72 15240 -5080)
      (pin Round[A]Pad_1422.4_um 70 15240 -7620)
      (pin Round[A]Pad_1422.4_um 68 15240 -10160)
      (pin Round[A]Pad_1422.4_um 66 15240 -12700)
      (pin Round[A]Pad_1422.4_um 64 15240 -15240)
      (pin Round[A]Pad_1422.4_um 62 15240 -17780)
      (pin Round[A]Pad_1422.4_um 60 15240 -20320)
      (pin Round[A]Pad_1422.4_um 58 15240 -22860)
      (pin Round[A]Pad_1422.4_um 56 15240 -25400)
      (pin Round[A]Pad_1422.4_um 54 15240 -27940)
      (pin Round[A]Pad_1422.4_um 73 12700 -5080)
      (pin Round[A]Pad_1422.4_um 71 12700 -7620)
      (pin Round[A]Pad_1422.4_um 69 12700 -10160)
      (pin Round[A]Pad_1422.4_um 67 12700 -12700)
      (pin Round[A]Pad_1422.4_um 65 12700 -15240)
      (pin Round[A]Pad_1422.4_um 63 12700 -17780)
      (pin Round[A]Pad_1422.4_um 61 12700 -20320)
      (pin Round[A]Pad_1422.4_um 59 12700 -22860)
      (pin Round[A]Pad_1422.4_um 57 12700 -25400)
      (pin Round[A]Pad_1422.4_um 55 12700 -27940)
      (pin Round[A]Pad_1422.4_um 53 12700 -30480)
      (pin Round[A]Pad_1422.4_um 51 10160 -30480)
      (pin Round[A]Pad_1422.4_um 49 7620 -30480)
      (pin Round[A]Pad_1422.4_um 47 5080 -30480)
      (pin Round[A]Pad_1422.4_um 45 2540 -30480)
      (pin Round[A]Pad_1422.4_um 43 0 -30480)
      (pin Round[A]Pad_1422.4_um 41 -2540 -30480)
      (pin Round[A]Pad_1422.4_um 39 -5080 -30480)
      (pin Round[A]Pad_1422.4_um 37 -7620 -30480)
      (pin Round[A]Pad_1422.4_um 35 -10160 -30480)
      (pin Round[A]Pad_1422.4_um 33 -12700 -30480)
      (pin Round[A]Pad_1422.4_um 52 10160 -27940)
      (pin Round[A]Pad_1422.4_um 50 7620 -27940)
      (pin Round[A]Pad_1422.4_um 48 5080 -27940)
      (pin Round[A]Pad_1422.4_um 46 2540 -27940)
      (pin Round[A]Pad_1422.4_um 44 0 -27940)
      (pin Round[A]Pad_1422.4_um 42 -2540 -27940)
      (pin Round[A]Pad_1422.4_um 40 -5080 -27940)
      (pin Round[A]Pad_1422.4_um 38 -7620 -27940)
      (pin Round[A]Pad_1422.4_um 36 -10160 -27940)
      (pin Round[A]Pad_1422.4_um 34 -12700 -27940)
      (pin Round[A]Pad_1422.4_um 32 -15240 -27940)
      (pin Round[A]Pad_1422.4_um 30 -15240 -25400)
      (pin Round[A]Pad_1422.4_um 28 -15240 -22860)
      (pin Round[A]Pad_1422.4_um 26 -15240 -20320)
      (pin Round[A]Pad_1422.4_um 24 -15240 -17780)
      (pin Round[A]Pad_1422.4_um 22 -15240 -15240)
      (pin Round[A]Pad_1422.4_um 20 -15240 -12700)
      (pin Round[A]Pad_1422.4_um 18 -15240 -10160)
      (pin Round[A]Pad_1422.4_um 16 -15240 -7620)
      (pin Round[A]Pad_1422.4_um 14 -15240 -5080)
      (pin Round[A]Pad_1422.4_um 12 -15240 -2540)
      (pin Round[A]Pad_1422.4_um 31 -12700 -25400)
      (pin Round[A]Pad_1422.4_um 29 -12700 -22860)
      (pin Round[A]Pad_1422.4_um 27 -12700 -20320)
      (pin Round[A]Pad_1422.4_um 25 -12700 -17780)
      (pin Round[A]Pad_1422.4_um 23 -12700 -15240)
      (pin Round[A]Pad_1422.4_um 21 -12700 -12700)
      (pin Round[A]Pad_1422.4_um 19 -12700 -10160)
      (pin Round[A]Pad_1422.4_um 17 -12700 -7620)
      (pin Round[A]Pad_1422.4_um 15 -12700 -5080)
      (pin Round[A]Pad_1422.4_um 13 -12700 -2540)
      (pin Round[A]Pad_1422.4_um 75 12700 0)
      (pin Round[A]Pad_1422.4_um 77 10160 0)
      (pin Round[A]Pad_1422.4_um 79 7620 0)
      (pin Round[A]Pad_1422.4_um 81 5080 0)
      (pin Round[A]Pad_1422.4_um 83 2540 0)
      (pin Round[A]Pad_1422.4_um 11 -12700 0)
      (pin Round[A]Pad_1422.4_um 9 -10160 0)
      (pin Round[A]Pad_1422.4_um 7 -7620 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
      (pin Round[A]Pad_1422.4_um 74 15240 -2540)
      (pin Round[A]Pad_1422.4_um 76 12700 -2540)
      (pin Round[A]Pad_1422.4_um 78 10160 -2540)
      (pin Round[A]Pad_1422.4_um 80 7620 -2540)
      (pin Round[A]Pad_1422.4_um 82 5080 -2540)
      (pin Round[A]Pad_1422.4_um 84 2540 -2540)
      (pin Round[A]Pad_1422.4_um 10 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 6 -5080 -2540)
      (pin Round[A]Pad_1422.4_um 4 -2540 -2540)
      (pin Round[A]Pad_1422.4_um 2 0 -2540)
    )
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92S_own"
      (outline (path signal 120  5826.76 855.98  4018.28 855.98))
      (outline (path signal 120  5836.92 -843.28  5826.76 855.98))
      (outline (path signal 120  4442.46 -891.54  5836.92 -843.28))
      (outline (path signal 120  581.66 -878.84  594.36 -855.98))
      (outline (path signal 120  -708.66 -891.54  581.66 -878.84))
      (outline (path signal 120  -708.66 833.12  -708.66 -891.54))
      (outline (path signal 120  1033.78 855.98  -708.66 833.12))
      (outline (path signal 120  4391.66 830.58  4155.44 843.28))
      (outline (path signal 120  4391.66 -858.52  4391.66 830.58))
      (outline (path signal 120  4155.44 807.72  4155.44 -881.38))
      (outline (path signal 120  670 -750  4420 -750))
      (outline (path signal 120  4420 -750  4570 0))
      (outline (path signal 120  4570 0  4191 843.28))
      (outline (path signal 120  670 -750  520 0))
      (outline (path signal 120  520 0  1010.92 876.3))
      (outline (path signal 120  1165.86 889  4015.86 889))
      (outline (path signal 120  620 -850  4470 -850))
      (outline (path signal 120  4044.74 876.3  1094.74 876.3))
      (outline (path signal 50  520 -1000  4570 -1000))
      (outline (path signal 50  4570 -1000  4650 -850))
      (outline (path signal 50  4191 947.42  924.16 947.42))
      (outline (path signal 50  4145.28 853.44  5850 850))
      (outline (path signal 50  5850 850  5850 -850))
      (outline (path signal 50  5850 -850  4650 -850))
      (outline (path signal 50  510 -1000  430 -850))
      (outline (path signal 50  977.9 853.44  -700 850))
      (outline (path signal 50  -700 850  -700 -850))
      (outline (path signal 50  -700 -850  430 -850))
      (pin Rect[A]Pad_1050x1300_um (rotate 180) 1 0 0)
      (pin Oval[A]Pad_1050x1300_um (rotate 180) 3 5080 0)
      (pin Oval[A]Pad_1050x1300_um (rotate 180) 2 2540 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP6
      (outline (path signal 50  14400 1650  -1700 1650))
      (outline (path signal 50  14400 -1650  14400 1650))
      (outline (path signal 50  -1700 -1650  14400 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  14140 1400  -1440 1400))
      (outline (path signal 120  14140 -1400  14140 1400))
      (outline (path signal 120  -1440 -1400  14140 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  13990 1250  -1290 1250))
      (outline (path signal 100  13990 -1250  13990 1250))
      (outline (path signal 100  -1290 -1250  13990 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP5
      (outline (path signal 50  11900 1650  -1700 1650))
      (outline (path signal 50  11900 -1650  11900 1650))
      (outline (path signal 50  -1700 -1650  11900 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  11600 1400  -1440 1400))
      (outline (path signal 120  11600 -1400  11600 1400))
      (outline (path signal 120  -1440 -1400  11600 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  11450 1250  -1290 1250))
      (outline (path signal 100  11450 -1250  11450 1250))
      (outline (path signal 100  -1290 -1250  11450 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1300_um
      (shape (path F.Cu 1050  0 -125  0 125))
      (shape (path B.Cu 1050  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1500x11000_um
      (shape (rect B.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1300_um
      (shape (rect F.Cu -525 -650 525 650))
      (shape (rect B.Cu -525 -650 525 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x11000_um
      (shape (rect F.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_900:600_um"
      (shape (circle F.Cu 900))
      (shape (circle B.Cu 900))
      (attach off)
    )
    (padstack "Via[0-1]_1100:700_um"
      (shape (circle F.Cu 1100))
      (shape (circle B.Cu 1100))
      (attach off)
    )
    (padstack "Via[0-1]_1200:700_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net DB0
      (pins DEBUG1-3 IC3-2 BUS_0-A4 IC5-18)
    )
    (net DB1
      (pins DEBUG1-2 IC3-3 BUS_0-A3 IC5-17)
    )
    (net DB2
      (pins DEBUG1-1 IC3-4 BUS_0-A2 IC5-16)
    )
    (net GND
      (pins IC11-7 IC11-6 IC11-4 IC10-8 IC10-15 IC10-1 C401-2 C400-2 C23-2 C22-2 L1-2
        J3-0 J3-0@1 J2-5 J1-5 IC100-22 IC100-8 D4-2 D2-4 C202-2 C201-2 C203-2 C111-2
        C110-2 C3-2 C2-2 C21-2 C36-2 X1-7 IC3-10 IC7-7 SW1-8 SW1-6 SW1-4 SW1-2 IC2-4
        C60-2 C15-2 C13-2 C12-2 C35-2 C32-2 C31-2 BUS_0-A5 BUS_0-A22 BUS_0-B22 BUS_0-B13
        JP7-1 C18-2 IC8-10 IC8-14 IC8-12 R230-2 R220-2 Q2-3 IC120-4 IC101-22 IC101-8
        IC102-7 IC102-1 C205-2 IC4-7 IC5-10 IC5-2 SW2-9 SW2-7 SW2-5 SW2-3 SW2-1 C17-2
        C14-2)
    )
    (net AB11
      (pins DEBUG1-4 BUS_0-A10 IC8-17)
    )
    (net AB10
      (pins DEBUG1-5 BUS_0-A11 IC8-15)
    )
    (net AB9
      (pins DEBUG1-6 BUS_0-A12 IC8-13)
    )
    (net AB8
      (pins DEBUG1-7 BUS_0-A13 IC8-11)
    )
    (net AB7
      (pins DEBUG1-8 BUS_0-A14 IC8-8)
    )
    (net AB6
      (pins DEBUG1-9 BUS_0-A15 IC8-6)
    )
    (net AB5
      (pins DEBUG1-10 BUS_0-A16 IC8-4)
    )
    (net AB4
      (pins DEBUG1-11 BUS_0-A17 IC8-2)
    )
    (net AB3
      (pins DEBUG1-12 BUS_0-A18 IC8-1)
    )
    (net AB2
      (pins DEBUG1-13 BUS_0-A19 IC1-24)
    )
    (net AB1
      (pins DEBUG1-14 BUS_0-A20 IC1-4)
    )
    (net AB0
      (pins DEBUG1-15 IC2-12 BUS_0-A21 IC1-81)
    )
    (net ~EXWAIT
      (pins DEBUG2-16 BUS_0-B20 IC1-15)
    )
    (net ~EXINT
      (pins DEBUG2-15 BUS_0-B19 IC1-16)
    )
    (net RESET
      (pins DEBUG2-13 IC2-21 BUS_0-B17 IC1-60 IC4-12 IC4-2)
    )
    (net ~IEI
      (pins DEBUG2-11 BUS_0-B15 IC1-25)
    )
    (net ~IORQ
      (pins DEBUG2-10 BUS_0-B11 IC1-80)
    )
    (net ~RD
      (pins DEBUG2-9 IC3-1 BUS_0-B10 IC1-61)
    )
    (net ~WE
      (pins DEBUG2-8 BUS_0-B9 IC1-5)
    )
    (net ~M1
      (pins DEBUG2-7 IC7-6 IC7-5 BUS_0-B8)
    )
    (net CLK
      (pins DEBUG2-6 BUS_0-B7 IC1-83)
    )
    (net DB7
      (pins DEBUG2-5 IC3-9 BUS_0-B6 IC5-11)
    )
    (net DB6
      (pins DEBUG2-4 IC3-8 BUS_0-B5 IC5-12)
    )
    (net DB5
      (pins DEBUG2-3 IC3-7 BUS_0-B4 IC5-13)
    )
    (net DB4
      (pins DEBUG2-2 IC3-6 BUS_0-B3 IC5-14)
    )
    (net DB3
      (pins DEBUG2-1 IC3-5 BUS_0-B2 IC5-15)
    )
    (net ~IACK
      (pins IACK1-1 IC1-20 IC5-19 IC5-1)
    )
    (net ~IRQ_RX
      (pins IRQ_RX_L1-1 IC1-22 IC5-4)
    )
    (net IRQ_RX
      (pins IRQ_RX1-1 IC1-10 IC5-3)
    )
    (net SIOCLK
      (pins SIOCLK1-1 IC2-20 IC1-41)
    )
    (net "Net-(IC4-Pad4)"
      (pins IC4-4 SW3-4)
    )
    (net "Net-(IC4-Pad1)"
      (pins X1-8 IC4-1)
    )
    (net RXRDY
      (pins IC2-14 IC1-77)
    )
    (net TXEMPT
      (pins IC2-18 IC1-9)
    )
    (net M1
      (pins M1-1 IC7-4 R5-1 IC1-52)
    )
    (net TxRxCLK
      (pins IC2-25 IC2-9 SW3-15 SW3-13 SW3-11 SW3-9 SW3-7 SW3-5 SW3-3 SW3-1)
    )
    (net ~EXIO
      (pins DEBUG2-14 BUS_0-B18 IC1-6)
    )
    (net 5V
      (pins R403-1 R401-1 R400-1 IC11-14 IC10-16 C23-1 C22-1 JP1-1 D1-4 C21-1 C36-1
        X1-14 IC3-20 IC7-14 IC2-26 C15-1 C13-1 C12-1 C35-1 C32-1 C31-1 BUS_0-A1 BUS_0-B1
        JP6-1 C18-1 R1-1 IC8-20 IC120-8 IC102-14 D3-1 IC4-14 IC5-20 RN2-1 RN1-1 C17-1
        C14-1)
    )
    (net "Net-(C201-Pad1)"
      (pins Y2-2 C201-1 IC101-9)
    )
    (net "Net-(C202-Pad1)"
      (pins Y2-1 C202-1 IC101-10)
    )
    (net "Net-(C203-Pad1)"
      (pins C203-1 R230-1 IC120-6)
    )
    (net "Net-(C204-Pad2)"
      (pins R221-1 C204-2)
    )
    (net VHD6
      (pins J3-6 R220-1 C204-1)
    )
    (net "Net-(C205-Pad1)"
      (pins R222-1 R221-2 C205-1)
    )
    (net "Net-(C206-Pad2)"
      (pins R223-2 R224-1 IC102-12 C206-2)
    )
    (net "Net-(C206-Pad1)"
      (pins R223-1 R222-2 IC102-13 C206-1)
    )
    (net VHD9_DIODE
      (pins D2-7 D1-7 R231-1 IC102-5)
    )
    (net VHD10BIT
      (pins R103-2 IC100-28 D2-6 D1-6)
    )
    (net VHD3BIT
      (pins R106-2 IC100-4 D2-5 D1-5)
    )
    (net VHD8BIT
      (pins R104-2 IC100-27 D2-1 D1-1)
    )
    (net VHD12BIT
      (pins R105-2 IC100-18 D2-2 D1-2)
    )
    (net VHD4
      (pins J3-4 RN3-5 D2-3 D1-3 Q2-2)
    )
    (net VHD_DATA_BIT0
      (pins IC100-14 IC101-14)
    )
    (net VHD_DATA_BIT7
      (pins IC100-26 IC101-26)
    )
    (net VHD_DATA_BIT6
      (pins IC100-25 IC101-25)
    )
    (net VHD_DATA_ENABLE
      (pins IC100-11 IC101-11)
    )
    (net VHD_DATA_BIT5
      (pins IC100-24 IC101-24)
    )
    (net VHD_DATA_BIT4
      (pins IC100-23 IC101-23)
    )
    (net ARDUINO_POWER
      (pins R110-1 JP1-2 J2-4 J1-4 IC100-7 IC100-20 C3-1 C2-1 R200-1 IC101-7 IC101-20)
    )
    (net VHD_DATA_ACK
      (pins IC100-6 IC101-12)
    )
    (net VHD4BIT
      (pins IC100-19 R102-2)
    )
    (net VHD_DATA_REQ
      (pins IC100-5 IC101-13)
    )
    (net VHD_DATA_BIT3
      (pins IC100-17 IC101-17)
    )
    (net TX
      (pins JP3-1 J1-2 IC100-3)
    )
    (net VHD_DATA_BIT2
      (pins IC100-16 IC101-16)
    )
    (net RX
      (pins JP2-1 J1-1 IC100-2)
    )
    (net VHD_DATA_BIT1
      (pins IC100-15 IC101-15)
    )
    (net ARD_RST
      (pins R110-2 J1-3 IC100-1)
    )
    (net V_SYNCH
      (pins IC120-3 IC101-5)
    )
    (net TX2
      (pins J2-2 IC101-3)
    )
    (net RX2
      (pins J2-1 IC101-2)
    )
    (net ARD_RST2
      (pins J2-3 R200-2 IC101-1)
    )
    (net VHD12
      (pins J3-12 RN3-6 R105-1)
    )
    (net VHD10
      (pins J3-10 RN3-3 R103-1)
    )
    (net VHD9
      (pins J3-9 RN3-2 R231-2)
    )
    (net VHD8
      (pins J3-8 RN3-9 R104-1)
    )
    (net VHD7
      (pins J3-7 RN3-8 R232-2)
    )
    (net VHD3
      (pins J3-3 RN3-4 R106-1)
    )
    (net "Net-(Q2-Pad1)"
      (pins R102-1 Q2-1)
    )
    (net "Net-(C110-Pad1)"
      (pins Y1-2 IC100-9 C110-1)
    )
    (net "Net-(C111-Pad1)"
      (pins Y1-1 IC100-10 C111-1)
    )
    (net "Net-(C222-Pad2)"
      (pins IC120-2 C222-2)
    )
    (net "Net-(C222-Pad1)"
      (pins R232-1 D4-1 D3-2 C222-1)
    )
    (net "Net-(IC102-Pad11)"
      (pins R225-1 R224-2 IC102-11)
    )
    (net "Net-(IC102-Pad10)"
      (pins IC102-10 IC102-9)
    )
    (net SW_TX
      (pins JP3-3 IC100-13)
    )
    (net SW_RX
      (pins JP2-3 IC100-12)
    )
    (net BMC_BIT
      (pins JP9-1 BMC1-1 R225-2 IC1-28 IC102-8)
    )
    (net VHD9_INV
      (pins VHD9INV_1-1 JP8-1 IC10-4 IC102-6)
    )
    (net "Net-(IC2-Pad2)"
      (pins IC3-15 IC2-2)
    )
    (net "Net-(IC2-Pad1)"
      (pins IC3-16 IC2-1)
    )
    (net M1_FILTERED
      (pins M1_F1-1 R5-2 C60-1 IC1-58)
    )
    (net "Net-(IC2-Pad28)"
      (pins IC3-17 IC2-28)
    )
    (net "Net-(IC2-Pad27)"
      (pins IC3-18 IC2-27)
    )
    (net "Net-(IC2-Pad24)"
      (pins JP4-2 IC2-24)
    )
    (net "Net-(IC2-Pad23)"
      (pins IC2-23 JP5-2)
    )
    (net "Net-(IC2-Pad22)"
      (pins JP4-1 IC2-22)
    )
    (net "Net-(IC2-Pad8)"
      (pins IC3-11 IC2-8)
    )
    (net "Net-(IC2-Pad7)"
      (pins IC3-12 IC2-7)
    )
    (net "Net-(IC2-Pad6)"
      (pins IC3-13 IC2-6)
    )
    (net "Net-(IC2-Pad19)"
      (pins JP3-2 IC2-19)
    )
    (net "Net-(IC2-Pad5)"
      (pins IC3-14 IC2-5)
    )
    (net "Net-(IC2-Pad17)"
      (pins IC2-17 JP5-1)
    )
    (net "Net-(IC2-Pad3)"
      (pins JP2-2 IC2-3)
    )
    (net "Net-(IC4-Pad13)"
      (pins IC4-13 IC4-6 SW3-8)
    )
    (net "Net-(IC4-Pad5)"
      (pins IC4-5 SW3-6)
    )
    (net "Net-(IC4-Pad11)"
      (pins IC4-11 SW3-10)
    )
    (net "Net-(IC4-Pad10)"
      (pins IC4-10 SW3-12)
    )
    (net "Net-(IC4-Pad3)"
      (pins IC4-3 SW3-2)
    )
    (net "Net-(IC4-Pad9)"
      (pins IC4-9 SW3-14)
    )
    (net "Net-(IC4-Pad8)"
      (pins IC4-8 SW3-16)
    )
    (net "Net-(IC5-Pad9)"
      (pins IC5-9 SW2-10 RN2-6)
    )
    (net "Net-(IC5-Pad8)"
      (pins IC5-8 SW2-8 RN2-5)
    )
    (net "Net-(IC5-Pad7)"
      (pins IC5-7 SW2-6 RN2-4)
    )
    (net "Net-(IC5-Pad6)"
      (pins IC5-6 SW2-4 RN2-3)
    )
    (net "Net-(IC5-Pad5)"
      (pins IC5-5 SW2-2 RN2-2)
    )
    (net "Net-(IC8-Pad9)"
      (pins SW1-7 IC8-9 RN1-5)
    )
    (net "Net-(IC8-Pad16)"
      (pins R1-2 IC8-18 IC8-16)
    )
    (net "Net-(IC8-Pad7)"
      (pins SW1-5 IC8-7 RN1-4)
    )
    (net "Net-(IC8-Pad5)"
      (pins SW1-3 IC8-5 RN1-3)
    )
    (net "Net-(IC8-Pad3)"
      (pins SW1-1 IC8-3 RN1-2)
    )
    (net ~IEO
      (pins DEBUG2-12 BUS_0-B16 IC1-21)
    )
    (net PLCC_GND
      (pins JP10-1 C11-2 C10-2 JP7-2 J4-10 J4-2 IC1-72 IC1-59 IC1-47 IC1-42 IC1-32
        IC1-19 IC1-7 IC1-82)
    )
    (net PLCC_VCC
      (pins R2-1 C11-1 C10-1 JP6-2 J4-7 IC1-66 IC1-53 IC1-43 IC1-38 IC1-26 IC1-13
        IC1-3 IC1-78)
    )
    (net TCK
      (pins J4-1 IC1-62)
    )
    (net TDO
      (pins J4-3 IC1-71)
    )
    (net TDI
      (pins J4-9 IC1-14)
    )
    (net TMS
      (pins J4-5 IC1-23)
    )
    (net ~SIORD
      (pins SIORD1-1 IC2-13 IC1-18)
    )
    (net ~SIOSEL
      (pins SIOSEL1-1 IC3-19 IC1-40)
    )
    (net IRQ_TX
      (pins IRQ_TX1-1 IC1-12)
    )
    (net ~SIOWR
      (pins SIOWR1-1 IC2-10 IC1-17)
    )
    (net "Net-(J3-Pad14)"
      (pins L1-1 J3-15 J3-14)
    )
    (net VHD_1BIT
      (pins JP9-3 1BIT1-1 IC1-39)
    )
    (net "Net-(C400-Pad1)"
      (pins R400-2 IC10-2 C400-1)
    )
    (net "Net-(C401-Pad1)"
      (pins R401-2 IC10-14 C401-1)
    )
    (net DCLK2
      (pins IC11-1 IC10-12 IC1-2)
    )
    (net DCLK1
      (pins IC11-5 IC11-2 IC1-27)
    )
    (net "Net-(IC10-Pad5)"
      (pins IC11-3 IC10-7 IC10-5)
    )
    (net "Net-(IC10-Pad11)"
      (pins R403-2 IC10-13 IC10-11 IC10-3)
    )
    (net VHD_1BIT_TRIGGER
      (pins TRIGGER1-1 JP8-3 IC10-9)
    )
    (net "Net-(IC101-Pad6)"
      (pins JP9-2 IC101-6)
    )
    (net "Net-(IC101-Pad4)"
      (pins JP8-2 IC101-4)
    )
    (net ENABLE_VHD
      (pins R2-2 JP10-2 IC1-33)
    )
    (net ~SIOCS
      (pins IC2-11 IC1-8 IC8-19)
    )
    (class kicad_default "" AB0 AB1 AB10 AB11 AB2 AB3 AB4 AB5 AB6 AB7 AB8
      AB9 ARD_RST ARD_RST2 BMC_BIT CLK DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DCLK1
      DCLK2 ENABLE_VHD IRQ_RX IRQ_TX M1 M1_FILTERED "Net-(BUS_0-PadA6)" "Net-(BUS_0-PadA7)"
      "Net-(BUS_0-PadA8)" "Net-(BUS_0-PadA9)" "Net-(BUS_0-PadB12)" "Net-(BUS_0-PadB14)"
      "Net-(BUS_0-PadB21)" "Net-(C110-Pad1)" "Net-(C111-Pad1)" "Net-(C201-Pad1)"
      "Net-(C202-Pad1)" "Net-(C203-Pad1)" "Net-(C204-Pad2)" "Net-(C205-Pad1)"
      "Net-(C206-Pad1)" "Net-(C206-Pad2)" "Net-(C222-Pad1)" "Net-(C222-Pad2)"
      "Net-(C400-Pad1)" "Net-(C401-Pad1)" "Net-(IC1-Pad1)" "Net-(IC1-Pad11)"
      "Net-(IC1-Pad29)" "Net-(IC1-Pad30)" "Net-(IC1-Pad31)" "Net-(IC1-Pad34)"
      "Net-(IC1-Pad35)" "Net-(IC1-Pad36)" "Net-(IC1-Pad37)" "Net-(IC1-Pad44)"
      "Net-(IC1-Pad45)" "Net-(IC1-Pad46)" "Net-(IC1-Pad48)" "Net-(IC1-Pad49)"
      "Net-(IC1-Pad50)" "Net-(IC1-Pad51)" "Net-(IC1-Pad54)" "Net-(IC1-Pad55)"
      "Net-(IC1-Pad56)" "Net-(IC1-Pad57)" "Net-(IC1-Pad63)" "Net-(IC1-Pad64)"
      "Net-(IC1-Pad65)" "Net-(IC1-Pad67)" "Net-(IC1-Pad68)" "Net-(IC1-Pad69)"
      "Net-(IC1-Pad70)" "Net-(IC1-Pad73)" "Net-(IC1-Pad74)" "Net-(IC1-Pad75)"
      "Net-(IC1-Pad76)" "Net-(IC1-Pad79)" "Net-(IC1-Pad84)" "Net-(IC10-Pad10)"
      "Net-(IC10-Pad11)" "Net-(IC10-Pad5)" "Net-(IC10-Pad6)" "Net-(IC100-Pad21)"
      "Net-(IC101-Pad18)" "Net-(IC101-Pad19)" "Net-(IC101-Pad21)" "Net-(IC101-Pad27)"
      "Net-(IC101-Pad28)" "Net-(IC101-Pad4)" "Net-(IC101-Pad6)" "Net-(IC102-Pad10)"
      "Net-(IC102-Pad11)" "Net-(IC102-Pad2)" "Net-(IC120-Pad1)" "Net-(IC120-Pad5)"
      "Net-(IC120-Pad7)" "Net-(IC2-Pad1)" "Net-(IC2-Pad15)" "Net-(IC2-Pad16)"
      "Net-(IC2-Pad17)" "Net-(IC2-Pad19)" "Net-(IC2-Pad2)" "Net-(IC2-Pad22)"
      "Net-(IC2-Pad23)" "Net-(IC2-Pad24)" "Net-(IC2-Pad27)" "Net-(IC2-Pad28)"
      "Net-(IC2-Pad3)" "Net-(IC2-Pad5)" "Net-(IC2-Pad6)" "Net-(IC2-Pad7)"
      "Net-(IC2-Pad8)" "Net-(IC4-Pad1)" "Net-(IC4-Pad10)" "Net-(IC4-Pad11)"
      "Net-(IC4-Pad13)" "Net-(IC4-Pad3)" "Net-(IC4-Pad4)" "Net-(IC4-Pad5)"
      "Net-(IC4-Pad8)" "Net-(IC4-Pad9)" "Net-(IC5-Pad5)" "Net-(IC5-Pad6)"
      "Net-(IC5-Pad7)" "Net-(IC5-Pad8)" "Net-(IC5-Pad9)" "Net-(IC8-Pad16)"
      "Net-(IC8-Pad3)" "Net-(IC8-Pad5)" "Net-(IC8-Pad7)" "Net-(IC8-Pad9)"
      "Net-(J3-Pad1)" "Net-(J3-Pad11)" "Net-(J3-Pad13)" "Net-(J3-Pad14)" "Net-(J3-Pad2)"
      "Net-(J3-Pad5)" "Net-(J4-Pad4)" "Net-(J4-Pad6)" "Net-(J4-Pad8)" "Net-(Q2-Pad1)"
      "Net-(RN3-Pad1)" "Net-(RN3-Pad7)" "Net-(X1-Pad1)" RESET RX RX2 RXRDY
      SIOCLK SW_RX SW_TX TCK TDI TDO TMS TX TX2 TXEMPT TxRxCLK VHD10 VHD10BIT
      VHD12 VHD12BIT VHD3 VHD3BIT VHD4 VHD4BIT VHD6 VHD7 VHD8 VHD8BIT VHD9
      VHD9_DIODE VHD9_INV VHD_1BIT VHD_1BIT_TRIGGER VHD_DATA_ACK VHD_DATA_BIT0
      VHD_DATA_BIT1 VHD_DATA_BIT2 VHD_DATA_BIT3 VHD_DATA_BIT4 VHD_DATA_BIT5
      VHD_DATA_BIT6 VHD_DATA_BIT7 VHD_DATA_ENABLE VHD_DATA_REQ V_SYNCH ~CS
      ~EXINT ~EXIO ~EXWAIT ~IACK ~IEI ~IEO ~IORQ ~IRQ_RX ~M1 ~RD ~SIOCS ~SIORD
      ~SIOSEL ~SIOWR ~WE
      (circuit
        (use_via Via[0-1]_900:600_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
    (class ARDPower ARDUINO_POWER
      (circuit
        (use_via Via[0-1]_1100:700_um)
      )
      (rule
        (width 500)
        (clearance 300.1)
      )
    )
    (class PLCCPOWER PLCC_GND PLCC_VCC
      (circuit
        (use_via Via[0-1]_1200:700_um)
      )
      (rule
        (width 600)
        (clearance 200.1)
      )
    )
    (class Power 5V GND
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 1500)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
