
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005835                       # Number of seconds simulated
sim_ticks                                  5834745500                       # Number of ticks simulated
final_tick                                 5834745500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170213                       # Simulator instruction rate (inst/s)
host_op_rate                                   170323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31023691                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                   188.07                       # Real time elapsed on the host
sim_insts                                    32012688                       # Number of instructions simulated
sim_ops                                      32033363                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          80512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          66048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             449408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7022                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           6010888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          13798717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            197438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11319774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      45695909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77022725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      6010888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       197438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6208326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          6010888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         13798717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           197438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11319774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45695909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77022725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 449408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  449408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5834706500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.762887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.793619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.503365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          973     50.15%     50.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          634     32.68%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      1.39%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      0.67%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.62%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.36%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.31%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.21%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          264     13.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1940                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     84285172                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               215947672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35110000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12003.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30753.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        77.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     830918.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7794360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4252875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29367000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            380911440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2701490490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1129568250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             4253384415                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            729.298151                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1861026427                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     194740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3776408573                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6826680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3724875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25022400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            380911440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2705469660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1126077750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             4248032805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.380548                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1855394492                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     194740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3782040508                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                1118914                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1116592                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             9828                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1113438                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1112669                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.930935                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    766                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  33                       # Number of system calls
system.cpu0.numCycles                        11669492                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             21270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      16567514                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1118914                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1113435                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     11595283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  19725                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          683                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  4440235                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  371                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          11627559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.426192                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.258482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3699868     31.82%     31.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 3358330     28.88%     60.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  483278      4.16%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4086083     35.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            11627559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.095884                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.419729                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1280930                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4792470                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3565571                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1979064                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  9524                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 959                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  354                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              16309849                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                42706                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  9524                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2431337                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2127911                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7053                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  4169126                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2882608                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              16264211                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                17196                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents              2152205                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   510                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    12                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14197                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           21476325                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             80192814                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        27039205                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             21381446                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   94879                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               103                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           101                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4842503                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4257138                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              94990                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              308                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             118                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  16244153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 16229190                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             5192                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          58455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       185450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            51                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     11627559                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.395752                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.070374                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2413050     20.75%     20.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            4633338     39.85%     60.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2571332     22.11%     82.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1586526     13.64%     96.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             422955      3.64%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                358      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       11627559                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 425351     18.10%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                241141     10.26%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1675755     71.32%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7444      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              8704134     53.63%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3178781     19.59%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4251767     26.20%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              94505      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              16229190                       # Type of FU issued
system.cpu0.iq.rate                          1.390737                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    2349691                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.144782                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          46440743                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16302839                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16202436                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 79                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              18578830                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             110                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        26545                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          921                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  9524                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2490                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  362                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           16244407                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4257138                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               94990                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                99                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    34                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   13                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8547                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1000                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9547                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             16209984                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4238633                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            19206                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4332967                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1093874                       # Number of branches executed
system.cpu0.iew.exec_stores                     94334                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.389091                       # Inst execution rate
system.cpu0.iew.wb_sent                      16202575                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     16202464                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 11117399                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 14812109                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.388446                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.750562                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          42998                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             9490                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     11617513                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.393236                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.006206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5371911     46.24%     46.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2760164     23.76%     70.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1341981     11.55%     81.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       756307      6.51%     88.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        11172      0.10%     88.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       792876      6.82%     94.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        35294      0.30%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       130406      1.12%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       417402      3.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     11617513                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            16173915                       # Number of instructions committed
system.cpu0.commit.committedOps              16185937                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4324662                       # Number of memory references committed
system.cpu0.commit.loads                      4230593                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                   1093284                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15093174                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 299                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8682749     53.64%     53.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        3178523     19.64%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4230593     26.14%     99.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         94069      0.58%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16185937                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               417402                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    27428798                       # The number of ROB reads
system.cpu0.rob.rob_writes                   32467919                       # The number of ROB writes
system.cpu0.timesIdled                            448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   16173915                       # Number of Instructions Simulated
system.cpu0.committedOps                     16185937                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.721501                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.721501                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.386000                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.386000                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                26948203                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14970827                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 61323589                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6427274                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4335347                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements          1070659                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1017.700743                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2154112                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1071683                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.010027                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         54346500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1017.700743                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          800                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9736518                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9736518                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2104876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2104876                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        49117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         49117                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2153993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2153993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2153995                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2153995                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2133477                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2133477                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        44835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        44835                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2178312                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2178312                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2178312                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2178312                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  19773560059                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19773560059                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    567586396                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    567586396                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  20341146455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20341146455                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  20341146455                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20341146455                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4238353                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4238353                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        93952                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93952                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4332305                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4332305                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4332307                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4332307                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.503374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.503374                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.477212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.477212                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.502807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.502807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.502806                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.502806                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  9268.232120                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9268.232120                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 12659.449002                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12659.449002                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        42125                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        42125                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data  9338.031675                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9338.031675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data  9338.031675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9338.031675                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18499                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2025                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.135309                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       545932                       # number of writebacks
system.cpu0.dcache.writebacks::total           545932                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      1074236                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1074236                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        32387                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        32387                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1106623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1106623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1106623                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1106623                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1059241                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1059241                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12448                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12448                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1071689                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1071689                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1071689                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1071689                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   8127689527                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8127689527                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    183589834                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    183589834                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   8311279361                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8311279361                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   8311279361                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8311279361                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.132493                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132493                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.247372                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.247372                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.247371                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.247371                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  7673.125877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7673.125877                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14748.540649                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14748.540649                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        40375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  7755.309013                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7755.309013                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  7755.309013                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  7755.309013                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              273                       # number of replacements
system.cpu0.icache.tags.tagsinuse          357.422094                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4439425                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              658                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6746.846505                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   357.422094                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.698090                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.698090                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8881120                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8881120                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      4439425                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4439425                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      4439425                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4439425                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      4439425                       # number of overall hits
system.cpu0.icache.overall_hits::total        4439425                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          806                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          806                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           806                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          806                       # number of overall misses
system.cpu0.icache.overall_misses::total          806                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     46690478                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46690478                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     46690478                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46690478                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     46690478                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46690478                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      4440231                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4440231                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      4440231                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4440231                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      4440231                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4440231                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000182                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000182                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57928.632754                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57928.632754                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57928.632754                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57928.632754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57928.632754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57928.632754                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15702                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              185                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.875676                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    32.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          146                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          146                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          660                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          660                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          660                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          660                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          660                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          660                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     39298243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39298243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     39298243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39298243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     39298243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39298243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59542.792424                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59542.792424                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59542.792424                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59542.792424                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59542.792424                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59542.792424                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                1081185                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1080870                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8417                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1079418                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1079320                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.990921                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    112                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        11431384                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              7058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16210057                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1081185                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1079432                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11414278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  16863                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  4331328                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   20                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          11430004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.419037                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.259526                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 3670781     32.12%     32.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3303083     28.90%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  451901      3.95%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4004239     35.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            11430004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.094580                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.418031                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1279464                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4757311                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  3400856                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1983971                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8402                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 125                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              15956377                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                37816                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  8402                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2436944                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2107520                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1055                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  4006990                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2869093                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              15914832                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                15119                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents              2136903                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   576                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           21164632                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             78522505                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26490744                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             21082163                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   82467                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4853321                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4253746                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              25290                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15896870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 15884977                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             4777                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          49484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       165331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     11430004                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.389761                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.066589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2386212     20.88%     20.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            4559902     39.89%     60.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2524842     22.09%     82.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1561199     13.66%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             397451      3.48%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                398      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       11430004                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 426689     17.97%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                241971     10.19%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1700666     71.61%     99.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5715      0.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8465254     53.29%     53.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3145731     19.80%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4248793     26.75%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25199      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              15884977                       # Type of FU issued
system.cpu1.iq.rate                          1.389594                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    2375041                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.149515                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          45579776                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         15946394                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15860638                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              18260018                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              66                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        24804                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          146                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8402                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1944                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  164                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           15896913                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4253746                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               25290                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     6                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8270                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                8390                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             15867685                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4236118                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            17292                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4261300                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1059537                       # Number of branches executed
system.cpu1.iew.exec_stores                     25182                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.388081                       # Inst execution rate
system.cpu1.iew.wb_sent                      15860659                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15860638                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10952965                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 14583134                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.387464                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.751071                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          35840                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8388                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     11421534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.387504                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.003633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5280699     46.23%     46.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2757887     24.15%     70.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1273438     11.15%     81.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       753673      6.60%     88.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        10850      0.09%     88.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       795213      6.96%     95.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         3343      0.03%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       129327      1.13%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       417104      3.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11421534                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15838773                       # Number of instructions committed
system.cpu1.commit.committedOps              15847426                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4254086                       # Number of memory references committed
system.cpu1.commit.loads                      4228942                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                   1059489                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14788018                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8447609     53.31%     53.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        3145731     19.85%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4228942     26.69%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         25144      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15847426                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               417104                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    26887527                       # The number of ROB reads
system.cpu1.rob.rob_writes                   31775005                       # The number of ROB writes
system.cpu1.timesIdled                             19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      238107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15838773                       # Number of Instructions Simulated
system.cpu1.committedOps                     15847426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.721734                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.721734                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.385552                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.385552                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                26410823                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14764197                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 60290331                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6331294                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                4275175                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements          1066120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          995.873408                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2111616                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1067143                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.978756                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        203632500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   995.873408                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.972533                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972533                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          838                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9589510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9589510                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2102874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2102874                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         8734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8734                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2111608                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2111608                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2111609                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2111609                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      2133162                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2133162                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16403                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      2149565                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2149565                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2149566                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2149566                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  19742178208                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19742178208                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    309656016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    309656016                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        22000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        22000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  20051834224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20051834224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  20051834224                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20051834224                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4236036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4236036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        25137                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        25137                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4261173                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4261173                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4261175                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4261175                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.503575                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.503575                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.652544                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.652544                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.504454                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.504454                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.504454                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.504454                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  9254.889318                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9254.889318                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18878.011096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18878.011096                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  9328.321881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9328.321881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  9328.317541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9328.317541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       543002                       # number of writebacks
system.cpu1.dcache.writebacks::total           543002                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      1074216                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1074216                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         8203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8203                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      1082419                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1082419                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      1082419                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1082419                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1058946                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1058946                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8200                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8200                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1067146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1067146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1067147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1067147                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   8112643479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8112643479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    140970617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    140970617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   8253614096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8253614096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   8253621596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8253621596                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.249985                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249985                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.326212                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.326212                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250435                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250435                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  7661.054935                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7661.054935                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17191.538659                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17191.538659                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7734.287620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7734.287620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7734.287400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7734.287400                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           42.122678                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4331272                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         80208.740741                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    42.122678                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.082271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.082271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8662710                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8662710                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4331272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4331272                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4331272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4331272                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4331272                       # number of overall hits
system.cpu1.icache.overall_hits::total        4331272                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2143741                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2143741                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2143741                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2143741                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2143741                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2143741                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4331328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4331328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4331328                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4331328                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4331328                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4331328                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 38281.089286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38281.089286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 38281.089286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38281.089286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 38281.089286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38281.089286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          757                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.409091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1982753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1982753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1982753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1982753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1982753                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1982753                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 36717.648148                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36717.648148                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 36717.648148                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36717.648148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 36717.648148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36717.648148                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued           522533                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1209980                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               396499                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5931156                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5803.185118                       # Cycle average of tags in use
system.l2.tags.total_refs                     2156159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    308.816815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5134.980553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       502.442695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        99.501557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        13.714892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.970809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    50.574612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.156707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.015333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.177099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6925                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6510                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001740                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.211334                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17466769                       # Number of tag accesses
system.l2.tags.data_accesses                 17466769                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              534044                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              535423                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1069603                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1088934                       # number of Writeback hits
system.l2.Writeback_hits::total               1088934                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             11286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              7167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18453                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  106                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               545330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               542590                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1088056                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 106                       # number of overall hits
system.l2.overall_hits::cpu0.data              545330                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data              542590                       # number of overall hits
system.l2.overall_hits::total                 1088056                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               129                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   711                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2187                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1287                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1033                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2898                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               554                       # number of overall misses
system.l2.overall_misses::cpu0.data              1287                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data              1033                       # number of overall misses
system.l2.overall_misses::total                  2898                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     38273500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9802000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1758250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       317500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        50151250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        46498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        46498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     92003030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     80779750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     172782780                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     38273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    101805030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1758250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     81097250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        222934030                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     38273500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    101805030                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1758250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     81097250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       222934030                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          534173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          535427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1070314                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1088934                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1088934                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         12444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          8196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20640                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              660                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           546617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           543623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1090954                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             660                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          546617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          543623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1090954                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.839394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.444444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000007                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000664                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.093057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105959                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.839394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.002354                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002656                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.839394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.002354                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002656                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 69085.740072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 75984.496124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73260.416667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        79375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 70536.216596                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 11624.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11624.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 79449.939551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 78503.158406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79004.471879                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 69085.740072                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79102.587413                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73260.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 78506.534366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76926.856453                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 69085.740072                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79102.587413                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73260.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 78506.534366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76926.856453                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 27                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               13                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          549                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              684                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4182                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4182                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2174                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7040                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33479500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7944250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1310750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       209500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42944000                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    232719433                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    232719433                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        54504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     80432001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     72059250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    152491251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33479500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     88376251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1310750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     72268750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    195435251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33479500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     88376251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1310750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     72268750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    232719433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    428154684                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.831818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000006                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000639                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.092012                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105329                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.831818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.002303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002620                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.831818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.002303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006453                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 60982.695811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 69686.403509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 72819.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 69833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62783.625731                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 55647.879723                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55647.879723                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13626                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 70246.289083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 70028.425656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70143.169733                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 60982.695811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 70195.592534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 72819.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 70027.858527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68381.823303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 60982.695811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 70195.592534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 72819.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 70027.858527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 55647.879723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60817.426705                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4849                       # Transaction distribution
system.membus.trans_dist::ReadResp               4848                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2173                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2173                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       449344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  449344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples              7031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7031                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9789793                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37056082                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2118908                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2118906                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1088934                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2164248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2153776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4319450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        42112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     69923136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69544000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              139512704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1053297                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3233190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.001453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3228493     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4697      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3233190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2703180999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             46.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1098495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1609783137                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            27.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             86244                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1602831904                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            27.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
