C:/Users/LG/Documents/verilog_project/verilog_study-1/VerilogHDL/modelsim/lab09_3-input_and_gate/testbench/testbench.v {1 {vlog -work work -stats=none C:/Users/LG/Documents/verilog_project/verilog_study-1/VerilogHDL/modelsim/lab09_3-input_and_gate/testbench/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
