library ieee;
use ieee.std_logic_1164.all;

entity fulladder is
	port(x, y, z, clk: in std_logic;
					 s, c: out std_logic);
end fulladder;

architecture Structural of fulladder is
begin
		if rising_edge(clk) then               -- clk event and clk = '1'
			s <= (x xor y) xor z;
			c <= ((x xor y) and z) or (x and y);
end fulladder;