//! Property-based tests for `encode_neon_ld_st_single`.
//!
//! `encode_neon_ld_st_single` encodes the AArch64 NEON single-structure
//! load/store group (`LD1`/`LD2`/`LD3`/`LD4`/`ST1`/`ST2`/`ST3`/`ST4` in the
//! "single structure (element)" form), e.g.
//!   `st1 {v0.s}[0], [x3]`
//!   `ld2 {v0.h, v1.h}[1], [x2]`
//!
//! Instruction layout (ARMv8-A ARM, "Load/store SIMD&FP single structure"):
//! ```text
//!   31  30     29-24    23   22   21   20-16    15-13   12    11-10   9-5   4-0
//!    0   Q    001101     o0    L    R    Rm       opcode   S     size    Rn    Rt
//! ```
//! - bit 31 = 0, bits 29-24 = 001101 (constant)
//! - bit 23 (o0): 0 = no offset, 1 = post-index (Rm=11111 ⇒ immediate)
//! - bit 22 (L): 0 = store, 1 = load
//! - bit 21 (R): 0 for 1/3-register structs, 1 for 2/4-register structs
//! - bits 15-13 (opcode), bit 12 (S), bits 11-10 (size), bit 30 (Q): jointly
//!   encode element size and lane index per the table:
//!
//! ```text
//!   elem | opcode(1,2 regs) | opcode(3,4 regs) | size      | index bits
//!     b  |       000        |       001        | idx[1:0]  | Q:S:size
//!     h  |       010        |       011        | idx[0]:0  | Q:S:size[1]
//!     s  |       100        |       101        |   00      | Q:S
//!     d  |       010        |       011        |   01      | Q            (*)
//! ```
//! (*) The `.d` element shares the opcode group with `.h` (010/011) and is
//! distinguished by `size[0]=1` (size=01). See `d_element_uses_correct_opcode`.
//!
//! ## Oracle
//! `ref_encode_single` re-assembles the word field-by-field from the ARM ARM
//! layout above, independent of the implementation. The non-ignored
//! properties cover only `.b/.h/.s` (where impl == reference) and are
//! cross-checked against the hand-derived golden table `GOLDEN`.
//!
//! ## Findings (documented by `#[ignore]`d `proptest!` witnesses)
//! 1. `d_element_matches_reference` — `.d` elements are emitted with
//!    opcode `100/101` (the `.s` group) instead of `010/011`, producing an
//!    *unallocated* encoding. See `pbt-out/bug_reports/neon_ld_st_single_d_opcode_unallocated.md`.
//! 2. `post_index_offset_is_validated` — the post-index immediate is
//!    discarded (bound to `_offset`, never checked), so a wrong `#imm` is
//!    silently accepted, mirroring the documented `LD1R` offset bug. See
//!    `pbt-out/bug_reports/neon_ld_st_single_post_index_offset_unvalidated.md`.

#![cfg(test)]

use super::encode_neon_ld_st_single;
use crate::backend::arm::assembler::encoder::EncodeResult;
use crate::backend::arm::assembler::parser::Operand;
use proptest::prelude::*;

// --- helpers --------------------------------------------------------------

/// Element sizes accepted by the single-structure encoder.
fn elem_strategy() -> impl Strategy<Value = &'static str> {
    prop_oneof![Just("b"), Just("h"), Just("s")]
}

fn num_structs_strategy() -> impl Strategy<Value = u32> {
    prop_oneof![Just(1u32), Just(2), Just(3), Just(4)]
}

fn reg_num_strategy() -> impl Strategy<Value = u32> {
    0u32..=31u32
}

/// R bit: 0 for 1/3-register structs, 1 for 2/4.
fn r_bit_of(num_structs: u32) -> u32 {
    if num_structs == 2 || num_structs == 4 { 1 } else { 0 }
}

/// Architecturally-valid lane index range for a given (elem, num_structs).
fn max_index(elem: &str, num_structs: u32) -> u32 {
    let r = r_bit_of(num_structs) == 1;
    match elem {
        "b" => if r { 7 } else { 15 },
        "h" => if r { 3 } else { 7 },
        "s" => if r { 1 } else { 3 },
        "d" => if r { 0 } else { 1 },
        _ => 0,
    }
}

/// Independent reference encoder, assembled field-by-field from the ARM ARM.
/// Uses the SPEC-correct opcode for `.d` (010/011) — see note (*).
fn ref_encode_single(
    rt: u32,
    rn: u32,
    elem: &str,
    num_structs: u32,
    index: u32,
    is_load: bool,
    post: bool,
) -> u32 {
    let l: u32 = if is_load { 1 } else { 0 };
    let r: u32 = r_bit_of(num_structs);
    let (opcode, q, s, size) = match elem {
        "b" => {
            let ob = if num_structs <= 2 { 0b000u32 } else { 0b001u32 };
            (ob, (index >> 3) & 1, (index >> 2) & 1, index & 0b11)
        }
        "h" => {
            let ob = if num_structs <= 2 { 0b010u32 } else { 0b011u32 };
            (ob, (index >> 2) & 1, (index >> 1) & 1, (index & 1) << 1)
        }
        "s" => {
            let ob = if num_structs <= 2 { 0b100u32 } else { 0b101u32 };
            (ob, (index >> 1) & 1, index & 1, 0b00u32)
        }
        // (*) .d lives in the same opcode group as .h, distinguished by size=01.
        "d" => {
            let ob = if num_structs <= 2 { 0b010u32 } else { 0b011u32 };
            (ob, index & 1, 0u32, 0b01u32)
        }
        _ => unreachable!("invalid elem in reference: {elem}"),
    };
    let rm: u32 = if post { 0b11111 } else { 0b00000 };
    let o0: u32 = if post { 1 } else { 0 };
    // 0 | Q | 001101 | o0 | L | R | Rm | opcode | S | size | Rn | Rt
    (q << 30)
        | (0b001101u32 << 24)
        | (o0 << 23)
        | (l << 22)
        | (r << 21)
        | (rm << 16)
        | (opcode << 13)
        | (s << 12)
        | (size << 10)
        | (rn << 5)
        | rt
}

/// Build a `{ v0.elem, v1.elem, ... }[index]` register-list operand with
/// `num` consecutive registers starting at `rt`.
fn list_indexed(rt: u32, elem: &str, num: u32, index: u32) -> Operand {
    let regs: Vec<Operand> = (0..num)
        .map(|i| Operand::RegArrangement {
            reg: format!("v{}", rt + i),
            arrangement: elem.to_string(),
        })
        .collect();
    Operand::RegListIndexed { regs, index }
}

/// Operand vec for a single-structure load/store. `post_kind`:
/// `"none"` → `[Xn]`; `"post"` → `MemPostIndex{offset}` (merged form);
/// `"imm3"` → `[Xn]` + separate `Imm(offset)` (parser-merged post-index).
fn single_ops(
    rt: u32,
    rn: u32,
    elem: &str,
    num: u32,
    index: u32,
    is_load: bool,
    post_kind: &str,
    offset: i64,
) -> Vec<Operand> {
    let _ = is_load;
    let mut ops = vec![list_indexed(rt, elem, num, index)];
    match post_kind {
        "none" => ops.push(Operand::Mem { base: format!("x{rn}"), offset: 0 }),
        "post" => ops.push(Operand::MemPostIndex { base: format!("x{rn}"), offset }),
        "imm3" => {
            ops.push(Operand::Mem { base: format!("x{rn}"), offset: 0 });
            ops.push(Operand::Imm(offset));
        }
        _ => unreachable!("bad post_kind {post_kind}"),
    }
    ops
}

fn post_kind_strategy() -> impl Strategy<Value = &'static str> {
    prop_oneof![Just("none"), Just("post"), Just("imm3")]
}

/// Element size in bytes for a single-letter element specifier.
fn size_bytes(elem: &str) -> u32 {
    match elem {
        "b" => 1,
        "h" => 2,
        "s" => 4,
        "d" => 8,
        _ => unreachable!("bad elem {elem}"),
    }
}

/// Generates a fully-valid (rt, rn, elem, num, index, is_load, post_kind) case.
/// `rt` keeps a consecutive `num`-register list within 0..=31, and `index`
/// is drawn from the architecturally-valid lane range for (elem, num).
fn case_strategy() -> impl Strategy<Value = (u32, u32, &'static str, u32, u32, bool, &'static str)> {
    (elem_strategy(), num_structs_strategy()).prop_flat_map(|(elem, num)| {
        let rt_hi = 32u32.saturating_sub(num).max(1);
        let max = max_index(elem, num);
        (
            0u32..rt_hi,
            reg_num_strategy(),
            Just(elem),
            Just(num),
            0u32..=max,
            any::<bool>(),
            post_kind_strategy(),
        )
    })
}

fn word_of(res: Result<EncodeResult, String>) -> u32 {
    match res {
        Ok(EncodeResult::Word(w)) => w,
        other => panic!("expected EncodeResult::Word, got {other:?}"),
    }
}

// --- golden table (absolute oracle) ---------------------------------------

// Hand-derived from the ARM ARM layout. Each value assembled from the
// verified field-by-field formula and cross-checked against `ref_encode_single`.
// Covers .b/.h/.s only (impl == reference there). The .d case is exercised by
// the `#[ignore]`d witness `d_element_uses_correct_opcode`.
// (rt, rn, elem, num, index, is_load, post_kind, expected_word)
const GOLDEN: &[(u32, u32, &str, u32, u32, bool, &str, u32)] = &[
    // st1 {v0.b}[0], [x1]
    (0, 1, "b", 1, 0, false, "none", 0x0D000020),
    // ld1 {v5.h}[3], [x2]            (Q=0,S=1,size=10,opcode=010,L=1)
    (5, 2, "h", 1, 3, true, "none", 0x0D405845),
    // st2 {v0.s, v1.s}[1], [x3]      (R=1,Q=0,S=1,size=00,opcode=100)
    (0, 3, "s", 2, 1, false, "none", 0x0D209060),
    // ld1 {v0.b}[0], [x1], #1        (post: o0=1, Rm=11111)
    (0, 1, "b", 1, 0, true, "post", 0x0DDF0020),
    // st3 {v0.b,v1.b,v2.b}[5], [x1]  (opcode=001,size=01,S=1)
    (0, 1, "b", 3, 5, false, "none", 0x0D003420),
    // ld4 {v0.h,v1.h,v2.h,v3.h}[2], [x4]  (R=1,opcode=011,S=1,size=00)
    (0, 4, "h", 4, 2, true, "none", 0x0D607080),
    // ld3 {v2.s,v3.s,v4.s}[0], [x7]  (opcode=101,size=00,Q=0,S=0)
    (2, 7, "s", 3, 0, true, "none", 0x0D40A0E2),
    // st1 {v0.b}[0], [x1], #1  via [Xn]+Imm(imm3 form)  (store, L=0)
    (0, 1, "b", 1, 0, false, "imm3", 0x0D9F0020),
];

#[test]
fn matches_golden_table() {
    for &(rt, rn, elem, num, index, is_load, post_kind, expected) in GOLDEN {
        let ops = single_ops(rt, rn, elem, num, index, is_load, post_kind, 1);
        let got = word_of(encode_neon_ld_st_single(&ops, is_load, num));
        assert_eq!(
            got, expected,
            "ld/st single {{v{rt}.{elem}[{index}]}}... [x{rn}] ({post_kind}): \
             got 0x{got:08X}, want 0x{expected:08X}",
        );
        // Cross-check the reference encoder against the golden values too.
        let post = post_kind != "none";
        assert_eq!(
            ref_encode_single(rt, rn, elem, num, index, is_load, post),
            expected,
            "reference encoder drift",
        );
    }
}

// --- properties -----------------------------------------------------------

proptest! {
    // === Oracle: differential against independent reference encoder ========
    // For .b/.h/.s, every register pair, struct count, lane index and
    // addressing mode must equal the independently-assembled reference word.
    #[test]
    fn matches_reference_encoder(
        (rt, rn, elem, num, index, is_load, post_kind) in case_strategy(),
    ) {
        let ops = single_ops(rt, rn, elem, num, index, is_load, post_kind, 1);
        let got = word_of(encode_neon_ld_st_single(&ops, is_load, num));
        let want = ref_encode_single(rt, rn, elem, num, index, is_load, post_kind != "none");
        prop_assert_eq!(got, want);
    }

    // === Fixed bits + field placement =====================================
    // Architecturally-constant bits never change; Rt/Rn/R/L fields and the
    // post-index encoding (bit 23 + Rm=11111) round-trip from the operands.
    #[test]
    fn fixed_bits_and_fields(
        (rt, rn, elem, num, index, is_load, post_kind) in case_strategy(),
    ) {
        let _ = elem;
        let _ = index;
        let ops = single_ops(rt, rn, elem, num, index, is_load, post_kind, 1);
        let w = word_of(encode_neon_ld_st_single(&ops, is_load, num));
        let post = post_kind != "none";

        // constant bits
        prop_assert_eq!((w >> 31) & 1, 0u32, "bit 31 must be 0");
        prop_assert_eq!((w >> 24) & 0x3F, 0b001101u32, "bits 29-24 = 001101");
        // load/store bit
        prop_assert_eq!((w >> 22) & 1, if is_load { 1u32 } else { 0 }, "L bit");
        // R bit reflects struct count
        prop_assert_eq!((w >> 21) & 1, r_bit_of(num), "R bit");
        // post-index controls bit 23 + Rm
        prop_assert_eq!((w >> 23) & 1, if post { 1u32 } else { 0 }, "o0 (post)");
        prop_assert_eq!((w >> 16) & 0x1F, if post { 0b11111u32 } else { 0u32 }, "Rm");
        // field placement
        prop_assert_eq!(w & 0x1F, rt, "Rt");
        prop_assert_eq!((w >> 5) & 0x1F, rn, "Rn");
    }

    // === Negative contract: element size must be b/h/s/d ==================
    #[test]
    fn rejects_unsupported_element_size(
        arr in "[a-z0-9]{1,3}".prop_filter("unknown size", |s| {
            !matches!(s.as_str(), "b"|"h"|"s"|"d")
        }),
        num in num_structs_strategy(),
    ) {
        let ops = single_ops(0, 1, arr.as_str(), num, 0, false, "none", 0);
        prop_assert!(
            encode_neon_ld_st_single(&ops, false, num).is_err(),
            "unsupported element size {arr:?} should be rejected"
        );
    }

    // === Negative contract: register count must match num_structs =========
    #[test]
    fn rejects_register_count_mismatch(
        elem in elem_strategy(),
        num in num_structs_strategy(),
        actual in 1u32..=4u32,
    ) {
        prop_assume!(actual != num);
        let ops = single_ops(0, 1, elem, actual, 0, false, "none", 0);
        prop_assert!(
            encode_neon_ld_st_single(&ops, false, num).is_err(),
            "RegList with {actual} regs vs num_structs={num} must be rejected"
        );
    }

    // === Negative contract: nonzero [Xn, #n] offset rejected ==============
    // The no-offset arm only accepts Mem{offset:0}.
    #[test]
    fn rejects_nonzero_mem_offset(
        elem in elem_strategy(),
        num in num_structs_strategy(),
        offset in 1i64..=4096,
    ) {
        let ops = vec![
            list_indexed(0, elem, num, 0),
            Operand::Mem { base: "x1".into(), offset },
        ];
        prop_assert!(
            encode_neon_ld_st_single(&ops, true, num).is_err(),
            "Mem{{offset={offset}}} (pre-index/offset form) must be rejected"
        );
    }
}

// --- documented negative contracts: malformed operand shapes --------------

#[test]
fn rejects_wrong_operand_shapes() {
    // too few operands
    assert!(encode_neon_ld_st_single(&[], true, 1).is_err(), "empty");
    assert!(
        encode_neon_ld_st_single(&[list_indexed(0, "s", 1, 0)], true, 1).is_err(),
        "single operand (no memory)"
    );

    // first operand not a RegListIndexed
    assert!(
        encode_neon_ld_st_single(
            &[
                Operand::RegArrangement { reg: "v0".into(), arrangement: "s".into() },
                Operand::Mem { base: "x1".into(), offset: 0 },
            ],
            true,
            1,
        )
        .is_err(),
        "first operand must be RegListIndexed"
    );

    // RegListIndexed element that is not a RegArrangement
    let plain = Operand::RegListIndexed { regs: vec![Operand::Reg("v0".into())], index: 0 };
    assert!(
        encode_neon_ld_st_single(
            &[plain, Operand::Mem { base: "x1".into(), offset: 0 }],
            true,
            1,
        )
        .is_err(),
        "list element must be a RegArrangement"
    );

    // invalid memory shapes
    let mem = |op: Operand| vec![list_indexed(0, "s", 1, 0), op];
    assert!(
        encode_neon_ld_st_single(&mem(Operand::MemPreIndex { base: "x1".into(), offset: 4 }), true, 1).is_err(),
        "MemPreIndex is not a valid single-structure form"
    );
    assert!(
        encode_neon_ld_st_single(
            &mem(Operand::MemRegOffset {
                base: "x1".into(),
                index: "x2".into(),
                extend: None,
                shift: None,
            }),
            true,
            1,
        )
        .is_err(),
        "MemRegOffset is not a valid single-structure form"
    );
}

// --- bug witnesses (#[ignore]d proptest! properties: default green) ------
// Each is a genuine failing, shrunk PBT property (not a hardcoded #[test]).
// Run with `cargo test --lib neon_ld_st_single_pbt -- --ignored`.

proptest! {
    // === Witness: `.d` element emits an unallocated opcode ================
    // Per the ARMv8-A ARM, single-structure `.d` elements live in the same
    // opcode group as `.h` (opcode = 010 for 1/2 regs, 011 for 3/4 regs),
    // distinguished by size = 01. The implementation instead emits the `.s`
    // group opcode (100/101) with size = 01 — an *unallocated* encoding.
    // The reference encoder (`ref_encode_single`) follows the spec.
    //
    // This property currently FAILS (shrunk counterexample below); it is
    // `#[ignore]`d so the default suite stays green.
    #[test]
    #[ignore]
    fn d_element_matches_reference(
        num in prop_oneof![Just(1u32), Just(2u32), Just(3u32), Just(4u32)],
        rt in 0u32..=30u32,
        rn in reg_num_strategy(),
        index in 0u32..=1u32, // .d lane range: 0 (2/4 regs) or 0..=1 (1/3 regs)
        is_load in any::<bool>(),
        post in any::<bool>(),
    ) {
        // keep a consecutive `num`-register list within 0..=31
        let rt = rt.min(31u32.saturating_sub(num - 1));
        let post_kind = if post { "post" } else { "none" };
        let ops = single_ops(rt, rn, "d", num, index, is_load, post_kind, 1);
        let got = word_of(encode_neon_ld_st_single(&ops, is_load, num));
        let want = ref_encode_single(rt, rn, "d", num, index, is_load, post);
        prop_assert_eq!(
            got, want,
            ".d single-structure must use opcode 010/011 (size=01)"
        );
    }

    // === Witness: post-index immediate is silently discarded =============
    // For single-structure post-index forms the immediate must equal the
    // bytes transferred (`num_structs * sizeof(elem)`); the encoder hard-codes
    // Rm=11111 and binds the offset to `_offset` (dropped), so a *wrong*
    // offset is accepted — same defect class as the documented LD1R offset
    // bug.
    //
    // This property currently FAILS (shrunk counterexample below); it is
    // `#[ignore]`d so the default suite stays green.
    #[test]
    #[ignore]
    fn post_index_offset_is_validated(
        elem in prop_oneof![Just("b"), Just("h"), Just("s")],
        num in prop_oneof![Just(1u32), Just(2u32), Just(3u32), Just(4u32)],
        bad_offset in 1i64..=4096i64,
    ) {
        let correct = (num * size_bytes(elem)) as i64;
        prop_assume!(bad_offset != correct);
        let ops = single_ops(0, 1, elem, num, 0, false, "post", bad_offset);
        prop_assert!(
            encode_neon_ld_st_single(&ops, false, num).is_err(),
            "post-index #{bad_offset} (correct is #{correct}) must be rejected"
        );
    }
}
