

================================================================
== Vitis HLS Report for 'matcher_engine_1720_16_Pipeline_init_state'
================================================================
* Date:           Sat Jan 17 14:12:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.325 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1722|     1722|  5.739 us|  5.739 us|  1722|  1722|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_state  |     1720|     1720|         1|          1|          1|  1720|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|       63|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln75_fu_68_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln75_fu_62_p2  |      icmp|   0|  0|  18|          11|          10|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  36|          22|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_5  |   9|          2|   11|         22|
    |p_fu_36               |   9|          2|   11|         22|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   23|         46|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |p_fu_36      |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matcher_engine<1720, 16>_Pipeline_init_state|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matcher_engine<1720, 16>_Pipeline_init_state|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matcher_engine<1720, 16>_Pipeline_init_state|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matcher_engine<1720, 16>_Pipeline_init_state|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matcher_engine<1720, 16>_Pipeline_init_state|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matcher_engine<1720, 16>_Pipeline_init_state|  return value|
|state_1_address0  |  out|   11|   ap_memory|                                       state_1|         array|
|state_1_ce0       |  out|    1|   ap_memory|                                       state_1|         array|
|state_1_we0       |  out|    1|   ap_memory|                                       state_1|         array|
|state_1_d0        |  out|   15|   ap_memory|                                       state_1|         array|
+------------------+-----+-----+------------+----------------------------------------------+--------------+

