{
  "module_name": "svga3d_types.h",
  "hash_id": "9087b476fd6cd2004cd1e3c863978df02cffa999a36c4f9ffa672fedc0c25c58",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/vmwgfx/device_include/svga3d_types.h",
  "human_readable_source": " \n \n\n \n\n\n\n#ifndef _SVGA3D_TYPES_H_\n#define _SVGA3D_TYPES_H_\n\n#include \"vm_basic_types.h\"\n\n#define SVGA3D_INVALID_ID ((uint32)-1)\n\n#define SVGA3D_RESOURCE_TYPE_MIN 1\n#define SVGA3D_RESOURCE_BUFFER 1\n#define SVGA3D_RESOURCE_TEXTURE1D 2\n#define SVGA3D_RESOURCE_TEXTURE2D 3\n#define SVGA3D_RESOURCE_TEXTURE3D 4\n#define SVGA3D_RESOURCE_TEXTURECUBE 5\n#define SVGA3D_RESOURCE_TYPE_DX10_MAX 6\n#define SVGA3D_RESOURCE_BUFFEREX 6\n#define SVGA3D_RESOURCE_TYPE_MAX 7\ntypedef uint32 SVGA3dResourceType;\n\ntypedef uint8 SVGABool8;\ntypedef uint32 SVGA3dBool;\ntypedef uint32 SVGA3dColor;\n\ntypedef uint32 SVGA3dSurfaceId;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 numerator;\n\tuint32 denominator;\n} SVGA3dFraction64;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCopyRect {\n\tuint32 x;\n\tuint32 y;\n\tuint32 w;\n\tuint32 h;\n\tuint32 srcx;\n\tuint32 srcy;\n} SVGA3dCopyRect;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dCopyBox {\n\tuint32 x;\n\tuint32 y;\n\tuint32 z;\n\tuint32 w;\n\tuint32 h;\n\tuint32 d;\n\tuint32 srcx;\n\tuint32 srcy;\n\tuint32 srcz;\n} SVGA3dCopyBox;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dRect {\n\tuint32 x;\n\tuint32 y;\n\tuint32 w;\n\tuint32 h;\n} SVGA3dRect;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 x;\n\tuint32 y;\n\tuint32 z;\n\tuint32 w;\n\tuint32 h;\n\tuint32 d;\n} SVGA3dBox;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tint32 x;\n\tint32 y;\n\tint32 z;\n\tint32 w;\n\tint32 h;\n\tint32 d;\n} SVGA3dSignedBox;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 x;\n\tuint32 y;\n\tuint32 z;\n} SVGA3dPoint;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef union {\n\tstruct {\n\t\tfloat r;\n\t\tfloat g;\n\t\tfloat b;\n\t\tfloat a;\n\t};\n\n\tfloat value[4];\n} SVGA3dRGBAFloat;\n#pragma pack(pop)\n\ntypedef enum SVGA3dSurfaceFormat {\n\tSVGA3D_FORMAT_INVALID = 0,\n\n\tSVGA3D_X8R8G8B8 = 1,\n\tSVGA3D_FORMAT_MIN = 1,\n\n\tSVGA3D_A8R8G8B8 = 2,\n\n\tSVGA3D_R5G6B5 = 3,\n\tSVGA3D_X1R5G5B5 = 4,\n\tSVGA3D_A1R5G5B5 = 5,\n\tSVGA3D_A4R4G4B4 = 6,\n\n\tSVGA3D_Z_D32 = 7,\n\tSVGA3D_Z_D16 = 8,\n\tSVGA3D_Z_D24S8 = 9,\n\tSVGA3D_Z_D15S1 = 10,\n\n\tSVGA3D_LUMINANCE8 = 11,\n\tSVGA3D_LUMINANCE4_ALPHA4 = 12,\n\tSVGA3D_LUMINANCE16 = 13,\n\tSVGA3D_LUMINANCE8_ALPHA8 = 14,\n\n\tSVGA3D_DXT1 = 15,\n\tSVGA3D_DXT2 = 16,\n\tSVGA3D_DXT3 = 17,\n\tSVGA3D_DXT4 = 18,\n\tSVGA3D_DXT5 = 19,\n\n\tSVGA3D_BUMPU8V8 = 20,\n\tSVGA3D_BUMPL6V5U5 = 21,\n\tSVGA3D_BUMPX8L8V8U8 = 22,\n\tSVGA3D_FORMAT_DEAD1 = 23,\n\n\tSVGA3D_ARGB_S10E5 = 24,\n\tSVGA3D_ARGB_S23E8 = 25,\n\n\tSVGA3D_A2R10G10B10 = 26,\n\n\tSVGA3D_V8U8 = 27,\n\tSVGA3D_Q8W8V8U8 = 28,\n\tSVGA3D_CxV8U8 = 29,\n\n\tSVGA3D_X8L8V8U8 = 30,\n\tSVGA3D_A2W10V10U10 = 31,\n\n\tSVGA3D_ALPHA8 = 32,\n\n\tSVGA3D_R_S10E5 = 33,\n\tSVGA3D_R_S23E8 = 34,\n\tSVGA3D_RG_S10E5 = 35,\n\tSVGA3D_RG_S23E8 = 36,\n\n\tSVGA3D_BUFFER = 37,\n\n\tSVGA3D_Z_D24X8 = 38,\n\n\tSVGA3D_V16U16 = 39,\n\n\tSVGA3D_G16R16 = 40,\n\tSVGA3D_A16B16G16R16 = 41,\n\n\tSVGA3D_UYVY = 42,\n\tSVGA3D_YUY2 = 43,\n\n\tSVGA3D_NV12 = 44,\n\n\tSVGA3D_FORMAT_DEAD2 = 45,\n\n\tSVGA3D_R32G32B32A32_TYPELESS = 46,\n\tSVGA3D_R32G32B32A32_UINT = 47,\n\tSVGA3D_R32G32B32A32_SINT = 48,\n\tSVGA3D_R32G32B32_TYPELESS = 49,\n\tSVGA3D_R32G32B32_FLOAT = 50,\n\tSVGA3D_R32G32B32_UINT = 51,\n\tSVGA3D_R32G32B32_SINT = 52,\n\tSVGA3D_R16G16B16A16_TYPELESS = 53,\n\tSVGA3D_R16G16B16A16_UINT = 54,\n\tSVGA3D_R16G16B16A16_SNORM = 55,\n\tSVGA3D_R16G16B16A16_SINT = 56,\n\tSVGA3D_R32G32_TYPELESS = 57,\n\tSVGA3D_R32G32_UINT = 58,\n\tSVGA3D_R32G32_SINT = 59,\n\tSVGA3D_R32G8X24_TYPELESS = 60,\n\tSVGA3D_D32_FLOAT_S8X24_UINT = 61,\n\tSVGA3D_R32_FLOAT_X8X24 = 62,\n\tSVGA3D_X32_G8X24_UINT = 63,\n\tSVGA3D_R10G10B10A2_TYPELESS = 64,\n\tSVGA3D_R10G10B10A2_UINT = 65,\n\tSVGA3D_R11G11B10_FLOAT = 66,\n\tSVGA3D_R8G8B8A8_TYPELESS = 67,\n\tSVGA3D_R8G8B8A8_UNORM = 68,\n\tSVGA3D_R8G8B8A8_UNORM_SRGB = 69,\n\tSVGA3D_R8G8B8A8_UINT = 70,\n\tSVGA3D_R8G8B8A8_SINT = 71,\n\tSVGA3D_R16G16_TYPELESS = 72,\n\tSVGA3D_R16G16_UINT = 73,\n\tSVGA3D_R16G16_SINT = 74,\n\tSVGA3D_R32_TYPELESS = 75,\n\tSVGA3D_D32_FLOAT = 76,\n\tSVGA3D_R32_UINT = 77,\n\tSVGA3D_R32_SINT = 78,\n\tSVGA3D_R24G8_TYPELESS = 79,\n\tSVGA3D_D24_UNORM_S8_UINT = 80,\n\tSVGA3D_R24_UNORM_X8 = 81,\n\tSVGA3D_X24_G8_UINT = 82,\n\tSVGA3D_R8G8_TYPELESS = 83,\n\tSVGA3D_R8G8_UNORM = 84,\n\tSVGA3D_R8G8_UINT = 85,\n\tSVGA3D_R8G8_SINT = 86,\n\tSVGA3D_R16_TYPELESS = 87,\n\tSVGA3D_R16_UNORM = 88,\n\tSVGA3D_R16_UINT = 89,\n\tSVGA3D_R16_SNORM = 90,\n\tSVGA3D_R16_SINT = 91,\n\tSVGA3D_R8_TYPELESS = 92,\n\tSVGA3D_R8_UNORM = 93,\n\tSVGA3D_R8_UINT = 94,\n\tSVGA3D_R8_SNORM = 95,\n\tSVGA3D_R8_SINT = 96,\n\tSVGA3D_P8 = 97,\n\tSVGA3D_R9G9B9E5_SHAREDEXP = 98,\n\tSVGA3D_R8G8_B8G8_UNORM = 99,\n\tSVGA3D_G8R8_G8B8_UNORM = 100,\n\tSVGA3D_BC1_TYPELESS = 101,\n\tSVGA3D_BC1_UNORM_SRGB = 102,\n\tSVGA3D_BC2_TYPELESS = 103,\n\tSVGA3D_BC2_UNORM_SRGB = 104,\n\tSVGA3D_BC3_TYPELESS = 105,\n\tSVGA3D_BC3_UNORM_SRGB = 106,\n\tSVGA3D_BC4_TYPELESS = 107,\n\tSVGA3D_ATI1 = 108,\n\tSVGA3D_BC4_SNORM = 109,\n\tSVGA3D_BC5_TYPELESS = 110,\n\tSVGA3D_ATI2 = 111,\n\tSVGA3D_BC5_SNORM = 112,\n\tSVGA3D_R10G10B10_XR_BIAS_A2_UNORM = 113,\n\tSVGA3D_B8G8R8A8_TYPELESS = 114,\n\tSVGA3D_B8G8R8A8_UNORM_SRGB = 115,\n\tSVGA3D_B8G8R8X8_TYPELESS = 116,\n\tSVGA3D_B8G8R8X8_UNORM_SRGB = 117,\n\n\tSVGA3D_Z_DF16 = 118,\n\tSVGA3D_Z_DF24 = 119,\n\tSVGA3D_Z_D24S8_INT = 120,\n\n\tSVGA3D_YV12 = 121,\n\n\tSVGA3D_R32G32B32A32_FLOAT = 122,\n\tSVGA3D_R16G16B16A16_FLOAT = 123,\n\tSVGA3D_R16G16B16A16_UNORM = 124,\n\tSVGA3D_R32G32_FLOAT = 125,\n\tSVGA3D_R10G10B10A2_UNORM = 126,\n\tSVGA3D_R8G8B8A8_SNORM = 127,\n\tSVGA3D_R16G16_FLOAT = 128,\n\tSVGA3D_R16G16_UNORM = 129,\n\tSVGA3D_R16G16_SNORM = 130,\n\tSVGA3D_R32_FLOAT = 131,\n\tSVGA3D_R8G8_SNORM = 132,\n\tSVGA3D_R16_FLOAT = 133,\n\tSVGA3D_D16_UNORM = 134,\n\tSVGA3D_A8_UNORM = 135,\n\tSVGA3D_BC1_UNORM = 136,\n\tSVGA3D_BC2_UNORM = 137,\n\tSVGA3D_BC3_UNORM = 138,\n\tSVGA3D_B5G6R5_UNORM = 139,\n\tSVGA3D_B5G5R5A1_UNORM = 140,\n\tSVGA3D_B8G8R8A8_UNORM = 141,\n\tSVGA3D_B8G8R8X8_UNORM = 142,\n\tSVGA3D_BC4_UNORM = 143,\n\tSVGA3D_BC5_UNORM = 144,\n\tSVGA3D_B4G4R4A4_UNORM = 145,\n\n\tSVGA3D_BC6H_TYPELESS = 146,\n\tSVGA3D_BC6H_UF16 = 147,\n\tSVGA3D_BC6H_SF16 = 148,\n\tSVGA3D_BC7_TYPELESS = 149,\n\tSVGA3D_BC7_UNORM = 150,\n\tSVGA3D_BC7_UNORM_SRGB = 151,\n\n\tSVGA3D_AYUV = 152,\n\n\tSVGA3D_R11G11B10_TYPELESS = 153,\n\n\tSVGA3D_FORMAT_MAX\n} SVGA3dSurfaceFormat;\n\n#define SVGA3D_SURFACE_CUBEMAP (1 << 0)\n\n#define SVGA3D_SURFACE_HINT_STATIC (CONST64U(1) << 1)\n#define SVGA3D_SURFACE_HINT_DYNAMIC (CONST64U(1) << 2)\n#define SVGA3D_SURFACE_HINT_INDEXBUFFER (CONST64U(1) << 3)\n#define SVGA3D_SURFACE_HINT_VERTEXBUFFER (CONST64U(1) << 4)\n#define SVGA3D_SURFACE_HINT_TEXTURE (CONST64U(1) << 5)\n#define SVGA3D_SURFACE_HINT_RENDERTARGET (CONST64U(1) << 6)\n#define SVGA3D_SURFACE_HINT_DEPTHSTENCIL (CONST64U(1) << 7)\n#define SVGA3D_SURFACE_HINT_WRITEONLY (CONST64U(1) << 8)\n#define SVGA3D_SURFACE_DEAD2 (CONST64U(1) << 9)\n#define SVGA3D_SURFACE_AUTOGENMIPMAPS (CONST64U(1) << 10)\n\n#define SVGA3D_SURFACE_DEAD1 (CONST64U(1) << 11)\n\n#define SVGA3D_SURFACE_MOB_PITCH (CONST64U(1) << 12)\n\n#define SVGA3D_SURFACE_INACTIVE (CONST64U(1) << 13)\n#define SVGA3D_SURFACE_HINT_RT_LOCKABLE (CONST64U(1) << 14)\n#define SVGA3D_SURFACE_VOLUME (CONST64U(1) << 15)\n\n#define SVGA3D_SURFACE_SCREENTARGET (CONST64U(1) << 16)\n\n#define SVGA3D_SURFACE_ALIGN16 (CONST64U(1) << 17)\n\n#define SVGA3D_SURFACE_1D (CONST64U(1) << 18)\n#define SVGA3D_SURFACE_ARRAY (CONST64U(1) << 19)\n\n#define SVGA3D_SURFACE_BIND_VERTEX_BUFFER (CONST64U(1) << 20)\n#define SVGA3D_SURFACE_BIND_INDEX_BUFFER (CONST64U(1) << 21)\n#define SVGA3D_SURFACE_BIND_CONSTANT_BUFFER (CONST64U(1) << 22)\n#define SVGA3D_SURFACE_BIND_SHADER_RESOURCE (CONST64U(1) << 23)\n#define SVGA3D_SURFACE_BIND_RENDER_TARGET (CONST64U(1) << 24)\n#define SVGA3D_SURFACE_BIND_DEPTH_STENCIL (CONST64U(1) << 25)\n#define SVGA3D_SURFACE_BIND_STREAM_OUTPUT (CONST64U(1) << 26)\n\n#define SVGA3D_SURFACE_STAGING_UPLOAD (CONST64U(1) << 27)\n#define SVGA3D_SURFACE_STAGING_DOWNLOAD (CONST64U(1) << 28)\n#define SVGA3D_SURFACE_HINT_INDIRECT_UPDATE (CONST64U(1) << 29)\n\n#define SVGA3D_SURFACE_TRANSFER_FROM_BUFFER (CONST64U(1) << 30)\n\n#define SVGA3D_SURFACE_RESERVED1 (CONST64U(1) << 31)\n\n#define SVGA3D_SURFACE_MULTISAMPLE (CONST64U(1) << 32)\n\n#define SVGA3D_SURFACE_BIND_UAVIEW (CONST64U(1) << 33)\n\n#define SVGA3D_SURFACE_TRANSFER_TO_BUFFER (CONST64U(1) << 34)\n\n#define SVGA3D_SURFACE_BIND_LOGICOPS (CONST64U(1) << 35)\n\n#define SVGA3D_SURFACE_BIND_RAW_VIEWS (CONST64U(1) << 36)\n#define SVGA3D_SURFACE_BUFFER_STRUCTURED (CONST64U(1) << 37)\n\n#define SVGA3D_SURFACE_DRAWINDIRECT_ARGS (CONST64U(1) << 38)\n#define SVGA3D_SURFACE_RESOURCE_CLAMP (CONST64U(1) << 39)\n\n#define SVGA3D_SURFACE_STAGING_COPY (CONST64U(1) << 40)\n\n#define SVGA3D_SURFACE_FLAG_MAX (CONST64U(1) << 44)\n\ntypedef uint32 SVGA3dSurface1Flags;\ntypedef uint32 SVGA3dSurface2Flags;\ntypedef uint64 SVGA3dSurfaceAllFlags;\n\n#define SVGA3D_SURFACE_FLAGS1_MASK ((uint64)MAX_UINT32)\n#define SVGA3D_SURFACE_FLAGS2_MASK (MAX_UINT64 & ~SVGA3D_SURFACE_FLAGS1_MASK)\n\n#define SVGA3D_SURFACE_HB_DISALLOWED_MASK                                      \\\n\t(SVGA3D_SURFACE_MOB_PITCH | SVGA3D_SURFACE_SCREENTARGET |              \\\n\t SVGA3D_SURFACE_ALIGN16 | SVGA3D_SURFACE_BIND_CONSTANT_BUFFER |        \\\n\t SVGA3D_SURFACE_BIND_STREAM_OUTPUT | SVGA3D_SURFACE_STAGING_UPLOAD |   \\\n\t SVGA3D_SURFACE_STAGING_DOWNLOAD |                                     \\\n\t SVGA3D_SURFACE_HINT_INDIRECT_UPDATE |                                 \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER | SVGA3D_SURFACE_MULTISAMPLE |    \\\n\t SVGA3D_SURFACE_BIND_UAVIEW | SVGA3D_SURFACE_TRANSFER_TO_BUFFER |      \\\n\t SVGA3D_SURFACE_BIND_LOGICOPS | SVGA3D_SURFACE_BIND_RAW_VIEWS |        \\\n\t SVGA3D_SURFACE_BUFFER_STRUCTURED | SVGA3D_SURFACE_DRAWINDIRECT_ARGS | \\\n\t SVGA3D_SURFACE_RESOURCE_CLAMP | SVGA3D_SURFACE_STAGING_COPY |         \\\n\t SVGA3D_SURFACE_RESTRICT_UPDATE | SVGA3D_SURFACE_BIND_TENSOR |         \\\n\t SVGA3D_SURFACE_LO_STAGING)\n\n#define SVGA3D_SURFACE_HB_PRESENT_DISALLOWED_MASK                              \\\n\t(SVGA3D_SURFACE_1D | SVGA3D_SURFACE_MULTISAMPLE |                      \\\n\t SVGA3D_SURFACE_STAGING_COPY)\n\n#define SVGA3D_SURFACE_2D_DISALLOWED_MASK                                      \\\n\t(SVGA3D_SURFACE_CUBEMAP | SVGA3D_SURFACE_AUTOGENMIPMAPS |              \\\n\t SVGA3D_SURFACE_VOLUME | SVGA3D_SURFACE_1D |                           \\\n\t SVGA3D_SURFACE_BIND_VERTEX_BUFFER |                                   \\\n\t SVGA3D_SURFACE_BIND_INDEX_BUFFER |                                    \\\n\t SVGA3D_SURFACE_BIND_CONSTANT_BUFFER |                                 \\\n\t SVGA3D_SURFACE_BIND_DEPTH_STENCIL |                                   \\\n\t SVGA3D_SURFACE_BIND_STREAM_OUTPUT |                                   \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER | SVGA3D_SURFACE_MULTISAMPLE |    \\\n\t SVGA3D_SURFACE_BIND_UAVIEW | SVGA3D_SURFACE_TRANSFER_TO_BUFFER |      \\\n\t SVGA3D_SURFACE_BIND_RAW_VIEWS | SVGA3D_SURFACE_BUFFER_STRUCTURED |    \\\n\t SVGA3D_SURFACE_DRAWINDIRECT_ARGS | SVGA3D_SURFACE_RESOURCE_CLAMP |    \\\n\t SVGA3D_SURFACE_BIND_TENSOR)\n\n#define SVGA3D_SURFACE_BASICOPS_DISALLOWED_MASK                                \\\n\t(SVGA3D_SURFACE_CUBEMAP | SVGA3D_SURFACE_AUTOGENMIPMAPS |              \\\n\t SVGA3D_SURFACE_VOLUME | SVGA3D_SURFACE_1D |                           \\\n\t SVGA3D_SURFACE_MULTISAMPLE)\n\n#define SVGA3D_SURFACE_SCREENTARGET_DISALLOWED_MASK                            \\\n\t(SVGA3D_SURFACE_CUBEMAP | SVGA3D_SURFACE_AUTOGENMIPMAPS |              \\\n\t SVGA3D_SURFACE_VOLUME | SVGA3D_SURFACE_1D |                           \\\n\t SVGA3D_SURFACE_BIND_VERTEX_BUFFER |                                   \\\n\t SVGA3D_SURFACE_BIND_INDEX_BUFFER |                                    \\\n\t SVGA3D_SURFACE_BIND_CONSTANT_BUFFER |                                 \\\n\t SVGA3D_SURFACE_BIND_DEPTH_STENCIL |                                   \\\n\t SVGA3D_SURFACE_BIND_STREAM_OUTPUT | SVGA3D_SURFACE_INACTIVE |         \\\n\t SVGA3D_SURFACE_STAGING_UPLOAD | SVGA3D_SURFACE_STAGING_DOWNLOAD |     \\\n\t SVGA3D_SURFACE_HINT_INDIRECT_UPDATE |                                 \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER | SVGA3D_SURFACE_MULTISAMPLE |    \\\n\t SVGA3D_SURFACE_TRANSFER_TO_BUFFER | SVGA3D_SURFACE_BIND_RAW_VIEWS |   \\\n\t SVGA3D_SURFACE_BUFFER_STRUCTURED | SVGA3D_SURFACE_DRAWINDIRECT_ARGS | \\\n\t SVGA3D_SURFACE_RESOURCE_CLAMP | SVGA3D_SURFACE_STAGING_COPY |         \\\n\t SVGA3D_SURFACE_BIND_TENSOR | SVGA3D_SURFACE_LO_STAGING)\n\n#define SVGA3D_SURFACE_BUFFER_DISALLOWED_MASK                                  \\\n\t(SVGA3D_SURFACE_CUBEMAP | SVGA3D_SURFACE_AUTOGENMIPMAPS |              \\\n\t SVGA3D_SURFACE_VOLUME | SVGA3D_SURFACE_1D | SVGA3D_SURFACE_DEAD2 |    \\\n\t SVGA3D_SURFACE_ARRAY | SVGA3D_SURFACE_MULTISAMPLE |                   \\\n\t SVGA3D_SURFACE_MOB_PITCH | SVGA3D_SURFACE_RESOURCE_CLAMP)\n\n#define SVGA3D_SURFACE_MULTISAMPLE_DISALLOWED_MASK                             \\\n\t(SVGA3D_SURFACE_CUBEMAP | SVGA3D_SURFACE_AUTOGENMIPMAPS |              \\\n\t SVGA3D_SURFACE_VOLUME | SVGA3D_SURFACE_1D |                           \\\n\t SVGA3D_SURFACE_SCREENTARGET | SVGA3D_SURFACE_MOB_PITCH |              \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER | SVGA3D_SURFACE_BIND_UAVIEW |    \\\n\t SVGA3D_SURFACE_TRANSFER_TO_BUFFER | SVGA3D_SURFACE_BIND_LOGICOPS |    \\\n\t SVGA3D_SURFACE_BIND_RAW_VIEWS | SVGA3D_SURFACE_BUFFER_STRUCTURED |    \\\n\t SVGA3D_SURFACE_DRAWINDIRECT_ARGS | SVGA3D_SURFACE_STAGING_COPY)\n\n#define SVGA3D_SURFACE_DX_ONLY_MASK                                            \\\n\t(SVGA3D_SURFACE_BIND_STREAM_OUTPUT | SVGA3D_SURFACE_STAGING_UPLOAD |   \\\n\t SVGA3D_SURFACE_STAGING_DOWNLOAD |                                     \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER |                                 \\\n\t SVGA3D_SURFACE_TRANSFER_TO_BUFFER)\n\n#define SVGA3D_SURFACE_ANY_STAGING_MASK                                        \\\n\t(SVGA3D_SURFACE_STAGING_UPLOAD | SVGA3D_SURFACE_STAGING_DOWNLOAD |     \\\n\t SVGA3D_SURFACE_STAGING_COPY | SVGA3D_SURFACE_LO_STAGING)\n\n#define SVGA3D_SURFACE_ANY_NONHINT_STAGING_MASK                                \\\n\t(SVGA3D_SURFACE_ANY_STAGING_MASK & ~(SVGA3D_SURFACE_LO_STAGING))\n\n#define SVGA3D_SURFACE_BIND_MASK                                               \\\n\t(SVGA3D_SURFACE_BIND_VERTEX_BUFFER |                                   \\\n\t SVGA3D_SURFACE_BIND_INDEX_BUFFER |                                    \\\n\t SVGA3D_SURFACE_BIND_CONSTANT_BUFFER |                                 \\\n\t SVGA3D_SURFACE_BIND_SHADER_RESOURCE |                                 \\\n\t SVGA3D_SURFACE_BIND_RENDER_TARGET |                                   \\\n\t SVGA3D_SURFACE_BIND_DEPTH_STENCIL |                                   \\\n\t SVGA3D_SURFACE_BIND_STREAM_OUTPUT | SVGA3D_SURFACE_BIND_UAVIEW |      \\\n\t SVGA3D_SURFACE_BIND_LOGICOPS | SVGA3D_SURFACE_BIND_RAW_VIEWS |        \\\n\t SVGA3D_SURFACE_BIND_TENSOR)\n\n#define SVGA3D_SURFACE_STAGING_DISALLOWED_MASK                                 \\\n\t(SVGA3D_SURFACE_BIND_MASK | SVGA3D_SURFACE_AUTOGENMIPMAPS |            \\\n\t SVGA3D_SURFACE_SCREENTARGET | SVGA3D_SURFACE_HINT_RENDERTARGET |      \\\n\t SVGA3D_SURFACE_HINT_INDIRECT_UPDATE | SVGA3D_SURFACE_MULTISAMPLE |    \\\n\t SVGA3D_SURFACE_DRAWINDIRECT_ARGS | SVGA3D_SURFACE_RESOURCE_CLAMP |    \\\n\t SVGA3D_SURFACE_BIND_TENSOR)\n\n#define SVGA3D_SURFACE_STAGING_COPY_DISALLOWED_MASK                            \\\n\t(SVGA3D_SURFACE_STAGING_DISALLOWED_MASK |                              \\\n\t SVGA3D_SURFACE_TRANSFER_TO_BUFFER |                                   \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER)\n\n#define SVGA3D_SURFACE_LOGICOPS_DISALLOWED_MASK                                \\\n\t(SVGA3D_SURFACE_CUBEMAP | SVGA3D_SURFACE_DEAD2 |                       \\\n\t SVGA3D_SURFACE_AUTOGENMIPMAPS | SVGA3D_SURFACE_VOLUME |               \\\n\t SVGA3D_SURFACE_1D | SVGA3D_SURFACE_BIND_VERTEX_BUFFER |               \\\n\t SVGA3D_SURFACE_BIND_INDEX_BUFFER |                                    \\\n\t SVGA3D_SURFACE_BIND_CONSTANT_BUFFER |                                 \\\n\t SVGA3D_SURFACE_BIND_DEPTH_STENCIL |                                   \\\n\t SVGA3D_SURFACE_BIND_STREAM_OUTPUT |                                   \\\n\t SVGA3D_SURFACE_TRANSFER_FROM_BUFFER | SVGA3D_SURFACE_MULTISAMPLE |    \\\n\t SVGA3D_SURFACE_BIND_UAVIEW | SVGA3D_SURFACE_TRANSFER_TO_BUFFER |      \\\n\t SVGA3D_SURFACE_BIND_RAW_VIEWS | SVGA3D_SURFACE_BUFFER_STRUCTURED |    \\\n\t SVGA3D_SURFACE_DRAWINDIRECT_ARGS | SVGA3D_SURFACE_RESOURCE_CLAMP |    \\\n\t SVGA3D_SURFACE_STAGING_COPY)\n\n#define SVGA3D_SURFACE_SM5_MASK                                                \\\n\t(SVGA3D_SURFACE_DRAWINDIRECT_ARGS | SVGA3D_SURFACE_BUFFER_STRUCTURED | \\\n\t SVGA3D_SURFACE_BIND_RAW_VIEWS | SVGA3D_SURFACE_BIND_UAVIEW |          \\\n\t SVGA3D_SURFACE_RESOURCE_CLAMP)\n\n#define SVGA3D_BUFFER_STRUCTURED_STRIDE_MAX 2048\n\ntypedef enum {\n\tSVGA3DFORMAT_OP_TEXTURE = 0x00000001,\n\tSVGA3DFORMAT_OP_VOLUMETEXTURE = 0x00000002,\n\tSVGA3DFORMAT_OP_CUBETEXTURE = 0x00000004,\n\tSVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET = 0x00000008,\n\tSVGA3DFORMAT_OP_SAME_FORMAT_RENDERTARGET = 0x00000010,\n\tSVGA3DFORMAT_OP_ZSTENCIL = 0x00000040,\n\tSVGA3DFORMAT_OP_ZSTENCIL_WITH_ARBITRARY_COLOR_DEPTH = 0x00000080,\n\n\tSVGA3DFORMAT_OP_SAME_FORMAT_UP_TO_ALPHA_RENDERTARGET = 0x00000100,\n\n\tSVGA3DFORMAT_OP_DISPLAYMODE = 0x00000400,\n\n\tSVGA3DFORMAT_OP_3DACCELERATION = 0x00000800,\n\n\tSVGA3DFORMAT_OP_PIXELSIZE = 0x00001000,\n\n\tSVGA3DFORMAT_OP_CONVERT_TO_ARGB = 0x00002000,\n\n\tSVGA3DFORMAT_OP_OFFSCREENPLAIN = 0x00004000,\n\n\tSVGA3DFORMAT_OP_SRGBREAD = 0x00008000,\n\n\tSVGA3DFORMAT_OP_BUMPMAP = 0x00010000,\n\n\tSVGA3DFORMAT_OP_DMAP = 0x00020000,\n\n\tSVGA3DFORMAT_OP_NOFILTER = 0x00040000,\n\n\tSVGA3DFORMAT_OP_MEMBEROFGROUP_ARGB = 0x00080000,\n\n\tSVGA3DFORMAT_OP_SRGBWRITE = 0x00100000,\n\n\tSVGA3DFORMAT_OP_NOALPHABLEND = 0x00200000,\n\n\tSVGA3DFORMAT_OP_AUTOGENMIPMAP = 0x00400000,\n\n\tSVGA3DFORMAT_OP_VERTEXTEXTURE = 0x00800000,\n\n\tSVGA3DFORMAT_OP_NOTEXCOORDWRAPNORMIP = 0x01000000\n} SVGA3dFormatOp;\n\n#define SVGA3D_FORMAT_POSITIVE                                                 \\\n\t(SVGA3DFORMAT_OP_TEXTURE | SVGA3DFORMAT_OP_VOLUMETEXTURE |             \\\n\t SVGA3DFORMAT_OP_CUBETEXTURE |                                         \\\n\t SVGA3DFORMAT_OP_OFFSCREEN_RENDERTARGET |                              \\\n\t SVGA3DFORMAT_OP_SAME_FORMAT_RENDERTARGET | SVGA3DFORMAT_OP_ZSTENCIL | \\\n\t SVGA3DFORMAT_OP_ZSTENCIL_WITH_ARBITRARY_COLOR_DEPTH |                 \\\n\t SVGA3DFORMAT_OP_SAME_FORMAT_UP_TO_ALPHA_RENDERTARGET |                \\\n\t SVGA3DFORMAT_OP_DISPLAYMODE | SVGA3DFORMAT_OP_3DACCELERATION |        \\\n\t SVGA3DFORMAT_OP_PIXELSIZE | SVGA3DFORMAT_OP_CONVERT_TO_ARGB |         \\\n\t SVGA3DFORMAT_OP_OFFSCREENPLAIN | SVGA3DFORMAT_OP_SRGBREAD |           \\\n\t SVGA3DFORMAT_OP_BUMPMAP | SVGA3DFORMAT_OP_DMAP |                      \\\n\t SVGA3DFORMAT_OP_MEMBEROFGROUP_ARGB | SVGA3DFORMAT_OP_SRGBWRITE |      \\\n\t SVGA3DFORMAT_OP_AUTOGENMIPMAP | SVGA3DFORMAT_OP_VERTEXTEXTURE)\n\n#define SVGA3D_FORMAT_NEGATIVE                                                 \\\n\t(SVGA3DFORMAT_OP_NOFILTER | SVGA3DFORMAT_OP_NOALPHABLEND |             \\\n\t SVGA3DFORMAT_OP_NOTEXCOORDWRAPNORMIP)\n\ntypedef union {\n\tuint32 value;\n\tstruct {\n\t\tuint32 texture : 1;\n\t\tuint32 volumeTexture : 1;\n\t\tuint32 cubeTexture : 1;\n\t\tuint32 offscreenRenderTarget : 1;\n\t\tuint32 sameFormatRenderTarget : 1;\n\t\tuint32 unknown1 : 1;\n\t\tuint32 zStencil : 1;\n\t\tuint32 zStencilArbitraryDepth : 1;\n\t\tuint32 sameFormatUpToAlpha : 1;\n\t\tuint32 unknown2 : 1;\n\t\tuint32 displayMode : 1;\n\t\tuint32 acceleration3d : 1;\n\t\tuint32 pixelSize : 1;\n\t\tuint32 convertToARGB : 1;\n\t\tuint32 offscreenPlain : 1;\n\t\tuint32 sRGBRead : 1;\n\t\tuint32 bumpMap : 1;\n\t\tuint32 dmap : 1;\n\t\tuint32 noFilter : 1;\n\t\tuint32 memberOfGroupARGB : 1;\n\t\tuint32 sRGBWrite : 1;\n\t\tuint32 noAlphaBlend : 1;\n\t\tuint32 autoGenMipMap : 1;\n\t\tuint32 vertexTexture : 1;\n\t\tuint32 noTexCoordWrapNorMip : 1;\n\t};\n} SVGA3dSurfaceFormatCaps;\n\ntypedef enum {\n\tSVGA3D_RS_INVALID = 0,\n\tSVGA3D_RS_MIN = 1,\n\tSVGA3D_RS_ZENABLE = 1,\n\tSVGA3D_RS_ZWRITEENABLE = 2,\n\tSVGA3D_RS_ALPHATESTENABLE = 3,\n\tSVGA3D_RS_DITHERENABLE = 4,\n\tSVGA3D_RS_BLENDENABLE = 5,\n\tSVGA3D_RS_FOGENABLE = 6,\n\tSVGA3D_RS_SPECULARENABLE = 7,\n\tSVGA3D_RS_STENCILENABLE = 8,\n\tSVGA3D_RS_LIGHTINGENABLE = 9,\n\tSVGA3D_RS_NORMALIZENORMALS = 10,\n\tSVGA3D_RS_POINTSPRITEENABLE = 11,\n\tSVGA3D_RS_POINTSCALEENABLE = 12,\n\tSVGA3D_RS_STENCILREF = 13,\n\tSVGA3D_RS_STENCILMASK = 14,\n\tSVGA3D_RS_STENCILWRITEMASK = 15,\n\tSVGA3D_RS_FOGSTART = 16,\n\tSVGA3D_RS_FOGEND = 17,\n\tSVGA3D_RS_FOGDENSITY = 18,\n\tSVGA3D_RS_POINTSIZE = 19,\n\tSVGA3D_RS_POINTSIZEMIN = 20,\n\tSVGA3D_RS_POINTSIZEMAX = 21,\n\tSVGA3D_RS_POINTSCALE_A = 22,\n\tSVGA3D_RS_POINTSCALE_B = 23,\n\tSVGA3D_RS_POINTSCALE_C = 24,\n\tSVGA3D_RS_FOGCOLOR = 25,\n\tSVGA3D_RS_AMBIENT = 26,\n\tSVGA3D_RS_CLIPPLANEENABLE = 27,\n\tSVGA3D_RS_FOGMODE = 28,\n\tSVGA3D_RS_FILLMODE = 29,\n\tSVGA3D_RS_SHADEMODE = 30,\n\tSVGA3D_RS_LINEPATTERN = 31,\n\tSVGA3D_RS_SRCBLEND = 32,\n\tSVGA3D_RS_DSTBLEND = 33,\n\tSVGA3D_RS_BLENDEQUATION = 34,\n\tSVGA3D_RS_CULLMODE = 35,\n\tSVGA3D_RS_ZFUNC = 36,\n\tSVGA3D_RS_ALPHAFUNC = 37,\n\tSVGA3D_RS_STENCILFUNC = 38,\n\tSVGA3D_RS_STENCILFAIL = 39,\n\tSVGA3D_RS_STENCILZFAIL = 40,\n\tSVGA3D_RS_STENCILPASS = 41,\n\tSVGA3D_RS_ALPHAREF = 42,\n\tSVGA3D_RS_FRONTWINDING = 43,\n\tSVGA3D_RS_COORDINATETYPE = 44,\n\tSVGA3D_RS_ZBIAS = 45,\n\tSVGA3D_RS_RANGEFOGENABLE = 46,\n\tSVGA3D_RS_COLORWRITEENABLE = 47,\n\tSVGA3D_RS_VERTEXMATERIALENABLE = 48,\n\tSVGA3D_RS_DIFFUSEMATERIALSOURCE = 49,\n\tSVGA3D_RS_SPECULARMATERIALSOURCE = 50,\n\tSVGA3D_RS_AMBIENTMATERIALSOURCE = 51,\n\tSVGA3D_RS_EMISSIVEMATERIALSOURCE = 52,\n\tSVGA3D_RS_TEXTUREFACTOR = 53,\n\tSVGA3D_RS_LOCALVIEWER = 54,\n\tSVGA3D_RS_SCISSORTESTENABLE = 55,\n\tSVGA3D_RS_BLENDCOLOR = 56,\n\tSVGA3D_RS_STENCILENABLE2SIDED = 57,\n\tSVGA3D_RS_CCWSTENCILFUNC = 58,\n\tSVGA3D_RS_CCWSTENCILFAIL = 59,\n\tSVGA3D_RS_CCWSTENCILZFAIL = 60,\n\tSVGA3D_RS_CCWSTENCILPASS = 61,\n\tSVGA3D_RS_VERTEXBLEND = 62,\n\tSVGA3D_RS_SLOPESCALEDEPTHBIAS = 63,\n\tSVGA3D_RS_DEPTHBIAS = 64,\n\n\tSVGA3D_RS_OUTPUTGAMMA = 65,\n\tSVGA3D_RS_ZVISIBLE = 66,\n\tSVGA3D_RS_LASTPIXEL = 67,\n\tSVGA3D_RS_CLIPPING = 68,\n\tSVGA3D_RS_WRAP0 = 69,\n\tSVGA3D_RS_WRAP1 = 70,\n\tSVGA3D_RS_WRAP2 = 71,\n\tSVGA3D_RS_WRAP3 = 72,\n\tSVGA3D_RS_WRAP4 = 73,\n\tSVGA3D_RS_WRAP5 = 74,\n\tSVGA3D_RS_WRAP6 = 75,\n\tSVGA3D_RS_WRAP7 = 76,\n\tSVGA3D_RS_WRAP8 = 77,\n\tSVGA3D_RS_WRAP9 = 78,\n\tSVGA3D_RS_WRAP10 = 79,\n\tSVGA3D_RS_WRAP11 = 80,\n\tSVGA3D_RS_WRAP12 = 81,\n\tSVGA3D_RS_WRAP13 = 82,\n\tSVGA3D_RS_WRAP14 = 83,\n\tSVGA3D_RS_WRAP15 = 84,\n\tSVGA3D_RS_MULTISAMPLEANTIALIAS = 85,\n\tSVGA3D_RS_MULTISAMPLEMASK = 86,\n\tSVGA3D_RS_INDEXEDVERTEXBLENDENABLE = 87,\n\tSVGA3D_RS_TWEENFACTOR = 88,\n\tSVGA3D_RS_ANTIALIASEDLINEENABLE = 89,\n\tSVGA3D_RS_COLORWRITEENABLE1 = 90,\n\tSVGA3D_RS_COLORWRITEENABLE2 = 91,\n\tSVGA3D_RS_COLORWRITEENABLE3 = 92,\n\tSVGA3D_RS_SEPARATEALPHABLENDENABLE = 93,\n\tSVGA3D_RS_SRCBLENDALPHA = 94,\n\tSVGA3D_RS_DSTBLENDALPHA = 95,\n\tSVGA3D_RS_BLENDEQUATIONALPHA = 96,\n\tSVGA3D_RS_TRANSPARENCYANTIALIAS = 97,\n\tSVGA3D_RS_LINEWIDTH = 98,\n\tSVGA3D_RS_MAX\n} SVGA3dRenderStateName;\n\ntypedef enum {\n\tSVGA3D_TRANSPARENCYANTIALIAS_NORMAL = 0,\n\tSVGA3D_TRANSPARENCYANTIALIAS_ALPHATOCOVERAGE = 1,\n\tSVGA3D_TRANSPARENCYANTIALIAS_SUPERSAMPLE = 2,\n\tSVGA3D_TRANSPARENCYANTIALIAS_MAX\n} SVGA3dTransparencyAntialiasType;\n\ntypedef enum {\n\tSVGA3D_VERTEXMATERIAL_NONE = 0,\n\tSVGA3D_VERTEXMATERIAL_DIFFUSE = 1,\n\tSVGA3D_VERTEXMATERIAL_SPECULAR = 2,\n\tSVGA3D_VERTEXMATERIAL_MAX = 3,\n} SVGA3dVertexMaterial;\n\ntypedef enum {\n\tSVGA3D_FILLMODE_INVALID = 0,\n\tSVGA3D_FILLMODE_MIN = 1,\n\tSVGA3D_FILLMODE_POINT = 1,\n\tSVGA3D_FILLMODE_LINE = 2,\n\tSVGA3D_FILLMODE_FILL = 3,\n\tSVGA3D_FILLMODE_MAX\n} SVGA3dFillModeType;\n\n#pragma pack(push, 1)\ntypedef union {\n\tstruct {\n\t\tuint16 mode;\n\t\tuint16 face;\n\t};\n\tuint32 uintValue;\n} SVGA3dFillMode;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA3D_SHADEMODE_INVALID = 0,\n\tSVGA3D_SHADEMODE_FLAT = 1,\n\tSVGA3D_SHADEMODE_SMOOTH = 2,\n\tSVGA3D_SHADEMODE_PHONG = 3,\n\tSVGA3D_SHADEMODE_MAX\n} SVGA3dShadeMode;\n\n#pragma pack(push, 1)\ntypedef union {\n\tstruct {\n\t\tuint16 repeat;\n\t\tuint16 pattern;\n\t};\n\tuint32 uintValue;\n} SVGA3dLinePattern;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA3D_BLENDOP_INVALID = 0,\n\tSVGA3D_BLENDOP_MIN = 1,\n\tSVGA3D_BLENDOP_ZERO = 1,\n\tSVGA3D_BLENDOP_ONE = 2,\n\tSVGA3D_BLENDOP_SRCCOLOR = 3,\n\tSVGA3D_BLENDOP_INVSRCCOLOR = 4,\n\tSVGA3D_BLENDOP_SRCALPHA = 5,\n\tSVGA3D_BLENDOP_INVSRCALPHA = 6,\n\tSVGA3D_BLENDOP_DESTALPHA = 7,\n\tSVGA3D_BLENDOP_INVDESTALPHA = 8,\n\tSVGA3D_BLENDOP_DESTCOLOR = 9,\n\tSVGA3D_BLENDOP_INVDESTCOLOR = 10,\n\tSVGA3D_BLENDOP_SRCALPHASAT = 11,\n\tSVGA3D_BLENDOP_BLENDFACTOR = 12,\n\tSVGA3D_BLENDOP_INVBLENDFACTOR = 13,\n\tSVGA3D_BLENDOP_SRC1COLOR = 14,\n\tSVGA3D_BLENDOP_INVSRC1COLOR = 15,\n\tSVGA3D_BLENDOP_SRC1ALPHA = 16,\n\tSVGA3D_BLENDOP_INVSRC1ALPHA = 17,\n\tSVGA3D_BLENDOP_BLENDFACTORALPHA = 18,\n\tSVGA3D_BLENDOP_INVBLENDFACTORALPHA = 19,\n\tSVGA3D_BLENDOP_MAX\n} SVGA3dBlendOp;\n\ntypedef enum {\n\tSVGA3D_BLENDEQ_INVALID = 0,\n\tSVGA3D_BLENDEQ_MIN = 1,\n\tSVGA3D_BLENDEQ_ADD = 1,\n\tSVGA3D_BLENDEQ_SUBTRACT = 2,\n\tSVGA3D_BLENDEQ_REVSUBTRACT = 3,\n\tSVGA3D_BLENDEQ_MINIMUM = 4,\n\tSVGA3D_BLENDEQ_MAXIMUM = 5,\n\tSVGA3D_BLENDEQ_MAX\n} SVGA3dBlendEquation;\n\ntypedef enum {\n\tSVGA3D_DX11_LOGICOP_MIN = 0,\n\tSVGA3D_DX11_LOGICOP_CLEAR = 0,\n\tSVGA3D_DX11_LOGICOP_SET = 1,\n\tSVGA3D_DX11_LOGICOP_COPY = 2,\n\tSVGA3D_DX11_LOGICOP_COPY_INVERTED = 3,\n\tSVGA3D_DX11_LOGICOP_NOOP = 4,\n\tSVGA3D_DX11_LOGICOP_INVERT = 5,\n\tSVGA3D_DX11_LOGICOP_AND = 6,\n\tSVGA3D_DX11_LOGICOP_NAND = 7,\n\tSVGA3D_DX11_LOGICOP_OR = 8,\n\tSVGA3D_DX11_LOGICOP_NOR = 9,\n\tSVGA3D_DX11_LOGICOP_XOR = 10,\n\tSVGA3D_DX11_LOGICOP_EQUIV = 11,\n\tSVGA3D_DX11_LOGICOP_AND_REVERSE = 12,\n\tSVGA3D_DX11_LOGICOP_AND_INVERTED = 13,\n\tSVGA3D_DX11_LOGICOP_OR_REVERSE = 14,\n\tSVGA3D_DX11_LOGICOP_OR_INVERTED = 15,\n\tSVGA3D_DX11_LOGICOP_MAX\n} SVGA3dDX11LogicOp;\n\ntypedef enum {\n\tSVGA3D_FRONTWINDING_INVALID = 0,\n\tSVGA3D_FRONTWINDING_CW = 1,\n\tSVGA3D_FRONTWINDING_MIN = 1,\n\tSVGA3D_FRONTWINDING_CCW = 2,\n\tSVGA3D_FRONTWINDING_MAX\n} SVGA3dFrontWinding;\n\ntypedef enum {\n\tSVGA3D_FACE_INVALID = 0,\n\tSVGA3D_FACE_NONE = 1,\n\tSVGA3D_FACE_MIN = 1,\n\tSVGA3D_FACE_FRONT = 2,\n\tSVGA3D_FACE_BACK = 3,\n\tSVGA3D_FACE_FRONT_BACK = 4,\n\tSVGA3D_FACE_MAX\n} SVGA3dFace;\n\ntypedef enum {\n\tSVGA3D_CMP_INVALID = 0,\n\tSVGA3D_CMP_NEVER = 1,\n\tSVGA3D_CMP_LESS = 2,\n\tSVGA3D_CMP_EQUAL = 3,\n\tSVGA3D_CMP_LESSEQUAL = 4,\n\tSVGA3D_CMP_GREATER = 5,\n\tSVGA3D_CMP_NOTEQUAL = 6,\n\tSVGA3D_CMP_GREATEREQUAL = 7,\n\tSVGA3D_CMP_ALWAYS = 8,\n\tSVGA3D_CMP_MAX\n} SVGA3dCmpFunc;\n\ntypedef enum {\n\tSVGA3D_FOGFUNC_INVALID = 0,\n\tSVGA3D_FOGFUNC_EXP = 1,\n\tSVGA3D_FOGFUNC_EXP2 = 2,\n\tSVGA3D_FOGFUNC_LINEAR = 3,\n\tSVGA3D_FOGFUNC_PER_VERTEX = 4\n} SVGA3dFogFunction;\n\ntypedef enum {\n\tSVGA3D_FOGTYPE_INVALID = 0,\n\tSVGA3D_FOGTYPE_VERTEX = 1,\n\tSVGA3D_FOGTYPE_PIXEL = 2,\n\tSVGA3D_FOGTYPE_MAX = 3\n} SVGA3dFogType;\n\ntypedef enum {\n\tSVGA3D_FOGBASE_INVALID = 0,\n\tSVGA3D_FOGBASE_DEPTHBASED = 1,\n\tSVGA3D_FOGBASE_RANGEBASED = 2,\n\tSVGA3D_FOGBASE_MAX = 3\n} SVGA3dFogBase;\n\ntypedef enum {\n\tSVGA3D_STENCILOP_INVALID = 0,\n\tSVGA3D_STENCILOP_MIN = 1,\n\tSVGA3D_STENCILOP_KEEP = 1,\n\tSVGA3D_STENCILOP_ZERO = 2,\n\tSVGA3D_STENCILOP_REPLACE = 3,\n\tSVGA3D_STENCILOP_INCRSAT = 4,\n\tSVGA3D_STENCILOP_DECRSAT = 5,\n\tSVGA3D_STENCILOP_INVERT = 6,\n\tSVGA3D_STENCILOP_INCR = 7,\n\tSVGA3D_STENCILOP_DECR = 8,\n\tSVGA3D_STENCILOP_MAX\n} SVGA3dStencilOp;\n\ntypedef enum {\n\tSVGA3D_CLIPPLANE_0 = (1 << 0),\n\tSVGA3D_CLIPPLANE_1 = (1 << 1),\n\tSVGA3D_CLIPPLANE_2 = (1 << 2),\n\tSVGA3D_CLIPPLANE_3 = (1 << 3),\n\tSVGA3D_CLIPPLANE_4 = (1 << 4),\n\tSVGA3D_CLIPPLANE_5 = (1 << 5),\n} SVGA3dClipPlanes;\n\ntypedef enum {\n\tSVGA3D_CLEAR_COLOR = 0x1,\n\tSVGA3D_CLEAR_DEPTH = 0x2,\n\tSVGA3D_CLEAR_STENCIL = 0x4,\n\n\tSVGA3D_CLEAR_COLORFILL = 0x8\n} SVGA3dClearFlag;\n\ntypedef enum {\n\tSVGA3D_RT_DEPTH = 0,\n\tSVGA3D_RT_MIN = 0,\n\tSVGA3D_RT_STENCIL = 1,\n\tSVGA3D_RT_COLOR0 = 2,\n\tSVGA3D_RT_COLOR1 = 3,\n\tSVGA3D_RT_COLOR2 = 4,\n\tSVGA3D_RT_COLOR3 = 5,\n\tSVGA3D_RT_COLOR4 = 6,\n\tSVGA3D_RT_COLOR5 = 7,\n\tSVGA3D_RT_COLOR6 = 8,\n\tSVGA3D_RT_COLOR7 = 9,\n\tSVGA3D_RT_MAX,\n\tSVGA3D_RT_INVALID = ((uint32)-1),\n} SVGA3dRenderTargetType;\n\n#define SVGA3D_MAX_RT_COLOR (SVGA3D_RT_COLOR7 - SVGA3D_RT_COLOR0 + 1)\n\n#pragma pack(push, 1)\ntypedef union {\n\tstruct {\n\t\tuint32 red : 1;\n\t\tuint32 green : 1;\n\t\tuint32 blue : 1;\n\t\tuint32 alpha : 1;\n\t};\n\tuint32 uintValue;\n} SVGA3dColorMask;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA3D_VBLEND_DISABLE = 0,\n\tSVGA3D_VBLEND_1WEIGHT = 1,\n\tSVGA3D_VBLEND_2WEIGHT = 2,\n\tSVGA3D_VBLEND_3WEIGHT = 3,\n\tSVGA3D_VBLEND_MAX = 4,\n} SVGA3dVertexBlendFlags;\n\ntypedef enum {\n\tSVGA3D_WRAPCOORD_0 = 1 << 0,\n\tSVGA3D_WRAPCOORD_1 = 1 << 1,\n\tSVGA3D_WRAPCOORD_2 = 1 << 2,\n\tSVGA3D_WRAPCOORD_3 = 1 << 3,\n\tSVGA3D_WRAPCOORD_ALL = 0xF,\n} SVGA3dWrapFlags;\n\ntypedef enum {\n\tSVGA3D_TS_INVALID = 0,\n\tSVGA3D_TS_MIN = 1,\n\tSVGA3D_TS_BIND_TEXTURE = 1,\n\tSVGA3D_TS_COLOROP = 2,\n\tSVGA3D_TS_COLORARG1 = 3,\n\tSVGA3D_TS_COLORARG2 = 4,\n\tSVGA3D_TS_ALPHAOP = 5,\n\tSVGA3D_TS_ALPHAARG1 = 6,\n\tSVGA3D_TS_ALPHAARG2 = 7,\n\tSVGA3D_TS_ADDRESSU = 8,\n\tSVGA3D_TS_ADDRESSV = 9,\n\tSVGA3D_TS_MIPFILTER = 10,\n\tSVGA3D_TS_MAGFILTER = 11,\n\tSVGA3D_TS_MINFILTER = 12,\n\tSVGA3D_TS_BORDERCOLOR = 13,\n\tSVGA3D_TS_TEXCOORDINDEX = 14,\n\tSVGA3D_TS_TEXTURETRANSFORMFLAGS = 15,\n\tSVGA3D_TS_TEXCOORDGEN = 16,\n\tSVGA3D_TS_BUMPENVMAT00 = 17,\n\tSVGA3D_TS_BUMPENVMAT01 = 18,\n\tSVGA3D_TS_BUMPENVMAT10 = 19,\n\tSVGA3D_TS_BUMPENVMAT11 = 20,\n\tSVGA3D_TS_TEXTURE_MIPMAP_LEVEL = 21,\n\tSVGA3D_TS_TEXTURE_LOD_BIAS = 22,\n\tSVGA3D_TS_TEXTURE_ANISOTROPIC_LEVEL = 23,\n\tSVGA3D_TS_ADDRESSW = 24,\n\n\tSVGA3D_TS_GAMMA = 25,\n\tSVGA3D_TS_BUMPENVLSCALE = 26,\n\tSVGA3D_TS_BUMPENVLOFFSET = 27,\n\tSVGA3D_TS_COLORARG0 = 28,\n\tSVGA3D_TS_ALPHAARG0 = 29,\n\tSVGA3D_TS_PREGB_MAX = 30,\n\tSVGA3D_TS_CONSTANT = 30,\n\tSVGA3D_TS_COLOR_KEY_ENABLE = 31,\n\tSVGA3D_TS_COLOR_KEY = 32,\n\tSVGA3D_TS_MAX\n} SVGA3dTextureStateName;\n\ntypedef enum {\n\tSVGA3D_TC_INVALID = 0,\n\tSVGA3D_TC_DISABLE = 1,\n\tSVGA3D_TC_SELECTARG1 = 2,\n\tSVGA3D_TC_SELECTARG2 = 3,\n\tSVGA3D_TC_MODULATE = 4,\n\tSVGA3D_TC_ADD = 5,\n\tSVGA3D_TC_ADDSIGNED = 6,\n\tSVGA3D_TC_SUBTRACT = 7,\n\tSVGA3D_TC_BLENDTEXTUREALPHA = 8,\n\tSVGA3D_TC_BLENDDIFFUSEALPHA = 9,\n\tSVGA3D_TC_BLENDCURRENTALPHA = 10,\n\tSVGA3D_TC_BLENDFACTORALPHA = 11,\n\tSVGA3D_TC_MODULATE2X = 12,\n\tSVGA3D_TC_MODULATE4X = 13,\n\tSVGA3D_TC_DSDT = 14,\n\tSVGA3D_TC_DOTPRODUCT3 = 15,\n\tSVGA3D_TC_BLENDTEXTUREALPHAPM = 16,\n\tSVGA3D_TC_ADDSIGNED2X = 17,\n\tSVGA3D_TC_ADDSMOOTH = 18,\n\tSVGA3D_TC_PREMODULATE = 19,\n\tSVGA3D_TC_MODULATEALPHA_ADDCOLOR = 20,\n\tSVGA3D_TC_MODULATECOLOR_ADDALPHA = 21,\n\tSVGA3D_TC_MODULATEINVALPHA_ADDCOLOR = 22,\n\tSVGA3D_TC_MODULATEINVCOLOR_ADDALPHA = 23,\n\tSVGA3D_TC_BUMPENVMAPLUMINANCE = 24,\n\tSVGA3D_TC_MULTIPLYADD = 25,\n\tSVGA3D_TC_LERP = 26,\n\tSVGA3D_TC_MAX\n} SVGA3dTextureCombiner;\n\n#define SVGA3D_TC_CAP_BIT(svga3d_tc_op)                                        \\\n\t(svga3d_tc_op ? (1 << (svga3d_tc_op - 1)) : 0)\n\ntypedef enum {\n\tSVGA3D_TEX_ADDRESS_INVALID = 0,\n\tSVGA3D_TEX_ADDRESS_MIN = 1,\n\tSVGA3D_TEX_ADDRESS_WRAP = 1,\n\tSVGA3D_TEX_ADDRESS_MIRROR = 2,\n\tSVGA3D_TEX_ADDRESS_CLAMP = 3,\n\tSVGA3D_TEX_ADDRESS_BORDER = 4,\n\tSVGA3D_TEX_ADDRESS_MIRRORONCE = 5,\n\tSVGA3D_TEX_ADDRESS_EDGE = 6,\n\tSVGA3D_TEX_ADDRESS_MAX\n} SVGA3dTextureAddress;\n\ntypedef enum {\n\tSVGA3D_TEX_FILTER_NONE = 0,\n\tSVGA3D_TEX_FILTER_MIN = 0,\n\tSVGA3D_TEX_FILTER_NEAREST = 1,\n\tSVGA3D_TEX_FILTER_LINEAR = 2,\n\tSVGA3D_TEX_FILTER_ANISOTROPIC = 3,\n\tSVGA3D_TEX_FILTER_FLATCUBIC = 4,\n\tSVGA3D_TEX_FILTER_GAUSSIANCUBIC = 5,\n\tSVGA3D_TEX_FILTER_PYRAMIDALQUAD = 6,\n\tSVGA3D_TEX_FILTER_GAUSSIANQUAD = 7,\n\tSVGA3D_TEX_FILTER_MAX\n} SVGA3dTextureFilter;\n\ntypedef enum {\n\tSVGA3D_TEX_TRANSFORM_OFF = 0,\n\tSVGA3D_TEX_TRANSFORM_S = (1 << 0),\n\tSVGA3D_TEX_TRANSFORM_T = (1 << 1),\n\tSVGA3D_TEX_TRANSFORM_R = (1 << 2),\n\tSVGA3D_TEX_TRANSFORM_Q = (1 << 3),\n\tSVGA3D_TEX_PROJECTED = (1 << 15),\n} SVGA3dTexTransformFlags;\n\ntypedef enum {\n\tSVGA3D_TEXCOORD_GEN_OFF = 0,\n\tSVGA3D_TEXCOORD_GEN_EYE_POSITION = 1,\n\tSVGA3D_TEXCOORD_GEN_EYE_NORMAL = 2,\n\tSVGA3D_TEXCOORD_GEN_REFLECTIONVECTOR = 3,\n\tSVGA3D_TEXCOORD_GEN_SPHERE = 4,\n\tSVGA3D_TEXCOORD_GEN_MAX\n} SVGA3dTextureCoordGen;\n\ntypedef enum {\n\tSVGA3D_TA_INVALID = 0,\n\tSVGA3D_TA_TFACTOR = 1,\n\tSVGA3D_TA_PREVIOUS = 2,\n\tSVGA3D_TA_DIFFUSE = 3,\n\tSVGA3D_TA_TEXTURE = 4,\n\tSVGA3D_TA_SPECULAR = 5,\n\tSVGA3D_TA_CONSTANT = 6,\n\tSVGA3D_TA_MAX\n} SVGA3dTextureArgData;\n\n#define SVGA3D_TM_MASK_LEN 4\n\ntypedef enum {\n\tSVGA3D_TM_NONE = 0,\n\tSVGA3D_TM_ALPHA = (1 << SVGA3D_TM_MASK_LEN),\n\tSVGA3D_TM_ONE_MINUS = (2 << SVGA3D_TM_MASK_LEN),\n} SVGA3dTextureArgModifier;\n\ntypedef enum {\n\tSVGA3D_DECLUSAGE_POSITION = 0,\n\tSVGA3D_DECLUSAGE_BLENDWEIGHT,\n\tSVGA3D_DECLUSAGE_BLENDINDICES,\n\tSVGA3D_DECLUSAGE_NORMAL,\n\tSVGA3D_DECLUSAGE_PSIZE,\n\tSVGA3D_DECLUSAGE_TEXCOORD,\n\tSVGA3D_DECLUSAGE_TANGENT,\n\tSVGA3D_DECLUSAGE_BINORMAL,\n\tSVGA3D_DECLUSAGE_TESSFACTOR,\n\tSVGA3D_DECLUSAGE_POSITIONT,\n\tSVGA3D_DECLUSAGE_COLOR,\n\tSVGA3D_DECLUSAGE_FOG,\n\tSVGA3D_DECLUSAGE_DEPTH,\n\tSVGA3D_DECLUSAGE_SAMPLE,\n\tSVGA3D_DECLUSAGE_MAX\n} SVGA3dDeclUsage;\n\ntypedef enum {\n\tSVGA3D_DECLMETHOD_DEFAULT = 0,\n\tSVGA3D_DECLMETHOD_PARTIALU,\n\tSVGA3D_DECLMETHOD_PARTIALV,\n\tSVGA3D_DECLMETHOD_CROSSUV,\n\tSVGA3D_DECLMETHOD_UV,\n\tSVGA3D_DECLMETHOD_LOOKUP,\n\tSVGA3D_DECLMETHOD_LOOKUPPRESAMPLED,\n} SVGA3dDeclMethod;\n\ntypedef enum {\n\tSVGA3D_DECLTYPE_FLOAT1 = 0,\n\tSVGA3D_DECLTYPE_FLOAT2 = 1,\n\tSVGA3D_DECLTYPE_FLOAT3 = 2,\n\tSVGA3D_DECLTYPE_FLOAT4 = 3,\n\tSVGA3D_DECLTYPE_D3DCOLOR = 4,\n\tSVGA3D_DECLTYPE_UBYTE4 = 5,\n\tSVGA3D_DECLTYPE_SHORT2 = 6,\n\tSVGA3D_DECLTYPE_SHORT4 = 7,\n\tSVGA3D_DECLTYPE_UBYTE4N = 8,\n\tSVGA3D_DECLTYPE_SHORT2N = 9,\n\tSVGA3D_DECLTYPE_SHORT4N = 10,\n\tSVGA3D_DECLTYPE_USHORT2N = 11,\n\tSVGA3D_DECLTYPE_USHORT4N = 12,\n\tSVGA3D_DECLTYPE_UDEC3 = 13,\n\tSVGA3D_DECLTYPE_DEC3N = 14,\n\tSVGA3D_DECLTYPE_FLOAT16_2 = 15,\n\tSVGA3D_DECLTYPE_FLOAT16_4 = 16,\n\tSVGA3D_DECLTYPE_MAX,\n} SVGA3dDeclType;\n\ntypedef union {\n\tstruct {\n\t\tuint32 count : 30;\n\n\t\tuint32 indexedData : 1;\n\n\t\tuint32 instanceData : 1;\n\t};\n\n\tuint32 value;\n} SVGA3dVertexDivisor;\n\ntypedef enum {\n\n\tSVGA3D_PRIMITIVE_INVALID = 0,\n\tSVGA3D_PRIMITIVE_MIN = 0,\n\tSVGA3D_PRIMITIVE_TRIANGLELIST = 1,\n\tSVGA3D_PRIMITIVE_POINTLIST = 2,\n\tSVGA3D_PRIMITIVE_LINELIST = 3,\n\tSVGA3D_PRIMITIVE_LINESTRIP = 4,\n\tSVGA3D_PRIMITIVE_TRIANGLESTRIP = 5,\n\tSVGA3D_PRIMITIVE_TRIANGLEFAN = 6,\n\tSVGA3D_PRIMITIVE_LINELIST_ADJ = 7,\n\tSVGA3D_PRIMITIVE_PREDX_MAX = 7,\n\tSVGA3D_PRIMITIVE_LINESTRIP_ADJ = 8,\n\tSVGA3D_PRIMITIVE_TRIANGLELIST_ADJ = 9,\n\tSVGA3D_PRIMITIVE_TRIANGLESTRIP_ADJ = 10,\n\tSVGA3D_PRIMITIVE_DX10_MAX = 11,\n\tSVGA3D_PRIMITIVE_1_CONTROL_POINT_PATCH = 11,\n\tSVGA3D_PRIMITIVE_2_CONTROL_POINT_PATCH = 12,\n\tSVGA3D_PRIMITIVE_3_CONTROL_POINT_PATCH = 13,\n\tSVGA3D_PRIMITIVE_4_CONTROL_POINT_PATCH = 14,\n\tSVGA3D_PRIMITIVE_5_CONTROL_POINT_PATCH = 15,\n\tSVGA3D_PRIMITIVE_6_CONTROL_POINT_PATCH = 16,\n\tSVGA3D_PRIMITIVE_7_CONTROL_POINT_PATCH = 17,\n\tSVGA3D_PRIMITIVE_8_CONTROL_POINT_PATCH = 18,\n\tSVGA3D_PRIMITIVE_9_CONTROL_POINT_PATCH = 19,\n\tSVGA3D_PRIMITIVE_10_CONTROL_POINT_PATCH = 20,\n\tSVGA3D_PRIMITIVE_11_CONTROL_POINT_PATCH = 21,\n\tSVGA3D_PRIMITIVE_12_CONTROL_POINT_PATCH = 22,\n\tSVGA3D_PRIMITIVE_13_CONTROL_POINT_PATCH = 23,\n\tSVGA3D_PRIMITIVE_14_CONTROL_POINT_PATCH = 24,\n\tSVGA3D_PRIMITIVE_15_CONTROL_POINT_PATCH = 25,\n\tSVGA3D_PRIMITIVE_16_CONTROL_POINT_PATCH = 26,\n\tSVGA3D_PRIMITIVE_17_CONTROL_POINT_PATCH = 27,\n\tSVGA3D_PRIMITIVE_18_CONTROL_POINT_PATCH = 28,\n\tSVGA3D_PRIMITIVE_19_CONTROL_POINT_PATCH = 29,\n\tSVGA3D_PRIMITIVE_20_CONTROL_POINT_PATCH = 30,\n\tSVGA3D_PRIMITIVE_21_CONTROL_POINT_PATCH = 31,\n\tSVGA3D_PRIMITIVE_22_CONTROL_POINT_PATCH = 32,\n\tSVGA3D_PRIMITIVE_23_CONTROL_POINT_PATCH = 33,\n\tSVGA3D_PRIMITIVE_24_CONTROL_POINT_PATCH = 34,\n\tSVGA3D_PRIMITIVE_25_CONTROL_POINT_PATCH = 35,\n\tSVGA3D_PRIMITIVE_26_CONTROL_POINT_PATCH = 36,\n\tSVGA3D_PRIMITIVE_27_CONTROL_POINT_PATCH = 37,\n\tSVGA3D_PRIMITIVE_28_CONTROL_POINT_PATCH = 38,\n\tSVGA3D_PRIMITIVE_29_CONTROL_POINT_PATCH = 39,\n\tSVGA3D_PRIMITIVE_30_CONTROL_POINT_PATCH = 40,\n\tSVGA3D_PRIMITIVE_31_CONTROL_POINT_PATCH = 41,\n\tSVGA3D_PRIMITIVE_32_CONTROL_POINT_PATCH = 42,\n\tSVGA3D_PRIMITIVE_MAX = 43\n} SVGA3dPrimitiveType;\n\ntypedef enum {\n\tSVGA3D_COORDINATE_INVALID = 0,\n\tSVGA3D_COORDINATE_LEFTHANDED = 1,\n\tSVGA3D_COORDINATE_RIGHTHANDED = 2,\n\tSVGA3D_COORDINATE_MAX\n} SVGA3dCoordinateType;\n\ntypedef enum {\n\tSVGA3D_TRANSFORM_INVALID = 0,\n\tSVGA3D_TRANSFORM_WORLD = 1,\n\tSVGA3D_TRANSFORM_MIN = 1,\n\tSVGA3D_TRANSFORM_VIEW = 2,\n\tSVGA3D_TRANSFORM_PROJECTION = 3,\n\tSVGA3D_TRANSFORM_TEXTURE0 = 4,\n\tSVGA3D_TRANSFORM_TEXTURE1 = 5,\n\tSVGA3D_TRANSFORM_TEXTURE2 = 6,\n\tSVGA3D_TRANSFORM_TEXTURE3 = 7,\n\tSVGA3D_TRANSFORM_TEXTURE4 = 8,\n\tSVGA3D_TRANSFORM_TEXTURE5 = 9,\n\tSVGA3D_TRANSFORM_TEXTURE6 = 10,\n\tSVGA3D_TRANSFORM_TEXTURE7 = 11,\n\tSVGA3D_TRANSFORM_WORLD1 = 12,\n\tSVGA3D_TRANSFORM_WORLD2 = 13,\n\tSVGA3D_TRANSFORM_WORLD3 = 14,\n\tSVGA3D_TRANSFORM_MAX\n} SVGA3dTransformType;\n\ntypedef enum {\n\tSVGA3D_LIGHTTYPE_INVALID = 0,\n\tSVGA3D_LIGHTTYPE_MIN = 1,\n\tSVGA3D_LIGHTTYPE_POINT = 1,\n\tSVGA3D_LIGHTTYPE_SPOT1 = 2,\n\tSVGA3D_LIGHTTYPE_SPOT2 = 3,\n\tSVGA3D_LIGHTTYPE_DIRECTIONAL = 4,\n\tSVGA3D_LIGHTTYPE_MAX\n} SVGA3dLightType;\n\ntypedef enum {\n\tSVGA3D_CUBEFACE_POSX = 0,\n\tSVGA3D_CUBEFACE_NEGX = 1,\n\tSVGA3D_CUBEFACE_POSY = 2,\n\tSVGA3D_CUBEFACE_NEGY = 3,\n\tSVGA3D_CUBEFACE_POSZ = 4,\n\tSVGA3D_CUBEFACE_NEGZ = 5,\n} SVGA3dCubeFace;\n\ntypedef enum {\n\tSVGA3D_SHADERTYPE_INVALID = 0,\n\tSVGA3D_SHADERTYPE_MIN = 1,\n\tSVGA3D_SHADERTYPE_VS = 1,\n\tSVGA3D_SHADERTYPE_PS = 2,\n\tSVGA3D_SHADERTYPE_PREDX_MAX = 3,\n\tSVGA3D_SHADERTYPE_GS = 3,\n\tSVGA3D_SHADERTYPE_DX10_MAX = 4,\n\tSVGA3D_SHADERTYPE_HS = 4,\n\tSVGA3D_SHADERTYPE_DS = 5,\n\tSVGA3D_SHADERTYPE_CS = 6,\n\tSVGA3D_SHADERTYPE_MAX = 7\n} SVGA3dShaderType;\n\n#define SVGA3D_NUM_SHADERTYPE_PREDX                                            \\\n\t(SVGA3D_SHADERTYPE_PREDX_MAX - SVGA3D_SHADERTYPE_MIN)\n\n#define SVGA3D_NUM_SHADERTYPE_DX10                                             \\\n\t(SVGA3D_SHADERTYPE_DX10_MAX - SVGA3D_SHADERTYPE_MIN)\n\n#define SVGA3D_NUM_SHADERTYPE (SVGA3D_SHADERTYPE_MAX - SVGA3D_SHADERTYPE_MIN)\n\ntypedef enum {\n\tSVGA3D_CONST_TYPE_MIN = 0,\n\tSVGA3D_CONST_TYPE_FLOAT = 0,\n\tSVGA3D_CONST_TYPE_INT = 1,\n\tSVGA3D_CONST_TYPE_BOOL = 2,\n\tSVGA3D_CONST_TYPE_MAX = 3,\n} SVGA3dShaderConstType;\n\n#define SVGA3D_CONSTREG_MAX 256\n#define SVGA3D_CONSTINTREG_MAX 16\n#define SVGA3D_CONSTBOOLREG_MAX 16\n\ntypedef enum {\n\tSVGA3D_STRETCH_BLT_POINT = 0,\n\tSVGA3D_STRETCH_BLT_LINEAR = 1,\n\tSVGA3D_STRETCH_BLT_MAX\n} SVGA3dStretchBltMode;\n\ntypedef enum {\n\tSVGA3D_QUERYTYPE_INVALID = ((uint8)-1),\n\tSVGA3D_QUERYTYPE_MIN = 0,\n\tSVGA3D_QUERYTYPE_OCCLUSION = 0,\n\tSVGA3D_QUERYTYPE_TIMESTAMP = 1,\n\tSVGA3D_QUERYTYPE_TIMESTAMPDISJOINT = 2,\n\tSVGA3D_QUERYTYPE_PIPELINESTATS = 3,\n\tSVGA3D_QUERYTYPE_OCCLUSIONPREDICATE = 4,\n\tSVGA3D_QUERYTYPE_STREAMOUTPUTSTATS = 5,\n\tSVGA3D_QUERYTYPE_STREAMOVERFLOWPREDICATE = 6,\n\tSVGA3D_QUERYTYPE_OCCLUSION64 = 7,\n\tSVGA3D_QUERYTYPE_DX10_MAX = 8,\n\tSVGA3D_QUERYTYPE_SOSTATS_STREAM0 = 8,\n\tSVGA3D_QUERYTYPE_SOSTATS_STREAM1 = 9,\n\tSVGA3D_QUERYTYPE_SOSTATS_STREAM2 = 10,\n\tSVGA3D_QUERYTYPE_SOSTATS_STREAM3 = 11,\n\tSVGA3D_QUERYTYPE_SOP_STREAM0 = 12,\n\tSVGA3D_QUERYTYPE_SOP_STREAM1 = 13,\n\tSVGA3D_QUERYTYPE_SOP_STREAM2 = 14,\n\tSVGA3D_QUERYTYPE_SOP_STREAM3 = 15,\n\tSVGA3D_QUERYTYPE_MAX\n} SVGA3dQueryType;\n\ntypedef uint8 SVGA3dQueryTypeUint8;\n\n#define SVGA3D_NUM_QUERYTYPE (SVGA3D_QUERYTYPE_MAX - SVGA3D_QUERYTYPE_MIN)\n\n#define SVGA3D_MAX_QUERY 64\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 samplesRendered;\n} SVGADXOcclusionQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 passed;\n} SVGADXEventQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint64 timestamp;\n} SVGADXTimestampQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint64 realFrequency;\n\tuint32 disjoint;\n} SVGADXTimestampDisjointQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint64 inputAssemblyVertices;\n\tuint64 inputAssemblyPrimitives;\n\tuint64 vertexShaderInvocations;\n\tuint64 geometryShaderInvocations;\n\tuint64 geometryShaderPrimitives;\n\tuint64 clipperInvocations;\n\tuint64 clipperPrimitives;\n\tuint64 pixelShaderInvocations;\n\tuint64 hullShaderInvocations;\n\tuint64 domainShaderInvocations;\n\tuint64 computeShaderInvocations;\n} SVGADXPipelineStatisticsQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 anySamplesRendered;\n} SVGADXOcclusionPredicateQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint64 numPrimitivesWritten;\n\tuint64 numPrimitivesRequired;\n} SVGADXStreamOutStatisticsQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 overflowed;\n} SVGADXStreamOutPredicateQueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint64 samplesRendered;\n} SVGADXOcclusion64QueryResult;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef union SVGADXQueryResultUnion {\n\tSVGADXOcclusionQueryResult occ;\n\tSVGADXEventQueryResult event;\n\tSVGADXTimestampQueryResult ts;\n\tSVGADXTimestampDisjointQueryResult tsDisjoint;\n\tSVGADXPipelineStatisticsQueryResult pipelineStats;\n\tSVGADXOcclusionPredicateQueryResult occPred;\n\tSVGADXStreamOutStatisticsQueryResult soStats;\n\tSVGADXStreamOutPredicateQueryResult soPred;\n\tSVGADXOcclusion64QueryResult occ64;\n} SVGADXQueryResultUnion;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA3D_QUERYSTATE_PENDING = 0,\n\tSVGA3D_QUERYSTATE_SUCCEEDED = 1,\n\tSVGA3D_QUERYSTATE_FAILED = 2,\n\tSVGA3D_QUERYSTATE_NEW = 3,\n} SVGA3dQueryState;\n\ntypedef enum {\n\tSVGA3D_WRITE_HOST_VRAM = 1,\n\tSVGA3D_READ_HOST_VRAM = 2,\n} SVGA3dTransferType;\n\n#define SVGA3D_LOGICOP_INVALID 0\n#define SVGA3D_LOGICOP_COPY 1\n\n#define SVGA3D_LOGICOP_MIN 1\n#define SVGA3D_LOGICOP_NOT 2\n#define SVGA3D_LOGICOP_AND 3\n#define SVGA3D_LOGICOP_OR 4\n#define SVGA3D_LOGICOP_XOR 5\n#define SVGA3D_LOGICOP_NXOR 6\n#define SVGA3D_LOGICOP_ROP3 7\n\n#define SVGA3D_LOGICOP_MAX 8\n\ntypedef uint16 SVGA3dLogicOp;\n\n#define SVGA3D_LOGICOP_ROP3_INVALID ((uint16)-1)\n#define SVGA3D_LOGICOP_ROP3_MIN 0\n#define SVGA3D_LOGICOP_ROP3_MAX 256\n\ntypedef uint16 SVGA3dLogicOpRop3;\n\n#pragma pack(push, 1)\ntypedef struct {\n\tunion {\n\t\tstruct {\n\t\t\tuint16 function;\n\t\t\tuint8 type;\n\t\t\tuint8 base;\n\t\t};\n\t\tuint32 uintValue;\n\t};\n} SVGA3dFogMode;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dSurfaceImageId {\n\tuint32 sid;\n\tuint32 face;\n\tuint32 mipmap;\n} SVGA3dSurfaceImageId;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct SVGA3dSubSurfaceId {\n\tuint32 sid;\n\tuint32 subResourceId;\n} SVGA3dSubSurfaceId;\n#pragma pack(pop)\n\n#pragma pack(push, 1)\ntypedef struct {\n\tuint32 width;\n\tuint32 height;\n\tuint32 depth;\n} SVGA3dSize;\n#pragma pack(pop)\n\ntypedef enum {\n\tSVGA_OTABLE_MOB = 0,\n\tSVGA_OTABLE_MIN = 0,\n\tSVGA_OTABLE_SURFACE = 1,\n\tSVGA_OTABLE_CONTEXT = 2,\n\tSVGA_OTABLE_SHADER = 3,\n\tSVGA_OTABLE_SCREENTARGET = 4,\n\n\tSVGA_OTABLE_DX9_MAX = 5,\n\n\tSVGA_OTABLE_DXCONTEXT = 5,\n\tSVGA_OTABLE_DX_MAX = 6,\n\n\tSVGA_OTABLE_DEVEL_MAX = 6,\n\tSVGA_OTABLE_MAX = 6,\n\n\tSVGA_OTABLE_RESERVED1 = 6,\n\tSVGA_OTABLE_RESERVED2 = 7,\n\tSVGA_OTABLE_BUG_1952836_MAX = 8,\n} SVGAOTableType;\n\ntypedef enum {\n\tSVGA_COTABLE_MIN = 0,\n\tSVGA_COTABLE_RTVIEW = 0,\n\tSVGA_COTABLE_DSVIEW = 1,\n\tSVGA_COTABLE_SRVIEW = 2,\n\tSVGA_COTABLE_ELEMENTLAYOUT = 3,\n\tSVGA_COTABLE_BLENDSTATE = 4,\n\tSVGA_COTABLE_DEPTHSTENCIL = 5,\n\tSVGA_COTABLE_RASTERIZERSTATE = 6,\n\tSVGA_COTABLE_SAMPLER = 7,\n\tSVGA_COTABLE_STREAMOUTPUT = 8,\n\tSVGA_COTABLE_DXQUERY = 9,\n\tSVGA_COTABLE_DXSHADER = 10,\n\tSVGA_COTABLE_DX10_MAX = 11,\n\tSVGA_COTABLE_UAVIEW = 11,\n\tSVGA_COTABLE_MAX = 12,\n} SVGACOTableType;\n\n#define SVGA_COTABLE_MAX_IDS (MAX_UINT16 - 2)\n\ntypedef enum SVGAMobFormat {\n\tSVGA3D_MOBFMT_INVALID = SVGA3D_INVALID_ID,\n\tSVGA3D_MOBFMT_PT_0 = 0,\n\tSVGA3D_MOBFMT_MIN = 0,\n\tSVGA3D_MOBFMT_PT_1 = 1,\n\tSVGA3D_MOBFMT_PT_2 = 2,\n\tSVGA3D_MOBFMT_RANGE = 3,\n\tSVGA3D_MOBFMT_PT64_0 = 4,\n\tSVGA3D_MOBFMT_PT64_1 = 5,\n\tSVGA3D_MOBFMT_PT64_2 = 6,\n\tSVGA3D_MOBFMT_PREDX_MAX = 7,\n\tSVGA3D_MOBFMT_EMPTY = 7,\n\n\tSVGA3D_MOBFMT_MAX,\n\n\tSVGA3D_MOBFMT_HB,\n} SVGAMobFormat;\n\n#define SVGA3D_MOB_EMPTY_BASE 1\n\ntypedef enum SVGA3dMSPattern {\n\tSVGA3D_MS_PATTERN_NONE = 0,\n\tSVGA3D_MS_PATTERN_MIN = 0,\n\tSVGA3D_MS_PATTERN_STANDARD = 1,\n\tSVGA3D_MS_PATTERN_CENTER = 2,\n\tSVGA3D_MS_PATTERN_MAX = 3,\n} SVGA3dMSPattern;\n\ntypedef enum SVGA3dMSQualityLevel {\n\tSVGA3D_MS_QUALITY_NONE = 0,\n\tSVGA3D_MS_QUALITY_MIN = 0,\n\tSVGA3D_MS_QUALITY_FULL = 1,\n\tSVGA3D_MS_QUALITY_RESOLVED = 2,\n\tSVGA3D_MS_QUALITY_MAX = 3,\n} SVGA3dMSQualityLevel;\n\ntypedef enum SVGA3dFrameUpdateType {\n\tSVGA3D_FRAME_END = 0,\n\tSVGA3D_FRAME_MIN = 0,\n\tSVGA3D_FRAME_PARTIAL = 1,\n\tSVGA3D_FRAME_UNKNOWN = 2,\n\tSVGA3D_FRAME_MAX = 3,\n} SVGA3dFrameUpdateType;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}