<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>alusnk.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xc9536.chp</devFile><mfdFile>alusnk.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date="10-13-2021" design="alusnk" device="XC9536" eqnType="1" pkg="PC44" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time=" 11:52AM" version="1.0"/><inputs id="sel2_SPECSIG"/><inputs id="sel0_SPECSIG"/><inputs id="B0_SPECSIG"/><inputs id="sel1_SPECSIG"/><inputs id="A0_SPECSIG"/><pin id="FB1_MC1_PIN2" pinnum="2"/><pin id="FB1_MC2_PIN3" pinnum="3"/><pin id="FB1_MC3_PIN5" pinnum="5" use="b_SPECSIG"/><pin id="FB1_MC4_PIN4" pinnum="4" signal="out" use="O"/><pin id="FB1_MC5_PIN6" pinnum="6" use="b_SPECSIG"/><pin id="FB1_MC6_PIN8" pinnum="8" signal="B0_SPECSIG" use="I"/><pin id="FB1_MC7_PIN7" pinnum="7"/><pin id="FB1_MC8_PIN9" pinnum="9" signal="sel2_SPECSIG" use="I"/><pin id="FB1_MC9_PIN11" pinnum="11" signal="sel0_SPECSIG" use="I"/><pin id="FB1_MC10_PIN12" pinnum="12"/><pin id="FB1_MC11_PIN13" pinnum="13"/><pin id="FB1_MC12_PIN14" pinnum="14"/><pin id="FB1_MC13_PIN18" pinnum="18"/><pin id="FB1_MC14_PIN19" pinnum="19"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN22" pinnum="22"/><pin id="FB1_MC17_PIN24" pinnum="24"/><pin id="FB2_MC1_PIN1" pinnum="1"/><pin id="FB2_MC2_PIN44" pinnum="44"/><pin id="FB2_MC3_PIN42" pinnum="42"/><pin id="FB2_MC4_PIN43" pinnum="43"/><pin id="FB2_MC5_PIN40" pinnum="40"/><pin id="FB2_MC6_PIN39" pinnum="39"/><pin id="FB2_MC7_PIN38" pinnum="38"/><pin id="FB2_MC8_PIN37" pinnum="37"/><pin id="FB2_MC9_PIN36" pinnum="36" signal="sel1_SPECSIG" use="I"/><pin id="FB2_MC10_PIN35" pinnum="35" signal="A0_SPECSIG" use="I"/><pin id="FB2_MC11_PIN34" pinnum="34"/><pin id="FB2_MC12_PIN33" pinnum="33"/><pin id="FB2_MC13_PIN29" pinnum="29"/><pin id="FB2_MC14_PIN28" pinnum="28"/><pin id="FB2_MC15_PIN27" pinnum="27"/><pin id="FB2_MC16_PIN26" pinnum="26"/><pin id="FB2_MC17_PIN25" pinnum="25"/><fblock id="FB1" inputUse="5" pinUse="4"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN2"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN3"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN5"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN4" sigUse="5" signal="out"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3" pt4="FB1_4_4" pt5="FB1_4_5"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN6"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN8"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN9"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN11"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN12"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN13"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN14"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN18"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN19"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN22"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN24"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="A0_SPECSIG"/><fbinput id="FB1_I2" signal="B0_SPECSIG"/><fbinput id="FB1_I3" signal="sel0_SPECSIG"/><fbinput id="FB1_I4" signal="sel1_SPECSIG"/><fbinput id="FB1_I5" signal="sel2_SPECSIG"/><pterm id="FB1_3_1"><signal id="sel2_SPECSIG"/><signal id="sel0_SPECSIG"/><signal id="sel1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="sel2_SPECSIG"/><signal id="sel0_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="sel2_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_4_1"><signal id="B0_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_2"><signal id="sel2_SPECSIG"/><signal id="sel0_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="sel1_SPECSIG"/></pterm><pterm id="FB1_4_3"><signal id="sel2_SPECSIG"/><signal id="sel0_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_4"><signal id="sel2_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="sel1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_4_5"><signal id="sel0_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="sel1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="sel2_SPECSIG"/><signal id="sel0_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_2"><signal id="sel2_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="sel1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="sel2_SPECSIG" negated="ON"/><signal id="sel0_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="sel1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><equation id="out" negated="ON"><d2><eq_pterm ptindx="FB1_4_1"/><eq_pterm ptindx="FB1_4_2"/><eq_pterm ptindx="FB1_4_3"/><eq_pterm ptindx="FB1_4_4"/><eq_pterm ptindx="FB1_4_5"/><eq_pterm import="1" ptindx="FB1_3_1"/><eq_pterm import="1" ptindx="FB1_3_2"/><eq_pterm import="1" ptindx="FB1_3_3"/><eq_pterm import="1" ptindx="FB1_5_1"/><eq_pterm import="1" ptindx="FB1_5_2"/><eq_pterm import="1" ptindx="FB1_5_3"/></d2></equation></fblock><fblock id="FB2" inputUse="0" pinUse="2"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN44"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN42"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN43"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN40"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN39"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN38"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN37"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN36"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN35"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN33"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN29"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN28"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN27"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN26"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN25"/><macrocell id="FB2_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'alusnk.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc95*-*-*" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="sel2_SPECSIG" value="sel&lt;2&gt;"/><specSig signal="sel0_SPECSIG" value="sel&lt;0&gt;"/><specSig signal="B0_SPECSIG" value="B&lt;0&gt;"/><specSig signal="sel1_SPECSIG" value="sel&lt;1&gt;"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="b_SPECSIG" value="(b)"/></document>
