hal: Options:   -cdslib ./xcelium.d/run.lnx8664.23.09.d/cds.lib -logfile xrun.log -f /earth/class/comparch/ee3043/ca131/Downloads/singlecycle-test/11_xcelium/xcelium.d/run.lnx8664.23.09.d/hal.args .
hal: Snapshot:  worklib.singlecycle:sv.
hal: Workspace: /earth/class/comparch/ee3043/ca131/Downloads/singlecycle-test/11_xcelium.
hal: Date: Sun Nov 17 13:44:12 +07 2024.
hal: Running on elaborated SNAPSHOT.....
hal: *M,_SCOPE: __dummy_top
halcheck: *M,_SCOPE: singlecycle
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,38|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,39|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,40|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,41|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,42|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,43|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,44|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,45|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,46|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,47|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,48|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,49|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,50|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,51|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,52|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,53|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,54|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,55|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,56|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,57|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,58|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,59|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,60|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,61|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,62|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,63|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,64|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,65|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,66|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,67|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,68|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,69|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,70|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,71|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,72|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,73|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,74|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,75|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,76|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,77|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,78|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,79|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,80|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,81|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,82|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,83|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,84|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,85|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,86|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,87|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,88|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,89|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,90|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,91|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,92|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,93|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,94|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,95|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,96|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,97|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,98|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,99|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,100|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,101|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,102|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,103|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,104|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,105|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,106|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,107|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,108|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,109|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,110|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,111|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,112|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,113|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,114|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,115|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,116|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,117|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,118|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,119|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,120|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,121|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,122|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,123|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,124|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,125|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,126|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,127|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,128|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,129|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,130|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,131|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,132|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,133|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,134|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,135|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,136|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,137|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,138|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,139|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,140|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,141|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,142|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/singlecycle.sv,142|0): Not all bits of constant '32'h0' are explicitly specified.
halcheck: (../00_src/singlecycle.sv,142): Constant extended by 28 bits to -> 32'b(0000000000000000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,143|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/singlecycle.sv,143|0): Use a separate line for each HDL statement.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,144|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,145|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,146|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,147|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,148|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,149|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,150|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,151|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,152|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,153|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,154|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,155|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,156|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,157|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,158|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,159|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,160|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,161|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,162|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,163|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,164|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,165|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,166|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,167|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,168|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,169|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,170|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/singlecycle.sv,170|0): Not all bits of constant '32'h0' are explicitly specified.
halcheck: (../00_src/singlecycle.sv,170): Constant extended by 28 bits to -> 32'b(0000000000000000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,171|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,172|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/singlecycle.sv,173|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/singlecycle.sv,1|0): Module/Entity 'singlecycle' contains '16' ports.
halcheck: (../00_src/singlecycle.sv,1): Number of Input ports: 3.
halcheck: (../00_src/singlecycle.sv,1): Number of Output ports: 13.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,5|0): Numeric value '31' used for identifier 'i_io_sw'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,7|0): Numeric value '31' used for identifier 'o_io_lcd'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,8|0): Numeric value '31' used for identifier 'o_io_ledg'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,9|0): Numeric value '31' used for identifier 'o_io_ledr'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,10|0): Identifier 'o_io_hex0' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,10|0): Numeric value '6' used for identifier 'o_io_hex0'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,11|0): Identifier 'o_io_hex1' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,11|0): Numeric value '6' used for identifier 'o_io_hex1'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,12|0): Identifier 'o_io_hex2' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,12|0): Numeric value '6' used for identifier 'o_io_hex2'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,13|0): Identifier 'o_io_hex3' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,13|0): Numeric value '6' used for identifier 'o_io_hex3'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,14|0): Identifier 'o_io_hex4' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,14|0): Numeric value '6' used for identifier 'o_io_hex4'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,15|0): Identifier 'o_io_hex5' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,15|0): Numeric value '6' used for identifier 'o_io_hex5'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,16|0): Identifier 'o_io_hex6' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,16|0): Numeric value '6' used for identifier 'o_io_hex6'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/singlecycle.sv,17|0): Identifier 'o_io_hex7' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,17|0): Numeric value '6' used for identifier 'o_io_hex7'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,19|0): Numeric value '31' used for identifier 'o_pc_debug'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,31|0): Numeric value '1' used for identifier 'wb_sel'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,32|0): Numeric value '3' used for identifier 'alu_op'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,33|0): Numeric value '31' used for identifier 'alu_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,34|0): Numeric value '31' used for identifier 'pc_next'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,35|0): Numeric value '31' used for identifier 'op_a'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,36|0): Numeric value '31' used for identifier 'pc'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,37|0): Numeric value '31' used for identifier 'rs1_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,38|0): Numeric value '31' used for identifier 'op_b'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,39|0): Numeric value '31' used for identifier 'rs2_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,40|0): Numeric value '31' used for identifier 'wb_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,41|0): Numeric value '31' used for identifier 'pc_four'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,42|0): Numeric value '31' used for identifier 'ld_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,43|0): Numeric value '31' used for identifier 'immediate'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/singlecycle.sv,44|0): Numeric value '31' used for identifier 'instr'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../00_src/singlecycle.sv,47|0): Each block should be labeled with a meaningful name.
halcheck: *W,NOBLKN (../00_src/singlecycle.sv,132|0): Each block should be labeled with a meaningful name.
halcheck: *W,NOBLKN (../00_src/singlecycle.sv,141|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/singlecycle.sv,142|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/singlecycle.sv,142|0): Use a separate line for each HDL statement.
halcheck: *W,NOBLKN (../00_src/singlecycle.sv,146|0): Each block should be labeled with a meaningful name.
halcheck: *W,NOBLKN (../00_src/singlecycle.sv,155|0): Each block should be labeled with a meaningful name.
halcheck: *W,NOBLKN (../00_src/singlecycle.sv,164|0): Each block should be labeled with a meaningful name.
halcheck: *W,CDEFCV (../00_src/singlecycle.sv,165|0): The case items of the case statement in module/design-unit singlecycle cover all the numerical values of the case expression. The default clause is not required.
halcheck: *W,LRGOPR (../00_src/singlecycle.sv,130|0): Arithmetic or relational operation performed on large operands in module/design-unit singlecycle.
halcheck: *M,_SCOPE: singlecycle.instr_memory
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/instr_memory.sv,10|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/instr_memory.sv,1|0): Module/Entity 'instr_memory' contains '2' ports.
halcheck: (../00_src/instr_memory.sv,1): Number of Input ports: 1.
halcheck: (../00_src/instr_memory.sv,1): Number of Output ports: 1.
halcheck: *W,STYVAL (../00_src/instr_memory.sv,2|0): Numeric value '31' used for identifier 'i_addr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/instr_memory.sv,3|0): Numeric value '31' used for identifier 'o_rdata'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/instr_memory.sv,5|0): Numeric value '31' used for identifier 'memory'. Use constants to avoid portability issues.
halcheck: *W,PRMVAL (../00_src/instr_memory.sv,1|0): Bit width not specified for parameter 'SIZE'.
halcheck: *W,PRMBSE (../00_src/instr_memory.sv,1|0): Base not specified for parameter 'SIZE'.
halcheck: *W,NOBLKN (../00_src/instr_memory.sv,7|0): Each block should be labeled with a meaningful name.
halcheck: *W,BADSYS (../00_src/instr_memory.sv,8|0): System task $readmemh in module 'instr_memory' is ignored.
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[0]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[0] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[5]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[5] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[6]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[6] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[7]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[7] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[8]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[8] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[9]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[9] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[10]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[10] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[11]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[11] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[12]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[12] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[13]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[13] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[14]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[14] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[15]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[15] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[16]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[16] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[17]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[17] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[18]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[18] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[19]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[19] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[20]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[20] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[21]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[21] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[22]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[22] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[23]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[23] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[24]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[24] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[25]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[25] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[26]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[26] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[27]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[27] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[28]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[28] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[29]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[29] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[30]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[30] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[31]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[31] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[32]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[32] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[33]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[33] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[34]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[34] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[35]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[35] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[36]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[36] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[37]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[37] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[38]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[38] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[39]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[39] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[40]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[40] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[41]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[41] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[42]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[42] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[43]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[43] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[44]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[44] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[45]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[45] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[46]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[46] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[47]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[47] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[48]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[48] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[49]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[49] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[50]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[50] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[51]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[51] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[52]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[52] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[53]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[53] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[54]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[54] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[55]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[55] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[56]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[56] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[57]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[57] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[58]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[58] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[59]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[59] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[60]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[60] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[61]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[61] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[62]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[62] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[63]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[63] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[64]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[64] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[65]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[65] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[66]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[66] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[67]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[67] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[68]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[68] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[69]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[69] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[70]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[70] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[71]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[71] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[72]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[72] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[73]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[73] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[74]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[74] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[75]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[75] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[76]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[76] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[77]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[77] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[78]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[78] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[79]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[79] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[80]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[80] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[81]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[81] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[82]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[82] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[83]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[83] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[84]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[84] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[85]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[85] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[86]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[86] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[87]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[87] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[88]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[88] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[89]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[89] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[90]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[90] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[91]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[91] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[92]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[92] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[93]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[93] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[94]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[94] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[95]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[95] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[96]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[96] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[97]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[97] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[98]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[98] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[99]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[99] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[100]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[100] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[101]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[101] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[102]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[102] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[103]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[103] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[104]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[104] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[105]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[105] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[106]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[106] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[107]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[107] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[108]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[108] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[109]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[109] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[110]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[110] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[111]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[111] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[112]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[112] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[113]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[113] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[114]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[114] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[115]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[115] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[116]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[116] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[117]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[117] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[118]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[118] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[119]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[119] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[120]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[120] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[121]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[121] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[122]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[122] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[123]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[123] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[124]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[124] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[125]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[125] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[126]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[126] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[127]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[127] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[128]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[128] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[129]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[129] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[130]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[130] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[131]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[131] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[132]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[132] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[133]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[133] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[134]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[134] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[135]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[135] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[136]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[136] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[137]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[137] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[138]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[138] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[139]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[139] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[140]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[140] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[141]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[141] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[142]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[142] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[143]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[143] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[144]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[144] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[145]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[145] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[146]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[146] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[147]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[147] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[148]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[148] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[149]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[149] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[150]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[150] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[151]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[151] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[152]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[152] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[153]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[153] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[154]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[154] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[155]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[155] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[156]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[156] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[157]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[157] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[158]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[158] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[159]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[159] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[160]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[160] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[161]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[161] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[162]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[162] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[163]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[163] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[164]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[164] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[165]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[165] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[166]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[166] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[167]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[167] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[168]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[168] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[169]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[169] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[170]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[170] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[171]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[171] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[172]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[172] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[173]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[173] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[174]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[174] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[175]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[175] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[176]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[176] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[177]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[177] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[178]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[178] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[179]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[179] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[180]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[180] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[181]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[181] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[182]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[182] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[183]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[183] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[184]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[184] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[185]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[185] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[186]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[186] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[187]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[187] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[188]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[188] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[189]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[189] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[190]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[190] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[191]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[191] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[192]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[192] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[193]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[193] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[194]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[194] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[195]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[195] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[196]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[196] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[197]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[197] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[198]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[198] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[199]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[199] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[200]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[200] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[201]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[201] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[202]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[202] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[203]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[203] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[204]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[204] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[205]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[205] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[206]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[206] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[207]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[207] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[208]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[208] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[209]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[209] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[210]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[210] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[211]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[211] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[212]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[212] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[213]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[213] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[214]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[214] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[215]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[215] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[216]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[216] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[217]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[217] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[218]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[218] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[219]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[219] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[220]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[220] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[221]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[221] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[222]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[222] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[223]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[223] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[224]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[224] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[225]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[225] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[226]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[226] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[227]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[227] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[228]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[228] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[229]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[229] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[230]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[230] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[231]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[231] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[232]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[232] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[233]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[233] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[234]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[234] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[235]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[235] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[236]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[236] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[237]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[237] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[238]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[238] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[239]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[239] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[240]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[240] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[241]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[241] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[242]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[242] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[243]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[243] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[244]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[244] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[245]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[245] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[246]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[246] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[247]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[247] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[248]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[248] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[249]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[249] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[250]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[250] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[251]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[251] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[252]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[252] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[253]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[253] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[254]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[254] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[255]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[255] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[256]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[256] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[257]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[257] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[258]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[258] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[259]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[259] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[260]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[260] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[261]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[261] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[262]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[262] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[263]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[263] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[264]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[264] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[265]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[265] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[266]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[266] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[267]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[267] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[268]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[268] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[269]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[269] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[270]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[270] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[271]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[271] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[272]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[272] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[273]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[273] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[274]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[274] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[275]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[275] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[276]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[276] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[277]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[277] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[278]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[278] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[279]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[279] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[280]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[280] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[281]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[281] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[282]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[282] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[283]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[283] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[284]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[284] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[285]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[285] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[286]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[286] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[287]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[287] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[288]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[288] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[289]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[289] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[290]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[290] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[291]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[291] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[292]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[292] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[293]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[293] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[294]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[294] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[295]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[295] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[296]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[296] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[297]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[297] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[298]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[298] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[299]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[299] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[300]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[300] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[301]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[301] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[302]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[302] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[303]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[303] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[304]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[304] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[305]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[305] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[306]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[306] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[307]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[307] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[308]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[308] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[309]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[309] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[310]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[310] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[311]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[311] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[312]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[312] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[313]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[313] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[314]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[314] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[315]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[315] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[316]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[316] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[317]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[317] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[318]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[318] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[319]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[319] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[320]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[320] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[321]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[321] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[322]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[322] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[323]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[323] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[324]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[324] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[325]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[325] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[326]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[326] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[327]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[327] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[328]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[328] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[329]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[329] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[330]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[330] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[331]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[331] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[332]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[332] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[333]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[333] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[334]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[334] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[335]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[335] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[336]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[336] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[337]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[337] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[338]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[338] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[339]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[339] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[340]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[340] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[341]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[341] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[342]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[342] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[343]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[343] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[344]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[344] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[345]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[345] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[346]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[346] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[347]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[347] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[348]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[348] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[349]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[349] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[350]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[350] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[351]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[351] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[352]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[352] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[353]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[353] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[354]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[354] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[355]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[355] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[356]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[356] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[357]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[357] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[358]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[358] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[359]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[359] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[360]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[360] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[361]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[361] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[362]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[362] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[363]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[363] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[364]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[364] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[365]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[365] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[366]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[366] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[367]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[367] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[368]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[368] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[369]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[369] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[370]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[370] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[371]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[371] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[372]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[372] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[373]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[373] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[374]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[374] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[375]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[375] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[376]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[376] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[377]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[377] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[378]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[378] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[379]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[379] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[380]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[380] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[381]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[381] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[382]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[382] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[383]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[383] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[384]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[384] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[385]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[385] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[386]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[386] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[387]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[387] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[388]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[388] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[389]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[389] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[390]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[390] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[391]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[391] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[392]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[392] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[393]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[393] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[394]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[394] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[395]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[395] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[396]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[396] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[397]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[397] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[398]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[398] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[399]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[399] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[400]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[400] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[401]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[401] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[402]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[402] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[403]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[403] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[404]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[404] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[405]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[405] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[406]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[406] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[407]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[407] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[408]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[408] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[409]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[409] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[410]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[410] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[411]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[411] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[412]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[412] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[413]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[413] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[414]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[414] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[415]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[415] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[416]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[416] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[417]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[417] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[418]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[418] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[419]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[419] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[420]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[420] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[421]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[421] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[422]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[422] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[423]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[423] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[424]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[424] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[425]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[425] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[426]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[426] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[427]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[427] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[428]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[428] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[429]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[429] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[430]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[430] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[431]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[431] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[432]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[432] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[433]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[433] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[434]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[434] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[435]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[435] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[436]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[436] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[437]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[437] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[438]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[438] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[439]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[439] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[440]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[440] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[441]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[441] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[442]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[442] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[443]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[443] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[444]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[444] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[445]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[445] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[446]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[446] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[447]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[447] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[448]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[448] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[449]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[449] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[450]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[450] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[451]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[451] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[452]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[452] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[453]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[453] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[454]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[454] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[455]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[455] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[456]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[456] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[457]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[457] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[458]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[458] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[459]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[459] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[460]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[460] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[461]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[461] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[462]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[462] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[463]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[463] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[464]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[464] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[465]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[465] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[466]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[466] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[467]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[467] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[468]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[468] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[469]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[469] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[470]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[470] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[471]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[471] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[472]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[472] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[473]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[473] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[474]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[474] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[475]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[475] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[476]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[476] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[477]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[477] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[478]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[478] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[479]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[479] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[480]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[480] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[481]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[481] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[482]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[482] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[483]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[483] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[484]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[484] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[485]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[485] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[486]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[486] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[487]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[487] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[488]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[488] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[489]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[489] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[490]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[490] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[491]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[491] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[492]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[492] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[493]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[493] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[494]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[494] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[495]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[495] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[496]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[496] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[497]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[497] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[498]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[498] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[499]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[499] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[500]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[500] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[501]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[501] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[502]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[502] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[503]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[503] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[504]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[504] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[505]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[505] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[506]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[506] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[507]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[507] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[508]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[508] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[509]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[509] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[510]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[510] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[511]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[511] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[512]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[512] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[513]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[513] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[514]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[514] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[515]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[515] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[516]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[516] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[517]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[517] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[518]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[518] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[519]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[519] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[520]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[520] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[521]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[521] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[522]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[522] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[523]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[523] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[524]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[524] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[525]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[525] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[526]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[526] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[527]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[527] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[528]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[528] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[529]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[529] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[530]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[530] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[531]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[531] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[532]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[532] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[533]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[533] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[534]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[534] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[535]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[535] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[536]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[536] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[537]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[537] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[538]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[538] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[539]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[539] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[540]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[540] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[541]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[541] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[542]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[542] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[543]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[543] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[544]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[544] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[545]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[545] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[546]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[546] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[547]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[547] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[548]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[548] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[549]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[549] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[550]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[550] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[551]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[551] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[552]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[552] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[553]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[553] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[554]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[554] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[555]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[555] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[556]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[556] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[557]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[557] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[558]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[558] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[559]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[559] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[560]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[560] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[561]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[561] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[562]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[562] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[563]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[563] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[564]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[564] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[565]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[565] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[566]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[566] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[567]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[567] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[568]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[568] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[569]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[569] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[570]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[570] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[571]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[571] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[572]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[572] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[573]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[573] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[574]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[574] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[575]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[575] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[576]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[576] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[577]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[577] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[578]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[578] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[579]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[579] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[580]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[580] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[581]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[581] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[582]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[582] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[583]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[583] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[584]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[584] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[585]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[585] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[586]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[586] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[587]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[587] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[588]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[588] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[589]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[589] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[590]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[590] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[591]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[591] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[592]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[592] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[593]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[593] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[594]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[594] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[595]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[595] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[596]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[596] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[597]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[597] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[598]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[598] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[599]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[599] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[600]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[600] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[601]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[601] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[602]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[602] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[603]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[603] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[604]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[604] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[605]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[605] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[606]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[606] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[607]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[607] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[608]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[608] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[609]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[609] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[610]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[610] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[611]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[611] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[612]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[612] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[613]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[613] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[614]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[614] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[615]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[615] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[616]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[616] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[617]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[617] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[618]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[618] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[619]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[619] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[620]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[620] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[621]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[621] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[622]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[622] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[623]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[623] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[624]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[624] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[625]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[625] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[626]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[626] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[627]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[627] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[628]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[628] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[629]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[629] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[630]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[630] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[631]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[631] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[632]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[632] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[633]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[633] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[634]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[634] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[635]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[635] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[636]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[636] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[637]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[637] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[638]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[638] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[639]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[639] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[640]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[640] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[641]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[641] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[642]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[642] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[643]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[643] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[644]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[644] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[645]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[645] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[646]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[646] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[647]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[647] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[648]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[648] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[649]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[649] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[650]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[650] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[651]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[651] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[652]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[652] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[653]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[653] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[654]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[654] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[655]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[655] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[656]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[656] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[657]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[657] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[658]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[658] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[659]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[659] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[660]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[660] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[661]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[661] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[662]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[662] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[663]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[663] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[664]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[664] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[665]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[665] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[666]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[666] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[667]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[667] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[668]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[668] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[669]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[669] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[670]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[670] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[671]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[671] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[672]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[672] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[673]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[673] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[674]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[674] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[675]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[675] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[676]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[676] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[677]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[677] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[678]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[678] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[679]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[679] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[680]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[680] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[681]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[681] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[682]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[682] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[683]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[683] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[684]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[684] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[685]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[685] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[686]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[686] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[687]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[687] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[688]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[688] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[689]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[689] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[690]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[690] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[691]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[691] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[692]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[692] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[693]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[693] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[694]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[694] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[695]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[695] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[696]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[696] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[697]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[697] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[698]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[698] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[699]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[699] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[700]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[700] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[701]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[701] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[702]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[702] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[703]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[703] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[704]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[704] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[705]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[705] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[706]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[706] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[707]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[707] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[708]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[708] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[709]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[709] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[710]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[710] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[711]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[711] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[712]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[712] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[713]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[713] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[714]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[714] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[715]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[715] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[716]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[716] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[717]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[717] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[718]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[718] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[719]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[719] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[720]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[720] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[721]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[721] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[722]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[722] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[723]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[723] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[724]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[724] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[725]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[725] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[726]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[726] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[727]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[727] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[728]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[728] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[729]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[729] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[730]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[730] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[731]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[731] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[732]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[732] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[733]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[733] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[734]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[734] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[735]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[735] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[736]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[736] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[737]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[737] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[738]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[738] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[739]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[739] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[740]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[740] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[741]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[741] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[742]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[742] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[743]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[743] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[744]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[744] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[745]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[745] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[746]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[746] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[747]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[747] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[748]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[748] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[749]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[749] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[750]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[750] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[751]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[751] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[752]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[752] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[753]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[753] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[754]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[754] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[755]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[755] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[756]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[756] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[757]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[757] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[758]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[758] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[759]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[759] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[760]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[760] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[761]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[761] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[762]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[762] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[763]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[763] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[764]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[764] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[765]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[765] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[766]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[766] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[767]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[767] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[768]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[768] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[769]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[769] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[770]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[770] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[771]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[771] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[772]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[772] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[773]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[773] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[774]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[774] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[775]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[775] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[776]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[776] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[777]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[777] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[778]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[778] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[779]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[779] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[780]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[780] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[781]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[781] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[782]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[782] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[783]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[783] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[784]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[784] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[785]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[785] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[786]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[786] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[787]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[787] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[788]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[788] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[789]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[789] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[790]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[790] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[791]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[791] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[792]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[792] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[793]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[793] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[794]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[794] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[795]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[795] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[796]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[796] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[797]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[797] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[798]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[798] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[799]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[799] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[800]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[800] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[801]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[801] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[802]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[802] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[803]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[803] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[804]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[804] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[805]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[805] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[806]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[806] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[807]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[807] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[808]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[808] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[809]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[809] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[810]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[810] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[811]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[811] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[812]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[812] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[813]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[813] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[814]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[814] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[815]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[815] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[816]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[816] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[817]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[817] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[818]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[818] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[819]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[819] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[820]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[820] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[821]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[821] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[822]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[822] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[823]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[823] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[824]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[824] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[825]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[825] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[826]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[826] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[827]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[827] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[828]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[828] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[829]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[829] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[830]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[830] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[831]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[831] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[832]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[832] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[833]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[833] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[834]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[834] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[835]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[835] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[836]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[836] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[837]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[837] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[838]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[838] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[839]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[839] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[840]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[840] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[841]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[841] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[842]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[842] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[843]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[843] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[844]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[844] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[845]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[845] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[846]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[846] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[847]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[847] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[848]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[848] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[849]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[849] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[850]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[850] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[851]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[851] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[852]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[852] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[853]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[853] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[854]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[854] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[855]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[855] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[856]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[856] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[857]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[857] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[858]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[858] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[859]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[859] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[860]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[860] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[861]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[861] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[862]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[862] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[863]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[863] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[864]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[864] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[865]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[865] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[866]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[866] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[867]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[867] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[868]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[868] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[869]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[869] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[870]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[870] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[871]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[871] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[872]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[872] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[873]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[873] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[874]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[874] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[875]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[875] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[876]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[876] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[877]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[877] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[878]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[878] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[879]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[879] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[880]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[880] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[881]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[881] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[882]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[882] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[883]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[883] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[884]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[884] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[885]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[885] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[886]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[886] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[887]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[887] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[888]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[888] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[889]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[889] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[890]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[890] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[891]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[891] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[892]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[892] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[893]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[893] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[894]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[894] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[895]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[895] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[896]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[896] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[897]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[897] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[898]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[898] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[899]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[899] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[900]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[900] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[901]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[901] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[902]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[902] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[903]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[903] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[904]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[904] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[905]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[905] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[906]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[906] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[907]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[907] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[908]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[908] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[909]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[909] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[910]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[910] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[911]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[911] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[912]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[912] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[913]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[913] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[914]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[914] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[915]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[915] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[916]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[916] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[917]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[917] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[918]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[918] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[919]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[919] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[920]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[920] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[921]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[921] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[922]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[922] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[923]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[923] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[924]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[924] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[925]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[925] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[926]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[926] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[927]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[927] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[928]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[928] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[929]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[929] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[930]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[930] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[931]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[931] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[932]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[932] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[933]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[933] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[934]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[934] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[935]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[935] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[936]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[936] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[937]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[937] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[938]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[938] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[939]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[939] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[940]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[940] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[941]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[941] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[942]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[942] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[943]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[943] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[944]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[944] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[945]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[945] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[946]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[946] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[947]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[947] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[948]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[948] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[949]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[949] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[950]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[950] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[951]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[951] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[952]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[952] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[953]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[953] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[954]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[954] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[955]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[955] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[956]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[956] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[957]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[957] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[958]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[958] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[959]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[959] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[960]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[960] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[961]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[961] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[962]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[962] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[963]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[963] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[964]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[964] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[965]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[965] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[966]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[966] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[967]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[967] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[968]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[968] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[969]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[969] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[970]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[970] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[971]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[971] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[972]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[972] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[973]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[973] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[974]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[974] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[975]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[975] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[976]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[976] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[977]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[977] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[978]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[978] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[979]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[979] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[980]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[980] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[981]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[981] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[982]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[982] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[983]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[983] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[984]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[984] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[985]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[985] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[986]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[986] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[987]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[987] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[988]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[988] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[989]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[989] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[990]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[990] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[991]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[991] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[992]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[992] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[993]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[993] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[994]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[994] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[995]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[995] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[996]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[996] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[997]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[997] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[998]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[998] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[999]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[999] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1000]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1000] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1001]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1001] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1002]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1002] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1003]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1003] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1004]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1004] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1005]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1005] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1006]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1006] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1007]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1007] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1008]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1008] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1009]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1009] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1010]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1010] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1011]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1011] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1012]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1012] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1013]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1013] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1014]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1014] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1015]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1015] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1016]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1016] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1017]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1017] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1018]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1018] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1019]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1019] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1020]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1020] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1021]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1021] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1022]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1022] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1023]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1023] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1024]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1024] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1025]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1025] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1026]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1026] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1027]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1027] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1028]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1028] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1029]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1029] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1030]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1030] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1031]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1031] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1032]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1032] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1033]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1033] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1034]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1034] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1035]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1035] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1036]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1036] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1037]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1037] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1038]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1038] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1039]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1039] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1040]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1040] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1041]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1041] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1042]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1042] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1043]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1043] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1044]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1044] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1045]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1045] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1046]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1046] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1047]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1047] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1048]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1048] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1049]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1049] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1050]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1050] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1051]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1051] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1052]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1052] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1053]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1053] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1054]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1054] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1055]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1055] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1056]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1056] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1057]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1057] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1058]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1058] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1059]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1059] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1060]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1060] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1061]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1061] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1062]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1062] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1063]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1063] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1064]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1064] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1065]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1065] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1066]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1066] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1067]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1067] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1068]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1068] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1069]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1069] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1070]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1070] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1071]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1071] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1072]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1072] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1073]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1073] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1074]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1074] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1075]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1075] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1076]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1076] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1077]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1077] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1078]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1078] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1079]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1079] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1080]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1080] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1081]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1081] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1082]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1082] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1083]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1083] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1084]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1084] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1085]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1085] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1086]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1086] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1087]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1087] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1088]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1088] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1089]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1089] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1090]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1090] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1091]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1091] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1092]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1092] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1093]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1093] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1094]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1094] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1095]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1095] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1096]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1096] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1097]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1097] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1098]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1098] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1099]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1099] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1100]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1100] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1101]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1101] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1102]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1102] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1103]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1103] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1104]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1104] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1105]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1105] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1106]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1106] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1107]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1107] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1108]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1108] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1109]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1109] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1110]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1110] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1111]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1111] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1112]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1112] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1113]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1113] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1114]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1114] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1115]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1115] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1116]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1116] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1117]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1117] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1118]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1118] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1119]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1119] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1120]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1120] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1121]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1121] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1122]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1122] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1123]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1123] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1124]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1124] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1125]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1125] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1126]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1126] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1127]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1127] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1128]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1128] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1129]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1129] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1130]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1130] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1131]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1131] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1132]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1132] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1133]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1133] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1134]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1134] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1135]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1135] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1136]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1136] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1137]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1137] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1138]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1138] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1139]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1139] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1140]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1140] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1141]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1141] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1142]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1142] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1143]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1143] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1144]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1144] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1145]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1145] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1146]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1146] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1147]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1147] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1148]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1148] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1149]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1149] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1150]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1150] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1151]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1151] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1152]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1152] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1153]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1153] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1154]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1154] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1155]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1155] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1156]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1156] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1157]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1157] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1158]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1158] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1159]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1159] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1160]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1160] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1161]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1161] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1162]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1162] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1163]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1163] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1164]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1164] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1165]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1165] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1166]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1166] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1167]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1167] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1168]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1168] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1169]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1169] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1170]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1170] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1171]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1171] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1172]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1172] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1173]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1173] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1174]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1174] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1175]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1175] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1176]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1176] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1177]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1177] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1178]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1178] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1179]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1179] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1180]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1180] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1181]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1181] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1182]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1182] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1183]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1183] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1184]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1184] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1185]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1185] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1186]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1186] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1187]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1187] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1188]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1188] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1189]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1189] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1190]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1190] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1191]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1191] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1192]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1192] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1193]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1193] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1194]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1194] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1195]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1195] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1196]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1196] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1197]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1197] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1198]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1198] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1199]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1199] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1200]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1200] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1201]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1201] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1202]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1202] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1203]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1203] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1204]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1204] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1205]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1205] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1206]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1206] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1207]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1207] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1208]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1208] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1209]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1209] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1210]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1210] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1211]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1211] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1212]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1212] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1213]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1213] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1214]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1214] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1215]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1215] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1216]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1216] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1217]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1217] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1218]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1218] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1219]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1219] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1220]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1220] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1221]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1221] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1222]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1222] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1223]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1223] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1224]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1224] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1225]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1225] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1226]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1226] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1227]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1227] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1228]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1228] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1229]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1229] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1230]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1230] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1231]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1231] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1232]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1232] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1233]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1233] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1234]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1234] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1235]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1235] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1236]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1236] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1237]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1237] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1238]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1238] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1239]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1239] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1240]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1240] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1241]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1241] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1242]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1242] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1243]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1243] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1244]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1244] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1245]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1245] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1246]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1246] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1247]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1247] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1248]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1248] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1249]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1249] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1250]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1250] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1251]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1251] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1252]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1252] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1253]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1253] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1254]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1254] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1255]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1255] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1256]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1256] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1257]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1257] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1258]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1258] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1259]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1259] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1260]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1260] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1261]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1261] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1262]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1262] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1263]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1263] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1264]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1264] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1265]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1265] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1266]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1266] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1267]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1267] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1268]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1268] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1269]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1269] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1270]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1270] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1271]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1271] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1272]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1272] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1273]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1273] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1274]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1274] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1275]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1275] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1276]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1276] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1277]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1277] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1278]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1278] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1279]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1279] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1280]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1280] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1281]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1281] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1282]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1282] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1283]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1283] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1284]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1284] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1285]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1285] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1286]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1286] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1287]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1287] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1288]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1288] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1289]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1289] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1290]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1290] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1291]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1291] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1292]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1292] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1293]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1293] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1294]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1294] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1295]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1295] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1296]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1296] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1297]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1297] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1298]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1298] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1299]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1299] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1300]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1300] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1301]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1301] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1302]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1302] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1303]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1303] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1304]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1304] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1305]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1305] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1306]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1306] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1307]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1307] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1308]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1308] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1309]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1309] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1310]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1310] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1311]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1311] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1312]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1312] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1313]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1313] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1314]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1314] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1315]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1315] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1316]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1316] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1317]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1317] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1318]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1318] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1319]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1319] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1320]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1320] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1321]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1321] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1322]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1322] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1323]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1323] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1324]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1324] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1325]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1325] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1326]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1326] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1327]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1327] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1328]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1328] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1329]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1329] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1330]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1330] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1331]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1331] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1332]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1332] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1333]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1333] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1334]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1334] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1335]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1335] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1336]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1336] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1337]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1337] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1338]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1338] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1339]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1339] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1340]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1340] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1341]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1341] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1342]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1342] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1343]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1343] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1344]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1344] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1345]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1345] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1346]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1346] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1347]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1347] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1348]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1348] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1349]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1349] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1350]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1350] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1351]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1351] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1352]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1352] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1353]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1353] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1354]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1354] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1355]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1355] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1356]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1356] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1357]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1357] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1358]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1358] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1359]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1359] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1360]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1360] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1361]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1361] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1362]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1362] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1363]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1363] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1364]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1364] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1365]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1365] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1366]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1366] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1367]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1367] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1368]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1368] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1369]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1369] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1370]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1370] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1371]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1371] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1372]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1372] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1373]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1373] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1374]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1374] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1375]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1375] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1376]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1376] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1377]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1377] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1378]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1378] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1379]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1379] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1380]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1380] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1381]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1381] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1382]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1382] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1383]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1383] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1384]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1384] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1385]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1385] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1386]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1386] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1387]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1387] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1388]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1388] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1389]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1389] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1390]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1390] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1391]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1391] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1392]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1392] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1393]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1393] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1394]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1394] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1395]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1395] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1396]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1396] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1397]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1397] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1398]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1398] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1399]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1399] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1400]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1400] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1401]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1401] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1402]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1402] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1403]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1403] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1404]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1404] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1405]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1405] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1406]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1406] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1407]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1407] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1408]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1408] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1409]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1409] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1410]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1410] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1411]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1411] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1412]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1412] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1413]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1413] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1414]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1414] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1415]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1415] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1416]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1416] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1417]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1417] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1418]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1418] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1419]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1419] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1420]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1420] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1421]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1421] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1422]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1422] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1423]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1423] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1424]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1424] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1425]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1425] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1426]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1426] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1427]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1427] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1428]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1428] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1429]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1429] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1430]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1430] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1431]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1431] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1432]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1432] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1433]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1433] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1434]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1434] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1435]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1435] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1436]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1436] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1437]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1437] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1438]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1438] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1439]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1439] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1440]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1440] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1441]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1441] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1442]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1442] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1443]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1443] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1444]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1444] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1445]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1445] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1446]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1446] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1447]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1447] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1448]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1448] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1449]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1449] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1450]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1450] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1451]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1451] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1452]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1452] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1453]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1453] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1454]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1454] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1455]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1455] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1456]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1456] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1457]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1457] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1458]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1458] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1459]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1459] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1460]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1460] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1461]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1461] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1462]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1462] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1463]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1463] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1464]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1464] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1465]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1465] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1466]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1466] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1467]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1467] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1468]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1468] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1469]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1469] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1470]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1470] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1471]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1471] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1472]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1472] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1473]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1473] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1474]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1474] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1475]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1475] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1476]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1476] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1477]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1477] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1478]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1478] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1479]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1479] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1480]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1480] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1481]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1481] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1482]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1482] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1483]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1483] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1484]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1484] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1485]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1485] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1486]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1486] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1487]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1487] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1488]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1488] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1489]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1489] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1490]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1490] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1491]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1491] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1492]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1492] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1493]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1493] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1494]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1494] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1495]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1495] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1496]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1496] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1497]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1497] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1498]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1498] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1499]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1499] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1500]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1500] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1501]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1501] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1502]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1502] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1503]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1503] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1504]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1504] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1505]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1505] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1506]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1506] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1507]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1507] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1508]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1508] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1509]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1509] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1510]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1510] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1511]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1511] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1512]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1512] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1513]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1513] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1514]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1514] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1515]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1515] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1516]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1516] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1517]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1517] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1518]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1518] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1519]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1519] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1520]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1520] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1521]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1521] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1522]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1522] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1523]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1523] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1524]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1524] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1525]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1525] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1526]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1526] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1527]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1527] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1528]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1528] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1529]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1529] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1530]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1530] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1531]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1531] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1532]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1532] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1533]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1533] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1534]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1534] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1535]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1535] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1536]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1536] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1537]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1537] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1538]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1538] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1539]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1539] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1540]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1540] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1541]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1541] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1542]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1542] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1543]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1543] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1544]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1544] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1545]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1545] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1546]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1546] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1547]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1547] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1548]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1548] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1549]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1549] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1550]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1550] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1551]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1551] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1552]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1552] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1553]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1553] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1554]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1554] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1555]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1555] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1556]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1556] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1557]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1557] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1558]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1558] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1559]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1559] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1560]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1560] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1561]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1561] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1562]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1562] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1563]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1563] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1564]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1564] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1565]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1565] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1566]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1566] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1567]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1567] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1568]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1568] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1569]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1569] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1570]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1570] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1571]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1571] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1572]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1572] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1573]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1573] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1574]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1574] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1575]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1575] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1576]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1576] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1577]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1577] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1578]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1578] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1579]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1579] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1580]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1580] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1581]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1581] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1582]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1582] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1583]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1583] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1584]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1584] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1585]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1585] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1586]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1586] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1587]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1587] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1588]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1588] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1589]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1589] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1590]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1590] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1591]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1591] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1592]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1592] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1593]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1593] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1594]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1594] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1595]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1595] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1596]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1596] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1597]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1597] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1598]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1598] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1599]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1599] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1600]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1600] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1601]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1601] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1602]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1602] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1603]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1603] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1604]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1604] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1605]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1605] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1606]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1606] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1607]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1607] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1608]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1608] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1609]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1609] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1610]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1610] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1611]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1611] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1612]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1612] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1613]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1613] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1614]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1614] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1615]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1615] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1616]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1616] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1617]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1617] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1618]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1618] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1619]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1619] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1620]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1620] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1621]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1621] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1622]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1622] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1623]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1623] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1624]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1624] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1625]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1625] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1626]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1626] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1627]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1627] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1628]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1628] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1629]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1629] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1630]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1630] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1631]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1631] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1632]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1632] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1633]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1633] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1634]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1634] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1635]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1635] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1636]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1636] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1637]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1637] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1638]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1638] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1639]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1639] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1640]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1640] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1641]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1641] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1642]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1642] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1643]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1643] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1644]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1644] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1645]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1645] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1646]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1646] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1647]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1647] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1648]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1648] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1649]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1649] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1650]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1650] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1651]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1651] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1652]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1652] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1653]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1653] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1654]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1654] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1655]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1655] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1656]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1656] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1657]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1657] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1658]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1658] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1659]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1659] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1660]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1660] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1661]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1661] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1662]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1662] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1663]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1663] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1664]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1664] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1665]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1665] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1666]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1666] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1667]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1667] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1668]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1668] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1669]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1669] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1670]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1670] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1671]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1671] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1672]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1672] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1673]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1673] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1674]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1674] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1675]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1675] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1676]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1676] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1677]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1677] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1678]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1678] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1679]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1679] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1680]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1680] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1681]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1681] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1682]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1682] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1683]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1683] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1684]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1684] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1685]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1685] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1686]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1686] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1687]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1687] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1688]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1688] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1689]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1689] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1690]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1690] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1691]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1691] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1692]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1692] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1693]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1693] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1694]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1694] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1695]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1695] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1696]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1696] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1697]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1697] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1698]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1698] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1699]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1699] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1700]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1700] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1701]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1701] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1702]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1702] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1703]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1703] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1704]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1704] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1705]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1705] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1706]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1706] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1707]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1707] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1708]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1708] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1709]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1709] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1710]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1710] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1711]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1711] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1712]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1712] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1713]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1713] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1714]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1714] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1715]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1715] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1716]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1716] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1717]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1717] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1718]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1718] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1719]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1719] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1720]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1720] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1721]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1721] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1722]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1722] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1723]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1723] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1724]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1724] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1725]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1725] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1726]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1726] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1727]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1727] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1728]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1728] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1729]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1729] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1730]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1730] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1731]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1731] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1732]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1732] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1733]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1733] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1734]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1734] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1735]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1735] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1736]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1736] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1737]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1737] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1738]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1738] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1739]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1739] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1740]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1740] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1741]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1741] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1742]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1742] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1743]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1743] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1744]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1744] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1745]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1745] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1746]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1746] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1747]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1747] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1748]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1748] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1749]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1749] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1750]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1750] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1751]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1751] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1752]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1752] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1753]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1753] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1754]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1754] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1755]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1755] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1756]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1756] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1757]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1757] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1758]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1758] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1759]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1759] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1760]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1760] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1761]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1761] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1762]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1762] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1763]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1763] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1764]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1764] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1765]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1765] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1766]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1766] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1767]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1767] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1768]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1768] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1769]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1769] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1770]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1770] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1771]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1771] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1772]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1772] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1773]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1773] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1774]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1774] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1775]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1775] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1776]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1776] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1777]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1777] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1778]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1778] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1779]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1779] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1780]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1780] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1781]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1781] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1782]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1782] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1783]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1783] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1784]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1784] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1785]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1785] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1786]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1786] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1787]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1787] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1788]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1788] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1789]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1789] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1790]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1790] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1791]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1791] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1792]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1792] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1793]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1793] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1794]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1794] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1795]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1795] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1796]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1796] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1797]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1797] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1798]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1798] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1799]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1799] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1800]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1800] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1801]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1801] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1802]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1802] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1803]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1803] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1804]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1804] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1805]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1805] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1806]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1806] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1807]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1807] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1808]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1808] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1809]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1809] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1810]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1810] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1811]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1811] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1812]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1812] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1813]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1813] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1814]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1814] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1815]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1815] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1816]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1816] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1817]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1817] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1818]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1818] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1819]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1819] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1820]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1820] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1821]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1821] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1822]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1822] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1823]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1823] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1824]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1824] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1825]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1825] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1826]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1826] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1827]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1827] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1828]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1828] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1829]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1829] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1830]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1830] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1831]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1831] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1832]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1832] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1833]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1833] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1834]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1834] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1835]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1835] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1836]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1836] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1837]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1837] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1838]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1838] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1839]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1839] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1840]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1840] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1841]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1841] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1842]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1842] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1843]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1843] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1844]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1844] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1845]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1845] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1846]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1846] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1847]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1847] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1848]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1848] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1849]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1849] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1850]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1850] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1851]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1851] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1852]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1852] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1853]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1853] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1854]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1854] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1855]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1855] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1856]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1856] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1857]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1857] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1858]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1858] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1859]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1859] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1860]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1860] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1861]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1861] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1862]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1862] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1863]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1863] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1864]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1864] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1865]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1865] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1866]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1866] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1867]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1867] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1868]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1868] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1869]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1869] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1870]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1870] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1871]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1871] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1872]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1872] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1873]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1873] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1874]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1874] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1875]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1875] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1876]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1876] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1877]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1877] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1878]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1878] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1879]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1879] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1880]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1880] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1881]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1881] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1882]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1882] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1883]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1883] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1884]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1884] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1885]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1885] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1886]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1886] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1887]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1887] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1888]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1888] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1889]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1889] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1890]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1890] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1891]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1891] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1892]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1892] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1893]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1893] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1894]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1894] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1895]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1895] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1896]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1896] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1897]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1897] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1898]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1898] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1899]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1899] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1900]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1900] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1901]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1901] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1902]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1902] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1903]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1903] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1904]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1904] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1905]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1905] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1906]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1906] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1907]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1907] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1908]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1908] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1909]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1909] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1910]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1910] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1911]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1911] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1912]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1912] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1913]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1913] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1914]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1914] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1915]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1915] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1916]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1916] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1917]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1917] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1918]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1918] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1919]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1919] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1920]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1920] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1921]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1921] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1922]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1922] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1923]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1923] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1924]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1924] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1925]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1925] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1926]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1926] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1927]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1927] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1928]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1928] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1929]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1929] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1930]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1930] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1931]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1931] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1932]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1932] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1933]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1933] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1934]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1934] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1935]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1935] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1936]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1936] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1937]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1937] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1938]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1938] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1939]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1939] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1940]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1940] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1941]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1941] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1942]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1942] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1943]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1943] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1944]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1944] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1945]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1945] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1946]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1946] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1947]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1947] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1948]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1948] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1949]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1949] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1950]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1950] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1951]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1951] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1952]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1952] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1953]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1953] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1954]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1954] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1955]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1955] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1956]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1956] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1957]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1957] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1958]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1958] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1959]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1959] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1960]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1960] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1961]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1961] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1962]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1962] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1963]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1963] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1964]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1964] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1965]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1965] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1966]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1966] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1967]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1967] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1968]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1968] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1969]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1969] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1970]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1970] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1971]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1971] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1972]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1972] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1973]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1973] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1974]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1974] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1975]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1975] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1976]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1976] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1977]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1977] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1978]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1978] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1979]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1979] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1980]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1980] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1981]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1981] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1982]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1982] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1983]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1983] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1984]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1984] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1985]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1985] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1986]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1986] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1987]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1987] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1988]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1988] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1989]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1989] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1990]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1990] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1991]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1991] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1992]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1992] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1993]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1993] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1994]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1994] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1995]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1995] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1996]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1996] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1997]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1997] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1998]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1998] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[1999]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[1999] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2000]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2000] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2001]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2001] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2002]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2002] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2003]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2003] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2004]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2004] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2005]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2005] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2006]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2006] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2007]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2007] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2008]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2008] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2009]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2009] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2010]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2010] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2011]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2011] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2012]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2012] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2013]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2013] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2014]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2014] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2015]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2015] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2016]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2016] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2017]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2017] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2018]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2018] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2019]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2019] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2020]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2020] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2021]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2021] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2022]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2022] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2023]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2023] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2024]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2024] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2025]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2025] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2026]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2026] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2027]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2027] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2028]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2028] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2029]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2029] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2030]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2030] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2031]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2031] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2032]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2032] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2033]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2033] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2034]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2034] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2035]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2035] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2036]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2036] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2037]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2037] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2038]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2038] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2039]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2039] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2040]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2040] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2041]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2041] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2042]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2042] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2043]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2043] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2044]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2044] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2045]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2045] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2046]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2046] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2047]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2047] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2048]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2048] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2049]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2049] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2050]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2050] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2051]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2051] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2052]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2052] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2053]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2053] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2054]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2054] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2055]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2055] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2056]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2056] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2057]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2057] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2058]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2058] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2059]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2059] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2060]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2060] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2061]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2061] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2062]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2062] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2063]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2063] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2064]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2064] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2065]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2065] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2066]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2066] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2067]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2067] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2068]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2068] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2069]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2069] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2070]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2070] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2071]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2071] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2072]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2072] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2073]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2073] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2074]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2074] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2075]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2075] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2076]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2076] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2077]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2077] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2078]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2078] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2079]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2079] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2080]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2080] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2081]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2081] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2082]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2082] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2083]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2083] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2084]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2084] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2085]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2085] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2086]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2086] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2087]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2087] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2088]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2088] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2089]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2089] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2090]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2090] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2091]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2091] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2092]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2092] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2093]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2093] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2094]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2094] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2095]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2095] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2096]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2096] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2097]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2097] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2098]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2098] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2099]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2099] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2100]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2100] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2101]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2101] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2102]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2102] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2103]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2103] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2104]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2104] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2105]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2105] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2106]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2106] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2107]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2107] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2108]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2108] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2109]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2109] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2110]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2110] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2111]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2111] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2112]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2112] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2113]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2113] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2114]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2114] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2115]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2115] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2116]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2116] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2117]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2117] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2118]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2118] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2119]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2119] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2120]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2120] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2121]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2121] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2122]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2122] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2123]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2123] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2124]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2124] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2125]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2125] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2126]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2126] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2127]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2127] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2128]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2128] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2129]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2129] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2130]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2130] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2131]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2131] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2132]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2132] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2133]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2133] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2134]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2134] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2135]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2135] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2136]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2136] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2137]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2137] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2138]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2138] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2139]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2139] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2140]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2140] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2141]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2141] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2142]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2142] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2143]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2143] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2144]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2144] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2145]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2145] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2146]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2146] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2147]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2147] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2148]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2148] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2149]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2149] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2150]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2150] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2151]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2151] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2152]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2152] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2153]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2153] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2154]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2154] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2155]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2155] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2156]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2156] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2157]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2157] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2158]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2158] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2159]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2159] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2160]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2160] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2161]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2161] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2162]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2162] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2163]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2163] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2164]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2164] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2165]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2165] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2166]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2166] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2167]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2167] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2168]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2168] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2169]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2169] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2170]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2170] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2171]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2171] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2172]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2172] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2173]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2173] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2174]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2174] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2175]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2175] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2176]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2176] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2177]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2177] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2178]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2178] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2179]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2179] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2180]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2180] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2181]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2181] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2182]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2182] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2183]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2183] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2184]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2184] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2185]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2185] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2186]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2186] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2187]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2187] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2188]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2188] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2189]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2189] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2190]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2190] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2191]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2191] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2192]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2192] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2193]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2193] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2194]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2194] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2195]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2195] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2196]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2196] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2197]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2197] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2198]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2198] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2199]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2199] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2200]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2200] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2201]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2201] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2202]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2202] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2203]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2203] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2204]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2204] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2205]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2205] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2206]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2206] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2207]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2207] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2208]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2208] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2209]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2209] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2210]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2210] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2211]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2211] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2212]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2212] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2213]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2213] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2214]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2214] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2215]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2215] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2216]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2216] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2217]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2217] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2218]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2218] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2219]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2219] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2220]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2220] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2221]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2221] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2222]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2222] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2223]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2223] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2224]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2224] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2225]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2225] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2226]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2226] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2227]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2227] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2228]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2228] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2229]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2229] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2230]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2230] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2231]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2231] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2232]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2232] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2233]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2233] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2234]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2234] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2235]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2235] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2236]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2236] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2237]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2237] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2238]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2238] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2239]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2239] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2240]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2240] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2241]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2241] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2242]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2242] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2243]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2243] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2244]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2244] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2245]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2245] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2246]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2246] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2247]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2247] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2248]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2248] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2249]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2249] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2250]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2250] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2251]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2251] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2252]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2252] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2253]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2253] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2254]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2254] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2255]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2255] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2256]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2256] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2257]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2257] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2258]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2258] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2259]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2259] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2260]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2260] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2261]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2261] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2262]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2262] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2263]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2263] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2264]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2264] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2265]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2265] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2266]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2266] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2267]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2267] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2268]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2268] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2269]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2269] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2270]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2270] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2271]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2271] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2272]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2272] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2273]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2273] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2274]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2274] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2275]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2275] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2276]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2276] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2277]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2277] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2278]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2278] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2279]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2279] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2280]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2280] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2281]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2281] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2282]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2282] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2283]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2283] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2284]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2284] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2285]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2285] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2286]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2286] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2287]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2287] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2288]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2288] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2289]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2289] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2290]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2290] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2291]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2291] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2292]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2292] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2293]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2293] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2294]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2294] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2295]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2295] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2296]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2296] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2297]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2297] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2298]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2298] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2299]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2299] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2300]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2300] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2301]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2301] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2302]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2302] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2303]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2303] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2304]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2304] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2305]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2305] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2306]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2306] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2307]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2307] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2308]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2308] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2309]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2309] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2310]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2310] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2311]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2311] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2312]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2312] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2313]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2313] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2314]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2314] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2315]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2315] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2316]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2316] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2317]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2317] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2318]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2318] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2319]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2319] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2320]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2320] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2321]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2321] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2322]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2322] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2323]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2323] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2324]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2324] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2325]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2325] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2326]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2326] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2327]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2327] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2328]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2328] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2329]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2329] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2330]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2330] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2331]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2331] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2332]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2332] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2333]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2333] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2334]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2334] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2335]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2335] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2336]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2336] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2337]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2337] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2338]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2338] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2339]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2339] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2340]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2340] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2341]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2341] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2342]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2342] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2343]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2343] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2344]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2344] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2345]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2345] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2346]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2346] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2347]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2347] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2348]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2348] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2349]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2349] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2350]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2350] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2351]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2351] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2352]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2352] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2353]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2353] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2354]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2354] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2355]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2355] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2356]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2356] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2357]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2357] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2358]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2358] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2359]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2359] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2360]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2360] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2361]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2361] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2362]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2362] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2363]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2363] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2364]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2364] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2365]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2365] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2366]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2366] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2367]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2367] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2368]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2368] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2369]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2369] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2370]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2370] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2371]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2371] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2372]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2372] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2373]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2373] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2374]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2374] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2375]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2375] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2376]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2376] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2377]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2377] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2378]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2378] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2379]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2379] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2380]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2380] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2381]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2381] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2382]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2382] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2383]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2383] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2384]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2384] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2385]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2385] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2386]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2386] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2387]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2387] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2388]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2388] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2389]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2389] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2390]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2390] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2391]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2391] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2392]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2392] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2393]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2393] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2394]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2394] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2395]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2395] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2396]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2396] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2397]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2397] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2398]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2398] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2399]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2399] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2400]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2400] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2401]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2401] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2402]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2402] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2403]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2403] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2404]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2404] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2405]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2405] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2406]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2406] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2407]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2407] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2408]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2408] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2409]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2409] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2410]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2410] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2411]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2411] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2412]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2412] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2413]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2413] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2414]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2414] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2415]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2415] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2416]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2416] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2417]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2417] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2418]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2418] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2419]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2419] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2420]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2420] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2421]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2421] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2422]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2422] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2423]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2423] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2424]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2424] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2425]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2425] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2426]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2426] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2427]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2427] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2428]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2428] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2429]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2429] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2430]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2430] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2431]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2431] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2432]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2432] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2433]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2433] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2434]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2434] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2435]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2435] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2436]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2436] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2437]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2437] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2438]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2438] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2439]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2439] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2440]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2440] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2441]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2441] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2442]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2442] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2443]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2443] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2444]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2444] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2445]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2445] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2446]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2446] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2447]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2447] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2448]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2448] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2449]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2449] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2450]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2450] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2451]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2451] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2452]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2452] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2453]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2453] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2454]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2454] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2455]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2455] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2456]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2456] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2457]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2457] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2458]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2458] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2459]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2459] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2460]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2460] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2461]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2461] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2462]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2462] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2463]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2463] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2464]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2464] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2465]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2465] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2466]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2466] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2467]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2467] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2468]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2468] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2469]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2469] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2470]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2470] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2471]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2471] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2472]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2472] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2473]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2473] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2474]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2474] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2475]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2475] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2476]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2476] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2477]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2477] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2478]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2478] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2479]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2479] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2480]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2480] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2481]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2481] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2482]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2482] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2483]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2483] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2484]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2484] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2485]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2485] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2486]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2486] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2487]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2487] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2488]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2488] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2489]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2489] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2490]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2490] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2491]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2491] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2492]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2492] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2493]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2493] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2494]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2494] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2495]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2495] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2496]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2496] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2497]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2497] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2498]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2498] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2499]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2499] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2500]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2500] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2501]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2501] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2502]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2502] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2503]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2503] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2504]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2504] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2505]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2505] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2506]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2506] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2507]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2507] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2508]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2508] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2509]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2509] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2510]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2510] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2511]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2511] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2512]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2512] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2513]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2513] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2514]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2514] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2515]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2515] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2516]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2516] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2517]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2517] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2518]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2518] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2519]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2519] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2520]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2520] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2521]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2521] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2522]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2522] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2523]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2523] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2524]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2524] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2525]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2525] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2526]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2526] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2527]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2527] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2528]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2528] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2529]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2529] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2530]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2530] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2531]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2531] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2532]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2532] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2533]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2533] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2534]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2534] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2535]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2535] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2536]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2536] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2537]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2537] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2538]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2538] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2539]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2539] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2540]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2540] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2541]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2541] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2542]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2542] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2543]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2543] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2544]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2544] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2545]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2545] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2546]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2546] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2547]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2547] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2548]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2548] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2549]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2549] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2550]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2550] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2551]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2551] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2552]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2552] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2553]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2553] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2554]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2554] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2555]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2555] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2556]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2556] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2557]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2557] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2558]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2558] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2559]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2559] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2560]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2560] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2561]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2561] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2562]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2562] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2563]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2563] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2564]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2564] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2565]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2565] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2566]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2566] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2567]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2567] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2568]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2568] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2569]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2569] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2570]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2570] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2571]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2571] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2572]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2572] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2573]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2573] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2574]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2574] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2575]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2575] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2576]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2576] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2577]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2577] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2578]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2578] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2579]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2579] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2580]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2580] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2581]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2581] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2582]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2582] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2583]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2583] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2584]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2584] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2585]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2585] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2586]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2586] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2587]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2587] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2588]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2588] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2589]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2589] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2590]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2590] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2591]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2591] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2592]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2592] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2593]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2593] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2594]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2594] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2595]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2595] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2596]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2596] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2597]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2597] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2598]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2598] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2599]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2599] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2600]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2600] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2601]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2601] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2602]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2602] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2603]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2603] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2604]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2604] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2605]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2605] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2606]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2606] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2607]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2607] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2608]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2608] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2609]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2609] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2610]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2610] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2611]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2611] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2612]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2612] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2613]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2613] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2614]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2614] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2615]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2615] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2616]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2616] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2617]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2617] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2618]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2618] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2619]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2619] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2620]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2620] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2621]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2621] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2622]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2622] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2623]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2623] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2624]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2624] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2625]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2625] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2626]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2626] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2627]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2627] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2628]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2628] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2629]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2629] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2630]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2630] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2631]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2631] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2632]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2632] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2633]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2633] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2634]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2634] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2635]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2635] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2636]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2636] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2637]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2637] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2638]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2638] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2639]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2639] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2640]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2640] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2641]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2641] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2642]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2642] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2643]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2643] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2644]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2644] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2645]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2645] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2646]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2646] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2647]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2647] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2648]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2648] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2649]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2649] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2650]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2650] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2651]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2651] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2652]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2652] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2653]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2653] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2654]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2654] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2655]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2655] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2656]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2656] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2657]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2657] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2658]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2658] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2659]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2659] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2660]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2660] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2661]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2661] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2662]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2662] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2663]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2663] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2664]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2664] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2665]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2665] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2666]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2666] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2667]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2667] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2668]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2668] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2669]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2669] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2670]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2670] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2671]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2671] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2672]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2672] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2673]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2673] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2674]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2674] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2675]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2675] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2676]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2676] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2677]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2677] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2678]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2678] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2679]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2679] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2680]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2680] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2681]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2681] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2682]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2682] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2683]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2683] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2684]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2684] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2685]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2685] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2686]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2686] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2687]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2687] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2688]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2688] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2689]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2689] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2690]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2690] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2691]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2691] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2692]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2692] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2693]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2693] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2694]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2694] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2695]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2695] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2696]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2696] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2697]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2697] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2698]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2698] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2699]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2699] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2700]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2700] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2701]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2701] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2702]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2702] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2703]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2703] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2704]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2704] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2705]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2705] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2706]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2706] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2707]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2707] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2708]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2708] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2709]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2709] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2710]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2710] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2711]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2711] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2712]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2712] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2713]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2713] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2714]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2714] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2715]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2715] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2716]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2716] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2717]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2717] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2718]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2718] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2719]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2719] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2720]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2720] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2721]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2721] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2722]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2722] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2723]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2723] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2724]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2724] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2725]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2725] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2726]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2726] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2727]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2727] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2728]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2728] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2729]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2729] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2730]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2730] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2731]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2731] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2732]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2732] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2733]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2733] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2734]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2734] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2735]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2735] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2736]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2736] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2737]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2737] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2738]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2738] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2739]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2739] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2740]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2740] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2741]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2741] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2742]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2742] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2743]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2743] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2744]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2744] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2745]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2745] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2746]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2746] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2747]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2747] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2748]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2748] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2749]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2749] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2750]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2750] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2751]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2751] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2752]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2752] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2753]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2753] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2754]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2754] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2755]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2755] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2756]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2756] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2757]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2757] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2758]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2758] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2759]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2759] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2760]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2760] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2761]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2761] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2762]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2762] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2763]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2763] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2764]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2764] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2765]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2765] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2766]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2766] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2767]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2767] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2768]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2768] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2769]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2769] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2770]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2770] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2771]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2771] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2772]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2772] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2773]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2773] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2774]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2774] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2775]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2775] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2776]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2776] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2777]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2777] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2778]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2778] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2779]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2779] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2780]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2780] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2781]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2781] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2782]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2782] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2783]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2783] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2784]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2784] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2785]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2785] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2786]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2786] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2787]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2787] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2788]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2788] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2789]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2789] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2790]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2790] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2791]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2791] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2792]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2792] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2793]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2793] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2794]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2794] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2795]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2795] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2796]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2796] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2797]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2797] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2798]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2798] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2799]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2799] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2800]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2800] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2801]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2801] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2802]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2802] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2803]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2803] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2804]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2804] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2805]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2805] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2806]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2806] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2807]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2807] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2808]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2808] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2809]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2809] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2810]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2810] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2811]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2811] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2812]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2812] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2813]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2813] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2814]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2814] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2815]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2815] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2816]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2816] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2817]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2817] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2818]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2818] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2819]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2819] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2820]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2820] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2821]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2821] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2822]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2822] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2823]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2823] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2824]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2824] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2825]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2825] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2826]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2826] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2827]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2827] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2828]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2828] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2829]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2829] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2830]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2830] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2831]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2831] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2832]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2832] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2833]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2833] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2834]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2834] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2835]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2835] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2836]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2836] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2837]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2837] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2838]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2838] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2839]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2839] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2840]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2840] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2841]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2841] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2842]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2842] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2843]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2843] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2844]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2844] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2845]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2845] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2846]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2846] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2847]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2847] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2848]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2848] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2849]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2849] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2850]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2850] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2851]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2851] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2852]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2852] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2853]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2853] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2854]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2854] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2855]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2855] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2856]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2856] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2857]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2857] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2858]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2858] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2859]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2859] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2860]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2860] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2861]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2861] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2862]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2862] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2863]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2863] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2864]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2864] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2865]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2865] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2866]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2866] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2867]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2867] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2868]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2868] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2869]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2869] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2870]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2870] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2871]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2871] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2872]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2872] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2873]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2873] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2874]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2874] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2875]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2875] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2876]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2876] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2877]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2877] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2878]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2878] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2879]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2879] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2880]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2880] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2881]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2881] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2882]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2882] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2883]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2883] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2884]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2884] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2885]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2885] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2886]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2886] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2887]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2887] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2888]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2888] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2889]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2889] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2890]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2890] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2891]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2891] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2892]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2892] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2893]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2893] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2894]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2894] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2895]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2895] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2896]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2896] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2897]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2897] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2898]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2898] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2899]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2899] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2900]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2900] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2901]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2901] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2902]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2902] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2903]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2903] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2904]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2904] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2905]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2905] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2906]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2906] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2907]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2907] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2908]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2908] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2909]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2909] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2910]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2910] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2911]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2911] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2912]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2912] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2913]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2913] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2914]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2914] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2915]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2915] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2916]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2916] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2917]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2917] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2918]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2918] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2919]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2919] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2920]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2920] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2921]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2921] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2922]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2922] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2923]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2923] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2924]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2924] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2925]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2925] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2926]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2926] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2927]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2927] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2928]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2928] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2929]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2929] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2930]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2930] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2931]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2931] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2932]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2932] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2933]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2933] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2934]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2934] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2935]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2935] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2936]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2936] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2937]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2937] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2938]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2938] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2939]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2939] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2940]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2940] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2941]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2941] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2942]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2942] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2943]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2943] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2944]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2944] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2945]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2945] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2946]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2946] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2947]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2947] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2948]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2948] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2949]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2949] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2950]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2950] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2951]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2951] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2952]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2952] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2953]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2953] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2954]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2954] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2955]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2955] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2956]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2956] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2957]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2957] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2958]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2958] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2959]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2959] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2960]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2960] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2961]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2961] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2962]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2962] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2963]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2963] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2964]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2964] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2965]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2965] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2966]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2966] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2967]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2967] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2968]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2968] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2969]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2969] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2970]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2970] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2971]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2971] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2972]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2972] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2973]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2973] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2974]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2974] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2975]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2975] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2976]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2976] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2977]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2977] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2978]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2978] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2979]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2979] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2980]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2980] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2981]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2981] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2982]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2982] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2983]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2983] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2984]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2984] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2985]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2985] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2986]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2986] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2987]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2987] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2988]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2988] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2989]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2989] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2990]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2990] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2991]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2991] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2992]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2992] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2993]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2993] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2994]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2994] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2995]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2995] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2996]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2996] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2997]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2997] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2998]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2998] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[2999]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[2999] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3000]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3000] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3001]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3001] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3002]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3002] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3003]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3003] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3004]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3004] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3005]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3005] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3006]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3006] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3007]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3007] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3008]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3008] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3009]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3009] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3010]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3010] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3011]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3011] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3012]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3012] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3013]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3013] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3014]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3014] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3015]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3015] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3016]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3016] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3017]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3017] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3018]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3018] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3019]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3019] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3020]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3020] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3021]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3021] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3022]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3022] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3023]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3023] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3024]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3024] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3025]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3025] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3026]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3026] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3027]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3027] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3028]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3028] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3029]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3029] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3030]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3030] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3031]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3031] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3032]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3032] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3033]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3033] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3034]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3034] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3035]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3035] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3036]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3036] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3037]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3037] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3038]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3038] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3039]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3039] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3040]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3040] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3041]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3041] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3042]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3042] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3043]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3043] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3044]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3044] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3045]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3045] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3046]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3046] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3047]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3047] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3048]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3048] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3049]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3049] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3050]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3050] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3051]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3051] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3052]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3052] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3053]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3053] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3054]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3054] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3055]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3055] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3056]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3056] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3057]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3057] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3058]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3058] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3059]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3059] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3060]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3060] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3061]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3061] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3062]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3062] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3063]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3063] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3064]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3064] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3065]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3065] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3066]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3066] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3067]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3067] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3068]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3068] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3069]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3069] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3070]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3070] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3071]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3071] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3072]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3072] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3073]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3073] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3074]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3074] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3075]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3075] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3076]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3076] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3077]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3077] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3078]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3078] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3079]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3079] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3080]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3080] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3081]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3081] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3082]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3082] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3083]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3083] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3084]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3084] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3085]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3085] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3086]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3086] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3087]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3087] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3088]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3088] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3089]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3089] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3090]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3090] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3091]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3091] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3092]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3092] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3093]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3093] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3094]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3094] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3095]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3095] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3096]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3096] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3097]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3097] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3098]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3098] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3099]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3099] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3100]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3100] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3101]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3101] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3102]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3102] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3103]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3103] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3104]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3104] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3105]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3105] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3106]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3106] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3107]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3107] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3108]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3108] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3109]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3109] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3110]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3110] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3111]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3111] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3112]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3112] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3113]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3113] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3114]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3114] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3115]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3115] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3116]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3116] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3117]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3117] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3118]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3118] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3119]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3119] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3120]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3120] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3121]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3121] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3122]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3122] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3123]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3123] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3124]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3124] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3125]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3125] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3126]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3126] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3127]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3127] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3128]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3128] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3129]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3129] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3130]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3130] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3131]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3131] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3132]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3132] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3133]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3133] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3134]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3134] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3135]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3135] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3136]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3136] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3137]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3137] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3138]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3138] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3139]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3139] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3140]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3140] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3141]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3141] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3142]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3142] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3143]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3143] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3144]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3144] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3145]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3145] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3146]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3146] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3147]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3147] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3148]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3148] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3149]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3149] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3150]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3150] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3151]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3151] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3152]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3152] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3153]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3153] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3154]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3154] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3155]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3155] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3156]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3156] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3157]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3157] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3158]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3158] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3159]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3159] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3160]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3160] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3161]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3161] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3162]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3162] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3163]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3163] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3164]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3164] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3165]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3165] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3166]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3166] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3167]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3167] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3168]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3168] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3169]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3169] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3170]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3170] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3171]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3171] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3172]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3172] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3173]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3173] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3174]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3174] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3175]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3175] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3176]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3176] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3177]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3177] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3178]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3178] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3179]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3179] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3180]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3180] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3181]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3181] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3182]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3182] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3183]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3183] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3184]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3184] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3185]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3185] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3186]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3186] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3187]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3187] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3188]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3188] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3189]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3189] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3190]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3190] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3191]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3191] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3192]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3192] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3193]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3193] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3194]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3194] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3195]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3195] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3196]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3196] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3197]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3197] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3198]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3198] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3199]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3199] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3200]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3200] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3201]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3201] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3202]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3202] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3203]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3203] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3204]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3204] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3205]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3205] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3206]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3206] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3207]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3207] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3208]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3208] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3209]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3209] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3210]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3210] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3211]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3211] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3212]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3212] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3213]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3213] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3214]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3214] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3215]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3215] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3216]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3216] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3217]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3217] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3218]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3218] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3219]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3219] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3220]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3220] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3221]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3221] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3222]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3222] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3223]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3223] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3224]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3224] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3225]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3225] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3226]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3226] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3227]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3227] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3228]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3228] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3229]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3229] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3230]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3230] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3231]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3231] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3232]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3232] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3233]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3233] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3234]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3234] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3235]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3235] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3236]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3236] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3237]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3237] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3238]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3238] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3239]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3239] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3240]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3240] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3241]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3241] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3242]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3242] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3243]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3243] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3244]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3244] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3245]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3245] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3246]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3246] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3247]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3247] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3248]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3248] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3249]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3249] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3250]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3250] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3251]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3251] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3252]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3252] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3253]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3253] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3254]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3254] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3255]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3255] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3256]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3256] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3257]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3257] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3258]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3258] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3259]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3259] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3260]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3260] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3261]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3261] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3262]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3262] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3263]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3263] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3264]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3264] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3265]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3265] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3266]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3266] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3267]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3267] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3268]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3268] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3269]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3269] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3270]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3270] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3271]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3271] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3272]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3272] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3273]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3273] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3274]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3274] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3275]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3275] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3276]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3276] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3277]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3277] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3278]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3278] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3279]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3279] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3280]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3280] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3281]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3281] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3282]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3282] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3283]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3283] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3284]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3284] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3285]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3285] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3286]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3286] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3287]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3287] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3288]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3288] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3289]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3289] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3290]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3290] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3291]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3291] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3292]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3292] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3293]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3293] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3294]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3294] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3295]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3295] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3296]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3296] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3297]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3297] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3298]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3298] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3299]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3299] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3300]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3300] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3301]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3301] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3302]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3302] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3303]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3303] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3304]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3304] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3305]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3305] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3306]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3306] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3307]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3307] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3308]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3308] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3309]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3309] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3310]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3310] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3311]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3311] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3312]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3312] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3313]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3313] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3314]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3314] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3315]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3315] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3316]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3316] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3317]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3317] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3318]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3318] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3319]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3319] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3320]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3320] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3321]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3321] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3322]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3322] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3323]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3323] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3324]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3324] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3325]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3325] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3326]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3326] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3327]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3327] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3328]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3328] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3329]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3329] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3330]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3330] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3331]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3331] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3332]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3332] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3333]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3333] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3334]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3334] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3335]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3335] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3336]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3336] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3337]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3337] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3338]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3338] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3339]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3339] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3340]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3340] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3341]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3341] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3342]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3342] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3343]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3343] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3344]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3344] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3345]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3345] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3346]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3346] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3347]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3347] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3348]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3348] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3349]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3349] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3350]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3350] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3351]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3351] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3352]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3352] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3353]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3353] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3354]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3354] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3355]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3355] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3356]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3356] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3357]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3357] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3358]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3358] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3359]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3359] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3360]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3360] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3361]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3361] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3362]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3362] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3363]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3363] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3364]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3364] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3365]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3365] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3366]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3366] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3367]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3367] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3368]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3368] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3369]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3369] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3370]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3370] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3371]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3371] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3372]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3372] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3373]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3373] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3374]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3374] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3375]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3375] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3376]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3376] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3377]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3377] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3378]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3378] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3379]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3379] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3380]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3380] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3381]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3381] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3382]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3382] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3383]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3383] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3384]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3384] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3385]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3385] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3386]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3386] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3387]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3387] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3388]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3388] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3389]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3389] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3390]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3390] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3391]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3391] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3392]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3392] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3393]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3393] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3394]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3394] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3395]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3395] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3396]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3396] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3397]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3397] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3398]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3398] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3399]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3399] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3400]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3400] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3401]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3401] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3402]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3402] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3403]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3403] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3404]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3404] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3405]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3405] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3406]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3406] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3407]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3407] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3408]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3408] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3409]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3409] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3410]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3410] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3411]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3411] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3412]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3412] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3413]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3413] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3414]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3414] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3415]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3415] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3416]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3416] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3417]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3417] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3418]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3418] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3419]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3419] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3420]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3420] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3421]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3421] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3422]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3422] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3423]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3423] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3424]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3424] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3425]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3425] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3426]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3426] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3427]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3427] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3428]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3428] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3429]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3429] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3430]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3430] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3431]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3431] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3432]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3432] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3433]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3433] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3434]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3434] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3435]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3435] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3436]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3436] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3437]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3437] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3438]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3438] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3439]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3439] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3440]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3440] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3441]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3441] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3442]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3442] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3443]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3443] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3444]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3444] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3445]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3445] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3446]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3446] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3447]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3447] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3448]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3448] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3449]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3449] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3450]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3450] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3451]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3451] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3452]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3452] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3453]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3453] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3454]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3454] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3455]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3455] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3456]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3456] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3457]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3457] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3458]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3458] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3459]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3459] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3460]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3460] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3461]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3461] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3462]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3462] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3463]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3463] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3464]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3464] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3465]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3465] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3466]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3466] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3467]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3467] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3468]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3468] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3469]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3469] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3470]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3470] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3471]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3471] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3472]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3472] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3473]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3473] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3474]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3474] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3475]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3475] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3476]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3476] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3477]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3477] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3478]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3478] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3479]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3479] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3480]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3480] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3481]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3481] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3482]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3482] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3483]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3483] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3484]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3484] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3485]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3485] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3486]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3486] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3487]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3487] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3488]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3488] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3489]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3489] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3490]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3490] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3491]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3491] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3492]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3492] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3493]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3493] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3494]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3494] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3495]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3495] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3496]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3496] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3497]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3497] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3498]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3498] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3499]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3499] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3500]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3500] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3501]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3501] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3502]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3502] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3503]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3503] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3504]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3504] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3505]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3505] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3506]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3506] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3507]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3507] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3508]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3508] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3509]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3509] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3510]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3510] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3511]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3511] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3512]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3512] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3513]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3513] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3514]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3514] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3515]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3515] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3516]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3516] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3517]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3517] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3518]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3518] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3519]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3519] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3520]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3520] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3521]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3521] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3522]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3522] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3523]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3523] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3524]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3524] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3525]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3525] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3526]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3526] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3527]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3527] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3528]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3528] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3529]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3529] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3530]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3530] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3531]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3531] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3532]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3532] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3533]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3533] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3534]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3534] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3535]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3535] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3536]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3536] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3537]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3537] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3538]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3538] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3539]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3539] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3540]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3540] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3541]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3541] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3542]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3542] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3543]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3543] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3544]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3544] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3545]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3545] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3546]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3546] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3547]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3547] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3548]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3548] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3549]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3549] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3550]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3550] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3551]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3551] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3552]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3552] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3553]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3553] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3554]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3554] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3555]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3555] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3556]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3556] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3557]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3557] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3558]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3558] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3559]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3559] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3560]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3560] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3561]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3561] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3562]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3562] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3563]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3563] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3564]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3564] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3565]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3565] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3566]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3566] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3567]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3567] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3568]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3568] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3569]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3569] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3570]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3570] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3571]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3571] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3572]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3572] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3573]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3573] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3574]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3574] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3575]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3575] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3576]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3576] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3577]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3577] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3578]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3578] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3579]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3579] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3580]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3580] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3581]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3581] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3582]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3582] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3583]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3583] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3584]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3584] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3585]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3585] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3586]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3586] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3587]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3587] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3588]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3588] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3589]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3589] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3590]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3590] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3591]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3591] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3592]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3592] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3593]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3593] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3594]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3594] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3595]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3595] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3596]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3596] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3597]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3597] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3598]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3598] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3599]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3599] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3600]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3600] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3601]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3601] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3602]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3602] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3603]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3603] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3604]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3604] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3605]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3605] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3606]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3606] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3607]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3607] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3608]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3608] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3609]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3609] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3610]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3610] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3611]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3611] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3612]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3612] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3613]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3613] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3614]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3614] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3615]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3615] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3616]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3616] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3617]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3617] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3618]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3618] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3619]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3619] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3620]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3620] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3621]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3621] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3622]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3622] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3623]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3623] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3624]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3624] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3625]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3625] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3626]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3626] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3627]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3627] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3628]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3628] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3629]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3629] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3630]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3630] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3631]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3631] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3632]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3632] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3633]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3633] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3634]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3634] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3635]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3635] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3636]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3636] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3637]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3637] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3638]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3638] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3639]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3639] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3640]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3640] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3641]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3641] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3642]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3642] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3643]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3643] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3644]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3644] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3645]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3645] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3646]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3646] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3647]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3647] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3648]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3648] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3649]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3649] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3650]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3650] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3651]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3651] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3652]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3652] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3653]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3653] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3654]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3654] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3655]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3655] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3656]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3656] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3657]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3657] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3658]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3658] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3659]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3659] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3660]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3660] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3661]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3661] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3662]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3662] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3663]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3663] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3664]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3664] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3665]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3665] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3666]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3666] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3667]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3667] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3668]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3668] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3669]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3669] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3670]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3670] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3671]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3671] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3672]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3672] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3673]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3673] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3674]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3674] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3675]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3675] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3676]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3676] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3677]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3677] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3678]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3678] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3679]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3679] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3680]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3680] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3681]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3681] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3682]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3682] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3683]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3683] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3684]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3684] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3685]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3685] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3686]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3686] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3687]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3687] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3688]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3688] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3689]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3689] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3690]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3690] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3691]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3691] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3692]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3692] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3693]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3693] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3694]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3694] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3695]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3695] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3696]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3696] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3697]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3697] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3698]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3698] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3699]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3699] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3700]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3700] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3701]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3701] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3702]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3702] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3703]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3703] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3704]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3704] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3705]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3705] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3706]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3706] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3707]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3707] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3708]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3708] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3709]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3709] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3710]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3710] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3711]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3711] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3712]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3712] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3713]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3713] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3714]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3714] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3715]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3715] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3716]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3716] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3717]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3717] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3718]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3718] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3719]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3719] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3720]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3720] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3721]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3721] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3722]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3722] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3723]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3723] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3724]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3724] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3725]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3725] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3726]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3726] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3727]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3727] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3728]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3728] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3729]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3729] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3730]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3730] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3731]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3731] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3732]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3732] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3733]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3733] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3734]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3734] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3735]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3735] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3736]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3736] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3737]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3737] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3738]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3738] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3739]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3739] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3740]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3740] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3741]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3741] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3742]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3742] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3743]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3743] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3744]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3744] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3745]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3745] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3746]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3746] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3747]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3747] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3748]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3748] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3749]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3749] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3750]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3750] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3751]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3751] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3752]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3752] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3753]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3753] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3754]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3754] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3755]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3755] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3756]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3756] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3757]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3757] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3758]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3758] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3759]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3759] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3760]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3760] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3761]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3761] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3762]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3762] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3763]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3763] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3764]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3764] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3765]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3765] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3766]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3766] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3767]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3767] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3768]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3768] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3769]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3769] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3770]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3770] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3771]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3771] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3772]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3772] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3773]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3773] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3774]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3774] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3775]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3775] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3776]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3776] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3777]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3777] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3778]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3778] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3779]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3779] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3780]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3780] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3781]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3781] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3782]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3782] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3783]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3783] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3784]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3784] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3785]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3785] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3786]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3786] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3787]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3787] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3788]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3788] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3789]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3789] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3790]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3790] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3791]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3791] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3792]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3792] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3793]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3793] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3794]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3794] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3795]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3795] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3796]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3796] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3797]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3797] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3798]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3798] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3799]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3799] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3800]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3800] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3801]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3801] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3802]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3802] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3803]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3803] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3804]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3804] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3805]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3805] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3806]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3806] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3807]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3807] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3808]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3808] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3809]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3809] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3810]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3810] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3811]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3811] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3812]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3812] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3813]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3813] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3814]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3814] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3815]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3815] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3816]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3816] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3817]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3817] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3818]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3818] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3819]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3819] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3820]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3820] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3821]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3821] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3822]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3822] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3823]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3823] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3824]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3824] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3825]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3825] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3826]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3826] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3827]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3827] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3828]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3828] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3829]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3829] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3830]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3830] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3831]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3831] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3832]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3832] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3833]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3833] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3834]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3834] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3835]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3835] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3836]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3836] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3837]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3837] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3838]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3838] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3839]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3839] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3840]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3840] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3841]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3841] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3842]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3842] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3843]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3843] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3844]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3844] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3845]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3845] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3846]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3846] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3847]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3847] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3848]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3848] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3849]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3849] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3850]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3850] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3851]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3851] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3852]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3852] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3853]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3853] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3854]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3854] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3855]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3855] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3856]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3856] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3857]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3857] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3858]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3858] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3859]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3859] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3860]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3860] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3861]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3861] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3862]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3862] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3863]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3863] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3864]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3864] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3865]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3865] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3866]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3866] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3867]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3867] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3868]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3868] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3869]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3869] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3870]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3870] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3871]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3871] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3872]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3872] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3873]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3873] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3874]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3874] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3875]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3875] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3876]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3876] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3877]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3877] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3878]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3878] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3879]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3879] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3880]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3880] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3881]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3881] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3882]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3882] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3883]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3883] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3884]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3884] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3885]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3885] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3886]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3886] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3887]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3887] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3888]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3888] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3889]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3889] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3890]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3890] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3891]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3891] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3892]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3892] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3893]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3893] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3894]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3894] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3895]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3895] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3896]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3896] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3897]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3897] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3898]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3898] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3899]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3899] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3900]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3900] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3901]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3901] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3902]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3902] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3903]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3903] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3904]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3904] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3905]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3905] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3906]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3906] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3907]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3907] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3908]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3908] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3909]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3909] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3910]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3910] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3911]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3911] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3912]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3912] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3913]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3913] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3914]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3914] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3915]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3915] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3916]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3916] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3917]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3917] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3918]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3918] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3919]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3919] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3920]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3920] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3921]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3921] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3922]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3922] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3923]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3923] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3924]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3924] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3925]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3925] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3926]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3926] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3927]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3927] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3928]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3928] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3929]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3929] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3930]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3930] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3931]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3931] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3932]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3932] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3933]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3933] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3934]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3934] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3935]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3935] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3936]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3936] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3937]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3937] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3938]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3938] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3939]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3939] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3940]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3940] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3941]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3941] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3942]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3942] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3943]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3943] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3944]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3944] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3945]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3945] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3946]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3946] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3947]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3947] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3948]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3948] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3949]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3949] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3950]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3950] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3951]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3951] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3952]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3952] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3953]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3953] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3954]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3954] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3955]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3955] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3956]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3956] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3957]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3957] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3958]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3958] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3959]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3959] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3960]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3960] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3961]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3961] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3962]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3962] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3963]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3963] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3964]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3964] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3965]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3965] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3966]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3966] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3967]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3967] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3968]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3968] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3969]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3969] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3970]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3970] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3971]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3971] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3972]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3972] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3973]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3973] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3974]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3974] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3975]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3975] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3976]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3976] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3977]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3977] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3978]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3978] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3979]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3979] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3980]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3980] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3981]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3981] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3982]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3982] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3983]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3983] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3984]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3984] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3985]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3985] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3986]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3986] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3987]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3987] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3988]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3988] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3989]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3989] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3990]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3990] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3991]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3991] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3992]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3992] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3993]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3993] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3994]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3994] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3995]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3995] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3996]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3996] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3997]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3997] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3998]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3998] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[3999]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[3999] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4000]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4000] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4001]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4001] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4002]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4002] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4003]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4003] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4004]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4004] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4005]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4005] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4006]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4006] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4007]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4007] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4008]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4008] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4009]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4009] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4010]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4010] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4011]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4011] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4012]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4012] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4013]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4013] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4014]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4014] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4015]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4015] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4016]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4016] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4017]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4017] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4018]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4018] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4019]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4019] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4020]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4020] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4021]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4021] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4022]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4022] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4023]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4023] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4024]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4024] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4025]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4025] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4026]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4026] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4027]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4027] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4028]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4028] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4029]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4029] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4030]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4030] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4031]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4031] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4032]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4032] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4033]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4033] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4034]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4034] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4035]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4035] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4036]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4036] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4037]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4037] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4038]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4038] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4039]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4039] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4040]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4040] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4041]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4041] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4042]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4042] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4043]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4043] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4044]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4044] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4045]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4045] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4046]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4046] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4047]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4047] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4048]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4048] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4049]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4049] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4050]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4050] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4051]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4051] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4052]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4052] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4053]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4053] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4054]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4054] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4055]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4055] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4056]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4056] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4057]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4057] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4058]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4058] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4059]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4059] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4060]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4060] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4061]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4061] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4062]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4062] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4063]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4063] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4064]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4064] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4065]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4065] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4066]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4066] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4067]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4067] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4068]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4068] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4069]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4069] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4070]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4070] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4071]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4071] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4072]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4072] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4073]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4073] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4074]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4074] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4075]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4075] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4076]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4076] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4077]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4077] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4078]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4078] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4079]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4079] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4080]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4080] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4081]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4081] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4082]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4082] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4083]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4083] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4084]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4084] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4085]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4085] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4086]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4086] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4087]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4087] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4088]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4088] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4089]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4089] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4090]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4090] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4091]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4091] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4092]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4092] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4093]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4093] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4094]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4094] 
halcheck: *W,UASREG (../00_src/instr_memory.sv,5|0): Local register variable 'memory[4095]' is unassigned, but is read at least once in module 'instr_memory'.
@:memory[4095] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[0]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[0] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[14]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[14] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[28]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[28] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[31]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[31] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[17]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[17] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[20]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[20] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[23]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[23] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[26]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[26] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[1]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[1] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[15]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[15] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[29]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[29] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[18]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[18] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[21]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[21] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[24]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[24] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[27]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[27] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[30]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[30] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[16]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[16] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[19]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[19] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[22]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[22] 
halcheck: *W,USEPRT (../00_src/instr_memory.sv,2|0): The input/inout port 'i_addr[25]' defined in the module 'instr_memory' is unused (neither read nor assigned).
@:i_addr[25] 
halcheck: *M,_SCOPE: singlecycle.regfile
halcheck: *W,CTLCHR (../00_src/regfile.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/regfile.sv,18|0): The HDL source line is 84 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/regfile.sv,21|0): The HDL source line is 173 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/regfile.sv,24|0): The HDL source line is 115 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/regfile.sv,36|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/regfile.sv,1|0): Module/Entity 'regfile' contains '9' ports.
halcheck: (../00_src/regfile.sv,1): Number of Input ports: 7.
halcheck: (../00_src/regfile.sv,1): Number of Output ports: 2.
halcheck: *W,STYVAL (../00_src/regfile.sv,4|0): Numeric value '4' used for identifier 'i_rs1_addr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.sv,5|0): Numeric value '4' used for identifier 'i_rs2_addr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.sv,6|0): Numeric value '4' used for identifier 'i_rd_addr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.sv,7|0): Numeric value '31' used for identifier 'i_rd_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.sv,9|0): Numeric value '31' used for identifier 'o_rs1_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.sv,10|0): Numeric value '31' used for identifier 'o_rs2_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/regfile.sv,14|0): Numeric value '31' used for identifier 'memory'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../00_src/regfile.sv,27|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/regfile.sv,28|0): Missing begin/end statement in the 'if' block.
halcheck: *N,IDLENG (../00_src/singlecycle.sv,74|0): Identifier name 'immediate_generator' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: singlecycle.immediate_generator
halcheck: *W,CTLCHR (../00_src/immgen.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,1|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,CDNOTE (../00_src/immgen.sv,1|0): The compiler directive '`include' is used in the RTL.
halcheck: *W,INCLDR (../00_src/immgen.sv,1|0): Absolute or relative path specified with the `include compiler directive.
halcheck: *W,CTLCHR (../00_src/immgen.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/immgen.sv,11|0): Not all bits of constant '12'b0' are explicitly specified.
halcheck: (../00_src/immgen.sv,11): Constant extended by 11 bits to -> 12'b(00000000000)0.
halcheck: *W,CTLCHR (../00_src/immgen.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,14|0): The HDL source line is 236 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,15|0): The HDL source line is 97 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,SEPLIN (../00_src/immgen.sv,15|0): Use a separate line for each HDL statement.
halcheck: *W,BITUNS (../00_src/immgen.sv,15|0): Not all bits of constant '11'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,15): Constant extended by 7 bits to -> 11'b(0000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,18|0): The HDL source line is 147 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/immgen.sv,19|0): Use a separate line for each HDL statement.
halcheck: *W,BITUNS (../00_src/immgen.sv,19|0): Not all bits of constant '20'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,19): Constant extended by 16 bits to -> 20'b(0000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,22|0): The HDL source line is 189 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,23|0): The HDL source line is 95 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,SEPLIN (../00_src/immgen.sv,23|0): Use a separate line for each HDL statement.
halcheck: *W,BITUNS (../00_src/immgen.sv,23|0): Not all bits of constant '19'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,23): Constant extended by 15 bits to -> 19'b(000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,26|0): The HDL source line is 157 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/immgen.sv,27|0): Use a separate line for each HDL statement.
halcheck: *W,BITUNS (../00_src/immgen.sv,27|0): Not all bits of constant '20'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,27): Constant extended by 16 bits to -> 20'b(0000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,30|0): The HDL source line is 144 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/immgen.sv,31|0): Not all bits of constant '27'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,31): Constant extended by 23 bits to -> 27'b(00000000000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/immgen.sv,33|0): The HDL source line is 179 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/immgen.sv,34|0): Use a separate line for each HDL statement.
halcheck: *W,BITUNS (../00_src/immgen.sv,34|0): Not all bits of constant '20'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,34): Constant extended by 16 bits to -> 20'b(0000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,37|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/immgen.sv,37|0): Not all bits of constant '32'h0' are explicitly specified.
halcheck: (../00_src/immgen.sv,37): Constant extended by 28 bits to -> 32'b(0000000000000000000000000000)0000.
halcheck: *W,CTLCHR (../00_src/immgen.sv,38|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,39|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/immgen.sv,40|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/immgen.sv,4|0): Module/Entity 'immgen' contains '2' ports.
halcheck: (../00_src/immgen.sv,4): Number of Input ports: 1.
halcheck: (../00_src/immgen.sv,4): Number of Output ports: 1.
halcheck: *W,STYVAL (../00_src/immgen.sv,5|0): Numeric value '31' used for identifier 'i_instr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/immgen.sv,6|0): Numeric value '31' used for identifier 'o_imm'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../00_src/immgen.sv,8|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/immgen.sv,14|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/immgen.sv,14|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/immgen.sv,18|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/immgen.sv,18|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/immgen.sv,22|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/immgen.sv,22|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/immgen.sv,26|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/immgen.sv,26|0): Use a separate line for each HDL statement.
halcheck: *W,LOGORP (../00_src/immgen.sv,30|0): Bit-wise OR in a conditional expression. Logical OR may have been intended.
halcheck: *W,NBGEND (../00_src/immgen.sv,33|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/immgen.sv,33|0): Use a separate line for each HDL statement.
halcheck: *W,USEPRT (../00_src/immgen.sv,5|0): The input/inout port 'i_instr[0]' defined in the module 'immgen' is unused (neither read nor assigned).
@:i_instr[0] 
halcheck: *W,USEPRT (../00_src/immgen.sv,5|0): The input/inout port 'i_instr[1]' defined in the module 'immgen' is unused (neither read nor assigned).
@:i_instr[1] 
halcheck: *N,IDLENG (../00_src/singlecycle.sv,79|0): Identifier name 'brc' is not of appropriate length (4 to 16 characters).
halcheck: *N,IDLENG (../00_src/brc.sv,1|0): Identifier name 'brc' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: singlecycle.brc
halcheck: *W,CTLCHR (../00_src/brc.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/brc.sv,16|0): The HDL source line is 157 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/brc.sv,20|0): The HDL source line is 210 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/brc.sv,29|0): The HDL source line is 135 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,38|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,39|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/brc.sv,40|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/brc.sv,1|0): Module/Entity 'brc' contains '5' ports.
halcheck: (../00_src/brc.sv,1): Number of Input ports: 3.
halcheck: (../00_src/brc.sv,1): Number of Output ports: 2.
halcheck: *W,STYVAL (../00_src/brc.sv,3|0): Numeric value '31' used for identifier 'i_rs1_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/brc.sv,4|0): Numeric value '31' used for identifier 'i_rs2_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/brc.sv,12|0): Numeric value '32' used for identifier 'sub_unsigned'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/brc.sv,13|0): Numeric value '31' used for identifier 'sub_signed'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../00_src/brc.sv,26|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/brc.sv,28|0): Missing begin/end statement in the 'if' block.
halcheck: *W,NBGEND (../00_src/brc.sv,34|0): Missing begin/end statement in the 'if' block.
halcheck: *W,LRGOPR (../00_src/brc.sv,16|0): Arithmetic or relational operation performed on large operands in module/design-unit brc.
halcheck: *W,LRGOPR (../00_src/brc.sv,17|0): Arithmetic or relational operation performed on large operands in module/design-unit brc.
halcheck: *W,REDOPR (../00_src/brc.sv,20|0): Reduction 'or' operation performed on '32' bits expression 'i_rs1_data ^ i_rs2_data'.
halcheck: *W,URDREG (../00_src/brc.sv,12|0): Local register variable 'sub_unsigned[31:0]' is not read, but is assigned at least once in module 'brc'.
@:sub_unsigned[31:0] 
halcheck: *W,URDREG (../00_src/brc.sv,13|0): Local register variable 'sub_signed[30:0]' is not read, but is assigned at least once in module 'brc'.
@:sub_signed[30:0] 
halcheck: *N,IDLENG (../00_src/singlecycle.sv,87|0): Identifier name 'alu' is not of appropriate length (4 to 16 characters).
halcheck: *N,IDLENG (../00_src/alu.sv,3|0): Identifier name 'alu' is not of appropriate length (4 to 16 characters).
halcheck: *W,IPSFOU (../00_src/singlecycle.sv,87|0): Signal/Constant 'op_a' implicitly converted to type 'signed' from type 'unsigned'.
halcheck: *W,IPSFOU (../00_src/singlecycle.sv,87|0): Signal/Constant 'op_b' implicitly converted to type 'signed' from type 'unsigned'.
halcheck: *M,_SCOPE: singlecycle.alu
halcheck: *W,CTLCHR (../00_src/alu.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,1|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,CDNOTE (../00_src/alu.sv,1|0): The compiler directive '`include' is used in the RTL.
halcheck: *W,INCLDR (../00_src/alu.sv,1|0): Absolute or relative path specified with the `include compiler directive.
halcheck: *W,CTLCHR (../00_src/alu.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,12|0): The HDL source line is 138 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,27|0): Not all bits of constant '32'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,27): Constant extended by 31 bits to -> 32'b(0000000000000000000000000000000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,32|0): The HDL source line is 93 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,33|0): The HDL source line is 132 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,35|0): The HDL source line is 129 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,38|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,38|0): The HDL source line is 140 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,39|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,40|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,41|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,42|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,43|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,44|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,45|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,46|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,47|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,48|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,49|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,50|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,51|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,52|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,53|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,54|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,55|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,56|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,56|0): Not all bits of constant '2'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,56): Constant extended by 1 bit to -> 2'b(0)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,57|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,57|0): Not all bits of constant '4'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,57): Constant extended by 3 bits to -> 4'b(000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,58|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,58|0): Not all bits of constant '8'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,58): Constant extended by 7 bits to -> 8'b(0000000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,59|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,59|0): Not all bits of constant '16'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,59): Constant extended by 15 bits to -> 16'b(000000000000000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,60|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,61|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,62|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,63|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,64|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,65|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,66|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,67|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,68|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,68|0): Not all bits of constant '2'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,68): Constant extended by 1 bit to -> 2'b(0)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,69|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,69|0): Not all bits of constant '4'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,69): Constant extended by 3 bits to -> 4'b(000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,70|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,70|0): Not all bits of constant '8'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,70): Constant extended by 7 bits to -> 8'b(0000000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,71|0): HDL source line contains one or more control characters.
halcheck: *W,BITUNS (../00_src/alu.sv,71|0): Not all bits of constant '16'b0' are explicitly specified.
halcheck: (../00_src/alu.sv,71): Constant extended by 15 bits to -> 16'b(000000000000000)0.
halcheck: *W,CTLCHR (../00_src/alu.sv,72|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,73|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,74|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,75|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,76|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,77|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,78|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,79|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,79|0): The HDL source line is 83 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,80|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,80|0): The HDL source line is 88 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,81|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,81|0): The HDL source line is 88 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,82|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,82|0): The HDL source line is 88 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,83|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/alu.sv,83|0): The HDL source line is 90 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,84|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,85|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,86|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/alu.sv,87|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/alu.sv,3|0): Module/Entity 'alu' contains '4' ports.
halcheck: (../00_src/alu.sv,3): Number of Input ports: 3.
halcheck: (../00_src/alu.sv,3): Number of Output ports: 1.
halcheck: *W,STYVAL (../00_src/alu.sv,4|0): Numeric value '31' used for identifier 'i_operand_a'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,5|0): Numeric value '31' used for identifier 'i_operand_b'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,6|0): Numeric value '3' used for identifier 'i_alu_op'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,7|0): Numeric value '31' used for identifier 'o_alu_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,11|0): Numeric value '31' used for identifier 'diff_ab_s'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,13|0): Numeric value '32' used for identifier 'diff_ab_us'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,15|0): Numeric value '31' used for identifier 'temp_data_srl'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/alu.sv,17|0): Numeric value '31' used for identifier 'data_o_srl'. Use constants to avoid portability issues.
halcheck: *N,IDLENG (../00_src/alu.sv,26|0): Identifier name 'alu' is not of appropriate length (4 to 16 characters).
halcheck: *W,IMPDTC (../00_src/alu.sv,29|0): Expression 'i_operand_a + i_operand_b' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,LRGOPR (../00_src/alu.sv,29|0): Arithmetic or relational operation performed on large operands in module/design-unit alu.
halcheck: *W,LRGOPR (../00_src/alu.sv,30|0): Arithmetic or relational operation performed on large operands in module/design-unit alu.
halcheck: *W,MXUANS (../00_src/alu.sv,30|0): Expression 'i_operand_a + ~i...' in module/design-unit alu has both signed and unsigned variables/constants.
halcheck: (../00_src/alu.sv,30): Variable 'i_operand_b' is signed.
halcheck: (../00_src/alu.sv,30): Variable 'i_operand_a' is signed.
halcheck: (../00_src/alu.sv,30): Constant '32'd1' is unsigned.
halcheck: *W,IMPDTC (../00_src/alu.sv,39|0): Expression 'i_operand_a ^ i_operand_b' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,IMPDTC (../00_src/alu.sv,40|0): Expression 'i_operand_a | i_operand_b' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,IMPDTC (../00_src/alu.sv,41|0): Expression 'i_operand_a & i_operand_b' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,VERREP (../00_src/alu.sv,26|0): Repeated usage of identifier or label name 'alu'.
halcheck: (../00_src/alu.sv,3): Previously declared here.
halcheck: *W,NOBLKN (../00_src/alu.sv,51|0): Each block should be labeled with a meaningful name.
halcheck: *W,IMPDTC (../00_src/alu.sv,53|0): Expression 'i_operand_a' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,NBGEND (../00_src/alu.sv,55|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,55|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,56|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,56|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,57|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,57|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,58|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,58|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,59|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,59|0): Use a separate line for each HDL statement.
halcheck: *W,MICAWS (../00_src/alu.sv,59|0): Multiple if/case statements present in a single always construct.
halcheck: *W,NOBLKN (../00_src/alu.sv,63|0): Each block should be labeled with a meaningful name.
halcheck: *W,IMPDTC (../00_src/alu.sv,65|0): Expression 'i_operand_a' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,NBGEND (../00_src/alu.sv,67|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,67|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,68|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,68|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,69|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,69|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,70|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,70|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,71|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,71|0): Use a separate line for each HDL statement.
halcheck: *W,MICAWS (../00_src/alu.sv,71|0): Multiple if/case statements present in a single always construct.
halcheck: *W,NOBLKN (../00_src/alu.sv,75|0): Each block should be labeled with a meaningful name.
halcheck: *W,IMPDTC (../00_src/alu.sv,77|0): Expression 'i_operand_a' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit alu.
halcheck: *W,NBGEND (../00_src/alu.sv,79|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,79|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,80|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,80|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,81|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,81|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,82|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,82|0): Use a separate line for each HDL statement.
halcheck: *W,NBGEND (../00_src/alu.sv,83|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/alu.sv,83|0): Use a separate line for each HDL statement.
halcheck: *W,MICAWS (../00_src/alu.sv,83|0): Multiple if/case statements present in a single always construct.
halcheck: *W,LRGOPR (../00_src/alu.sv,21|0): Arithmetic or relational operation performed on large operands in module/design-unit alu.
halcheck: *W,MXUANS (../00_src/alu.sv,21|0): Expression 'i_operand_a + ~i...' in module/design-unit alu has both signed and unsigned variables/constants.
halcheck: (../00_src/alu.sv,21): Variable 'i_operand_b' is signed.
halcheck: (../00_src/alu.sv,21): Variable 'i_operand_a' is signed.
halcheck: (../00_src/alu.sv,21): Constant '32'd1' is unsigned.
halcheck: *W,LRGOPR (../00_src/alu.sv,23|0): Arithmetic or relational operation performed on large operands in module/design-unit alu.
halcheck: *W,MXUANS (../00_src/alu.sv,23|0): Expression '{1'b0,i_operand_...' in module/design-unit alu has both signed and unsigned variables/constants.
halcheck: (../00_src/alu.sv,23): Variable 'i_operand_b' is signed.
halcheck: (../00_src/alu.sv,23): Variable 'i_operand_a' is signed.
halcheck: (../00_src/alu.sv,23): Constant '32'd1' is unsigned.
halcheck: (../00_src/alu.sv,23): Constant '1'b0' is unsigned.
halcheck: *W,MXUANS (../00_src/alu.sv,23|0): Expression '{1'b0,i_operand_a}' in module/design-unit alu has both signed and unsigned variables/constants.
halcheck: (../00_src/alu.sv,23): Variable 'i_operand_a' is signed.
halcheck: (../00_src/alu.sv,23): Constant '1'b0' is unsigned.
halcheck: *W,UELOPR (../00_src/alu.sv,23|0): Unequal length operand in bit/arithmetic operator PLUS in module/design-unit alu.
halcheck: (../00_src/alu.sv,23): LHS operand '~{1'b0,i_operand_b}' is 33 bits, RHS operand '32'd1' is 32 bits.
halcheck: *W,MXUANS (../00_src/alu.sv,23|0): Expression '{1'b0,i_operand_b}' in module/design-unit alu has both signed and unsigned variables/constants.
halcheck: (../00_src/alu.sv,23): Variable 'i_operand_b' is signed.
halcheck: (../00_src/alu.sv,23): Constant '1'b0' is unsigned.
halcheck: *W,REVROP (../00_src/alu.sv,61|0): Register 'temp_data_srl' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (../00_src/alu.sv,51): Assigned using blocking assignment in this process.
halcheck: *W,REVROP (../00_src/alu.sv,73|0): Register 'temp_data_sll' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (../00_src/alu.sv,63): Assigned using blocking assignment in this process.
halcheck: *W,REVROP (../00_src/alu.sv,85|0): Register 'temp_data_sra' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (../00_src/alu.sv,75): Assigned using blocking assignment in this process.
halcheck: *W,URDREG (../00_src/alu.sv,11|0): Local register variable 'diff_ab_s[30:0]' is not read, but is assigned at least once in module 'alu'.
@:diff_ab_s[30:0] 
halcheck: *W,URDREG (../00_src/alu.sv,13|0): Local register variable 'diff_ab_us[31:0]' is not read, but is assigned at least once in module 'alu'.
@:diff_ab_us[31:0] 
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_ledr' is defined as 'logic [31:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_ledg' is defined as 'logic [31:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex0' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex1' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex2' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex3' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex4' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex5' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex6' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_hex7' is defined as 'logic [6:0]', but is used as wire.
halcheck: *W,VARUAW (../00_src/singlecycle.sv,94|0): Output port 'o_io_lcd' is defined as 'logic [31:0]', but is used as wire.
halcheck: *N,IDLENG (../00_src/singlecycle.sv,94|0): Identifier name 'lsu' is not of appropriate length (4 to 16 characters).
halcheck: *N,IDLENG (../00_src/lsu.sv,1|0): Identifier name 'lsu' is not of appropriate length (4 to 16 characters).
halcheck: *M,_SCOPE: singlecycle.lsu
halcheck: *W,CTLCHR (../00_src/lsu.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,10|0): The HDL source line is 110 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,15|0): The HDL source line is 82 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,27|0): The HDL source line is 93 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,38|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,38|0): The HDL source line is 170 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,39|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/lsu.sv,39|0): Use a separate line for each HDL statement.
halcheck: *W,CTLCHR (../00_src/lsu.sv,40|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,41|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,42|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,43|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,44|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,45|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/lsu.sv,45|0): Use a separate line for each HDL statement.
halcheck: *W,CTLCHR (../00_src/lsu.sv,46|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,47|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,48|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,49|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,50|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,51|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,52|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,52|0): The HDL source line is 211 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,53|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,54|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,55|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,56|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,57|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,58|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,59|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,60|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,61|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,62|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,63|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,63|0): The HDL source line is 235 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,64|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,65|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,66|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,67|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,68|0): HDL source line contains one or more control characters.
halcheck: *W,SEPLIN (../00_src/lsu.sv,68|0): Use a separate line for each HDL statement.
halcheck: *W,CTLCHR (../00_src/lsu.sv,69|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,70|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,71|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,72|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,73|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,74|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,75|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,76|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,77|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,78|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,79|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,80|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,81|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,82|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,83|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,84|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,85|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,86|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/lsu.sv,86|0): The HDL source line is 226 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,87|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,88|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,89|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,90|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,91|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,92|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,93|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/lsu.sv,94|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/lsu.sv,1|0): Module/Entity 'lsu' contains '18' ports.
halcheck: (../00_src/lsu.sv,1): Number of Input ports: 6.
halcheck: (../00_src/lsu.sv,1): Number of Output ports: 12.
halcheck: *N,DECLIN (../00_src/lsu.sv,2|0): Use a separate line for each HDL declaration.
halcheck: *W,STYVAL (../00_src/lsu.sv,3|0): Numeric value '31' used for identifier 'i_lsu_addr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,4|0): Numeric value '31' used for identifier 'i_st_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,5|0): Numeric value '31' used for identifier 'i_io_sw'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,7|0): Numeric value '31' used for identifier 'o_ld_data'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,8|0): Numeric value '31' used for identifier 'o_io_ledr'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,9|0): Numeric value '31' used for identifier 'o_io_ledg'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex0' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/lsu.sv,10|0): Numeric value '6' used for identifier 'o_io_hex0'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex1' has a numeric value suffix.
halcheck: *N,DECLIN (../00_src/lsu.sv,10|0): Use a separate line for each HDL declaration.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex2' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex3' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex4' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex5' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex6' has a numeric value suffix.
halcheck: *W,NUMSUF (../00_src/lsu.sv,10|0): Identifier 'o_io_hex7' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/lsu.sv,11|0): Numeric value '31' used for identifier 'o_io_lcd'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (../00_src/lsu.sv,13|0): Register name 'DM_wren' uses uppercase characters.
halcheck: *W,STYVAL (../00_src/lsu.sv,14|0): Numeric value '1' used for identifier 'sel_addr'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (../00_src/lsu.sv,23|0): Register name 'data_IM' uses uppercase characters.
halcheck: *W,STYVAL (../00_src/lsu.sv,23|0): Numeric value '31' used for identifier 'data_IM'. Use constants to avoid portability issues.
halcheck: *W,LCVARN (../00_src/lsu.sv,23|0): Register name 'data_DM' uses uppercase characters.
halcheck: *W,STYVAL (../00_src/lsu.sv,19|0): Numeric value '31' used for identifier 'data_memory'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,20|0): Numeric value '31' used for identifier 'output_memory'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/lsu.sv,21|0): Numeric value '31' used for identifier 'switches_memory'. Use constants to avoid portability issues.
halcheck: *W,UCCONN (../00_src/lsu.sv,16|0): Lowercase characters used for identifier 'sel_DM'. Use uppercase characters for names of constants and user-defined types.
halcheck: *W,UCCONN (../00_src/lsu.sv,17|0): Lowercase characters used for identifier 'sel_IO'. Use uppercase characters for names of constants and user-defined types.
halcheck: *W,NBGEND (../00_src/lsu.sv,27|0): Missing begin/end statement in the 'always' block.
halcheck: *W,SEPLIN (../00_src/lsu.sv,27|0): Use a separate line for each HDL statement.
halcheck: *W,IMPDTC (../00_src/lsu.sv,31|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit lsu.
halcheck: *W,TRUNCZ (../00_src/lsu.sv,31|0): Truncation in constant conversion without a loss of bits in module/design-unit lsu.
halcheck: *W,NOBLKN (../00_src/lsu.sv,34|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/lsu.sv,44|0): Missing begin/end statement in the 'else' block.
halcheck: *W,REVROP (../00_src/lsu.sv,36|0): Register 'sel_addr' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (../00_src/lsu.sv,27): Assigned using blocking assignment in this process.
halcheck: *W,NBGEND (../00_src/lsu.sv,38|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/lsu.sv,38|0): Use a separate line for each HDL statement.
halcheck: *W,IMPDTC (../00_src/lsu.sv,41|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit lsu.
halcheck: *W,IMPDTC (../00_src/lsu.sv,45|0): Expression '0' implicitly converted to type 'unsigned' from type 'signed' in module/design-unit lsu.
halcheck: *N,ALOWID (../00_src/lsu.sv,35|0): Signal/variable name 'i_lsu_wren' does not follow the active-low naming convention : should end with '_n'.
halcheck: *W,NOBLKN (../00_src/lsu.sv,54|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/lsu.sv,55|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/lsu.sv,55|0): Use a separate line for each HDL statement.
halcheck: *W,NOBLKN (../00_src/lsu.sv,66|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/lsu.sv,67|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/lsu.sv,67|0): Use a separate line for each HDL statement.
halcheck: *W,OBMEMI (../00_src/lsu.sv,68|0): Memory word 'switches_memory[i_lsu_addr[9:2]]' has an index of size 8, which may reference a memory word, which is outside the defined range of the memory (4 words) in module/design-unit lsu.
halcheck: *W,NOBLKN (../00_src/lsu.sv,88|0): Each block should be labeled with a meaningful name.
halcheck: *W,NBGEND (../00_src/lsu.sv,89|0): Missing begin/end statement in the 'if' block.
halcheck: *W,SEPLIN (../00_src/lsu.sv,89|0): Use a separate line for each HDL statement.
halcheck: *W,REVROP (../00_src/lsu.sv,52|0): Register 'sel_addr' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (../00_src/lsu.sv,27): Assigned using blocking assignment in this process.
halcheck: *W,OBMEMI (../00_src/lsu.sv,63|0): Memory word 'switches_memory[i_lsu_addr[9:2]]' has an index of size 8, which may reference a memory word, which is outside the defined range of the memory (4 words) in module/design-unit lsu.
halcheck: *W,REVROP (../00_src/lsu.sv,86|0): Register 'sel_addr' is being read/assigned outside the process in which it was assigned using a blocking assignment.
halcheck: (../00_src/lsu.sv,27): Assigned using blocking assignment in this process.
halcheck: *W,URAREG (../00_src/lsu.sv,23|0): Local register variable 'data_IM' defined in module 'lsu' is unused (neither read nor assigned).
@:data_IM 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[26]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[26] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[23]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[23] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[17]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[17] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[20]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[20] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[14]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[14] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[28]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[28] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[31]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[31] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[1]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[1] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[25]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[25] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[19]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[19] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[22]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[22] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[16]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[16] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[13]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[13] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[27]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[27] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[30]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[30] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[0]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[0] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[24]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[24] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[18]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[18] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[21]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[21] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[15]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[15] 
halcheck: *W,USEPRT (../00_src/lsu.sv,3|0): The input/inout port 'i_lsu_addr[29]' defined in the module 'lsu' is unused (neither read nor assigned).
@:i_lsu_addr[29] 
halcheck: *W,VARUAW (../00_src/singlecycle.sv,115|0): Output port 'o_insn_vld' is defined as 'logic', but is used as wire.
halcheck: *M,_SCOPE: singlecycle.controlunit
halcheck: *W,CTLCHR (../00_src/controlunit.sv,1|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/controlunit.sv,1|0): The HDL source line is 92 characters, which exceeds the recommended length of 80 characters.
halcheck: *N,CDNOTE (../00_src/controlunit.sv,1|0): The compiler directive '`include' is used in the RTL.
halcheck: *W,INCLDR (../00_src/controlunit.sv,1|0): Absolute or relative path specified with the `include compiler directive.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,2|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,3|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,4|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,5|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,6|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,7|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,8|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,9|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,10|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,11|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,12|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,13|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,14|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,15|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,16|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,17|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,18|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,19|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,20|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,21|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,22|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,23|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,24|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,25|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,26|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,27|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,28|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,29|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,30|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,31|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,32|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,33|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,34|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,35|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/controlunit.sv,35|0): The HDL source line is 85 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,36|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,37|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,38|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,39|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,40|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,41|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,42|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,43|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,44|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,45|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,46|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,47|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,48|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,49|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,50|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,51|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,52|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,53|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,54|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,55|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,56|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,57|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,58|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/controlunit.sv,58|0): The HDL source line is 146 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,59|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/controlunit.sv,59|0): The HDL source line is 87 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,60|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,61|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,62|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,63|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,64|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,65|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,66|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,67|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,68|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,69|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,70|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,71|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,72|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,73|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,74|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,75|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,76|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,77|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,78|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,79|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,80|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,81|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,82|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,83|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,84|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,85|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,86|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,87|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,88|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,89|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,90|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,91|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,92|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,93|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,94|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,95|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,96|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,97|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,98|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,99|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,100|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,101|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,102|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,103|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,104|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,105|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,106|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,107|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,108|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,109|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,110|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,111|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,112|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,113|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,114|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,115|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,116|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,117|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,118|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,119|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,120|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,121|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,122|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,123|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,124|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,125|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,126|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,127|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,128|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,129|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,130|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,131|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,132|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,133|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,134|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,135|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,136|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/controlunit.sv,136|0): The HDL source line is 81 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,137|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,138|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,139|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,140|0): HDL source line contains one or more control characters.
halcheck: *W,MAXLEN (../00_src/controlunit.sv,140|0): The HDL source line is 87 characters, which exceeds the recommended length of 80 characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,141|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,142|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,143|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,144|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,145|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,146|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,147|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,148|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,149|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,150|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,151|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,152|0): HDL source line contains one or more control characters.
halcheck: *W,CTLCHR (../00_src/controlunit.sv,153|0): HDL source line contains one or more control characters.
halcheck: *N,PRTCNT (../00_src/controlunit.sv,3|0): Module/Entity 'controlunit' contains '12' ports.
halcheck: (../00_src/controlunit.sv,3): Number of Input ports: 3.
halcheck: (../00_src/controlunit.sv,3): Number of Output ports: 9.
halcheck: *W,STYVAL (../00_src/controlunit.sv,4|0): Numeric value '31' used for identifier 'i_instr'. Use constants to avoid portability issues.
halcheck: *N,DECLIN (../00_src/controlunit.sv,5|0): Use a separate line for each HDL declaration.
halcheck: *W,STYVAL (../00_src/controlunit.sv,14|0): Numeric value '3' used for identifier 'o_alu_op'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../00_src/controlunit.sv,15|0): Numeric value '1' used for identifier 'o_wb_sel'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/controlunit.sv,17|0): Identifier 'funct3' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/controlunit.sv,17|0): Numeric value '2' used for identifier 'funct3'. Use constants to avoid portability issues.
halcheck: *W,NUMSUF (../00_src/controlunit.sv,18|0): Identifier 'funct7' has a numeric value suffix.
halcheck: *W,STYVAL (../00_src/controlunit.sv,18|0): Numeric value '4' used for identifier 'funct7'. Use constants to avoid portability issues.
halcheck: *N,IDLENG (../00_src/controlunit.sv,25|0): Identifier name 'SET' is not of appropriate length (4 to 16 characters).
halcheck: *W,NOBLKN (../00_src/controlunit.sv,27|0): Each block should be labeled with a meaningful name.
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[0]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[0] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[10]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[10] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[24]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[24] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[27]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[27] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[16]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[16] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[9]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[9] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[19]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[19] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[22]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[22] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[1]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[1] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[11]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[11] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[25]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[25] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[28]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[28] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[31]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[31] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[7]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[7] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[17]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[17] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[20]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[20] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[23]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[23] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[26]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[26] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[15]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[15] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[29]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[29] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[8]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[8] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[18]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[18] 
halcheck: *W,USEPRT (../00_src/controlunit.sv,4|0): The input/inout port 'i_instr[21]' defined in the module 'controlunit' is unused (neither read nor assigned).
@:i_instr[21] 
halcheck: *M,_SCOPE: singlecycle
halcheck: *W,VERREP (../00_src/singlecycle.sv,62|0): Repeated usage of identifier or label name 'regfile'.
halcheck: (../00_src/regfile.sv,1): Previously declared here.
halcheck: *W,VERREP (../00_src/singlecycle.sv,79|0): Repeated usage of identifier or label name 'brc'.
halcheck: (../00_src/brc.sv,1): Previously declared here.
halcheck: *W,VERREP (../00_src/singlecycle.sv,57|0): Repeated usage of identifier or label name 'instr_memory'.
halcheck: (../00_src/instr_memory.sv,1): Previously declared here.
halcheck: *W,VERREP (../00_src/singlecycle.sv,87|0): Repeated usage of identifier or label name 'alu'.
halcheck: (../00_src/alu.sv,3): Previously declared here.
halcheck: *W,VERREP (../00_src/singlecycle.sv,115|0): Repeated usage of identifier or label name 'controlunit'.
halcheck: (../00_src/controlunit.sv,3): Previously declared here.
halcheck: *W,VERREP (../00_src/singlecycle.sv,94|0): Repeated usage of identifier or label name 'lsu'.
halcheck: (../00_src/lsu.sv,1): Previously declared here.
halcheck: *W,SEPLIN (../01_bench/tlib.svh,5|0): Use a separate line for each HDL statement.
halcheck: *W,LCVARN (../01_bench/tlib.svh,10|0): Variable name 'RESETPERIOD' uses uppercase characters.
halcheck: *W,CONSTD (../01_bench/tlib.svh,13|0): Delay is not a constant expression.
halcheck: *W,LCVARN (../01_bench/tlib.svh,19|0): Variable name 'FINISH' uses uppercase characters.
halcheck: *W,CONSTD (../01_bench/tlib.svh,21|0): Delay is not a constant expression.
halcheck: *W,BADSYS (../01_bench/tlib.svh,21|0): System task $display in module '$unit_0x31dd0559' is ignored.
halcheck: *W,BADSYS (../01_bench/tlib.svh,22|0): System task $finish in module '$unit_0x31dd0559' is ignored.
halcheck: *W,USETSK (../01_bench/tlib.svh,2|0): Task 'tsk_clock_gen' defined in package '$unit_0x31dd0559' is unused.
halcheck: *W,USETSK (../01_bench/tlib.svh,10|0): Task 'tsk_reset' defined in package '$unit_0x31dd0559' is unused.
halcheck: *W,USETSK (../01_bench/tlib.svh,19|0): Task 'tsk_timeout' defined in package '$unit_0x31dd0559' is unused.
halcheck: *W,CDWARN (../00_src/constant.sv,1|0): The compiler directive '`ifndef' is used in the RTL.
halcheck: *W,CDWARN (../00_src/constant.sv,3|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,3|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,4|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,4|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,5|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,5|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,6|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,6|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,7|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,7|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,8|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,8|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,9|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,9|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,10|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,10|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,11|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,11|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,14|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,14|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,15|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,15|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,16|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,16|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,17|0): Identifier name 'FUNCT3_MEM_BYTE_U' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,17|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,17|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,18|0): Identifier name 'FUNCT3_MEM_HALF_U' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,18|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,18|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,21|0): Identifier name 'FUNCT3_BRANCH_BEQ' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,21|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,21|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,22|0): Identifier name 'FUNCT3_BRANCH_BNE' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,22|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,22|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,23|0): Identifier name 'FUNCT3_BRANCH_BLT' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,23|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,23|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,24|0): Identifier name 'FUNCT3_BRANCH_BGE' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,24|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,24|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,25|0): Identifier name 'FUNCT3_BRANCH_BLTU' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,25|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,25|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,26|0): Identifier name 'FUNCT3_BRANCH_BGEU' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,26|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,26|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,29|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,29|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,30|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,30|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,31|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,31|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,32|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,32|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,33|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,33|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,34|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,34|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,35|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,35|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,36|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,36|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,37|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,37|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,38|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,38|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,41|0): Identifier name 'CTL_WRITEBACK_ALU' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,41|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,41|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,42|0): Identifier name 'CTL_WRITEBACK_LOAD' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,42|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,42|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,43|0): Identifier name 'CTL_WRITEBACK_PC4' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,43|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,43|0): Compiler directive `define should not be used.
halcheck: *N,IDLENG (../00_src/constant.sv,44|0): Identifier name 'CTL_WRITEBACK_IMM' is not of appropriate length (4 to 16 characters).
halcheck: *W,CDWARN (../00_src/constant.sv,44|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,44|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,47|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,47|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,48|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,48|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,51|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,51|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,52|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,52|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,55|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,55|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,56|0): The compiler directive '`define' is used in the RTL.
halcheck: *W,NODEFD (../00_src/constant.sv,56|0): Compiler directive `define should not be used.
halcheck: *W,CDWARN (../00_src/constant.sv,58|0): The compiler directive '`endif' is used in the RTL.
halcheck: Total errors   = 0.
halcheck: Total warnings = 5190.
hal: *M,_SCOPE: __dummy_top
halsynth: Loading design snapshot....
halsynth: Traversing design hierarchy....
halsynth: *M,_SCOPE: singlecycle.instr_memory
halsynth: *W,VLGMEM (../00_src/instr_memory.sv,5|0): Module instr_memory has Verilog memories. For large memories, processing may take some time.
halsynth: *W,BBXSIG (../00_src/instr_memory.sv,5|0): The size of signal 'memory' is greater than 16384 which is specified with BB_SIGSIZE option. Signal 'memory' will be blackboxed and all assignments to the signal will be ignored.
halsynth: *W,INIUSP (../00_src/instr_memory.sv,7|0): Module instr_memory has an initial block or a variable declaration assignment, which is ignored by synthesis tools.
halsynth: *M,_SCOPE: singlecycle.regfile
halsynth: *W,VLGMEM (../00_src/regfile.sv,14|0): Module regfile has Verilog memories. For large memories, processing may take some time.
halsynth: *W,MULNBA (../00_src/regfile.sv,31|0): In module 'regfile', register 'memory' has multiple non-blocking assignments to same parts.
halsynth: (../00_src/regfile.sv,32|0): Source HDL information for the error/warning mentioned above.
halsynth: *M,_SCOPE: singlecycle.alu
halsynth: *W,MULBAS (../00_src/alu.sv,7|0): In module 'alu', register 'o_alu_data' has multiple blocking assignments.
halsynth: (../00_src/alu.sv,27|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,29|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,30|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,33|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,33|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,35|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,35|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,38|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,38|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,39|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,40|0): Source HDL information for the error/warning mentioned above.
halsynth: (../00_src/alu.sv,41|0): Source HDL information for the error/warning mentioned above.
halsynth: *M,_SCOPE: singlecycle.lsu
halsynth: *W,VLGMEM (../00_src/lsu.sv,19|0): Module lsu has Verilog memories. For large memories, processing may take some time.
halsynth: *W,VLGMEM (../00_src/lsu.sv,20|0): Module lsu has Verilog memories. For large memories, processing may take some time.
halsynth: *W,VLGMEM (../00_src/lsu.sv,21|0): Module lsu has Verilog memories. For large memories, processing may take some time.
halsynth: *W,POOBID (../00_src/lsu.sv,68|0): Variable index/range selection of 'switches_memory' is potentially outside the defined range.
~:CLKOUT
~:CLKSRD
~:COMBLP
~:INPOUT
~:MUDREG
~:MULWIR
~:UNDRIV
halsynth: *M,_SCOPE: singlecycle
halsynth: Total errors   = 0.
halsynth: Total warnings = 10.
hal: *M,_SCOPE: __dummy_top
halstruct: *M,_SCOPE: singlecycle.lsu
halstruct: *W,POOBID (../00_src/lsu.sv,63|0): Variable index/range selection of 'singlecycle.lsu.switches_memory' is potentially outside of the defined range.
@:singlecycle singlecycle
halstruct: *M,_SCOPE: singlecycle
halstruct: *N,FFASRT (../00_src/singlecycle.sv,51|0): Flip-flop 'o_pc_debug' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_522088_7032 
@:o_pc_debug 
@:i_rst_n 
@:singlecycle singlecycle
halstruct: *N,CLKINF (../00_src/singlecycle.sv,3|0): Signal 'singlecycle.i_clk' was inferred as clock.
@:i_clk 
@:$$cpiST_522088_7032 
@:o_pc_debug 
halstruct: (../00_src/singlecycle.sv,3): Clock source is signal 'singlecycle.i_clk'.
@:i_clk 
halstruct: (../00_src/singlecycle.sv,51): Drives the flip-flop 'singlecycle.o_pc_debug'.
@:i_clk 
halstruct: *N,FFASRT (../00_src/singlecycle.sv,143|0): Flip-flop 'pc' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_522088_7088 
@:pc 
@:i_rst_n 
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/singlecycle.sv,143|0): Combinatorial path crossing multiple units drives 'singlecycle.pc'.
@:pc_next 
@:$$cpiST_522088_7088 
@:pc 
@:pc_next 
@:$$cpiHT_522088_11584 
@:pc_sel 
@:o_pc_sel singlecycle.controlunit
@:$$cpiHT_499080_4560 singlecycle.controlunit
halstruct: (../00_src/singlecycle.sv,143): in instance 'singlecycle', 'pc_next' drives 'pc'.
@:$$cpiST_522088_7088 
@:pc 
@:pc_next 
halstruct: (../00_src/singlecycle.sv,137): in instance 'singlecycle', combinatorial function of 'pc_sel' drives 'pc_next'.
@:pc_next 
@:pc_sel 
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_pc_sel' of instance 'controlunit' drives 'pc_sel'.
@:pc_sel 
@:pc_sel 
@:pc_sel 
@:o_pc_sel singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,28): in instance 'singlecycle.controlunit', combinatorial function drives 'o_pc_sel'.
@:o_pc_sel singlecycle.controlunit
halstruct: *W,SYNASN (../00_src/regfile.sv,1|0): The module/design-unit 'regfile' contains synchronous as well as asynchronous logic.
@:write singlecycle.regfile
@:$$cpiST_4272_2664 singlecycle.regfile
@:memory[31] singlecycle.regfile
halstruct: (../00_src/regfile.sv,24): One instance/occurence of asynchronous logic at 'singlecycle.regfile.write'.
@:write singlecycle.regfile
halstruct: (../00_src/regfile.sv,32): One instance/occurence of synchronous logic at 'singlecycle.regfile.memory[31]'.
@:$$cpiST_4272_2664 singlecycle.regfile
@:memory[31] singlecycle.regfile
halstruct: *W,SYNASN (../00_src/lsu.sv,1|0): The module/design-unit 'lsu' contains synchronous as well as asynchronous logic.
@:ouput_wren singlecycle.lsu
@:$$cpiST_239624_7552 singlecycle.lsu
@:data_memory[255] singlecycle.lsu
halstruct: (../00_src/lsu.sv,86): One instance/occurence of asynchronous logic at 'singlecycle.lsu.ouput_wren'.
@:ouput_wren singlecycle.lsu
halstruct: (../00_src/lsu.sv,57): One instance/occurence of synchronous logic at 'singlecycle.lsu.data_memory[255]'.
@:$$cpiST_239624_7552 singlecycle.lsu
@:data_memory[255] singlecycle.lsu
halstruct: *M,_SCOPE: singlecycle.instr_memory
halstruct: *W,SYNPRT (../00_src/instr_memory.sv,6|0): Output port 'o_rdata' is assigned asynchronously.
halstruct: *M,_SCOPE: singlecycle.regfile
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[31]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_2664 
@:memory[31] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *W,OLDALW (../00_src/regfile.sv,26|0): Old coding style for always block is found in module 'regfile', use 'always_ff' instead.
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[31]'.
@:$$cpiHT_4272_6480 
@:$$cpiST_4272_2664 
@:memory[31] 
@:$$cpiHT_4272_6480 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[31]'.
@:$$cpiST_4272_2664 
@:memory[31] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[30]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_2720 
@:memory[30] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[30]'.
@:$$cpiHT_4272_6688 
@:$$cpiST_4272_2720 
@:memory[30] 
@:$$cpiHT_4272_6688 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[30]'.
@:$$cpiST_4272_2720 
@:memory[30] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[29]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_2776 
@:memory[29] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[29]'.
@:$$cpiHT_4272_6776 
@:$$cpiST_4272_2776 
@:memory[29] 
@:$$cpiHT_4272_6776 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[29]'.
@:$$cpiST_4272_2776 
@:memory[29] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[28]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_2832 
@:memory[28] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[28]'.
@:$$cpiHT_4272_6864 
@:$$cpiST_4272_2832 
@:memory[28] 
@:$$cpiHT_4272_6864 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[28]'.
@:$$cpiST_4272_2832 
@:memory[28] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[27]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_2888 
@:memory[27] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[27]'.
@:$$cpiHT_4272_6952 
@:$$cpiST_4272_2888 
@:memory[27] 
@:$$cpiHT_4272_6952 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[27]'.
@:$$cpiST_4272_2888 
@:memory[27] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[26]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_2944 
@:memory[26] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[26]'.
@:$$cpiHT_4272_7040 
@:$$cpiST_4272_2944 
@:memory[26] 
@:$$cpiHT_4272_7040 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[26]'.
@:$$cpiST_4272_2944 
@:memory[26] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[25]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3000 
@:memory[25] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[25]'.
@:$$cpiHT_4272_7128 
@:$$cpiST_4272_3000 
@:memory[25] 
@:$$cpiHT_4272_7128 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[25]'.
@:$$cpiST_4272_3000 
@:memory[25] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[24]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3056 
@:memory[24] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[24]'.
@:$$cpiHT_4272_7216 
@:$$cpiST_4272_3056 
@:memory[24] 
@:$$cpiHT_4272_7216 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[24]'.
@:$$cpiST_4272_3056 
@:memory[24] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[23]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3112 
@:memory[23] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[23]'.
@:$$cpiHT_4272_7304 
@:$$cpiST_4272_3112 
@:memory[23] 
@:$$cpiHT_4272_7304 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[23]'.
@:$$cpiST_4272_3112 
@:memory[23] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[22]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3168 
@:memory[22] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[22]'.
@:$$cpiHT_4272_7392 
@:$$cpiST_4272_3168 
@:memory[22] 
@:$$cpiHT_4272_7392 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[22]'.
@:$$cpiST_4272_3168 
@:memory[22] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[21]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3224 
@:memory[21] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[21]'.
@:$$cpiHT_4272_7480 
@:$$cpiST_4272_3224 
@:memory[21] 
@:$$cpiHT_4272_7480 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[21]'.
@:$$cpiST_4272_3224 
@:memory[21] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[20]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3280 
@:memory[20] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[20]'.
@:$$cpiHT_4272_7568 
@:$$cpiST_4272_3280 
@:memory[20] 
@:$$cpiHT_4272_7568 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[20]'.
@:$$cpiST_4272_3280 
@:memory[20] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[19]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3336 
@:memory[19] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[19]'.
@:$$cpiHT_4272_7656 
@:$$cpiST_4272_3336 
@:memory[19] 
@:$$cpiHT_4272_7656 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[19]'.
@:$$cpiST_4272_3336 
@:memory[19] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[18]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3392 
@:memory[18] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[18]'.
@:$$cpiHT_4272_7744 
@:$$cpiST_4272_3392 
@:memory[18] 
@:$$cpiHT_4272_7744 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[18]'.
@:$$cpiST_4272_3392 
@:memory[18] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[17]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3448 
@:memory[17] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[17]'.
@:$$cpiHT_4272_7832 
@:$$cpiST_4272_3448 
@:memory[17] 
@:$$cpiHT_4272_7832 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[17]'.
@:$$cpiST_4272_3448 
@:memory[17] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[16]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3504 
@:memory[16] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[16]'.
@:$$cpiHT_4272_7920 
@:$$cpiST_4272_3504 
@:memory[16] 
@:$$cpiHT_4272_7920 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[16]'.
@:$$cpiST_4272_3504 
@:memory[16] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[15]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3560 
@:memory[15] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[15]'.
@:$$cpiHT_4272_8008 
@:$$cpiST_4272_3560 
@:memory[15] 
@:$$cpiHT_4272_8008 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[15]'.
@:$$cpiST_4272_3560 
@:memory[15] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[14]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3616 
@:memory[14] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[14]'.
@:$$cpiHT_4272_8096 
@:$$cpiST_4272_3616 
@:memory[14] 
@:$$cpiHT_4272_8096 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[14]'.
@:$$cpiST_4272_3616 
@:memory[14] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[13]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3672 
@:memory[13] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[13]'.
@:$$cpiHT_4272_8184 
@:$$cpiST_4272_3672 
@:memory[13] 
@:$$cpiHT_4272_8184 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[13]'.
@:$$cpiST_4272_3672 
@:memory[13] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[12]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3728 
@:memory[12] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[12]'.
@:$$cpiHT_4272_8272 
@:$$cpiST_4272_3728 
@:memory[12] 
@:$$cpiHT_4272_8272 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[12]'.
@:$$cpiST_4272_3728 
@:memory[12] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[11]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3784 
@:memory[11] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[11]'.
@:$$cpiHT_4272_8360 
@:$$cpiST_4272_3784 
@:memory[11] 
@:$$cpiHT_4272_8360 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[11]'.
@:$$cpiST_4272_3784 
@:memory[11] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[10]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3840 
@:memory[10] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[10]'.
@:$$cpiHT_4272_8448 
@:$$cpiST_4272_3840 
@:memory[10] 
@:$$cpiHT_4272_8448 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[10]'.
@:$$cpiST_4272_3840 
@:memory[10] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[9]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3896 
@:memory[9] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[9]'.
@:$$cpiHT_4272_8536 
@:$$cpiST_4272_3896 
@:memory[9] 
@:$$cpiHT_4272_8536 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[9]'.
@:$$cpiST_4272_3896 
@:memory[9] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[8]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_3952 
@:memory[8] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[8]'.
@:$$cpiHT_4272_8624 
@:$$cpiST_4272_3952 
@:memory[8] 
@:$$cpiHT_4272_8624 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[8]'.
@:$$cpiST_4272_3952 
@:memory[8] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[7]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4008 
@:memory[7] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[7]'.
@:$$cpiHT_4272_8712 
@:$$cpiST_4272_4008 
@:memory[7] 
@:$$cpiHT_4272_8712 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[7]'.
@:$$cpiST_4272_4008 
@:memory[7] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[6]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4064 
@:memory[6] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[6]'.
@:$$cpiHT_4272_8800 
@:$$cpiST_4272_4064 
@:memory[6] 
@:$$cpiHT_4272_8800 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[6]'.
@:$$cpiST_4272_4064 
@:memory[6] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[5]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4120 
@:memory[5] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[5]'.
@:$$cpiHT_4272_8888 
@:$$cpiST_4272_4120 
@:memory[5] 
@:$$cpiHT_4272_8888 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[5]'.
@:$$cpiST_4272_4120 
@:memory[5] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[4]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4176 
@:memory[4] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[4]'.
@:$$cpiHT_4272_8976 
@:$$cpiST_4272_4176 
@:memory[4] 
@:$$cpiHT_4272_8976 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[4]'.
@:$$cpiST_4272_4176 
@:memory[4] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[3]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4232 
@:memory[3] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[3]'.
@:$$cpiHT_4272_9064 
@:$$cpiST_4272_4232 
@:memory[3] 
@:$$cpiHT_4272_9064 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[3]'.
@:$$cpiST_4272_4232 
@:memory[3] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[2]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4288 
@:memory[2] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[2]'.
@:$$cpiHT_4272_9152 
@:$$cpiST_4272_4288 
@:memory[2] 
@:$$cpiHT_4272_9152 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[2]'.
@:$$cpiST_4272_4288 
@:memory[2] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[1]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4344 
@:memory[1] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[1]'.
@:$$cpiHT_4272_9240 
@:$$cpiST_4272_4344 
@:memory[1] 
@:$$cpiHT_4272_9240 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[1]'.
@:$$cpiST_4272_4344 
@:memory[1] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *N,FFASRT (../00_src/regfile.sv,32|0): Flip-flop 'memory[0]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_4272_4400 
@:memory[0] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/regfile.sv,32|0): Combinatorial path crossing multiple units drives 'singlecycle.regfile.memory[0]'.
@:$$cpiHT_4272_9328 
@:$$cpiST_4272_4400 
@:memory[0] 
@:$$cpiHT_4272_9328 
@:write 
@:$$cpiHT_4272_6392 
@:i_rd_wren 
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
@:$$cpiHT_499080_4704 singlecycle.controlunit
halstruct: (../00_src/regfile.sv,32): in instance 'singlecycle.regfile', combinatorial function of 'write' drives 'memory[0]'.
@:$$cpiST_4272_4400 
@:memory[0] 
@:write 
halstruct: (../00_src/regfile.sv,24): in instance 'singlecycle.regfile', combinatorial function of input 'i_rd_wren' drives 'write'.
@:write 
@:i_rd_wren 
halstruct: (../00_src/singlecycle.sv,62): in instance 'singlecycle', 'rd_wren' drives input 'i_rd_wren' of instance 'regfile'.
@:rd_wren singlecycle
halstruct: (../00_src/singlecycle.sv,115): in instance 'singlecycle', output 'o_rd_wren' of instance 'controlunit' drives 'rd_wren'.
@:rd_wren singlecycle
@:rd_wren singlecycle
@:rd_wren singlecycle
@:o_rd_wren singlecycle.controlunit
halstruct: (../00_src/controlunit.sv,30): in instance 'singlecycle.controlunit', combinatorial function drives 'o_rd_wren'.
@:o_rd_wren singlecycle.controlunit
halstruct: *M,_SCOPE: singlecycle.immediate_generator
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[0]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[4:1]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[10:5]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[11]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[12]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[19:13]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[20]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/immgen.sv,37|0): Output port 'o_imm[31:21]' is assigned asynchronously.
halstruct: *M,_SCOPE: singlecycle.brc
halstruct: *W,SYNPRT (../00_src/brc.sv,37|0): Output port 'o_br_less' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/brc.sv,20|0): Output port 'o_br_equal' is assigned asynchronously.
halstruct: *M,_SCOPE: singlecycle.alu
halstruct: *W,SYNPRT (../00_src/alu.sv,46|0): Output port 'o_alu_data' is assigned asynchronously.
halstruct: *W,DALIAS (../00_src/alu.sv,77|0): Aliased constructs found. Wires 'temp_data_sra[0]' and 'temp_data_srl[0]' have same drivers.
@:temp_data_sra[0] 
@:temp_data_srl[0] 
@:$$cpiHT_66632_10208 
halstruct: (../00_src/alu.sv,53): temp_data_srl[0].
halstruct: *M,_SCOPE: singlecycle.lsu
halstruct: *W,SYNPRT (../00_src/lsu.sv,45|0): Output port 'o_ld_data' is assigned asynchronously.
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[255]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7552 
@:data_memory[255] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[255]'.
@:$$cpiHT_239624_31544 
@:$$cpiST_239624_7552 
@:data_memory[255] 
@:$$cpiHT_239624_31544 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[255]'.
@:$$cpiST_239624_7552 
@:data_memory[255] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[254]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7608 
@:data_memory[254] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[254]'.
@:$$cpiHT_239624_31752 
@:$$cpiST_239624_7608 
@:data_memory[254] 
@:$$cpiHT_239624_31752 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[254]'.
@:$$cpiST_239624_7608 
@:data_memory[254] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[253]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7664 
@:data_memory[253] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[253]'.
@:$$cpiHT_239624_31840 
@:$$cpiST_239624_7664 
@:data_memory[253] 
@:$$cpiHT_239624_31840 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[253]'.
@:$$cpiST_239624_7664 
@:data_memory[253] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[252]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7720 
@:data_memory[252] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[252]'.
@:$$cpiHT_239624_31928 
@:$$cpiST_239624_7720 
@:data_memory[252] 
@:$$cpiHT_239624_31928 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[252]'.
@:$$cpiST_239624_7720 
@:data_memory[252] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[251]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7776 
@:data_memory[251] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[251]'.
@:$$cpiHT_239624_32016 
@:$$cpiST_239624_7776 
@:data_memory[251] 
@:$$cpiHT_239624_32016 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[251]'.
@:$$cpiST_239624_7776 
@:data_memory[251] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[250]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7832 
@:data_memory[250] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[250]'.
@:$$cpiHT_239624_32104 
@:$$cpiST_239624_7832 
@:data_memory[250] 
@:$$cpiHT_239624_32104 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[250]'.
@:$$cpiST_239624_7832 
@:data_memory[250] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[249]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7888 
@:data_memory[249] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[249]'.
@:$$cpiHT_239624_32192 
@:$$cpiST_239624_7888 
@:data_memory[249] 
@:$$cpiHT_239624_32192 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[249]'.
@:$$cpiST_239624_7888 
@:data_memory[249] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[248]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_7944 
@:data_memory[248] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[248]'.
@:$$cpiHT_239624_32280 
@:$$cpiST_239624_7944 
@:data_memory[248] 
@:$$cpiHT_239624_32280 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[248]'.
@:$$cpiST_239624_7944 
@:data_memory[248] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[247]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8000 
@:data_memory[247] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[247]'.
@:$$cpiHT_239624_32368 
@:$$cpiST_239624_8000 
@:data_memory[247] 
@:$$cpiHT_239624_32368 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[247]'.
@:$$cpiST_239624_8000 
@:data_memory[247] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[246]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8056 
@:data_memory[246] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[246]'.
@:$$cpiHT_239624_32456 
@:$$cpiST_239624_8056 
@:data_memory[246] 
@:$$cpiHT_239624_32456 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[246]'.
@:$$cpiST_239624_8056 
@:data_memory[246] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[245]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8112 
@:data_memory[245] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[245]'.
@:$$cpiHT_239624_32544 
@:$$cpiST_239624_8112 
@:data_memory[245] 
@:$$cpiHT_239624_32544 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[245]'.
@:$$cpiST_239624_8112 
@:data_memory[245] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[244]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8168 
@:data_memory[244] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[244]'.
@:$$cpiHT_239624_32632 
@:$$cpiST_239624_8168 
@:data_memory[244] 
@:$$cpiHT_239624_32632 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[244]'.
@:$$cpiST_239624_8168 
@:data_memory[244] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[243]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8224 
@:data_memory[243] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[243]'.
@:$$cpiHT_239624_32720 
@:$$cpiST_239624_8224 
@:data_memory[243] 
@:$$cpiHT_239624_32720 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[243]'.
@:$$cpiST_239624_8224 
@:data_memory[243] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[242]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8280 
@:data_memory[242] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[242]'.
@:$$cpiHT_239624_32808 
@:$$cpiST_239624_8280 
@:data_memory[242] 
@:$$cpiHT_239624_32808 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[242]'.
@:$$cpiST_239624_8280 
@:data_memory[242] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[241]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8336 
@:data_memory[241] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[241]'.
@:$$cpiHT_239624_32896 
@:$$cpiST_239624_8336 
@:data_memory[241] 
@:$$cpiHT_239624_32896 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[241]'.
@:$$cpiST_239624_8336 
@:data_memory[241] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[240]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8392 
@:data_memory[240] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[240]'.
@:$$cpiHT_239624_32984 
@:$$cpiST_239624_8392 
@:data_memory[240] 
@:$$cpiHT_239624_32984 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[240]'.
@:$$cpiST_239624_8392 
@:data_memory[240] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[239]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8448 
@:data_memory[239] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[239]'.
@:$$cpiHT_239624_33072 
@:$$cpiST_239624_8448 
@:data_memory[239] 
@:$$cpiHT_239624_33072 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[239]'.
@:$$cpiST_239624_8448 
@:data_memory[239] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[238]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8504 
@:data_memory[238] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[238]'.
@:$$cpiHT_239624_33160 
@:$$cpiST_239624_8504 
@:data_memory[238] 
@:$$cpiHT_239624_33160 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[238]'.
@:$$cpiST_239624_8504 
@:data_memory[238] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[237]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8560 
@:data_memory[237] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[237]'.
@:$$cpiHT_239624_33248 
@:$$cpiST_239624_8560 
@:data_memory[237] 
@:$$cpiHT_239624_33248 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[237]'.
@:$$cpiST_239624_8560 
@:data_memory[237] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[236]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8616 
@:data_memory[236] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[236]'.
@:$$cpiHT_239624_33336 
@:$$cpiST_239624_8616 
@:data_memory[236] 
@:$$cpiHT_239624_33336 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[236]'.
@:$$cpiST_239624_8616 
@:data_memory[236] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[235]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8672 
@:data_memory[235] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[235]'.
@:$$cpiHT_239624_33424 
@:$$cpiST_239624_8672 
@:data_memory[235] 
@:$$cpiHT_239624_33424 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[235]'.
@:$$cpiST_239624_8672 
@:data_memory[235] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[234]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8728 
@:data_memory[234] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[234]'.
@:$$cpiHT_239624_33512 
@:$$cpiST_239624_8728 
@:data_memory[234] 
@:$$cpiHT_239624_33512 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[234]'.
@:$$cpiST_239624_8728 
@:data_memory[234] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[233]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8784 
@:data_memory[233] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[233]'.
@:$$cpiHT_239624_33600 
@:$$cpiST_239624_8784 
@:data_memory[233] 
@:$$cpiHT_239624_33600 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[233]'.
@:$$cpiST_239624_8784 
@:data_memory[233] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[232]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8840 
@:data_memory[232] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[232]'.
@:$$cpiHT_239624_33688 
@:$$cpiST_239624_8840 
@:data_memory[232] 
@:$$cpiHT_239624_33688 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[232]'.
@:$$cpiST_239624_8840 
@:data_memory[232] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[231]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8896 
@:data_memory[231] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[231]'.
@:$$cpiHT_239624_33776 
@:$$cpiST_239624_8896 
@:data_memory[231] 
@:$$cpiHT_239624_33776 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[231]'.
@:$$cpiST_239624_8896 
@:data_memory[231] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[230]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_8952 
@:data_memory[230] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[230]'.
@:$$cpiHT_239624_33864 
@:$$cpiST_239624_8952 
@:data_memory[230] 
@:$$cpiHT_239624_33864 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[230]'.
@:$$cpiST_239624_8952 
@:data_memory[230] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[229]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9008 
@:data_memory[229] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[229]'.
@:$$cpiHT_239624_33952 
@:$$cpiST_239624_9008 
@:data_memory[229] 
@:$$cpiHT_239624_33952 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[229]'.
@:$$cpiST_239624_9008 
@:data_memory[229] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[228]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9064 
@:data_memory[228] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[228]'.
@:$$cpiHT_239624_34040 
@:$$cpiST_239624_9064 
@:data_memory[228] 
@:$$cpiHT_239624_34040 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[228]'.
@:$$cpiST_239624_9064 
@:data_memory[228] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[227]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9120 
@:data_memory[227] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[227]'.
@:$$cpiHT_239624_34128 
@:$$cpiST_239624_9120 
@:data_memory[227] 
@:$$cpiHT_239624_34128 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[227]'.
@:$$cpiST_239624_9120 
@:data_memory[227] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[226]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9176 
@:data_memory[226] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[226]'.
@:$$cpiHT_239624_34216 
@:$$cpiST_239624_9176 
@:data_memory[226] 
@:$$cpiHT_239624_34216 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[226]'.
@:$$cpiST_239624_9176 
@:data_memory[226] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[225]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9232 
@:data_memory[225] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[225]'.
@:$$cpiHT_239624_34304 
@:$$cpiST_239624_9232 
@:data_memory[225] 
@:$$cpiHT_239624_34304 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[225]'.
@:$$cpiST_239624_9232 
@:data_memory[225] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[224]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9288 
@:data_memory[224] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[224]'.
@:$$cpiHT_239624_34392 
@:$$cpiST_239624_9288 
@:data_memory[224] 
@:$$cpiHT_239624_34392 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[224]'.
@:$$cpiST_239624_9288 
@:data_memory[224] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[223]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9344 
@:data_memory[223] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[223]'.
@:$$cpiHT_239624_34480 
@:$$cpiST_239624_9344 
@:data_memory[223] 
@:$$cpiHT_239624_34480 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[223]'.
@:$$cpiST_239624_9344 
@:data_memory[223] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[222]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9400 
@:data_memory[222] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[222]'.
@:$$cpiHT_239624_34568 
@:$$cpiST_239624_9400 
@:data_memory[222] 
@:$$cpiHT_239624_34568 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[222]'.
@:$$cpiST_239624_9400 
@:data_memory[222] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[221]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9456 
@:data_memory[221] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[221]'.
@:$$cpiHT_239624_34656 
@:$$cpiST_239624_9456 
@:data_memory[221] 
@:$$cpiHT_239624_34656 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[221]'.
@:$$cpiST_239624_9456 
@:data_memory[221] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[220]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9512 
@:data_memory[220] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[220]'.
@:$$cpiHT_239624_34744 
@:$$cpiST_239624_9512 
@:data_memory[220] 
@:$$cpiHT_239624_34744 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[220]'.
@:$$cpiST_239624_9512 
@:data_memory[220] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[219]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9568 
@:data_memory[219] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[219]'.
@:$$cpiHT_239624_34832 
@:$$cpiST_239624_9568 
@:data_memory[219] 
@:$$cpiHT_239624_34832 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[219]'.
@:$$cpiST_239624_9568 
@:data_memory[219] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[218]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9624 
@:data_memory[218] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[218]'.
@:$$cpiHT_239624_34920 
@:$$cpiST_239624_9624 
@:data_memory[218] 
@:$$cpiHT_239624_34920 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[218]'.
@:$$cpiST_239624_9624 
@:data_memory[218] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[217]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9680 
@:data_memory[217] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[217]'.
@:$$cpiHT_239624_35008 
@:$$cpiST_239624_9680 
@:data_memory[217] 
@:$$cpiHT_239624_35008 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[217]'.
@:$$cpiST_239624_9680 
@:data_memory[217] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[216]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9736 
@:data_memory[216] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[216]'.
@:$$cpiHT_239624_35096 
@:$$cpiST_239624_9736 
@:data_memory[216] 
@:$$cpiHT_239624_35096 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[216]'.
@:$$cpiST_239624_9736 
@:data_memory[216] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[215]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9792 
@:data_memory[215] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[215]'.
@:$$cpiHT_239624_35184 
@:$$cpiST_239624_9792 
@:data_memory[215] 
@:$$cpiHT_239624_35184 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[215]'.
@:$$cpiST_239624_9792 
@:data_memory[215] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[214]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9848 
@:data_memory[214] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[214]'.
@:$$cpiHT_239624_35272 
@:$$cpiST_239624_9848 
@:data_memory[214] 
@:$$cpiHT_239624_35272 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[214]'.
@:$$cpiST_239624_9848 
@:data_memory[214] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[213]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9904 
@:data_memory[213] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[213]'.
@:$$cpiHT_239624_35360 
@:$$cpiST_239624_9904 
@:data_memory[213] 
@:$$cpiHT_239624_35360 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[213]'.
@:$$cpiST_239624_9904 
@:data_memory[213] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[212]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_9960 
@:data_memory[212] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[212]'.
@:$$cpiHT_239624_35448 
@:$$cpiST_239624_9960 
@:data_memory[212] 
@:$$cpiHT_239624_35448 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[212]'.
@:$$cpiST_239624_9960 
@:data_memory[212] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[211]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10016 
@:data_memory[211] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[211]'.
@:$$cpiHT_239624_35536 
@:$$cpiST_239624_10016 
@:data_memory[211] 
@:$$cpiHT_239624_35536 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[211]'.
@:$$cpiST_239624_10016 
@:data_memory[211] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[210]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10072 
@:data_memory[210] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[210]'.
@:$$cpiHT_239624_35624 
@:$$cpiST_239624_10072 
@:data_memory[210] 
@:$$cpiHT_239624_35624 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[210]'.
@:$$cpiST_239624_10072 
@:data_memory[210] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[209]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10128 
@:data_memory[209] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[209]'.
@:$$cpiHT_239624_35712 
@:$$cpiST_239624_10128 
@:data_memory[209] 
@:$$cpiHT_239624_35712 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[209]'.
@:$$cpiST_239624_10128 
@:data_memory[209] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[208]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10184 
@:data_memory[208] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[208]'.
@:$$cpiHT_239624_35800 
@:$$cpiST_239624_10184 
@:data_memory[208] 
@:$$cpiHT_239624_35800 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[208]'.
@:$$cpiST_239624_10184 
@:data_memory[208] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[207]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10240 
@:data_memory[207] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[207]'.
@:$$cpiHT_239624_35888 
@:$$cpiST_239624_10240 
@:data_memory[207] 
@:$$cpiHT_239624_35888 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[207]'.
@:$$cpiST_239624_10240 
@:data_memory[207] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[206]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10296 
@:data_memory[206] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[206]'.
@:$$cpiHT_239624_35976 
@:$$cpiST_239624_10296 
@:data_memory[206] 
@:$$cpiHT_239624_35976 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[206]'.
@:$$cpiST_239624_10296 
@:data_memory[206] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[205]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10352 
@:data_memory[205] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[205]'.
@:$$cpiHT_239624_36064 
@:$$cpiST_239624_10352 
@:data_memory[205] 
@:$$cpiHT_239624_36064 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[205]'.
@:$$cpiST_239624_10352 
@:data_memory[205] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[204]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10408 
@:data_memory[204] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[204]'.
@:$$cpiHT_239624_36152 
@:$$cpiST_239624_10408 
@:data_memory[204] 
@:$$cpiHT_239624_36152 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[204]'.
@:$$cpiST_239624_10408 
@:data_memory[204] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[203]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10464 
@:data_memory[203] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[203]'.
@:$$cpiHT_239624_36240 
@:$$cpiST_239624_10464 
@:data_memory[203] 
@:$$cpiHT_239624_36240 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[203]'.
@:$$cpiST_239624_10464 
@:data_memory[203] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[202]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10520 
@:data_memory[202] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[202]'.
@:$$cpiHT_239624_36328 
@:$$cpiST_239624_10520 
@:data_memory[202] 
@:$$cpiHT_239624_36328 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[202]'.
@:$$cpiST_239624_10520 
@:data_memory[202] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[201]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10576 
@:data_memory[201] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[201]'.
@:$$cpiHT_239624_36416 
@:$$cpiST_239624_10576 
@:data_memory[201] 
@:$$cpiHT_239624_36416 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[201]'.
@:$$cpiST_239624_10576 
@:data_memory[201] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[200]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10632 
@:data_memory[200] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[200]'.
@:$$cpiHT_239624_36504 
@:$$cpiST_239624_10632 
@:data_memory[200] 
@:$$cpiHT_239624_36504 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[200]'.
@:$$cpiST_239624_10632 
@:data_memory[200] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[199]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10688 
@:data_memory[199] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[199]'.
@:$$cpiHT_239624_36592 
@:$$cpiST_239624_10688 
@:data_memory[199] 
@:$$cpiHT_239624_36592 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[199]'.
@:$$cpiST_239624_10688 
@:data_memory[199] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[198]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10744 
@:data_memory[198] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[198]'.
@:$$cpiHT_239624_36680 
@:$$cpiST_239624_10744 
@:data_memory[198] 
@:$$cpiHT_239624_36680 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[198]'.
@:$$cpiST_239624_10744 
@:data_memory[198] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[197]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10800 
@:data_memory[197] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[197]'.
@:$$cpiHT_239624_36768 
@:$$cpiST_239624_10800 
@:data_memory[197] 
@:$$cpiHT_239624_36768 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[197]'.
@:$$cpiST_239624_10800 
@:data_memory[197] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[196]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10856 
@:data_memory[196] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[196]'.
@:$$cpiHT_239624_36856 
@:$$cpiST_239624_10856 
@:data_memory[196] 
@:$$cpiHT_239624_36856 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[196]'.
@:$$cpiST_239624_10856 
@:data_memory[196] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[195]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10912 
@:data_memory[195] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[195]'.
@:$$cpiHT_239624_36944 
@:$$cpiST_239624_10912 
@:data_memory[195] 
@:$$cpiHT_239624_36944 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[195]'.
@:$$cpiST_239624_10912 
@:data_memory[195] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[194]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_10968 
@:data_memory[194] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[194]'.
@:$$cpiHT_239624_37032 
@:$$cpiST_239624_10968 
@:data_memory[194] 
@:$$cpiHT_239624_37032 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[194]'.
@:$$cpiST_239624_10968 
@:data_memory[194] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[193]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11024 
@:data_memory[193] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[193]'.
@:$$cpiHT_239624_37120 
@:$$cpiST_239624_11024 
@:data_memory[193] 
@:$$cpiHT_239624_37120 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[193]'.
@:$$cpiST_239624_11024 
@:data_memory[193] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[192]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11080 
@:data_memory[192] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[192]'.
@:$$cpiHT_239624_37208 
@:$$cpiST_239624_11080 
@:data_memory[192] 
@:$$cpiHT_239624_37208 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[192]'.
@:$$cpiST_239624_11080 
@:data_memory[192] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[191]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11136 
@:data_memory[191] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[191]'.
@:$$cpiHT_239624_37296 
@:$$cpiST_239624_11136 
@:data_memory[191] 
@:$$cpiHT_239624_37296 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[191]'.
@:$$cpiST_239624_11136 
@:data_memory[191] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[190]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11192 
@:data_memory[190] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[190]'.
@:$$cpiHT_239624_37384 
@:$$cpiST_239624_11192 
@:data_memory[190] 
@:$$cpiHT_239624_37384 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[190]'.
@:$$cpiST_239624_11192 
@:data_memory[190] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[189]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11248 
@:data_memory[189] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[189]'.
@:$$cpiHT_239624_37472 
@:$$cpiST_239624_11248 
@:data_memory[189] 
@:$$cpiHT_239624_37472 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[189]'.
@:$$cpiST_239624_11248 
@:data_memory[189] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[188]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11304 
@:data_memory[188] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[188]'.
@:$$cpiHT_239624_37560 
@:$$cpiST_239624_11304 
@:data_memory[188] 
@:$$cpiHT_239624_37560 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[188]'.
@:$$cpiST_239624_11304 
@:data_memory[188] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[187]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11360 
@:data_memory[187] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[187]'.
@:$$cpiHT_239624_37648 
@:$$cpiST_239624_11360 
@:data_memory[187] 
@:$$cpiHT_239624_37648 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[187]'.
@:$$cpiST_239624_11360 
@:data_memory[187] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[186]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11416 
@:data_memory[186] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[186]'.
@:$$cpiHT_239624_37736 
@:$$cpiST_239624_11416 
@:data_memory[186] 
@:$$cpiHT_239624_37736 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[186]'.
@:$$cpiST_239624_11416 
@:data_memory[186] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[185]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11472 
@:data_memory[185] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[185]'.
@:$$cpiHT_239624_37824 
@:$$cpiST_239624_11472 
@:data_memory[185] 
@:$$cpiHT_239624_37824 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[185]'.
@:$$cpiST_239624_11472 
@:data_memory[185] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[184]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11528 
@:data_memory[184] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[184]'.
@:$$cpiHT_239624_37912 
@:$$cpiST_239624_11528 
@:data_memory[184] 
@:$$cpiHT_239624_37912 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[184]'.
@:$$cpiST_239624_11528 
@:data_memory[184] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[183]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11584 
@:data_memory[183] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[183]'.
@:$$cpiHT_239624_38000 
@:$$cpiST_239624_11584 
@:data_memory[183] 
@:$$cpiHT_239624_38000 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[183]'.
@:$$cpiST_239624_11584 
@:data_memory[183] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[182]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11640 
@:data_memory[182] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[182]'.
@:$$cpiHT_239624_38088 
@:$$cpiST_239624_11640 
@:data_memory[182] 
@:$$cpiHT_239624_38088 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[182]'.
@:$$cpiST_239624_11640 
@:data_memory[182] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[181]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11696 
@:data_memory[181] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[181]'.
@:$$cpiHT_239624_38176 
@:$$cpiST_239624_11696 
@:data_memory[181] 
@:$$cpiHT_239624_38176 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[181]'.
@:$$cpiST_239624_11696 
@:data_memory[181] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[180]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11752 
@:data_memory[180] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[180]'.
@:$$cpiHT_239624_38264 
@:$$cpiST_239624_11752 
@:data_memory[180] 
@:$$cpiHT_239624_38264 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[180]'.
@:$$cpiST_239624_11752 
@:data_memory[180] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[179]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11808 
@:data_memory[179] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[179]'.
@:$$cpiHT_239624_38352 
@:$$cpiST_239624_11808 
@:data_memory[179] 
@:$$cpiHT_239624_38352 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[179]'.
@:$$cpiST_239624_11808 
@:data_memory[179] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[178]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11864 
@:data_memory[178] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[178]'.
@:$$cpiHT_239624_38440 
@:$$cpiST_239624_11864 
@:data_memory[178] 
@:$$cpiHT_239624_38440 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[178]'.
@:$$cpiST_239624_11864 
@:data_memory[178] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[177]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11920 
@:data_memory[177] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[177]'.
@:$$cpiHT_239624_38528 
@:$$cpiST_239624_11920 
@:data_memory[177] 
@:$$cpiHT_239624_38528 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[177]'.
@:$$cpiST_239624_11920 
@:data_memory[177] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[176]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_11976 
@:data_memory[176] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[176]'.
@:$$cpiHT_239624_38616 
@:$$cpiST_239624_11976 
@:data_memory[176] 
@:$$cpiHT_239624_38616 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[176]'.
@:$$cpiST_239624_11976 
@:data_memory[176] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[175]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12032 
@:data_memory[175] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[175]'.
@:$$cpiHT_239624_38704 
@:$$cpiST_239624_12032 
@:data_memory[175] 
@:$$cpiHT_239624_38704 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[175]'.
@:$$cpiST_239624_12032 
@:data_memory[175] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[174]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12088 
@:data_memory[174] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[174]'.
@:$$cpiHT_239624_38792 
@:$$cpiST_239624_12088 
@:data_memory[174] 
@:$$cpiHT_239624_38792 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[174]'.
@:$$cpiST_239624_12088 
@:data_memory[174] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[173]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12144 
@:data_memory[173] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[173]'.
@:$$cpiHT_239624_38880 
@:$$cpiST_239624_12144 
@:data_memory[173] 
@:$$cpiHT_239624_38880 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[173]'.
@:$$cpiST_239624_12144 
@:data_memory[173] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[172]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12200 
@:data_memory[172] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[172]'.
@:$$cpiHT_239624_38968 
@:$$cpiST_239624_12200 
@:data_memory[172] 
@:$$cpiHT_239624_38968 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[172]'.
@:$$cpiST_239624_12200 
@:data_memory[172] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[171]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12256 
@:data_memory[171] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[171]'.
@:$$cpiHT_239624_39056 
@:$$cpiST_239624_12256 
@:data_memory[171] 
@:$$cpiHT_239624_39056 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[171]'.
@:$$cpiST_239624_12256 
@:data_memory[171] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[170]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12312 
@:data_memory[170] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[170]'.
@:$$cpiHT_239624_39144 
@:$$cpiST_239624_12312 
@:data_memory[170] 
@:$$cpiHT_239624_39144 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[170]'.
@:$$cpiST_239624_12312 
@:data_memory[170] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[169]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12368 
@:data_memory[169] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[169]'.
@:$$cpiHT_239624_39232 
@:$$cpiST_239624_12368 
@:data_memory[169] 
@:$$cpiHT_239624_39232 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[169]'.
@:$$cpiST_239624_12368 
@:data_memory[169] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[168]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12424 
@:data_memory[168] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[168]'.
@:$$cpiHT_239624_39320 
@:$$cpiST_239624_12424 
@:data_memory[168] 
@:$$cpiHT_239624_39320 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[168]'.
@:$$cpiST_239624_12424 
@:data_memory[168] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[167]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12480 
@:data_memory[167] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[167]'.
@:$$cpiHT_239624_39408 
@:$$cpiST_239624_12480 
@:data_memory[167] 
@:$$cpiHT_239624_39408 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[167]'.
@:$$cpiST_239624_12480 
@:data_memory[167] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[166]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12536 
@:data_memory[166] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[166]'.
@:$$cpiHT_239624_39496 
@:$$cpiST_239624_12536 
@:data_memory[166] 
@:$$cpiHT_239624_39496 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[166]'.
@:$$cpiST_239624_12536 
@:data_memory[166] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[165]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12592 
@:data_memory[165] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[165]'.
@:$$cpiHT_239624_39584 
@:$$cpiST_239624_12592 
@:data_memory[165] 
@:$$cpiHT_239624_39584 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[165]'.
@:$$cpiST_239624_12592 
@:data_memory[165] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[164]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12648 
@:data_memory[164] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[164]'.
@:$$cpiHT_239624_39672 
@:$$cpiST_239624_12648 
@:data_memory[164] 
@:$$cpiHT_239624_39672 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[164]'.
@:$$cpiST_239624_12648 
@:data_memory[164] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[163]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12704 
@:data_memory[163] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[163]'.
@:$$cpiHT_239624_39760 
@:$$cpiST_239624_12704 
@:data_memory[163] 
@:$$cpiHT_239624_39760 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[163]'.
@:$$cpiST_239624_12704 
@:data_memory[163] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[162]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12760 
@:data_memory[162] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[162]'.
@:$$cpiHT_239624_39848 
@:$$cpiST_239624_12760 
@:data_memory[162] 
@:$$cpiHT_239624_39848 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[162]'.
@:$$cpiST_239624_12760 
@:data_memory[162] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[161]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12816 
@:data_memory[161] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[161]'.
@:$$cpiHT_239624_39936 
@:$$cpiST_239624_12816 
@:data_memory[161] 
@:$$cpiHT_239624_39936 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[161]'.
@:$$cpiST_239624_12816 
@:data_memory[161] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[160]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12872 
@:data_memory[160] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[160]'.
@:$$cpiHT_239624_40024 
@:$$cpiST_239624_12872 
@:data_memory[160] 
@:$$cpiHT_239624_40024 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[160]'.
@:$$cpiST_239624_12872 
@:data_memory[160] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[159]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12928 
@:data_memory[159] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[159]'.
@:$$cpiHT_239624_40112 
@:$$cpiST_239624_12928 
@:data_memory[159] 
@:$$cpiHT_239624_40112 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[159]'.
@:$$cpiST_239624_12928 
@:data_memory[159] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[158]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_12984 
@:data_memory[158] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[158]'.
@:$$cpiHT_239624_40200 
@:$$cpiST_239624_12984 
@:data_memory[158] 
@:$$cpiHT_239624_40200 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[158]'.
@:$$cpiST_239624_12984 
@:data_memory[158] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[157]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13040 
@:data_memory[157] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[157]'.
@:$$cpiHT_239624_40288 
@:$$cpiST_239624_13040 
@:data_memory[157] 
@:$$cpiHT_239624_40288 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[157]'.
@:$$cpiST_239624_13040 
@:data_memory[157] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[156]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13096 
@:data_memory[156] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[156]'.
@:$$cpiHT_239624_40376 
@:$$cpiST_239624_13096 
@:data_memory[156] 
@:$$cpiHT_239624_40376 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[156]'.
@:$$cpiST_239624_13096 
@:data_memory[156] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[155]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13152 
@:data_memory[155] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[155]'.
@:$$cpiHT_239624_40464 
@:$$cpiST_239624_13152 
@:data_memory[155] 
@:$$cpiHT_239624_40464 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[155]'.
@:$$cpiST_239624_13152 
@:data_memory[155] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[154]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13208 
@:data_memory[154] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[154]'.
@:$$cpiHT_239624_40552 
@:$$cpiST_239624_13208 
@:data_memory[154] 
@:$$cpiHT_239624_40552 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[154]'.
@:$$cpiST_239624_13208 
@:data_memory[154] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[153]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13264 
@:data_memory[153] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[153]'.
@:$$cpiHT_239624_40640 
@:$$cpiST_239624_13264 
@:data_memory[153] 
@:$$cpiHT_239624_40640 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[153]'.
@:$$cpiST_239624_13264 
@:data_memory[153] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[152]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13320 
@:data_memory[152] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[152]'.
@:$$cpiHT_239624_40728 
@:$$cpiST_239624_13320 
@:data_memory[152] 
@:$$cpiHT_239624_40728 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[152]'.
@:$$cpiST_239624_13320 
@:data_memory[152] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[151]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13376 
@:data_memory[151] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[151]'.
@:$$cpiHT_239624_40816 
@:$$cpiST_239624_13376 
@:data_memory[151] 
@:$$cpiHT_239624_40816 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[151]'.
@:$$cpiST_239624_13376 
@:data_memory[151] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[150]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13432 
@:data_memory[150] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[150]'.
@:$$cpiHT_239624_40904 
@:$$cpiST_239624_13432 
@:data_memory[150] 
@:$$cpiHT_239624_40904 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[150]'.
@:$$cpiST_239624_13432 
@:data_memory[150] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[149]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13488 
@:data_memory[149] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[149]'.
@:$$cpiHT_239624_40992 
@:$$cpiST_239624_13488 
@:data_memory[149] 
@:$$cpiHT_239624_40992 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[149]'.
@:$$cpiST_239624_13488 
@:data_memory[149] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[148]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13544 
@:data_memory[148] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[148]'.
@:$$cpiHT_239624_41080 
@:$$cpiST_239624_13544 
@:data_memory[148] 
@:$$cpiHT_239624_41080 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[148]'.
@:$$cpiST_239624_13544 
@:data_memory[148] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[147]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13600 
@:data_memory[147] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[147]'.
@:$$cpiHT_239624_41168 
@:$$cpiST_239624_13600 
@:data_memory[147] 
@:$$cpiHT_239624_41168 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[147]'.
@:$$cpiST_239624_13600 
@:data_memory[147] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[146]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13656 
@:data_memory[146] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[146]'.
@:$$cpiHT_239624_41256 
@:$$cpiST_239624_13656 
@:data_memory[146] 
@:$$cpiHT_239624_41256 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[146]'.
@:$$cpiST_239624_13656 
@:data_memory[146] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[145]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13712 
@:data_memory[145] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[145]'.
@:$$cpiHT_239624_41344 
@:$$cpiST_239624_13712 
@:data_memory[145] 
@:$$cpiHT_239624_41344 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[145]'.
@:$$cpiST_239624_13712 
@:data_memory[145] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[144]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13768 
@:data_memory[144] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[144]'.
@:$$cpiHT_239624_41432 
@:$$cpiST_239624_13768 
@:data_memory[144] 
@:$$cpiHT_239624_41432 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[144]'.
@:$$cpiST_239624_13768 
@:data_memory[144] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[143]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13824 
@:data_memory[143] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[143]'.
@:$$cpiHT_239624_41520 
@:$$cpiST_239624_13824 
@:data_memory[143] 
@:$$cpiHT_239624_41520 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[143]'.
@:$$cpiST_239624_13824 
@:data_memory[143] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[142]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13880 
@:data_memory[142] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[142]'.
@:$$cpiHT_239624_41608 
@:$$cpiST_239624_13880 
@:data_memory[142] 
@:$$cpiHT_239624_41608 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[142]'.
@:$$cpiST_239624_13880 
@:data_memory[142] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[141]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13936 
@:data_memory[141] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[141]'.
@:$$cpiHT_239624_41696 
@:$$cpiST_239624_13936 
@:data_memory[141] 
@:$$cpiHT_239624_41696 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[141]'.
@:$$cpiST_239624_13936 
@:data_memory[141] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[140]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_13992 
@:data_memory[140] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[140]'.
@:$$cpiHT_239624_41784 
@:$$cpiST_239624_13992 
@:data_memory[140] 
@:$$cpiHT_239624_41784 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[140]'.
@:$$cpiST_239624_13992 
@:data_memory[140] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[139]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14048 
@:data_memory[139] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[139]'.
@:$$cpiHT_239624_41872 
@:$$cpiST_239624_14048 
@:data_memory[139] 
@:$$cpiHT_239624_41872 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[139]'.
@:$$cpiST_239624_14048 
@:data_memory[139] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[138]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14104 
@:data_memory[138] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[138]'.
@:$$cpiHT_239624_41960 
@:$$cpiST_239624_14104 
@:data_memory[138] 
@:$$cpiHT_239624_41960 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[138]'.
@:$$cpiST_239624_14104 
@:data_memory[138] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[137]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14160 
@:data_memory[137] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[137]'.
@:$$cpiHT_239624_42048 
@:$$cpiST_239624_14160 
@:data_memory[137] 
@:$$cpiHT_239624_42048 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[137]'.
@:$$cpiST_239624_14160 
@:data_memory[137] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[136]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14216 
@:data_memory[136] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[136]'.
@:$$cpiHT_239624_42136 
@:$$cpiST_239624_14216 
@:data_memory[136] 
@:$$cpiHT_239624_42136 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[136]'.
@:$$cpiST_239624_14216 
@:data_memory[136] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[135]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14272 
@:data_memory[135] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[135]'.
@:$$cpiHT_239624_42224 
@:$$cpiST_239624_14272 
@:data_memory[135] 
@:$$cpiHT_239624_42224 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[135]'.
@:$$cpiST_239624_14272 
@:data_memory[135] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[134]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14328 
@:data_memory[134] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[134]'.
@:$$cpiHT_239624_42312 
@:$$cpiST_239624_14328 
@:data_memory[134] 
@:$$cpiHT_239624_42312 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[134]'.
@:$$cpiST_239624_14328 
@:data_memory[134] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[133]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14384 
@:data_memory[133] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[133]'.
@:$$cpiHT_239624_42400 
@:$$cpiST_239624_14384 
@:data_memory[133] 
@:$$cpiHT_239624_42400 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[133]'.
@:$$cpiST_239624_14384 
@:data_memory[133] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[132]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14440 
@:data_memory[132] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[132]'.
@:$$cpiHT_239624_42488 
@:$$cpiST_239624_14440 
@:data_memory[132] 
@:$$cpiHT_239624_42488 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[132]'.
@:$$cpiST_239624_14440 
@:data_memory[132] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[131]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14496 
@:data_memory[131] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[131]'.
@:$$cpiHT_239624_42576 
@:$$cpiST_239624_14496 
@:data_memory[131] 
@:$$cpiHT_239624_42576 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[131]'.
@:$$cpiST_239624_14496 
@:data_memory[131] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[130]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14552 
@:data_memory[130] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[130]'.
@:$$cpiHT_239624_42664 
@:$$cpiST_239624_14552 
@:data_memory[130] 
@:$$cpiHT_239624_42664 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[130]'.
@:$$cpiST_239624_14552 
@:data_memory[130] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[129]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14608 
@:data_memory[129] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[129]'.
@:$$cpiHT_239624_42752 
@:$$cpiST_239624_14608 
@:data_memory[129] 
@:$$cpiHT_239624_42752 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[129]'.
@:$$cpiST_239624_14608 
@:data_memory[129] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[128]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14664 
@:data_memory[128] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[128]'.
@:$$cpiHT_239624_42840 
@:$$cpiST_239624_14664 
@:data_memory[128] 
@:$$cpiHT_239624_42840 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[128]'.
@:$$cpiST_239624_14664 
@:data_memory[128] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[127]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14720 
@:data_memory[127] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[127]'.
@:$$cpiHT_239624_42928 
@:$$cpiST_239624_14720 
@:data_memory[127] 
@:$$cpiHT_239624_42928 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[127]'.
@:$$cpiST_239624_14720 
@:data_memory[127] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[126]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14776 
@:data_memory[126] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[126]'.
@:$$cpiHT_239624_43016 
@:$$cpiST_239624_14776 
@:data_memory[126] 
@:$$cpiHT_239624_43016 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[126]'.
@:$$cpiST_239624_14776 
@:data_memory[126] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[125]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14832 
@:data_memory[125] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[125]'.
@:$$cpiHT_239624_43104 
@:$$cpiST_239624_14832 
@:data_memory[125] 
@:$$cpiHT_239624_43104 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[125]'.
@:$$cpiST_239624_14832 
@:data_memory[125] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[124]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14888 
@:data_memory[124] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[124]'.
@:$$cpiHT_239624_43192 
@:$$cpiST_239624_14888 
@:data_memory[124] 
@:$$cpiHT_239624_43192 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[124]'.
@:$$cpiST_239624_14888 
@:data_memory[124] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[123]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_14944 
@:data_memory[123] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[123]'.
@:$$cpiHT_239624_43280 
@:$$cpiST_239624_14944 
@:data_memory[123] 
@:$$cpiHT_239624_43280 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[123]'.
@:$$cpiST_239624_14944 
@:data_memory[123] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[122]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15000 
@:data_memory[122] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[122]'.
@:$$cpiHT_239624_43368 
@:$$cpiST_239624_15000 
@:data_memory[122] 
@:$$cpiHT_239624_43368 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[122]'.
@:$$cpiST_239624_15000 
@:data_memory[122] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[121]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15056 
@:data_memory[121] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[121]'.
@:$$cpiHT_239624_43456 
@:$$cpiST_239624_15056 
@:data_memory[121] 
@:$$cpiHT_239624_43456 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[121]'.
@:$$cpiST_239624_15056 
@:data_memory[121] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[120]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15112 
@:data_memory[120] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[120]'.
@:$$cpiHT_239624_43544 
@:$$cpiST_239624_15112 
@:data_memory[120] 
@:$$cpiHT_239624_43544 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[120]'.
@:$$cpiST_239624_15112 
@:data_memory[120] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[119]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15168 
@:data_memory[119] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[119]'.
@:$$cpiHT_239624_43632 
@:$$cpiST_239624_15168 
@:data_memory[119] 
@:$$cpiHT_239624_43632 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[119]'.
@:$$cpiST_239624_15168 
@:data_memory[119] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[118]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15224 
@:data_memory[118] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[118]'.
@:$$cpiHT_239624_43720 
@:$$cpiST_239624_15224 
@:data_memory[118] 
@:$$cpiHT_239624_43720 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[118]'.
@:$$cpiST_239624_15224 
@:data_memory[118] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[117]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15280 
@:data_memory[117] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[117]'.
@:$$cpiHT_239624_43808 
@:$$cpiST_239624_15280 
@:data_memory[117] 
@:$$cpiHT_239624_43808 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[117]'.
@:$$cpiST_239624_15280 
@:data_memory[117] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[116]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15336 
@:data_memory[116] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[116]'.
@:$$cpiHT_239624_43896 
@:$$cpiST_239624_15336 
@:data_memory[116] 
@:$$cpiHT_239624_43896 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[116]'.
@:$$cpiST_239624_15336 
@:data_memory[116] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[115]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15392 
@:data_memory[115] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[115]'.
@:$$cpiHT_239624_43984 
@:$$cpiST_239624_15392 
@:data_memory[115] 
@:$$cpiHT_239624_43984 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[115]'.
@:$$cpiST_239624_15392 
@:data_memory[115] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[114]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15448 
@:data_memory[114] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[114]'.
@:$$cpiHT_239624_44072 
@:$$cpiST_239624_15448 
@:data_memory[114] 
@:$$cpiHT_239624_44072 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[114]'.
@:$$cpiST_239624_15448 
@:data_memory[114] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[113]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15504 
@:data_memory[113] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[113]'.
@:$$cpiHT_239624_44160 
@:$$cpiST_239624_15504 
@:data_memory[113] 
@:$$cpiHT_239624_44160 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[113]'.
@:$$cpiST_239624_15504 
@:data_memory[113] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[112]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15560 
@:data_memory[112] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[112]'.
@:$$cpiHT_239624_44248 
@:$$cpiST_239624_15560 
@:data_memory[112] 
@:$$cpiHT_239624_44248 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[112]'.
@:$$cpiST_239624_15560 
@:data_memory[112] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[111]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15616 
@:data_memory[111] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[111]'.
@:$$cpiHT_239624_44336 
@:$$cpiST_239624_15616 
@:data_memory[111] 
@:$$cpiHT_239624_44336 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[111]'.
@:$$cpiST_239624_15616 
@:data_memory[111] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[110]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15672 
@:data_memory[110] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[110]'.
@:$$cpiHT_239624_44424 
@:$$cpiST_239624_15672 
@:data_memory[110] 
@:$$cpiHT_239624_44424 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[110]'.
@:$$cpiST_239624_15672 
@:data_memory[110] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[109]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15728 
@:data_memory[109] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[109]'.
@:$$cpiHT_239624_44512 
@:$$cpiST_239624_15728 
@:data_memory[109] 
@:$$cpiHT_239624_44512 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[109]'.
@:$$cpiST_239624_15728 
@:data_memory[109] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[108]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15784 
@:data_memory[108] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[108]'.
@:$$cpiHT_239624_44600 
@:$$cpiST_239624_15784 
@:data_memory[108] 
@:$$cpiHT_239624_44600 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[108]'.
@:$$cpiST_239624_15784 
@:data_memory[108] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[107]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15840 
@:data_memory[107] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[107]'.
@:$$cpiHT_239624_44688 
@:$$cpiST_239624_15840 
@:data_memory[107] 
@:$$cpiHT_239624_44688 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[107]'.
@:$$cpiST_239624_15840 
@:data_memory[107] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[106]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15896 
@:data_memory[106] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[106]'.
@:$$cpiHT_239624_44776 
@:$$cpiST_239624_15896 
@:data_memory[106] 
@:$$cpiHT_239624_44776 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[106]'.
@:$$cpiST_239624_15896 
@:data_memory[106] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[105]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_15952 
@:data_memory[105] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[105]'.
@:$$cpiHT_239624_44864 
@:$$cpiST_239624_15952 
@:data_memory[105] 
@:$$cpiHT_239624_44864 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[105]'.
@:$$cpiST_239624_15952 
@:data_memory[105] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[104]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16008 
@:data_memory[104] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[104]'.
@:$$cpiHT_239624_44952 
@:$$cpiST_239624_16008 
@:data_memory[104] 
@:$$cpiHT_239624_44952 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[104]'.
@:$$cpiST_239624_16008 
@:data_memory[104] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[103]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16064 
@:data_memory[103] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[103]'.
@:$$cpiHT_239624_45040 
@:$$cpiST_239624_16064 
@:data_memory[103] 
@:$$cpiHT_239624_45040 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[103]'.
@:$$cpiST_239624_16064 
@:data_memory[103] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[102]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16120 
@:data_memory[102] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[102]'.
@:$$cpiHT_239624_45128 
@:$$cpiST_239624_16120 
@:data_memory[102] 
@:$$cpiHT_239624_45128 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[102]'.
@:$$cpiST_239624_16120 
@:data_memory[102] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[101]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16176 
@:data_memory[101] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[101]'.
@:$$cpiHT_239624_45216 
@:$$cpiST_239624_16176 
@:data_memory[101] 
@:$$cpiHT_239624_45216 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[101]'.
@:$$cpiST_239624_16176 
@:data_memory[101] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[100]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16232 
@:data_memory[100] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[100]'.
@:$$cpiHT_239624_45304 
@:$$cpiST_239624_16232 
@:data_memory[100] 
@:$$cpiHT_239624_45304 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[100]'.
@:$$cpiST_239624_16232 
@:data_memory[100] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[99]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16288 
@:data_memory[99] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[99]'.
@:$$cpiHT_239624_45392 
@:$$cpiST_239624_16288 
@:data_memory[99] 
@:$$cpiHT_239624_45392 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[99]'.
@:$$cpiST_239624_16288 
@:data_memory[99] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[98]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16344 
@:data_memory[98] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[98]'.
@:$$cpiHT_239624_45480 
@:$$cpiST_239624_16344 
@:data_memory[98] 
@:$$cpiHT_239624_45480 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[98]'.
@:$$cpiST_239624_16344 
@:data_memory[98] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[97]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16400 
@:data_memory[97] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[97]'.
@:$$cpiHT_239624_45568 
@:$$cpiST_239624_16400 
@:data_memory[97] 
@:$$cpiHT_239624_45568 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[97]'.
@:$$cpiST_239624_16400 
@:data_memory[97] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[96]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16456 
@:data_memory[96] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[96]'.
@:$$cpiHT_239624_45656 
@:$$cpiST_239624_16456 
@:data_memory[96] 
@:$$cpiHT_239624_45656 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[96]'.
@:$$cpiST_239624_16456 
@:data_memory[96] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[95]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16512 
@:data_memory[95] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[95]'.
@:$$cpiHT_239624_45744 
@:$$cpiST_239624_16512 
@:data_memory[95] 
@:$$cpiHT_239624_45744 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[95]'.
@:$$cpiST_239624_16512 
@:data_memory[95] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[94]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16568 
@:data_memory[94] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[94]'.
@:$$cpiHT_239624_45832 
@:$$cpiST_239624_16568 
@:data_memory[94] 
@:$$cpiHT_239624_45832 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[94]'.
@:$$cpiST_239624_16568 
@:data_memory[94] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[93]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16624 
@:data_memory[93] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[93]'.
@:$$cpiHT_239624_45920 
@:$$cpiST_239624_16624 
@:data_memory[93] 
@:$$cpiHT_239624_45920 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[93]'.
@:$$cpiST_239624_16624 
@:data_memory[93] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[92]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16680 
@:data_memory[92] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[92]'.
@:$$cpiHT_239624_46008 
@:$$cpiST_239624_16680 
@:data_memory[92] 
@:$$cpiHT_239624_46008 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[92]'.
@:$$cpiST_239624_16680 
@:data_memory[92] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[91]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16736 
@:data_memory[91] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[91]'.
@:$$cpiHT_239624_46096 
@:$$cpiST_239624_16736 
@:data_memory[91] 
@:$$cpiHT_239624_46096 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[91]'.
@:$$cpiST_239624_16736 
@:data_memory[91] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[90]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16792 
@:data_memory[90] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[90]'.
@:$$cpiHT_239624_46184 
@:$$cpiST_239624_16792 
@:data_memory[90] 
@:$$cpiHT_239624_46184 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[90]'.
@:$$cpiST_239624_16792 
@:data_memory[90] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[89]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16848 
@:data_memory[89] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[89]'.
@:$$cpiHT_239624_46272 
@:$$cpiST_239624_16848 
@:data_memory[89] 
@:$$cpiHT_239624_46272 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[89]'.
@:$$cpiST_239624_16848 
@:data_memory[89] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[88]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16904 
@:data_memory[88] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[88]'.
@:$$cpiHT_239624_46360 
@:$$cpiST_239624_16904 
@:data_memory[88] 
@:$$cpiHT_239624_46360 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[88]'.
@:$$cpiST_239624_16904 
@:data_memory[88] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[87]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_16960 
@:data_memory[87] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[87]'.
@:$$cpiHT_239624_46448 
@:$$cpiST_239624_16960 
@:data_memory[87] 
@:$$cpiHT_239624_46448 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[87]'.
@:$$cpiST_239624_16960 
@:data_memory[87] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[86]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17016 
@:data_memory[86] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[86]'.
@:$$cpiHT_239624_46536 
@:$$cpiST_239624_17016 
@:data_memory[86] 
@:$$cpiHT_239624_46536 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[86]'.
@:$$cpiST_239624_17016 
@:data_memory[86] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[85]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17072 
@:data_memory[85] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[85]'.
@:$$cpiHT_239624_46624 
@:$$cpiST_239624_17072 
@:data_memory[85] 
@:$$cpiHT_239624_46624 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[85]'.
@:$$cpiST_239624_17072 
@:data_memory[85] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[84]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17128 
@:data_memory[84] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[84]'.
@:$$cpiHT_239624_46712 
@:$$cpiST_239624_17128 
@:data_memory[84] 
@:$$cpiHT_239624_46712 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[84]'.
@:$$cpiST_239624_17128 
@:data_memory[84] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[83]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17184 
@:data_memory[83] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[83]'.
@:$$cpiHT_239624_46800 
@:$$cpiST_239624_17184 
@:data_memory[83] 
@:$$cpiHT_239624_46800 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[83]'.
@:$$cpiST_239624_17184 
@:data_memory[83] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[82]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17240 
@:data_memory[82] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[82]'.
@:$$cpiHT_239624_46888 
@:$$cpiST_239624_17240 
@:data_memory[82] 
@:$$cpiHT_239624_46888 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[82]'.
@:$$cpiST_239624_17240 
@:data_memory[82] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[81]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17296 
@:data_memory[81] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[81]'.
@:$$cpiHT_239624_46976 
@:$$cpiST_239624_17296 
@:data_memory[81] 
@:$$cpiHT_239624_46976 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[81]'.
@:$$cpiST_239624_17296 
@:data_memory[81] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[80]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17352 
@:data_memory[80] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[80]'.
@:$$cpiHT_239624_47064 
@:$$cpiST_239624_17352 
@:data_memory[80] 
@:$$cpiHT_239624_47064 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[80]'.
@:$$cpiST_239624_17352 
@:data_memory[80] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[79]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17408 
@:data_memory[79] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[79]'.
@:$$cpiHT_239624_47152 
@:$$cpiST_239624_17408 
@:data_memory[79] 
@:$$cpiHT_239624_47152 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[79]'.
@:$$cpiST_239624_17408 
@:data_memory[79] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[78]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17464 
@:data_memory[78] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[78]'.
@:$$cpiHT_239624_47240 
@:$$cpiST_239624_17464 
@:data_memory[78] 
@:$$cpiHT_239624_47240 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[78]'.
@:$$cpiST_239624_17464 
@:data_memory[78] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[77]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17520 
@:data_memory[77] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[77]'.
@:$$cpiHT_239624_47328 
@:$$cpiST_239624_17520 
@:data_memory[77] 
@:$$cpiHT_239624_47328 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[77]'.
@:$$cpiST_239624_17520 
@:data_memory[77] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[76]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17576 
@:data_memory[76] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[76]'.
@:$$cpiHT_239624_47416 
@:$$cpiST_239624_17576 
@:data_memory[76] 
@:$$cpiHT_239624_47416 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[76]'.
@:$$cpiST_239624_17576 
@:data_memory[76] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[75]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17632 
@:data_memory[75] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[75]'.
@:$$cpiHT_239624_47504 
@:$$cpiST_239624_17632 
@:data_memory[75] 
@:$$cpiHT_239624_47504 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[75]'.
@:$$cpiST_239624_17632 
@:data_memory[75] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[74]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17688 
@:data_memory[74] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[74]'.
@:$$cpiHT_239624_47592 
@:$$cpiST_239624_17688 
@:data_memory[74] 
@:$$cpiHT_239624_47592 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[74]'.
@:$$cpiST_239624_17688 
@:data_memory[74] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[73]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17744 
@:data_memory[73] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[73]'.
@:$$cpiHT_239624_47680 
@:$$cpiST_239624_17744 
@:data_memory[73] 
@:$$cpiHT_239624_47680 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[73]'.
@:$$cpiST_239624_17744 
@:data_memory[73] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[72]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17800 
@:data_memory[72] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[72]'.
@:$$cpiHT_239624_47768 
@:$$cpiST_239624_17800 
@:data_memory[72] 
@:$$cpiHT_239624_47768 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[72]'.
@:$$cpiST_239624_17800 
@:data_memory[72] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[71]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17856 
@:data_memory[71] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[71]'.
@:$$cpiHT_239624_47856 
@:$$cpiST_239624_17856 
@:data_memory[71] 
@:$$cpiHT_239624_47856 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[71]'.
@:$$cpiST_239624_17856 
@:data_memory[71] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[70]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17912 
@:data_memory[70] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[70]'.
@:$$cpiHT_239624_47944 
@:$$cpiST_239624_17912 
@:data_memory[70] 
@:$$cpiHT_239624_47944 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[70]'.
@:$$cpiST_239624_17912 
@:data_memory[70] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[69]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_17968 
@:data_memory[69] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[69]'.
@:$$cpiHT_239624_48032 
@:$$cpiST_239624_17968 
@:data_memory[69] 
@:$$cpiHT_239624_48032 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[69]'.
@:$$cpiST_239624_17968 
@:data_memory[69] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[68]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18024 
@:data_memory[68] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[68]'.
@:$$cpiHT_239624_48120 
@:$$cpiST_239624_18024 
@:data_memory[68] 
@:$$cpiHT_239624_48120 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[68]'.
@:$$cpiST_239624_18024 
@:data_memory[68] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[67]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18080 
@:data_memory[67] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[67]'.
@:$$cpiHT_239624_48208 
@:$$cpiST_239624_18080 
@:data_memory[67] 
@:$$cpiHT_239624_48208 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[67]'.
@:$$cpiST_239624_18080 
@:data_memory[67] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[66]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18136 
@:data_memory[66] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[66]'.
@:$$cpiHT_239624_48296 
@:$$cpiST_239624_18136 
@:data_memory[66] 
@:$$cpiHT_239624_48296 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[66]'.
@:$$cpiST_239624_18136 
@:data_memory[66] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[65]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18192 
@:data_memory[65] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[65]'.
@:$$cpiHT_239624_48384 
@:$$cpiST_239624_18192 
@:data_memory[65] 
@:$$cpiHT_239624_48384 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[65]'.
@:$$cpiST_239624_18192 
@:data_memory[65] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[64]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18248 
@:data_memory[64] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[64]'.
@:$$cpiHT_239624_48472 
@:$$cpiST_239624_18248 
@:data_memory[64] 
@:$$cpiHT_239624_48472 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[64]'.
@:$$cpiST_239624_18248 
@:data_memory[64] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[63]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18304 
@:data_memory[63] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[63]'.
@:$$cpiHT_239624_48560 
@:$$cpiST_239624_18304 
@:data_memory[63] 
@:$$cpiHT_239624_48560 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[63]'.
@:$$cpiST_239624_18304 
@:data_memory[63] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[62]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18360 
@:data_memory[62] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[62]'.
@:$$cpiHT_239624_48648 
@:$$cpiST_239624_18360 
@:data_memory[62] 
@:$$cpiHT_239624_48648 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[62]'.
@:$$cpiST_239624_18360 
@:data_memory[62] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[61]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18416 
@:data_memory[61] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[61]'.
@:$$cpiHT_239624_48736 
@:$$cpiST_239624_18416 
@:data_memory[61] 
@:$$cpiHT_239624_48736 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[61]'.
@:$$cpiST_239624_18416 
@:data_memory[61] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[60]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18472 
@:data_memory[60] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[60]'.
@:$$cpiHT_239624_48824 
@:$$cpiST_239624_18472 
@:data_memory[60] 
@:$$cpiHT_239624_48824 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[60]'.
@:$$cpiST_239624_18472 
@:data_memory[60] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[59]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18528 
@:data_memory[59] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[59]'.
@:$$cpiHT_239624_48912 
@:$$cpiST_239624_18528 
@:data_memory[59] 
@:$$cpiHT_239624_48912 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[59]'.
@:$$cpiST_239624_18528 
@:data_memory[59] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[58]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18584 
@:data_memory[58] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[58]'.
@:$$cpiHT_239624_49000 
@:$$cpiST_239624_18584 
@:data_memory[58] 
@:$$cpiHT_239624_49000 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[58]'.
@:$$cpiST_239624_18584 
@:data_memory[58] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[57]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18640 
@:data_memory[57] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[57]'.
@:$$cpiHT_239624_49088 
@:$$cpiST_239624_18640 
@:data_memory[57] 
@:$$cpiHT_239624_49088 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[57]'.
@:$$cpiST_239624_18640 
@:data_memory[57] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[56]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18696 
@:data_memory[56] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[56]'.
@:$$cpiHT_239624_49176 
@:$$cpiST_239624_18696 
@:data_memory[56] 
@:$$cpiHT_239624_49176 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[56]'.
@:$$cpiST_239624_18696 
@:data_memory[56] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[55]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18752 
@:data_memory[55] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[55]'.
@:$$cpiHT_239624_49264 
@:$$cpiST_239624_18752 
@:data_memory[55] 
@:$$cpiHT_239624_49264 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[55]'.
@:$$cpiST_239624_18752 
@:data_memory[55] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[54]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18808 
@:data_memory[54] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[54]'.
@:$$cpiHT_239624_49352 
@:$$cpiST_239624_18808 
@:data_memory[54] 
@:$$cpiHT_239624_49352 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[54]'.
@:$$cpiST_239624_18808 
@:data_memory[54] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[53]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18864 
@:data_memory[53] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[53]'.
@:$$cpiHT_239624_49440 
@:$$cpiST_239624_18864 
@:data_memory[53] 
@:$$cpiHT_239624_49440 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[53]'.
@:$$cpiST_239624_18864 
@:data_memory[53] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[52]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18920 
@:data_memory[52] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[52]'.
@:$$cpiHT_239624_49528 
@:$$cpiST_239624_18920 
@:data_memory[52] 
@:$$cpiHT_239624_49528 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[52]'.
@:$$cpiST_239624_18920 
@:data_memory[52] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[51]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_18976 
@:data_memory[51] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[51]'.
@:$$cpiHT_239624_49616 
@:$$cpiST_239624_18976 
@:data_memory[51] 
@:$$cpiHT_239624_49616 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[51]'.
@:$$cpiST_239624_18976 
@:data_memory[51] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[50]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19032 
@:data_memory[50] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[50]'.
@:$$cpiHT_239624_49704 
@:$$cpiST_239624_19032 
@:data_memory[50] 
@:$$cpiHT_239624_49704 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[50]'.
@:$$cpiST_239624_19032 
@:data_memory[50] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[49]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19088 
@:data_memory[49] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[49]'.
@:$$cpiHT_239624_49792 
@:$$cpiST_239624_19088 
@:data_memory[49] 
@:$$cpiHT_239624_49792 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[49]'.
@:$$cpiST_239624_19088 
@:data_memory[49] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[48]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19144 
@:data_memory[48] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[48]'.
@:$$cpiHT_239624_49880 
@:$$cpiST_239624_19144 
@:data_memory[48] 
@:$$cpiHT_239624_49880 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[48]'.
@:$$cpiST_239624_19144 
@:data_memory[48] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[47]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19200 
@:data_memory[47] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[47]'.
@:$$cpiHT_239624_49968 
@:$$cpiST_239624_19200 
@:data_memory[47] 
@:$$cpiHT_239624_49968 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[47]'.
@:$$cpiST_239624_19200 
@:data_memory[47] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[46]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19256 
@:data_memory[46] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[46]'.
@:$$cpiHT_239624_50056 
@:$$cpiST_239624_19256 
@:data_memory[46] 
@:$$cpiHT_239624_50056 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[46]'.
@:$$cpiST_239624_19256 
@:data_memory[46] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[45]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19312 
@:data_memory[45] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[45]'.
@:$$cpiHT_239624_50144 
@:$$cpiST_239624_19312 
@:data_memory[45] 
@:$$cpiHT_239624_50144 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[45]'.
@:$$cpiST_239624_19312 
@:data_memory[45] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[44]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19368 
@:data_memory[44] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[44]'.
@:$$cpiHT_239624_50232 
@:$$cpiST_239624_19368 
@:data_memory[44] 
@:$$cpiHT_239624_50232 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[44]'.
@:$$cpiST_239624_19368 
@:data_memory[44] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[43]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19424 
@:data_memory[43] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[43]'.
@:$$cpiHT_239624_50320 
@:$$cpiST_239624_19424 
@:data_memory[43] 
@:$$cpiHT_239624_50320 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[43]'.
@:$$cpiST_239624_19424 
@:data_memory[43] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[42]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19480 
@:data_memory[42] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[42]'.
@:$$cpiHT_239624_50408 
@:$$cpiST_239624_19480 
@:data_memory[42] 
@:$$cpiHT_239624_50408 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[42]'.
@:$$cpiST_239624_19480 
@:data_memory[42] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[41]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19536 
@:data_memory[41] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[41]'.
@:$$cpiHT_239624_50496 
@:$$cpiST_239624_19536 
@:data_memory[41] 
@:$$cpiHT_239624_50496 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[41]'.
@:$$cpiST_239624_19536 
@:data_memory[41] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[40]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19592 
@:data_memory[40] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[40]'.
@:$$cpiHT_239624_50584 
@:$$cpiST_239624_19592 
@:data_memory[40] 
@:$$cpiHT_239624_50584 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[40]'.
@:$$cpiST_239624_19592 
@:data_memory[40] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[39]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19648 
@:data_memory[39] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[39]'.
@:$$cpiHT_239624_50672 
@:$$cpiST_239624_19648 
@:data_memory[39] 
@:$$cpiHT_239624_50672 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[39]'.
@:$$cpiST_239624_19648 
@:data_memory[39] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[38]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19704 
@:data_memory[38] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[38]'.
@:$$cpiHT_239624_50760 
@:$$cpiST_239624_19704 
@:data_memory[38] 
@:$$cpiHT_239624_50760 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[38]'.
@:$$cpiST_239624_19704 
@:data_memory[38] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[37]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19760 
@:data_memory[37] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[37]'.
@:$$cpiHT_239624_50848 
@:$$cpiST_239624_19760 
@:data_memory[37] 
@:$$cpiHT_239624_50848 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[37]'.
@:$$cpiST_239624_19760 
@:data_memory[37] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[36]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19816 
@:data_memory[36] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[36]'.
@:$$cpiHT_239624_50936 
@:$$cpiST_239624_19816 
@:data_memory[36] 
@:$$cpiHT_239624_50936 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[36]'.
@:$$cpiST_239624_19816 
@:data_memory[36] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[35]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19872 
@:data_memory[35] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[35]'.
@:$$cpiHT_239624_51024 
@:$$cpiST_239624_19872 
@:data_memory[35] 
@:$$cpiHT_239624_51024 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[35]'.
@:$$cpiST_239624_19872 
@:data_memory[35] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[34]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19928 
@:data_memory[34] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[34]'.
@:$$cpiHT_239624_51112 
@:$$cpiST_239624_19928 
@:data_memory[34] 
@:$$cpiHT_239624_51112 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[34]'.
@:$$cpiST_239624_19928 
@:data_memory[34] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[33]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_19984 
@:data_memory[33] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[33]'.
@:$$cpiHT_239624_51200 
@:$$cpiST_239624_19984 
@:data_memory[33] 
@:$$cpiHT_239624_51200 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[33]'.
@:$$cpiST_239624_19984 
@:data_memory[33] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[32]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20040 
@:data_memory[32] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[32]'.
@:$$cpiHT_239624_51288 
@:$$cpiST_239624_20040 
@:data_memory[32] 
@:$$cpiHT_239624_51288 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[32]'.
@:$$cpiST_239624_20040 
@:data_memory[32] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[31]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20096 
@:data_memory[31] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[31]'.
@:$$cpiHT_239624_51376 
@:$$cpiST_239624_20096 
@:data_memory[31] 
@:$$cpiHT_239624_51376 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[31]'.
@:$$cpiST_239624_20096 
@:data_memory[31] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[30]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20152 
@:data_memory[30] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[30]'.
@:$$cpiHT_239624_51464 
@:$$cpiST_239624_20152 
@:data_memory[30] 
@:$$cpiHT_239624_51464 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[30]'.
@:$$cpiST_239624_20152 
@:data_memory[30] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[29]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20208 
@:data_memory[29] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[29]'.
@:$$cpiHT_239624_51552 
@:$$cpiST_239624_20208 
@:data_memory[29] 
@:$$cpiHT_239624_51552 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[29]'.
@:$$cpiST_239624_20208 
@:data_memory[29] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[28]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20264 
@:data_memory[28] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[28]'.
@:$$cpiHT_239624_51640 
@:$$cpiST_239624_20264 
@:data_memory[28] 
@:$$cpiHT_239624_51640 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[28]'.
@:$$cpiST_239624_20264 
@:data_memory[28] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[27]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20320 
@:data_memory[27] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[27]'.
@:$$cpiHT_239624_51728 
@:$$cpiST_239624_20320 
@:data_memory[27] 
@:$$cpiHT_239624_51728 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[27]'.
@:$$cpiST_239624_20320 
@:data_memory[27] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[26]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20376 
@:data_memory[26] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[26]'.
@:$$cpiHT_239624_51816 
@:$$cpiST_239624_20376 
@:data_memory[26] 
@:$$cpiHT_239624_51816 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[26]'.
@:$$cpiST_239624_20376 
@:data_memory[26] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[25]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20432 
@:data_memory[25] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[25]'.
@:$$cpiHT_239624_51904 
@:$$cpiST_239624_20432 
@:data_memory[25] 
@:$$cpiHT_239624_51904 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[25]'.
@:$$cpiST_239624_20432 
@:data_memory[25] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[24]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20488 
@:data_memory[24] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[24]'.
@:$$cpiHT_239624_51992 
@:$$cpiST_239624_20488 
@:data_memory[24] 
@:$$cpiHT_239624_51992 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[24]'.
@:$$cpiST_239624_20488 
@:data_memory[24] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[23]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20544 
@:data_memory[23] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[23]'.
@:$$cpiHT_239624_52080 
@:$$cpiST_239624_20544 
@:data_memory[23] 
@:$$cpiHT_239624_52080 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[23]'.
@:$$cpiST_239624_20544 
@:data_memory[23] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[22]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20600 
@:data_memory[22] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[22]'.
@:$$cpiHT_239624_52168 
@:$$cpiST_239624_20600 
@:data_memory[22] 
@:$$cpiHT_239624_52168 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[22]'.
@:$$cpiST_239624_20600 
@:data_memory[22] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[21]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20656 
@:data_memory[21] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[21]'.
@:$$cpiHT_239624_52256 
@:$$cpiST_239624_20656 
@:data_memory[21] 
@:$$cpiHT_239624_52256 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[21]'.
@:$$cpiST_239624_20656 
@:data_memory[21] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[20]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20712 
@:data_memory[20] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[20]'.
@:$$cpiHT_239624_52344 
@:$$cpiST_239624_20712 
@:data_memory[20] 
@:$$cpiHT_239624_52344 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[20]'.
@:$$cpiST_239624_20712 
@:data_memory[20] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[19]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20768 
@:data_memory[19] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[19]'.
@:$$cpiHT_239624_52432 
@:$$cpiST_239624_20768 
@:data_memory[19] 
@:$$cpiHT_239624_52432 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[19]'.
@:$$cpiST_239624_20768 
@:data_memory[19] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[18]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20824 
@:data_memory[18] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[18]'.
@:$$cpiHT_239624_52520 
@:$$cpiST_239624_20824 
@:data_memory[18] 
@:$$cpiHT_239624_52520 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[18]'.
@:$$cpiST_239624_20824 
@:data_memory[18] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[17]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20880 
@:data_memory[17] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[17]'.
@:$$cpiHT_239624_52608 
@:$$cpiST_239624_20880 
@:data_memory[17] 
@:$$cpiHT_239624_52608 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[17]'.
@:$$cpiST_239624_20880 
@:data_memory[17] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[16]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20936 
@:data_memory[16] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[16]'.
@:$$cpiHT_239624_52696 
@:$$cpiST_239624_20936 
@:data_memory[16] 
@:$$cpiHT_239624_52696 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[16]'.
@:$$cpiST_239624_20936 
@:data_memory[16] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[15]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_20992 
@:data_memory[15] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[15]'.
@:$$cpiHT_239624_52784 
@:$$cpiST_239624_20992 
@:data_memory[15] 
@:$$cpiHT_239624_52784 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[15]'.
@:$$cpiST_239624_20992 
@:data_memory[15] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[14]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21048 
@:data_memory[14] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[14]'.
@:$$cpiHT_239624_52872 
@:$$cpiST_239624_21048 
@:data_memory[14] 
@:$$cpiHT_239624_52872 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[14]'.
@:$$cpiST_239624_21048 
@:data_memory[14] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[13]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21104 
@:data_memory[13] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[13]'.
@:$$cpiHT_239624_52960 
@:$$cpiST_239624_21104 
@:data_memory[13] 
@:$$cpiHT_239624_52960 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[13]'.
@:$$cpiST_239624_21104 
@:data_memory[13] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[12]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21160 
@:data_memory[12] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[12]'.
@:$$cpiHT_239624_53048 
@:$$cpiST_239624_21160 
@:data_memory[12] 
@:$$cpiHT_239624_53048 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[12]'.
@:$$cpiST_239624_21160 
@:data_memory[12] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[11]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21216 
@:data_memory[11] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[11]'.
@:$$cpiHT_239624_53136 
@:$$cpiST_239624_21216 
@:data_memory[11] 
@:$$cpiHT_239624_53136 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[11]'.
@:$$cpiST_239624_21216 
@:data_memory[11] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[10]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21272 
@:data_memory[10] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[10]'.
@:$$cpiHT_239624_53224 
@:$$cpiST_239624_21272 
@:data_memory[10] 
@:$$cpiHT_239624_53224 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[10]'.
@:$$cpiST_239624_21272 
@:data_memory[10] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[9]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21328 
@:data_memory[9] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[9]'.
@:$$cpiHT_239624_53312 
@:$$cpiST_239624_21328 
@:data_memory[9] 
@:$$cpiHT_239624_53312 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[9]'.
@:$$cpiST_239624_21328 
@:data_memory[9] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[8]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21384 
@:data_memory[8] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[8]'.
@:$$cpiHT_239624_53400 
@:$$cpiST_239624_21384 
@:data_memory[8] 
@:$$cpiHT_239624_53400 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[8]'.
@:$$cpiST_239624_21384 
@:data_memory[8] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[7]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21440 
@:data_memory[7] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[7]'.
@:$$cpiHT_239624_53488 
@:$$cpiST_239624_21440 
@:data_memory[7] 
@:$$cpiHT_239624_53488 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[7]'.
@:$$cpiST_239624_21440 
@:data_memory[7] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[6]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21496 
@:data_memory[6] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[6]'.
@:$$cpiHT_239624_53576 
@:$$cpiST_239624_21496 
@:data_memory[6] 
@:$$cpiHT_239624_53576 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[6]'.
@:$$cpiST_239624_21496 
@:data_memory[6] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[5]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21552 
@:data_memory[5] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[5]'.
@:$$cpiHT_239624_53664 
@:$$cpiST_239624_21552 
@:data_memory[5] 
@:$$cpiHT_239624_53664 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[5]'.
@:$$cpiST_239624_21552 
@:data_memory[5] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[4]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21608 
@:data_memory[4] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[4]'.
@:$$cpiHT_239624_53752 
@:$$cpiST_239624_21608 
@:data_memory[4] 
@:$$cpiHT_239624_53752 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[4]'.
@:$$cpiST_239624_21608 
@:data_memory[4] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[3]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21664 
@:data_memory[3] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[3]'.
@:$$cpiHT_239624_53840 
@:$$cpiST_239624_21664 
@:data_memory[3] 
@:$$cpiHT_239624_53840 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[3]'.
@:$$cpiST_239624_21664 
@:data_memory[3] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[2]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21720 
@:data_memory[2] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[2]'.
@:$$cpiHT_239624_53928 
@:$$cpiST_239624_21720 
@:data_memory[2] 
@:$$cpiHT_239624_53928 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[2]'.
@:$$cpiST_239624_21720 
@:data_memory[2] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[1]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21776 
@:data_memory[1] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[1]'.
@:$$cpiHT_239624_54016 
@:$$cpiST_239624_21776 
@:data_memory[1] 
@:$$cpiHT_239624_54016 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[1]'.
@:$$cpiST_239624_21776 
@:data_memory[1] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,57|0): Flip-flop 'data_memory[0]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21832 
@:data_memory[0] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,57|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.data_memory[0]'.
@:$$cpiHT_239624_54104 
@:$$cpiST_239624_21832 
@:data_memory[0] 
@:$$cpiHT_239624_54104 
@:DM_wren 
@:$$cpiHT_239624_30448 
@:$$cpiHT_239624_93136 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,57): in instance 'singlecycle.lsu', combinatorial function of 'DM_wren' drives 'data_memory[0]'.
@:$$cpiST_239624_21832 
@:data_memory[0] 
@:DM_wren 
halstruct: (../00_src/lsu.sv,52): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'DM_wren'.
@:DM_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,68|0): Flip-flop 'switches_memory[3]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21888 
@:switches_memory[3] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,68|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.switches_memory[3]'.
@:$$cpiHT_239624_54192 
@:$$cpiST_239624_21888 
@:switches_memory[3] 
@:$$cpiHT_239624_54192 
@:$$cpiHT_239624_130904 
@:$$cpiHT_239624_159368 
@:$$cpiHT_239624_183288 
@:i_lsu_addr[9:2] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,68): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'switches_memory[3]'.
@:$$cpiST_239624_21888 
@:switches_memory[3] 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,68|0): Flip-flop 'switches_memory[2]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_21944 
@:switches_memory[2] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,68|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.switches_memory[2]'.
@:$$cpiHT_239624_54376 
@:$$cpiST_239624_21944 
@:switches_memory[2] 
@:$$cpiHT_239624_54376 
@:$$cpiHT_239624_131272 
@:$$cpiHT_239624_159368 
@:$$cpiHT_239624_183288 
@:i_lsu_addr[9:2] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,68): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'switches_memory[2]'.
@:$$cpiST_239624_21944 
@:switches_memory[2] 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,68|0): Flip-flop 'switches_memory[1]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22000 
@:switches_memory[1] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,68|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.switches_memory[1]'.
@:$$cpiHT_239624_54464 
@:$$cpiST_239624_22000 
@:switches_memory[1] 
@:$$cpiHT_239624_54464 
@:$$cpiHT_239624_131368 
@:$$cpiHT_239624_159368 
@:$$cpiHT_239624_183288 
@:i_lsu_addr[9:2] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,68): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'switches_memory[1]'.
@:$$cpiST_239624_22000 
@:switches_memory[1] 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,68|0): Flip-flop 'switches_memory[0]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22056 
@:switches_memory[0] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,68|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.switches_memory[0]'.
@:$$cpiHT_239624_54552 
@:$$cpiST_239624_22056 
@:switches_memory[0] 
@:$$cpiHT_239624_54552 
@:$$cpiHT_239624_131464 
@:$$cpiHT_239624_159368 
@:$$cpiHT_239624_183288 
@:i_lsu_addr[9:2] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,68): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'switches_memory[0]'.
@:$$cpiST_239624_22056 
@:switches_memory[0] 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[15]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22112 
@:output_memory[15] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[15]'.
@:$$cpiHT_239624_54640 
@:$$cpiST_239624_22112 
@:output_memory[15] 
@:$$cpiHT_239624_54640 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[15]'.
@:$$cpiST_239624_22112 
@:output_memory[15] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[14]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22168 
@:output_memory[14] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[14]'.
@:$$cpiHT_239624_54824 
@:$$cpiST_239624_22168 
@:output_memory[14] 
@:$$cpiHT_239624_54824 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[14]'.
@:$$cpiST_239624_22168 
@:output_memory[14] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[13]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22224 
@:output_memory[13] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[13]'.
@:$$cpiHT_239624_54912 
@:$$cpiST_239624_22224 
@:output_memory[13] 
@:$$cpiHT_239624_54912 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[13]'.
@:$$cpiST_239624_22224 
@:output_memory[13] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[12]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22280 
@:output_memory[12] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[12]'.
@:$$cpiHT_239624_55000 
@:$$cpiST_239624_22280 
@:output_memory[12] 
@:$$cpiHT_239624_55000 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[12]'.
@:$$cpiST_239624_22280 
@:output_memory[12] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[11]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22336 
@:output_memory[11] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[11]'.
@:$$cpiHT_239624_55088 
@:$$cpiST_239624_22336 
@:output_memory[11] 
@:$$cpiHT_239624_55088 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[11]'.
@:$$cpiST_239624_22336 
@:output_memory[11] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[10]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22392 
@:output_memory[10] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[10]'.
@:$$cpiHT_239624_55176 
@:$$cpiST_239624_22392 
@:output_memory[10] 
@:$$cpiHT_239624_55176 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[10]'.
@:$$cpiST_239624_22392 
@:output_memory[10] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[9]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22448 
@:output_memory[9] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[9]'.
@:$$cpiHT_239624_55264 
@:$$cpiST_239624_22448 
@:output_memory[9] 
@:$$cpiHT_239624_55264 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[9]'.
@:$$cpiST_239624_22448 
@:output_memory[9] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[8]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22504 
@:output_memory[8] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[8]'.
@:$$cpiHT_239624_55352 
@:$$cpiST_239624_22504 
@:output_memory[8] 
@:$$cpiHT_239624_55352 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[8]'.
@:$$cpiST_239624_22504 
@:output_memory[8] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[7]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22560 
@:output_memory[7] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[7]'.
@:$$cpiHT_239624_55440 
@:$$cpiST_239624_22560 
@:output_memory[7] 
@:$$cpiHT_239624_55440 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[7]'.
@:$$cpiST_239624_22560 
@:output_memory[7] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[6]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22616 
@:output_memory[6] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[6]'.
@:$$cpiHT_239624_55528 
@:$$cpiST_239624_22616 
@:output_memory[6] 
@:$$cpiHT_239624_55528 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[6]'.
@:$$cpiST_239624_22616 
@:output_memory[6] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[5]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22672 
@:output_memory[5] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[5]'.
@:$$cpiHT_239624_55616 
@:$$cpiST_239624_22672 
@:output_memory[5] 
@:$$cpiHT_239624_55616 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[5]'.
@:$$cpiST_239624_22672 
@:output_memory[5] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[4]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22728 
@:output_memory[4] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[4]'.
@:$$cpiHT_239624_55704 
@:$$cpiST_239624_22728 
@:output_memory[4] 
@:$$cpiHT_239624_55704 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[4]'.
@:$$cpiST_239624_22728 
@:output_memory[4] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[3]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22784 
@:output_memory[3] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[3]'.
@:$$cpiHT_239624_55792 
@:$$cpiST_239624_22784 
@:output_memory[3] 
@:$$cpiHT_239624_55792 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[3]'.
@:$$cpiST_239624_22784 
@:output_memory[3] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[2]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22840 
@:output_memory[2] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[2]'.
@:$$cpiHT_239624_55880 
@:$$cpiST_239624_22840 
@:output_memory[2] 
@:$$cpiHT_239624_55880 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[2]'.
@:$$cpiST_239624_22840 
@:output_memory[2] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[1]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22896 
@:output_memory[1] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[1]'.
@:$$cpiHT_239624_55968 
@:$$cpiST_239624_22896 
@:output_memory[1] 
@:$$cpiHT_239624_55968 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[1]'.
@:$$cpiST_239624_22896 
@:output_memory[1] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *N,FFASRT (../00_src/lsu.sv,91|0): Flip-flop 'output_memory[0]' has an asynchronous reset 'i_rst_n'.
@:$$cpiST_239624_22952 
@:output_memory[0] 
@:i_rst_n 
@:i_rst_n singlecycle
@:singlecycle singlecycle
halstruct: *E,CBPAHI (../00_src/lsu.sv,91|0): Combinatorial path crossing multiple units drives 'singlecycle.lsu.output_memory[0]'.
@:$$cpiHT_239624_56056 
@:$$cpiST_239624_22952 
@:output_memory[0] 
@:$$cpiHT_239624_56056 
@:ouput_wren 
@:$$cpiHT_239624_31456 
@:$$cpiHT_239624_93592 
@:$$cpiHT_239624_134520 
@:sel_addr 
@:$$cpiHT_239624_30232 
@:i_lsu_addr[12:10] 
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
@:$$cpiHT_66632_7304 singlecycle.alu
halstruct: (../00_src/lsu.sv,91): in instance 'singlecycle.lsu', combinatorial function of 'ouput_wren' drives 'output_memory[0]'.
@:$$cpiST_239624_22952 
@:output_memory[0] 
@:ouput_wren 
halstruct: (../00_src/lsu.sv,86): in instance 'singlecycle.lsu', combinatorial function of 'sel_addr' drives 'ouput_wren'.
@:ouput_wren 
@:sel_addr 
halstruct: (../00_src/lsu.sv,31): in instance 'singlecycle.lsu', combinatorial function of input 'i_lsu_addr' drives 'sel_addr'.
@:sel_addr 
@:i_lsu_addr 
halstruct: (../00_src/singlecycle.sv,94): in instance 'singlecycle', 'alu_data' drives input 'i_lsu_addr' of instance 'lsu'.
@:alu_data singlecycle
halstruct: (../00_src/singlecycle.sv,87): in instance 'singlecycle', output 'o_alu_data' of instance 'alu' drives 'alu_data'.
@:alu_data singlecycle
@:alu_data singlecycle
@:alu_data singlecycle
@:o_alu_data singlecycle.alu
halstruct: (../00_src/alu.sv,46): in instance 'singlecycle.alu', combinatorial function drives 'o_alu_data'.
@:o_alu_data singlecycle.alu
halstruct: *M,_SCOPE: singlecycle.controlunit
halstruct: *W,SYNPRT (../00_src/controlunit.sv,36|0): Output port 'o_insn_vld' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,28|0): Output port 'o_pc_sel' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,29|0): Output port 'o_br_un' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,30|0): Output port 'o_rd_wren' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,31|0): Output port 'o_opa_sel' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,32|0): Output port 'o_opb_sel' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,33|0): Output port 'o_lsu_wren' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,34|0): Output port 'o_alu_op[2:0]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,34|0): Output port 'o_alu_op[3]' is assigned asynchronously.
halstruct: *W,SYNPRT (../00_src/controlunit.sv,35|0): Output port 'o_wb_sel' is assigned asynchronously.
halstruct: *W,ATLGLC (../00_src/singlecycle.sv,1|0): Glue logic inferred in top-level module/design-unit 'singlecycle'.
@:singlecycle singlecycle
halstruct: (../00_src/singlecycle.sv,137): HDL-statement inferred as glue logic.
@:pc_next singlecycle
halstruct: (../00_src/singlecycle.sv,151): HDL-statement inferred as glue logic.
@:op_a singlecycle
halstruct: (../00_src/singlecycle.sv,160): HDL-statement inferred as glue logic.
@:op_b singlecycle
halstruct: (../00_src/singlecycle.sv,169): HDL-statement inferred as glue logic.
@:wb_data singlecycle
halstruct: (../00_src/singlecycle.sv,130): HDL-statement inferred as glue logic.
@:pc_four singlecycle
halstruct: (../00_src/singlecycle.sv,51): HDL-statement inferred as glue logic.
@:$$cpiST_522088_7032 singlecycle
@:o_pc_debug singlecycle
@:$$cpiST_522088_7032 singlecycle
@:o_pc_debug singlecycle
halstruct: (../00_src/singlecycle.sv,143): HDL-statement inferred as glue logic.
@:$$cpiST_522088_7088 singlecycle
@:pc singlecycle
@:$$cpiST_522088_7088 singlecycle
@:pc singlecycle
halstruct: *N,NUMDFF (../00_src/singlecycle.sv,1|0): Number of single-bit D flip-flops present in the hierarchy is 9920.
halstruct: Design facts generated in 'hal.design_facts'.
halstruct: Total errors   = 309.
halstruct: Total warnings = 29.
~:DSCNCK
^:DSCNCK
~:SLENEX
^:SLENEX
~:DSCNEN
^:DSCNEN
~:PCNOTC
^:PCNOTC
~:INPASN
~:UNCONN
~:UNDRIV
~:USEPRT
~:UASPRT
~:URDPRT
~:GATCLK
~:RENAME
~:RWRACE
~:WWRACE
~:LPISCS
~:LPSRCS
~:CMBPAU
^:CMBPAU
~:ASNCFL
^:ASNCFL
~:CONTLN
^:CONTLN
~:LATINF
^:LATINF
~:MULMCK
^:MULMCK
~:FFCKNP
^:FFCKNP
~:GTDCLK
^:GTDCLK
~:CLKLAT
^:CLKLAT
~:CLKNPI
^:CLKNPI
~:GTCLKN
^:GTCLKN
~:MRSTDT
^:MRSTDT
~:FDTHRU
^:FDTHRU
~:DFDRVS
^:DFDRVS
~:NEFLOP
^:NEFLOP
~:ACNCPI
^:ACNCPI
~:LENCPI
^:LENCPI
~:CLKDAT
^:CLKDAT
~:CLKLDT
^:CLKLDT
~:CLKINF
^:CLKINF
~:CDFDAT
^:CDFDAT
~:CDLDAT
^:CDLDAT
~:CAAFSR
^:CAAFSR
~:CACSRF
^:CACSRF
~:CAALSR
^:CAALSR
~:CACSRL
^:CACSRL
~:CLKDMN
^:CLKDMN
~:INSYNC
^:INSYNC
~:CBPAHI
^:CBPAHI
~:LFLTSE
^:LFLTSE
~:LFFTNE
^:LFFTNE
~:INFNOT
^:INFNOT
~:DALIAS
^:DALIAS
~:JKFFDT
^:JKFFDT
~:LATRAN
^:LATRAN
~:UNCONI
^:UNCONI
~:UNCONO
^:UNCONO
~:DIFCLK
^:DIFCLK
~:DIFRST
^:DIFRST
~:MLTDRV
^:MLTDRV
~:SUTHRU
^:SUTHRU
~:SEICLK
^:SEICLK
~:SMTCLK
^:SMTCLK
~:ASRTCK
^:ASRTCK
~:ASRTCL
^:ASRTCL
~:ASRTSC
^:ASRTSC
~:SCICLK
^:SCICLK
~:MULTCK
^:MULTCK
~:NOTCLK
^:NOTCLK
~:TCDFDT
^:TCDFDT
~:TCDLDT
^:TCDLDT
~:TCKDAT
^:TCKDAT
~:TCKLDT
^:TCKLDT
~:TXCNOP
^:TXCNOP
~:MEMNOP
^:MEMNOP
~:TENNOC
^:TENNOC
~:TENNOD
^:TENNOD
~:GLTASR
^:GLTASR
~:RSTEDG
^:RSTEDG
~:NOTSCN
^:NOTSCN
~:MCKNDB
^:MCKNDB
~:WENNDB
^:WENNDB
~:SCNLEN
^:SCNLEN
~:TMSCFF
^:TMSCFF
~:OUTMNR
^:OUTMNR
~:INPMNR
^:INPMNR
~:SRENSL
^:SRENSL
~:LDFFPI
^:LDFFPI
~:RSTDAT
^:RSTDAT
~:RSTGNH
^:RSTGNH
~:CLKGNH
^:CLKGNH
~:MXTSBC
^:MXTSBC
~:TSBNTH
^:TSBNTH
~:MXFNOT
^:MXFNOT
~:ATLGLC
^:ATLGLC
~:SLNOTP
^:SLNOTP
~:TPOUNR
^:TPOUNR
~:SELCLK
^:SELCLK
~:EDGMIX
^:EDGMIX
~:LGRSTL
^:LGRSTL
~:FRSTDL
^:FRSTDL
~:FRSTDF
^:FRSTDF
~:RSTDPT
^:RSTDPT
~:CLKDPT
^:CLKDPT
~:CLKUCL
^:CLKUCL
~:RSTUCL
^:RSTUCL
~:ENGTNR
^:ENGTNR
~:RSTDMN
^:RSTDMN
~:CLKNTP
^:CLKNTP
~:ADRSND
^:ADRSND
~:CGCENC
^:CGCENC
~:SEDFRS
^:SEDFRS
~:MULTCC
^:MULTCC
~:SMCKRS
^:SMCKRS
~:MEMNCB
^:MEMNCB
~:MTOMPH
^:MTOMPH
~:UVRFCN
^:UVRFCN
~:CONVRF
^:CONVRF
~:RSTENA
^:RSTENA
~:MOTINP
^:MOTINP
~:OPDNMT
^:OPDNMT
~:FENCNT
^:FENCNT
~:TPIUNR
^:TPIUNR
~:IPRTNR
^:IPRTNR
~:SYNPRT
^:SYNPRT
~:CONCLK
^:CONCLK
~:DATUNB
^:DATUNB
~:RSTINF
^:RSTINF
~:CKSMFC
^:CKSMFC
~:CDRNCF
^:CDRNCF
~:SAMESR
^:SAMESR
~:CGECCP
^:CGECCP
~:RSTNFR
^:RSTNFR
~:DTUNCP
^:DTUNCP
~:INSTCL
^:INSTCL
~:INSTCN
^:INSTCN
~:RSTCCK
^:RSTCCK
~:CGCPCK
^:CGCPCK
~:RSTCLK
^:RSTCLK
~:FFSRST
^:FFSRST
~:SGUNDV
^:SGUNDV
~:FFWASR
^:FFWASR
~:FFWNSR
^:FFWNSR
~:FFASRT
^:FFASRT
~:LCNSTD
^:LCNSTD
~:FFCSTD
^:FFCSTD
~:GENTOP
^:GENTOP
~:LTCHNT
^:LTCHNT
~:MLTDIO
^:MLTDIO
~:SYNASN
^:SYNASN
~:MULRST
^:MULRST
~:MCKDMN
^:MCKDMN
~:CLKGNP
^:CLKGNP
~:RSTGNP
^:RSTGNP
~:TSBINF
^:TSBINF
~:RTCDAT
^:RTCDAT
~:LENCPC
^:LENCPC
hal: *M,_SCOPE: __dummy_top
