----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    16:23:41 08/20/2020 
-- Design Name: 
-- Module Name:    comp0 - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity comp0 is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           GT : in  STD_LOGIC;
           EQ : in  STD_LOGIC;
           LT : in  STD_LOGIC;
           A_GT_B : out  STD_LOGIC;
           A_EQ_B : out  STD_LOGIC;
           A_LT_B : out  STD_LOGIC);
end comp0;

architecture structure of comp0 is
	component and_gate is
		port (
			A, B: in std_logic;
			C: out std_logic
		);
	end component and_gate;
	component or_gate is
		port (
			A, B: in std_logic;
			C: out std_logic
		);
	end component or_gate;
	component xor_gate is
		port (
			A, B: in std_logic;
			C: out std_logic
		);
	end component xor_gate;
	component not_gate is
		Port ( i : in  STD_LOGIC;
			  o : out  STD_LOGIC);
	end component not_gate;
	signal eq_only, gt_only, lt_only, not_a, not_b, a_xor_b, int1, int2: std_logic;
begin
xor_g: xor_gate port map(A => A, B => B, C => a_xor_b);
eq_g: not_gate port map(i => a_xor_b, o => eq_only);
eq2_g: and_gate port map(A => eq_only, B => EQ, C => A_EQ_B);

na_g: not_gate port map(i => A, o => not_a);
nb_g: not_gate port map(i => B, o => not_b);

gt_g: and_gate port map(A => A, B => not_b, C => gt_only);
lt_g: and_gate port map(A => not_a, B => B, C => lt_only);

int1_gt_g: and_gate port map(A => eq_only, B => GT, C => int1);
int2_lt_g: and_gate port map(A => eq_only, B => LT, C => int2);

gt2_g: or_gate port map(A => gt_only, B => int1, C => A_GT_B);
lt2_g: or_gate port map(A => lt_only, B => int2, C => A_LT_B);


end structure;

