// Seed: 279618307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    output wire id_9,
    output supply1 id_10,
    input tri1 id_11
    , id_24,
    input tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    output tri1 id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    output tri0 id_20,
    output uwire id_21,
    input tri1 id_22
);
  id_25(
      .id_0(id_2 == id_5), .id_1(1), .id_2(1)
  ); module_0(
      id_24, id_24, id_24, id_24, id_24, id_24, id_24, id_24
  );
endmodule
