[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 103 pins.
[INFO ODB-0131]     Created 103 components and 412 component-terminals.
[INFO ODB-0133]     Created 103 nets and 103 connections.
[INFO PPL-0044] Pin group: [bus[0] bus[1] bus[2] bus[3] bus[4] bus[5] bus[6] bus[7] bus[8] bus[9] bus[10] bus[11] bus[12] bus[13] bus[14] bus[15] bus[16] bus[17] bus[18] bus[19] bus[20] bus[21] bus[22] bus[23] bus[24] bus[25] bus[26] bus[27] bus[28] bus[29] bus[30] bus[31] bus[32] bus[33] bus[34] bus[35] bus[36] bus[37] bus[38] bus[39] bus[40] bus[41] bus[42] bus[43] bus[44] bus[45] bus[46] bus[47] bus[48] bus[49] bus[50] bus[51] bus[52] bus[53] bus[54] bus[55] bus[56] bus[57] bus[58] bus[59] bus[60] bus[61] bus[62] bus[63] bus[64] bus[65] bus[66] bus[67] bus[68] bus[69] bus[70] bus[71] bus[72] bus[73] bus[74] bus[75] bus[76] bus[77] bus[78] bus[79] bus[80] bus[81] bus[82] bus[83] bus[84] bus[85] bus[86] bus[87] bus[88] bus[89] bus[90] bus[91] bus[92] bus[93] bus[94] bus[95] bus[96] bus[97] bus[98] bus[99] bus[100] bus[101]]
[INFO PPL-0044] Pin group: [clk]
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          1228
[INFO PPL-0002] Number of I/O            103
[INFO PPL-0003] Number of I/O w/sink     103
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 4517.58 um.
No differences found.
