{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":16
      , "name":"kernel_xFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":22
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":217
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_xFeeder_DB_0_ibuffer"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":233
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_xFeeder_DB_0_ibuffer"
              , "Start Cycle":"8"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":28
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":29
              , "name":"_xFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":193
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":30
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":193
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":31
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":32
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"8192B requested\n8192B implemented"
                    }
                  ]
                  , "Requested size":"8192 bytes"
                  , "Implemented size":"8192 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"2048 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":73
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"inst"
          , "id":81
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":83
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":84
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":85
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":87
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":96
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":386
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start Cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":390
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_Out_unloader_channel_array.s"
              , "Start Cycle":"3"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":107
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":108
              , "name":"_Out_unloader_channel_array.s"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":377
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":109
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":117
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":125
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":134
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":110
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":118
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":127
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":135
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":111
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":119
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":128
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":136
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":112
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":120
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":129
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":137
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":113
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":121
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":130
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":138
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":114
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":122
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":131
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":139
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":115
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":123
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":132
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":140
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":116
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":377
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":124
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":133
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":141
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"64 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"1"
                  , "Additional Information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":126
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":31
      , "to":23
    }
    , {
      "from":22
      , "to":32
    }
    , {
      "from":117
      , "to":99
    }
    , {
      "from":118
      , "to":99
    }
    , {
      "from":119
      , "to":99
    }
    , {
      "from":120
      , "to":99
    }
    , {
      "from":121
      , "to":99
    }
    , {
      "from":122
      , "to":99
    }
    , {
      "from":123
      , "to":99
    }
    , {
      "from":124
      , "to":99
    }
    , {
      "from":81
      , "to":126
    }
    , {
      "from":83
      , "to":126
    }
    , {
      "from":126
      , "to":125
    }
    , {
      "from":84
      , "to":127
    }
    , {
      "from":85
      , "to":128
    }
    , {
      "from":86
      , "to":129
    }
    , {
      "from":87
      , "to":130
    }
    , {
      "from":88
      , "to":131
    }
    , {
      "from":89
      , "to":132
    }
    , {
      "from":90
      , "to":133
    }
    , {
      "from":91
      , "to":134
    }
    , {
      "from":92
      , "to":135
    }
    , {
      "from":93
      , "to":136
    }
    , {
      "from":94
      , "to":137
    }
    , {
      "from":95
      , "to":138
    }
    , {
      "from":96
      , "to":139
    }
    , {
      "from":97
      , "to":140
    }
    , {
      "from":98
      , "to":141
    }
  ]
}
