Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 15 16:07:20 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_module_control_sets_placed.rpt
| Design       : vga_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+------------------+------------------+----------------+
|          Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                 |               | buttons_IBUF[0]  |                1 |              3 |
|  DIVIDER/megaHzClock_25MHz/CLK |               | buttons_IBUF[0]  |                3 |             11 |
|  DIVIDER/megaHzClock_25MHz/CLK | VGA_SYNC/sel  | buttons_IBUF[0]  |                3 |             11 |
+--------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 11     |                     2 |
+--------+-----------------------+


