<profile>

<section name = "Vitis HLS Report for 'Bert_layer_Pipeline_l_to_float_i12_l_j9'" level="0">
<item name = "Date">Tue Sep  5 11:49:58 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.972 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36871, 36871, 0.369 ms, 0.369 ms, 36871, 36871, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_to_float_i12_l_j9">36869, 36869, 7, 1, 1, 36864, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1064, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 655, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_124_24_1_1_U7659">mux_124_24_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1150_fu_757_p2">+, 0, 0, 31, 24, 6</column>
<column name="add_ln1159_fu_798_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln1170_fu_877_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln305_1_fu_512_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln305_fu_570_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln306_fu_551_p2">+, 0, 0, 12, 12, 1</column>
<column name="lsb_index_fu_690_p2">+, 0, 0, 39, 32, 6</column>
<column name="m_7_fu_838_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln1145_fu_672_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln1148_fu_711_p2">-, 0, 0, 13, 5, 5</column>
<column name="sub_ln1160_fu_813_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln1165_fu_872_p2">-, 0, 0, 8, 4, 8</column>
<column name="tmp_V_fu_631_p2">-, 0, 0, 31, 1, 24</column>
<column name="a_fu_737_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1150_fu_769_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_45_fu_726_p2">and, 0, 0, 24, 24, 24</column>
<column name="icmp_ln1136_fu_626_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="icmp_ln1147_fu_705_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln1148_fu_731_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="icmp_ln1159_fu_789_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln305_fu_506_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln306_fu_521_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="lshr_ln1148_fu_720_p2">lshr, 0, 0, 67, 2, 24</column>
<column name="lshr_ln1159_fu_807_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="or_ln1150_fu_775_p2">or, 0, 0, 2, 1, 1</column>
<column name="m_6_fu_828_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln1144_fu_865_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln305_1_fu_576_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln305_fu_527_p3">select, 0, 0, 12, 1, 1</column>
<column name="tmp_V_612_fu_636_p3">select, 0, 0, 24, 1, 24</column>
<column name="v201_fu_910_p3">select, 0, 0, 32, 1, 1</column>
<column name="shl_ln1160_fu_822_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1150_fu_751_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten41_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_j9_load">9, 2, 12, 24</column>
<column name="i12_fu_168">9, 2, 4, 8</column>
<column name="indvar_flatten41_fu_172">9, 2, 16, 32</column>
<column name="j9_fu_164">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i12_fu_168">4, 0, 4, 0</column>
<column name="icmp_ln1136_reg_1040">1, 0, 1, 0</column>
<column name="icmp_ln1159_reg_1079">1, 0, 1, 0</column>
<column name="icmp_ln306_reg_942">1, 0, 1, 0</column>
<column name="indvar_flatten41_fu_172">16, 0, 16, 0</column>
<column name="j9_fu_164">12, 0, 12, 0</column>
<column name="m_8_reg_1084">63, 0, 63, 0</column>
<column name="or_ln1150_1_reg_1074">1, 0, 2, 1</column>
<column name="p_Result_47_reg_1089">1, 0, 1, 0</column>
<column name="p_Result_49_reg_1034">1, 0, 1, 0</column>
<column name="select_ln305_1_reg_1023">4, 0, 4, 0</column>
<column name="sub_ln1145_reg_1052">32, 0, 32, 0</column>
<column name="sub_ln1145_reg_1052_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="tmp_V_612_reg_1045">24, 0, 24, 0</column>
<column name="tmp_V_612_reg_1045_pp0_iter3_reg">24, 0, 24, 0</column>
<column name="trunc_ln1144_reg_1069">8, 0, 8, 0</column>
<column name="trunc_ln1145_reg_1059">24, 0, 24, 0</column>
<column name="trunc_ln1148_reg_1064">5, 0, 5, 0</column>
<column name="v200_V_reg_1027">24, 0, 24, 0</column>
<column name="v201_reg_1094">32, 0, 32, 0</column>
<column name="zext_ln306_reg_947">12, 0, 64, 52</column>
<column name="icmp_ln1136_reg_1040">64, 32, 1, 0</column>
<column name="p_Result_49_reg_1034">64, 32, 1, 0</column>
<column name="select_ln305_1_reg_1023">64, 32, 4, 0</column>
<column name="trunc_ln1144_reg_1069">64, 32, 8, 0</column>
<column name="zext_ln306_reg_947">64, 32, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_to_float_i12_l_j9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_to_float_i12_l_j9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_to_float_i12_l_j9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_to_float_i12_l_j9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_to_float_i12_l_j9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Bert_layer_Pipeline_l_to_float_i12_l_j9, return value</column>
<column name="outp1_V_address0">out, 12, ap_memory, outp1_V, array</column>
<column name="outp1_V_ce0">out, 1, ap_memory, outp1_V, array</column>
<column name="outp1_V_q0">in, 24, ap_memory, outp1_V, array</column>
<column name="outp1_V_1_address0">out, 12, ap_memory, outp1_V_1, array</column>
<column name="outp1_V_1_ce0">out, 1, ap_memory, outp1_V_1, array</column>
<column name="outp1_V_1_q0">in, 24, ap_memory, outp1_V_1, array</column>
<column name="outp1_V_2_address0">out, 12, ap_memory, outp1_V_2, array</column>
<column name="outp1_V_2_ce0">out, 1, ap_memory, outp1_V_2, array</column>
<column name="outp1_V_2_q0">in, 24, ap_memory, outp1_V_2, array</column>
<column name="outp1_V_3_address0">out, 12, ap_memory, outp1_V_3, array</column>
<column name="outp1_V_3_ce0">out, 1, ap_memory, outp1_V_3, array</column>
<column name="outp1_V_3_q0">in, 24, ap_memory, outp1_V_3, array</column>
<column name="outp1_V_4_address0">out, 12, ap_memory, outp1_V_4, array</column>
<column name="outp1_V_4_ce0">out, 1, ap_memory, outp1_V_4, array</column>
<column name="outp1_V_4_q0">in, 24, ap_memory, outp1_V_4, array</column>
<column name="outp1_V_5_address0">out, 12, ap_memory, outp1_V_5, array</column>
<column name="outp1_V_5_ce0">out, 1, ap_memory, outp1_V_5, array</column>
<column name="outp1_V_5_q0">in, 24, ap_memory, outp1_V_5, array</column>
<column name="outp1_V_6_address0">out, 12, ap_memory, outp1_V_6, array</column>
<column name="outp1_V_6_ce0">out, 1, ap_memory, outp1_V_6, array</column>
<column name="outp1_V_6_q0">in, 24, ap_memory, outp1_V_6, array</column>
<column name="outp1_V_7_address0">out, 12, ap_memory, outp1_V_7, array</column>
<column name="outp1_V_7_ce0">out, 1, ap_memory, outp1_V_7, array</column>
<column name="outp1_V_7_q0">in, 24, ap_memory, outp1_V_7, array</column>
<column name="outp1_V_8_address0">out, 12, ap_memory, outp1_V_8, array</column>
<column name="outp1_V_8_ce0">out, 1, ap_memory, outp1_V_8, array</column>
<column name="outp1_V_8_q0">in, 24, ap_memory, outp1_V_8, array</column>
<column name="outp1_V_9_address0">out, 12, ap_memory, outp1_V_9, array</column>
<column name="outp1_V_9_ce0">out, 1, ap_memory, outp1_V_9, array</column>
<column name="outp1_V_9_q0">in, 24, ap_memory, outp1_V_9, array</column>
<column name="outp1_V_10_address0">out, 12, ap_memory, outp1_V_10, array</column>
<column name="outp1_V_10_ce0">out, 1, ap_memory, outp1_V_10, array</column>
<column name="outp1_V_10_q0">in, 24, ap_memory, outp1_V_10, array</column>
<column name="outp1_V_11_address0">out, 12, ap_memory, outp1_V_11, array</column>
<column name="outp1_V_11_ce0">out, 1, ap_memory, outp1_V_11, array</column>
<column name="outp1_V_11_q0">in, 24, ap_memory, outp1_V_11, array</column>
<column name="v272_address0">out, 12, ap_memory, v272, array</column>
<column name="v272_ce0">out, 1, ap_memory, v272, array</column>
<column name="v272_we0">out, 1, ap_memory, v272, array</column>
<column name="v272_d0">out, 32, ap_memory, v272, array</column>
<column name="v272_1_address0">out, 12, ap_memory, v272_1, array</column>
<column name="v272_1_ce0">out, 1, ap_memory, v272_1, array</column>
<column name="v272_1_we0">out, 1, ap_memory, v272_1, array</column>
<column name="v272_1_d0">out, 32, ap_memory, v272_1, array</column>
<column name="v272_2_address0">out, 12, ap_memory, v272_2, array</column>
<column name="v272_2_ce0">out, 1, ap_memory, v272_2, array</column>
<column name="v272_2_we0">out, 1, ap_memory, v272_2, array</column>
<column name="v272_2_d0">out, 32, ap_memory, v272_2, array</column>
<column name="v272_3_address0">out, 12, ap_memory, v272_3, array</column>
<column name="v272_3_ce0">out, 1, ap_memory, v272_3, array</column>
<column name="v272_3_we0">out, 1, ap_memory, v272_3, array</column>
<column name="v272_3_d0">out, 32, ap_memory, v272_3, array</column>
<column name="v272_4_address0">out, 12, ap_memory, v272_4, array</column>
<column name="v272_4_ce0">out, 1, ap_memory, v272_4, array</column>
<column name="v272_4_we0">out, 1, ap_memory, v272_4, array</column>
<column name="v272_4_d0">out, 32, ap_memory, v272_4, array</column>
<column name="v272_5_address0">out, 12, ap_memory, v272_5, array</column>
<column name="v272_5_ce0">out, 1, ap_memory, v272_5, array</column>
<column name="v272_5_we0">out, 1, ap_memory, v272_5, array</column>
<column name="v272_5_d0">out, 32, ap_memory, v272_5, array</column>
<column name="v272_6_address0">out, 12, ap_memory, v272_6, array</column>
<column name="v272_6_ce0">out, 1, ap_memory, v272_6, array</column>
<column name="v272_6_we0">out, 1, ap_memory, v272_6, array</column>
<column name="v272_6_d0">out, 32, ap_memory, v272_6, array</column>
<column name="v272_7_address0">out, 12, ap_memory, v272_7, array</column>
<column name="v272_7_ce0">out, 1, ap_memory, v272_7, array</column>
<column name="v272_7_we0">out, 1, ap_memory, v272_7, array</column>
<column name="v272_7_d0">out, 32, ap_memory, v272_7, array</column>
<column name="v272_8_address0">out, 12, ap_memory, v272_8, array</column>
<column name="v272_8_ce0">out, 1, ap_memory, v272_8, array</column>
<column name="v272_8_we0">out, 1, ap_memory, v272_8, array</column>
<column name="v272_8_d0">out, 32, ap_memory, v272_8, array</column>
<column name="v272_9_address0">out, 12, ap_memory, v272_9, array</column>
<column name="v272_9_ce0">out, 1, ap_memory, v272_9, array</column>
<column name="v272_9_we0">out, 1, ap_memory, v272_9, array</column>
<column name="v272_9_d0">out, 32, ap_memory, v272_9, array</column>
<column name="v272_10_address0">out, 12, ap_memory, v272_10, array</column>
<column name="v272_10_ce0">out, 1, ap_memory, v272_10, array</column>
<column name="v272_10_we0">out, 1, ap_memory, v272_10, array</column>
<column name="v272_10_d0">out, 32, ap_memory, v272_10, array</column>
<column name="v272_11_address0">out, 12, ap_memory, v272_11, array</column>
<column name="v272_11_ce0">out, 1, ap_memory, v272_11, array</column>
<column name="v272_11_we0">out, 1, ap_memory, v272_11, array</column>
<column name="v272_11_d0">out, 32, ap_memory, v272_11, array</column>
</table>
</item>
</section>
</profile>
