$comment
	File created using the following command:
		vcd file M12121ECP015.msim.vcd -direction
$end
$date
	Tue Apr 02 11:41:02 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module m12121ecp015_vhd_vec_tst $end
$var wire 1 ! S $end
$var wire 1 " X [2] $end
$var wire 1 # X [1] $end
$var wire 1 $ X [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_X [2] $end
$var wire 1 / ww_X [1] $end
$var wire 1 0 ww_X [0] $end
$var wire 1 1 ww_S $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 8 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 : \S~output_o\ $end
$var wire 1 ; \X[0]~input_o\ $end
$var wire 1 < \X[2]~input_o\ $end
$var wire 1 = \X[1]~input_o\ $end
$var wire 1 > \Mux0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0%
1&
x'
1(
1)
1*
1+
1,
1-
11
07
z8
z9
1:
0;
0<
0=
1>
0"
0#
0$
0.
0/
00
02
03
04
05
06
$end
#5000
1$
10
1;
0>
0:
01
0!
#10000
0$
1#
00
1/
1=
0;
1>
1:
11
1!
#15000
1$
10
1;
#20000
0$
0#
1"
00
0/
1.
1<
0=
0;
#25000
1$
10
1;
0>
0:
01
0!
#30000
0$
1#
00
1/
1=
0;
1>
1:
11
1!
#35000
1$
10
1;
0>
0:
01
0!
#40000
0$
0#
0"
00
0/
0.
0<
0=
0;
1>
1:
11
1!
#45000
1$
10
1;
0>
0:
01
0!
#50000
0$
1#
00
1/
1=
0;
1>
1:
11
1!
#55000
1$
10
1;
#60000
0$
0#
1"
00
0/
1.
1<
0=
0;
#65000
1$
10
1;
0>
0:
01
0!
#70000
0$
1#
00
1/
1=
0;
1>
1:
11
1!
#75000
1$
10
1;
0>
0:
01
0!
#80000
