0.6
2018.2
Jul 26 2018
19:36:16
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
,,,,,,audio_tb,,,,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/timer_tb.v,1544052912,verilog,,,,timer_tb,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v,1543980529,verilog,,,,tob_tb,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v,1543965643,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v,,count_to,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
,,,,,,bram_matches;bram_matches_blk_mem_gen_generic_cstr;bram_matches_blk_mem_gen_mux;bram_matches_blk_mem_gen_prim_width;bram_matches_blk_mem_gen_prim_width__parameterized0;bram_matches_blk_mem_gen_prim_width__parameterized1;bram_matches_blk_mem_gen_prim_width__parameterized10;bram_matches_blk_mem_gen_prim_width__parameterized11;bram_matches_blk_mem_gen_prim_width__parameterized12;bram_matches_blk_mem_gen_prim_width__parameterized13;bram_matches_blk_mem_gen_prim_width__parameterized14;bram_matches_blk_mem_gen_prim_width__parameterized15;bram_matches_blk_mem_gen_prim_width__parameterized16;bram_matches_blk_mem_gen_prim_width__parameterized17;bram_matches_blk_mem_gen_prim_width__parameterized18;bram_matches_blk_mem_gen_prim_width__parameterized19;bram_matches_blk_mem_gen_prim_width__parameterized2;bram_matches_blk_mem_gen_prim_width__parameterized20;bram_matches_blk_mem_gen_prim_width__parameterized21;bram_matches_blk_mem_gen_prim_width__parameterized22;bram_matches_blk_mem_gen_prim_width__parameterized23;bram_matches_blk_mem_gen_prim_width__parameterized24;bram_matches_blk_mem_gen_prim_width__parameterized25;bram_matches_blk_mem_gen_prim_width__parameterized26;bram_matches_blk_mem_gen_prim_width__parameterized27;bram_matches_blk_mem_gen_prim_width__parameterized28;bram_matches_blk_mem_gen_prim_width__parameterized29;bram_matches_blk_mem_gen_prim_width__parameterized3;bram_matches_blk_mem_gen_prim_width__parameterized30;bram_matches_blk_mem_gen_prim_width__parameterized31;bram_matches_blk_mem_gen_prim_width__parameterized32;bram_matches_blk_mem_gen_prim_width__parameterized33;bram_matches_blk_mem_gen_prim_width__parameterized34;bram_matches_blk_mem_gen_prim_width__parameterized35;bram_matches_blk_mem_gen_prim_width__parameterized36;bram_matches_blk_mem_gen_prim_width__parameterized37;bram_matches_blk_mem_gen_prim_width__parameterized38;bram_matches_blk_mem_gen_prim_width__parameterized39;bram_matches_blk_mem_gen_prim_width__parameterized4;bram_matches_blk_mem_gen_prim_width__parameterized40;bram_matches_blk_mem_gen_prim_width__parameterized41;bram_matches_blk_mem_gen_prim_width__parameterized42;bram_matches_blk_mem_gen_prim_width__parameterized43;bram_matches_blk_mem_gen_prim_width__parameterized44;bram_matches_blk_mem_gen_prim_width__parameterized45;bram_matches_blk_mem_gen_prim_width__parameterized46;bram_matches_blk_mem_gen_prim_width__parameterized47;bram_matches_blk_mem_gen_prim_width__parameterized48;bram_matches_blk_mem_gen_prim_width__parameterized49;bram_matches_blk_mem_gen_prim_width__parameterized5;bram_matches_blk_mem_gen_prim_width__parameterized50;bram_matches_blk_mem_gen_prim_width__parameterized51;bram_matches_blk_mem_gen_prim_width__parameterized52;bram_matches_blk_mem_gen_prim_width__parameterized53;bram_matches_blk_mem_gen_prim_width__parameterized54;bram_matches_blk_mem_gen_prim_width__parameterized55;bram_matches_blk_mem_gen_prim_width__parameterized56;bram_matches_blk_mem_gen_prim_width__parameterized57;bram_matches_blk_mem_gen_prim_width__parameterized58;bram_matches_blk_mem_gen_prim_width__parameterized59;bram_matches_blk_mem_gen_prim_width__parameterized6;bram_matches_blk_mem_gen_prim_width__parameterized60;bram_matches_blk_mem_gen_prim_width__parameterized61;bram_matches_blk_mem_gen_prim_width__parameterized62;bram_matches_blk_mem_gen_prim_width__parameterized63;bram_matches_blk_mem_gen_prim_width__parameterized64;bram_matches_blk_mem_gen_prim_width__parameterized65;bram_matches_blk_mem_gen_prim_width__parameterized66;bram_matches_blk_mem_gen_prim_width__parameterized67;bram_matches_blk_mem_gen_prim_width__parameterized68;bram_matches_blk_mem_gen_prim_width__parameterized7;bram_matches_blk_mem_gen_prim_width__parameterized8;bram_matches_blk_mem_gen_prim_width__parameterized9;bram_matches_blk_mem_gen_prim_wrapper_init;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized0;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized1;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized10;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized11;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized12;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized13;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized14;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized15;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized16;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized17;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized18;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized19;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized2;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized20;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized21;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized22;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized23;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized24;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized25;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized26;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized27;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized28;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized29;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized3;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized30;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized31;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized32;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized33;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized34;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized35;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized36;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized37;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized38;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized39;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized4;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized40;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized41;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized42;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized43;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized44;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized45;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized46;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized47;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized48;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized49;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized5;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized50;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized51;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized52;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized53;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized54;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized55;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized56;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized57;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized58;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized59;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized6;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized60;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized61;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized62;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized63;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized64;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized65;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized66;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized67;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized68;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized7;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized8;bram_matches_blk_mem_gen_prim_wrapper_init__parameterized9;bram_matches_blk_mem_gen_top;bram_matches_blk_mem_gen_v8_4_1;bram_matches_blk_mem_gen_v8_4_1_synth,,,,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v,1543605640,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v,,alarm_driver,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v,1543604221,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v,,clock_counter,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/count_from.v,1544038642,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v,,count_from,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v,1543605191,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v,,debounce,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/dec_en.v,1544049738,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v,,dec_en,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v,1543605217,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v,,display_mux,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v,1543604408,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v,,hours_to_bcd_encoder,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v,1543604195,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v,,increment_driver,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v,1543604508,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v,,master_controller,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v,1543865674,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v,,mins_to_bcd_encoder,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v,1543978362,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v,,pwm_driver,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v,1544205944,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v,,read_audio,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v,1543605817,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v,,square_wave_gen,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v,1543605544,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v,,seg_driver,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v,1543603904,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v,,sequential_enable,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v,1544053018,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/timer_tb.v,,timer,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v,1543959862,verilog,,W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v,,top,,,../../../../alarm_clock.srcs/sources_1/ip/clk_wiz_0,,,,,
