{"vcs1":{"timestamp_begin":1704198608.018809780, "rt":0.78, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704198607.587665658}
{"VCS_COMP_START_TIME": 1704198607.587665658}
{"VCS_COMP_END_TIME": 1704198608.872201130}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 325260}}
