Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 15:51:19 2025
| Host         : DESKTOP-G0M3A7E running 64-bit major release  (build 9200)
| Command      : report_utilization -file place_report_utilization_0.rpt -pb place_report_utilization_0.pb
| Design       : com4_DF
| Device       : xcve2002-sbva484-1LHP-i-L
| Speed File   : -1LHP
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Registers               |    0 |     0 |          0 |     40000 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |     40000 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |     40000 |  0.00 |
| CLB LUTs                |    5 |     0 |          0 |     20000 |  0.03 |
|   LUT as Logic          |    5 |     0 |          0 |     20000 |  0.03 |
|   LUT as Memory         |    0 |     0 |          0 |     10000 |  0.00 |
| LOOKAHEAD8              |    0 |     0 |          0 |      4576 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+------+-------+------------+-----------+-------+
|                   Site Type                   | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+------+-------+------------+-----------+-------+
| SLICE                                         |    1 |     0 |          0 |      4576 |  0.02 |
|   SLICEL                                      |    1 |     0 |            |           |       |
|   SLICEM                                      |    0 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |    0 |     0 |            |           |       |
| CLB LUTs                                      |    5 |     0 |          0 |     20000 |  0.03 |
|    using CASCADE                              |    0 |     0 |            |           |       |
|   LUT as Logic                                |    5 |     0 |          0 |     20000 |  0.03 |
|     single output                             |    4 |       |            |           |       |
|     dual output                               |    1 |       |            |           |       |
|   LUT as Memory                               |    0 |     0 |          0 |     10000 |  0.00 |
|     LUT as Distributed RAM                    |    0 |     0 |            |           |       |
|       single output                           |    0 |       |            |           |       |
|       dual output                             |    0 |       |            |           |       |
|     LUT as Shift Register                     |    0 |     0 |            |           |       |
|       single output                           |    0 |       |            |           |       |
|       dual output                             |    0 |       |            |           |       |
| CLB Registers                                 |    0 |     0 |          0 |     40000 |  0.00 |
|   Register driven from within the CLB         |    0 |       |            |           |       |
|   Register driven from outside the CLB        |    0 |       |            |           |       |
| CLB Imux registers                            |    0 |     0 |            |           |       |
|   Pipelining                                  |    0 |       |            |           |       |
| Unique Control Sets                           |    0 |       |          0 |      9152 |  0.00 |
+-----------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    0 |     0 |          0 |        24 |  0.00 |
|   RAMB36E5               |    0 |     0 |          0 |        24 |  0.00 |
|   RAMB18E5*              |    0 |     0 |          0 |        48 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |        24 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| XRAM                     |    0 |     0 |          0 |         1 |  0.00 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |        90 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   11 |     0 |          0 |       162 |  6.79 |
|   XPIO IOB |   11 |     0 |          0 |       162 |  6.79 |
|     INPUT  |    8 |       |            |           |       |
|     OUTPUT |    3 |       |            |           |       |
+------------+------+-------+------------+-----------+-------+
* Note: Refer to report_io for information on MIO pins.


6. CLOCK
--------

+------------------------+------+-------+------------+-----------+-------+
|        Site Type       | Used | Fixed | Prohibited | Available | Util% |
+------------------------+------+-------+------------+-----------+-------+
| BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |         8 |  0.00 |
| BUFG_PS/MBUFG_PS       |    0 |     0 |          0 |        12 |  0.00 |
| BUFGCE/MBUFGCE         |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_FABRIC            |    0 |     0 |          0 |        24 |  0.00 |
| DPLL                   |    0 |     0 |          0 |         4 |  0.00 |
| XPLL                   |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                   |    0 |     0 |          0 |         4 |  0.00 |
+------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    0 |     0 |          0 |         2 |  0.00 |
| NOC Slave 512 bit  |    0 |     0 |          0 |         2 |  0.00 |
| NOC Master 128 bit |    0 |     0 |          0 |        12 |  0.00 |
| NOC Slave 128 bit  |    0 |     0 |          0 |         8 |  0.00 |
+--------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| AI ML Engines    |    0 |     0 |          0 |         8 |  0.00 |
| AI ML PL Master  |    0 |     0 |          0 |        42 |  0.00 |
| AI ML PL Slave   |    0 |     0 |          0 |        56 |  0.00 |
| AI ML NOC Master |    0 |     0 |          0 |         2 |  0.00 |
| AI ML NOC Slave  |    0 |     0 |          0 |         2 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DDRMC              |    0 |     0 |          0 |         1 |  0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         1 |  0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |  0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |        81 |  0.00 |
| PS9                |    0 |     0 |          0 |         1 |  0.00 |
| BLI Registers      |    0 |     0 |          0 |     14632 |  0.00 |
| BLI Imux Registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |     0 |            |           |       |
| ADVANCED Imux      |    0 |     0 |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


10. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    8 |                 I/O |
| OBUF     |    3 |                 I/O |
| LUT6     |    3 |                 CLB |
| LUT3     |    3 |                 CLB |
+----------+------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


