#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 23 12:50:25 2019
# Process ID: 25138
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/IP_CoreTest/IP_CoreTest.runs/counter_mod_m_0_synth_1
# Command line: vivado -log counter_mod_m_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_mod_m_0.tcl
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/IP_CoreTest/IP_CoreTest.runs/counter_mod_m_0_synth_1/counter_mod_m_0.vds
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/IP_CoreTest/IP_CoreTest.runs/counter_mod_m_0_synth_1/vivado.jou
#-----------------------------------------------------------
source counter_mod_m_0.tcl -notrace
