// Seed: 1895689424
module module_0 ();
  assign id_1 = 1'b0;
  if (1'b0) begin : LABEL_0
    begin : LABEL_0
      uwire id_2;
      begin : LABEL_0
        assign id_1 = id_2;
      end
    end
  end
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    output uwire id_9,
    input uwire id_10
    , id_24,
    output wire id_11
    , id_25,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    output uwire id_15,
    output uwire id_16,
    output supply0 id_17,
    output wire id_18,
    output wor id_19,
    input tri0 id_20,
    input wand id_21,
    output supply0 id_22
);
  assign id_5  = 1'b0 == 1 - 1;
  assign id_16 = id_2;
  module_0 modCall_1 ();
  wire id_26;
endmodule
