{
  "name": "core::core_arch::arm_shared::neon::generated::vmull_laneq_s32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:33801:1: 33801:81",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vmull_laneq_s32(_1: core_arch::arm_shared::neon::int32x2_t, _2: core_arch::arm_shared::neon::int32x4_t) -> core_arch::arm_shared::neon::int64x2_t {\n    let mut _0: core_arch::arm_shared::neon::int64x2_t;\n    let mut _3: core_arch::arm_shared::neon::int32x2_t;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::int32x4_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::int32x2_t>(_2, _2, core_arch::arm_shared::neon::generated::vmull_laneq_s32::<LANE>::{constant#1}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::arm_shared::neon::generated::vmull_s32(_1, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}