# üñ•Ô∏è RISC-V Reference SoC Tapeout Program VSD
<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-green?style=for-the-badge)](https://efabless.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
[![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)](https://www.makeinindia.com/)

</div>

---

Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress** with tasks inside each week.  

> üèóÔ∏è In this program, we learn to design a System-on-Chip (SoC) from **basic RTL to GDSII** using open-source tools.  
> Part of India‚Äôs largest collaborative RISC-V tapeout initiative, empowering **3500+ participants** to build silicon and advance the nation‚Äôs semiconductor ecosystem.

---

## üìÖ Week 0 ‚Äî Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](./Week0/Task0/README.md) | üõ†Ô∏è [Tools Installation](./Week0/Task0/README.md) ‚Äî Installed **Iverilog**, **Yosys**, and **GTKWave** | ‚úÖ Done |

### üåü Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL ‚Üí GDSII flow experiments**.

---

## üôè Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://efabless.com/) for making this initiative possible.  

---

## üìà Weekly Progress Tracker

- [x] [Week 0 ‚Äî Tools Setup](./Week0/Task0/README.md)  
- [ ] Week 1 ‚Äî RTL Design  
- [ ] Week 2 ‚Äî Synthesis  
- [ ] Week 3 ‚Äî Physical Design  

---

## üîó Program Links

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)  
[![Make in India](https://img.shields.io/badge/Make%20in-India-saffron?style=flat-square)](https://www.makeinindia.com/)

---
