<!doctype html>
<html>
<head>
<title>ATTR_17 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_17 (PCIE_ATTRIB) Register</p><h1>ATTR_17 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_17 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_17</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000044</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD480044 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x0000FFFF</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_17</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_17 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_bar5</td><td class="center">15:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xFFFF</td><td>For an endpoint, specifies mask/settings for Base Address Register (BAR) 5 if BAR4 is a 32-bit BAR, or the upper bits of {BAR5,BAR4} if BAR4 is the lower part of a 64-bit BAR. If BAR is not to be implemented, set to 32'h00000000. See BAR4 description if this functions as the upper bits of a 64-bit BAR.<br/>For a switch or root, this must be set to:<br/>0000_0000<br/>= Prefetchable Memory Limit/Base Registers not implemented<br/>FFF0_FFF0 = 32-bit Prefetchable Memory Limit/Base implemented<br/>FFF1_FFF1 = 64-bit Prefetchable Memory Limit/Base implemented<br/>For an endpoint, bits are defined as follows:<br/>Memory Space BAR (not upper bits of BAR4)<br/>[0]<br/>= Mem Space Indicator (set to 0)<br/>[2:1]<br/>= Type field (00 for 32-bit; BAR5 cannot be lower part of a 64-bit BAR)<br/>[3]<br/>= Prefetchable (0 or 1)<br/>[31:4] = Mask for writable bits of BAR; set uppermost 31:n bits to 1, where 2^n=memory aperture size in bytes.<br/>IO Space BAR<br/>0]<br/>= IO Space Indicator (set to 1)<br/>[1]<br/>= Reserved (set to 0)<br/>[31:2] = Mask for writable bits of BAR; set uppermost 31:n bits to 1, where 2^n=i/o aperture size in bytes.; EP=0xFFFF; RP=0xFFF1</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>