(pcb C:/Users/knigh/Documents/Github/afv/PcbDesign/TurretCtl\freerouting.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(7.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  185755 -125925  82970 -125925  82970 -44312.5  185755 -44312.5
            185755 -125925)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "TerminalBlock_Phoenix:TerminalBlock_Phoenix_PTSM-0,5-4-2.5-H-THR_1x04_P2.50mm_Horizontal"
      (place J5 175380.000000 -114220.000000 front 0.000000 (PN Sense))
      (place J2 175380.000000 -53260.000000 front 0.000000 (PN St1))
      (place J3 175380.000000 -68580.000000 front 0.000000 (PN St2))
      (place J1 95430.000000 -53260.000000 front 0.000000 (PN PWR))
      (place J6 175340.000000 -98980.000000 front 0.000000 (PN Sv2))
      (place J4 175380.000000 -83820.000000 front 0.000000 (PN Sv1))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R3 121600.000000 -58905.000000 front 0.000000 (PN Rref))
      (place R4 121600.000000 -62055.000000 front 0.000000 (PN Rfault))
      (place R1 150780.000000 -58905.000000 front 0.000000 (PN Rfault))
      (place R2 150780.000000 -62055.000000 front 0.000000 (PN Rref))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C7 160145.241000 -61255.000000 front 0.000000 (PN Cvm2))
      (place C8 130965.241000 -61255.000000 front 0.000000 (PN Cvm2))
    )
    (component Capacitor_SMD:C_1206_3216Metric_Pad1.33x1.80mm_HandSolder
      (place C6 146300.000000 -66315.000000 front 0.000000 (PN Cdvdd))
      (place C14 117120.000000 -66315.000000 front 0.000000 (PN Cvcp))
      (place C9 117120.000000 -49565.000000 front 0.000000 (PN Cvm1))
      (place C3 146300.000000 -56265.000000 front 0.000000 (PN Cvcp))
      (place C12 117120.000000 -59615.000000 front 0.000000 (PN Cavdd))
      (place C2 146300.000000 -52915.000000 front 0.000000 (PN Cvm1))
      (place C10 117120.000000 -52915.000000 front 0.000000 (PN Cvm1))
      (place C11 117120.000000 -56265.000000 front 0.000000 (PN Cdvdd))
      (place C4 146300.000000 -59615.000000 front 0.000000 (PN Ccph))
      (place C1 146300.000000 -49565.000000 front 0.000000 (PN Cvm1))
      (place C13 117120.000000 -62965.000000 front 0.000000 (PN Ccph))
      (place C5 146300.000000 -62965.000000 front 0.000000 (PN Cavdd))
    )
    (component Module:Arduino_UNO_R3
      (place A1 117535.000000 -74850.000000 front 0.000000 (PN Arduino_UNO_R3))
    )
    (component "Package_SO:HTSSOP-24-1EP_4.4x7.8mm_P0.65mm_EP3.4x7.8mm_Mask2.4x4.68mm_ThermalVias"
      (place U1 153730.000000 -52610.000000 front 0.000000 (PN DRV8886))
      (place U2 124550.000000 -52610.000000 front 0.000000 (PN DRV8886))
    )
  )
  (library
    (image "TerminalBlock_Phoenix:TerminalBlock_Phoenix_PTSM-0,5-4-2.5-H-THR_1x04_P2.50mm_Horizontal"
      (outline (path signal 120  -2650 -860  -2650 -3100))
      (outline (path signal 120  -2650 -3100  -650 -3100))
      (outline (path signal 120  -2410 7260  -2410 -2860))
      (outline (path signal 120  -2410 7260  9910 7260))
      (outline (path signal 120  -2410 -2860  9910 -2860))
      (outline (path signal 120  9910 7260  9910 -2860))
      (outline (path signal 50  -2850 7700  -2850 -3300))
      (outline (path signal 50  -2850 -3300  10350 -3300))
      (outline (path signal 50  10350 7700  -2850 7700))
      (outline (path signal 50  10350 -3300  10350 7700))
      (outline (path signal 100  -2350 7200  9850 7200))
      (outline (path signal 100  -2350 -800  -2350 7200))
      (outline (path signal 100  -350 -2800  -2350 -800))
      (outline (path signal 100  9850 7200  9850 -2800))
      (outline (path signal 100  9850 -2800  -350 -2800))
      (pin Rect[A]Pad_1800x3000_um 1 0 5000)
      (pin Rect[A]Pad_1800x3000_um 1@1 0 0)
      (pin Oval[A]Pad_1800x3000_um 2 2500 5000)
      (pin Oval[A]Pad_1800x3000_um 2@1 2500 0)
      (pin Oval[A]Pad_1800x3000_um 3 5000 5000)
      (pin Oval[A]Pad_1800x3000_um 3@1 5000 0)
      (pin Oval[A]Pad_1800x3000_um 4 7500 5000)
      (pin Oval[A]Pad_1800x3000_um 4@1 7500 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  5080 0  4340 0))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  4520 0  4500.83 -353.549  4443.55 -702.953  4348.83 -1044.12
            4217.77 -1373.04  4051.92 -1685.86  3853.22 -1978.92  3624.01 -2248.78
            3366.95 -2492.27  3085.08 -2706.54  2781.7 -2889.08  2460.35 -3037.75
            2124.82 -3150.81  1779.03 -3226.92  1427.03 -3265.2  1072.97 -3265.2
            720.973 -3226.92  375.182 -3150.81  39.648 -3037.75  -281.696 -2889.08
            -585.082 -2706.54  -866.953 -2492.27  -1124.01 -2248.78  -1353.22 -1978.92
            -1551.92 -1685.86  -1717.77 -1373.04  -1848.83 -1044.12  -1943.55 -702.953
            -2000.83 -353.549  -2020 0  -2000.83 353.549  -1943.55 702.953
            -1848.83 1044.12  -1717.77 1373.04  -1551.92 1685.86  -1353.22 1978.92
            -1124.01 2248.78  -866.953 2492.27  -585.082 2706.54  -281.696 2889.08
            39.648 3037.75  375.182 3150.81  720.973 3226.92  1072.97 3265.2
            1427.03 3265.2  1779.03 3226.92  2124.82 3150.81  2460.35 3037.75
            2781.7 2889.08  3085.08 2706.54  3366.95 2492.27  3624.01 2248.78
            3853.22 1978.92  4051.92 1685.86  4217.77 1373.04  4348.83 1044.12
            4443.55 702.953  4500.83 353.549  4520 0))
      (outline (path signal 50  4650 0  4630.74 -361.398  4573.17 -718.701  4477.95 -1067.86
            4346.16 -1404.92  4179.28 -1726.06  3979.22 -2027.65  3748.23 -2306.26
            3488.94 -2558.74  3204.28 -2782.23  2897.47 -2974.19  2572 -3132.46
            2231.55 -3255.24  1879.98 -3341.13  1521.27 -3389.16  1159.49 -3398.8
            798.733 -3369.92  443.089 -3302.86  96.588 -3198.38  -236.845 -3057.66
            -553.431 -2882.3  -849.584 -2674.28  -1121.95 -2435.95  -1367.44 -2170.03
            -1583.27 -1879.52  -1767 -1567.71  -1916.54 -1238.15  -2030.21 -894.549
            -2106.71 -540.816  -2145.18 -180.955  -2145.18 180.955  -2106.71 540.816
            -2030.21 894.549  -1916.54 1238.15  -1767 1567.71  -1583.27 1879.52
            -1367.44 2170.03  -1121.95 2435.95  -849.584 2674.28  -553.431 2882.3
            -236.845 3057.66  96.588 3198.38  443.089 3302.86  798.733 3369.92
            1159.49 3398.8  1521.27 3389.16  1879.98 3341.13  2231.55 3255.24
            2572 3132.46  2897.47 2974.19  3204.28 2782.23  3488.94 2558.74
            3748.23 2306.26  3979.22 2027.65  4179.28 1726.06  4346.16 1404.92
            4477.95 1067.86  4573.17 718.701  4630.74 361.398  4650 0))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 100  4400 0  4380.88 -346.526  4323.76 -688.845  4229.32 -1022.8
            4098.73 -1344.35  3933.55 -1649.57  3735.79 -1934.77  3507.86 -2196.49
            3252.53 -2431.54  2972.89 -2637.07  2672.33 -2810.6  2354.51 -2950.01
            2023.28 -3053.61  1682.66 -3120.14  1336.8 -3148.8  989.875 -3139.24
            646.112 -3091.57  309.678 -3006.38  -15.341 -2884.69  -325 -2727.98
            -615.541 -2538.16  -883.437 -2317.53  -1125.44 -2068.77  -1338.6 -1794.89
            -1520.34 -1499.23  -1668.46 -1185.38  -1781.14 -857.126  -1857.04 -518.473
            -1895.22 -173.526  -1895.22 173.526  -1857.04 518.473  -1781.14 857.126
            -1668.46 1185.38  -1520.34 1499.23  -1338.6 1794.89  -1125.44 2068.77
            -883.437 2317.53  -615.541 2538.16  -325 2727.98  -15.341 2884.69
            309.678 3006.38  646.112 3091.57  989.875 3139.24  1336.8 3148.8
            1682.66 3120.14  2023.28 3053.61  2354.51 2950.01  2672.33 2810.6
            2972.89 2637.07  3252.53 2431.54  3507.86 2196.49  3735.79 1934.77
            3933.55 1649.57  4098.73 1344.35  4229.32 1022.8  4323.76 688.845
            4380.88 346.526  4400 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_SMD:C_1206_3216Metric_Pad1.33x1.80mm_HandSolder
      (outline (path signal 120  -711.252 910  711.252 910))
      (outline (path signal 120  -711.252 -910  711.252 -910))
      (outline (path signal 50  -2480 1150  2480 1150))
      (outline (path signal 50  -2480 -1150  -2480 1150))
      (outline (path signal 50  2480 1150  2480 -1150))
      (outline (path signal 50  2480 -1150  -2480 -1150))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (pin RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0 1 -1562.5 0)
      (pin RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0 2 1562.5 0)
    )
    (image Module:Arduino_UNO_R3
      (outline (path signal 120  -34420 -29720  -34420 -41400))
      (outline (path signal 120  -34420 -41400  -28070 -41400))
      (outline (path signal 120  -29970 -510  -29970 -9650))
      (outline (path signal 120  -29970 -9650  -28070 -9650))
      (outline (path signal 120  -28070 2670  -28070 -510))
      (outline (path signal 120  -28070 -510  -29970 -510))
      (outline (path signal 120  -28070 -9650  -28070 -29720))
      (outline (path signal 120  -28070 -29720  -34420 -29720))
      (outline (path signal 120  -28070 -41400  -28070 -50930))
      (outline (path signal 120  -28070 -50930  36580 -50930))
      (outline (path signal 120  36580 -50930  38230 -49280))
      (outline (path signal 120  38230 2670  -28070 2670))
      (outline (path signal 120  38230 0  38230 2670))
      (outline (path signal 120  38230 -37850  40770 -35310))
      (outline (path signal 120  38230 -49280  38230 -37850))
      (outline (path signal 120  40770 -2540  38230 0))
      (outline (path signal 120  40770 -35310  40770 -2540))
      (outline (path signal 50  -34540 -29590  -28190 -29590))
      (outline (path signal 50  -34540 -41530  -34540 -29590))
      (outline (path signal 50  -30100 -380  -28190 -380))
      (outline (path signal 50  -30100 -9780  -30100 -380))
      (outline (path signal 50  -28190 2790  38350 2790))
      (outline (path signal 50  -28190 -380  -28190 2790))
      (outline (path signal 50  -28190 -9780  -30100 -9780))
      (outline (path signal 50  -28190 -29590  -28190 -9780))
      (outline (path signal 50  -28190 -41530  -34540 -41530))
      (outline (path signal 50  -28190 -51050  -28190 -41530))
      (outline (path signal 50  36580 -51050  -28190 -51050))
      (outline (path signal 50  38350 2790  38350 0))
      (outline (path signal 50  38350 0  40890 -2540))
      (outline (path signal 50  38350 -37850  38350 -49280))
      (outline (path signal 50  38350 -49280  36580 -51050))
      (outline (path signal 50  40890 -2540  40890 -35310))
      (outline (path signal 50  40890 -35310  38350 -37850))
      (outline (path signal 100  -34290 -29840  -18410 -29840))
      (outline (path signal 100  -34290 -41270  -34290 -29840))
      (outline (path signal 100  -29840 -640  -16510 -640))
      (outline (path signal 100  -29840 -9530  -29840 -640))
      (outline (path signal 100  -27940 2540  38100 2540))
      (outline (path signal 100  -27940 -50800  -27940 2540))
      (outline (path signal 100  -18410 -29840  -18410 -41270))
      (outline (path signal 100  -18410 -41270  -34290 -41270))
      (outline (path signal 100  -16510 -640  -16510 -9530))
      (outline (path signal 100  -16510 -9530  -29840 -9530))
      (outline (path signal 100  36580 -50800  -27940 -50800))
      (outline (path signal 100  38100 2540  38100 0))
      (outline (path signal 100  38100 0  40640 -2540))
      (outline (path signal 100  38100 -37850  38100 -49280))
      (outline (path signal 100  38100 -49280  36580 -50800))
      (outline (path signal 100  40640 -2540  40640 -35310))
      (outline (path signal 100  40640 -35310  38100 -37850))
      (pin Rect[A]Pad_1600x1600_um (rotate 90) 1 0 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 9 22860 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 10 25400 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 11 27940 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 12 30480 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 13 33020 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 14 35560 0)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 15 35560 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 16 33020 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 17 30480 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 18 27940 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 19 25400 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 20 22860 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 21 20320 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 22 17780 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 23 13720 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 24 11180 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 25 8640 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 26 6100 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 27 3560 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 28 1020 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 29 -1520 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 30 -4060 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 31 -6600 -48260)
      (pin Oval[A]Pad_1600x1600_um (rotate 90) 32 -9140 -48260)
    )
    (image "Package_SO:HTSSOP-24-1EP_4.4x7.8mm_P0.65mm_EP3.4x7.8mm_Mask2.4x4.68mm_ThermalVias"
      (outline (path signal 120  0 4160  -3650 4160))
      (outline (path signal 120  0 4160  2200 4160))
      (outline (path signal 120  0 -4160  -2200 -4160))
      (outline (path signal 120  0 -4160  2200 -4160))
      (outline (path signal 50  -3900 4150  -3900 -4150))
      (outline (path signal 50  -3900 -4150  3900 -4150))
      (outline (path signal 50  3900 4150  -3900 4150))
      (outline (path signal 50  3900 -4150  3900 4150))
      (outline (path signal 100  -2200 2900  -1200 3900))
      (outline (path signal 100  -2200 -3900  -2200 2900))
      (outline (path signal 100  -1200 3900  2200 3900))
      (outline (path signal 100  2200 3900  2200 -3900))
      (outline (path signal 100  2200 -3900  -2200 -3900))
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 1 -2862.5 3575)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 2 -2862.5 2925)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 3 -2862.5 2275)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 4 -2862.5 1625)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 5 -2862.5 975)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 6 -2862.5 325)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 7 -2862.5 -325)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 8 -2862.5 -975)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 9 -2862.5 -1625)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 10 -2862.5 -2275)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 11 -2862.5 -2925)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 12 -2862.5 -3575)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 13 2862.5 -3575)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 14 2862.5 -2925)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 15 2862.5 -2275)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 16 2862.5 -1625)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 17 2862.5 -975)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 18 2862.5 -325)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 19 2862.5 325)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 20 2862.5 975)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 21 2862.5 1625)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 22 2862.5 2275)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 23 2862.5 2925)
      (pin RoundRect[T]Pad_1575x400_100.381_um_0.000000_0 24 2862.5 3575)
      (pin Round[A]Pad_600_um 25 -1300 3250)
      (pin Round[A]Pad_600_um 25@1 -1300 1950)
      (pin Round[A]Pad_600_um 25@2 -1300 650)
      (pin Round[A]Pad_600_um 25@3 -1300 -650)
      (pin Round[A]Pad_600_um 25@4 -1300 -1950)
      (pin Round[A]Pad_600_um 25@5 -1300 -3250)
      (pin Round[A]Pad_600_um 25@6 0 3250)
      (pin Round[A]Pad_600_um 25@7 0 1950)
      (pin Round[A]Pad_600_um 25@8 0 650)
      (pin Rect[B]Pad_3200x7100_um 25@9 0 0)
      (pin Rect[T]Pad_3400x7800_um 25@10 0 0)
      (pin Round[A]Pad_600_um 25@11 0 -650)
      (pin Round[A]Pad_600_um 25@12 0 -1950)
      (pin Round[A]Pad_600_um 25@13 0 -3250)
      (pin Round[A]Pad_600_um 25@14 1300 3250)
      (pin Round[A]Pad_600_um 25@15 1300 1950)
      (pin Round[A]Pad_600_um 25@16 1300 650)
      (pin Round[A]Pad_600_um 25@17 1300 -650)
      (pin Round[A]Pad_600_um 25@18 1300 -1950)
      (pin Round[A]Pad_600_um 25@19 1300 -3250)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_600_um
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x3000_um
      (shape (path F.Cu 1800  0 -600  0 600))
      (shape (path B.Cu 1800  0 -600  0 600))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1325x1800_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -663.451 650  -644.348 746.035  -589.949 827.449  -508.535 881.848
            -412.499 900.95  412.5 900.951  508.535 881.848  589.949 827.449
            644.348 746.035  663.45 649.999  663.451 -650  644.348 -746.035
            589.949 -827.449  508.535 -881.848  412.499 -900.95  -412.5 -900.951
            -508.535 -881.848  -589.949 -827.449  -644.348 -746.035  -663.45 -649.999
            -663.451 650))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1575x400_100.381_um_0.000000_0
      (shape (polygon F.Cu 0  -787.881 100  -780.24 138.414  -758.48 170.98  -725.914 192.74
            -687.499 200.38  687.5 200.381  725.914 192.74  758.48 170.98
            780.24 138.414  787.88 99.999  787.881 -100  780.24 -138.414
            758.48 -170.98  725.914 -192.74  687.499 -200.38  -687.5 -200.381
            -725.914 -192.74  -758.48 -170.98  -780.24 -138.414  -787.88 -99.999
            -787.881 100))
      (attach off)
    )
    (padstack Rect[B]Pad_3200x7100_um
      (shape (rect B.Cu -1600 -3550 1600 3550))
      (attach off)
    )
    (padstack Rect[T]Pad_3400x7800_um
      (shape (rect F.Cu -1700 -3900 1700 3900))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x3000_um
      (shape (rect F.Cu -900 -1500 900 1500))
      (shape (rect B.Cu -900 -1500 900 1500))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "unconnected-(A1-NC-Pad1)"
      (pins A1-1)
    )
    (net "unconnected-(A1-IOREF-Pad2)"
      (pins A1-2)
    )
    (net "unconnected-(A1-~{RESET}-Pad3)"
      (pins A1-3)
    )
    (net "unconnected-(A1-3V3-Pad4)"
      (pins A1-4)
    )
    (net "/Sw-O"
      (pins J5-1 J5-1@1 A1-5)
    )
    (net /GND
      (pins R3-2 C7-2 C6-2 A1-6 A1-7 A1-29 U1-6 U1-9 U1-12 U1-22 U1-23 C8-2 C9-2 J1-2
        J1-2@1 J6-1 J6-1@1 C12-2 C2-2 C10-2 C11-2 C1-2 U2-6 U2-9 U2-12 U2-22 U2-23
        J4-1 J4-1@1 C5-2 R2-2)
    )
    (net /VM
      (pins C7-1 A1-8 U1-4 U1-11 C14-1 C8-1 C9-1 C3-1 J1-1 J1-1@1 J6-2 J6-2@1 C2-1
        C10-1 C1-1 U2-4 U2-11 J4-2 J4-2@1)
    )
    (net "unconnected-(A1-A0-Pad9)"
      (pins A1-9)
    )
    (net "unconnected-(A1-A1-Pad10)"
      (pins A1-10)
    )
    (net "unconnected-(A1-A2-Pad11)"
      (pins A1-11)
    )
    (net "unconnected-(A1-A3-Pad12)"
      (pins A1-12)
    )
    (net "unconnected-(A1-SDA{slash}A4-Pad13)"
      (pins A1-13)
    )
    (net "unconnected-(A1-SCL{slash}A5-Pad14)"
      (pins A1-14)
    )
    (net "unconnected-(A1-D0{slash}RX-Pad15)"
      (pins A1-15)
    )
    (net "unconnected-(A1-D1{slash}TX-Pad16)"
      (pins A1-16)
    )
    (net /Dir1
      (pins A1-17 U1-20 U2-20)
    )
    (net /Step1
      (pins A1-18 U1-19 U2-19)
    )
    (net /Dir2
      (pins A1-19)
    )
    (net /Step2
      (pins A1-20)
    )
    (net "unconnected-(A1-D6-Pad21)"
      (pins A1-21)
    )
    (net "/Sw-I"
      (pins J5-2 J5-2@1 A1-22)
    )
    (net /Sig2
      (pins A1-23 J6-3 J6-3@1)
    )
    (net /Sig1
      (pins A1-24 J4-3 J4-3@1)
    )
    (net "unconnected-(A1-D10-Pad25)"
      (pins A1-25)
    )
    (net "unconnected-(A1-D11-Pad26)"
      (pins A1-26)
    )
    (net "unconnected-(A1-D12-Pad27)"
      (pins A1-27)
    )
    (net "unconnected-(A1-D13-Pad28)"
      (pins A1-28)
    )
    (net "unconnected-(A1-AREF-Pad30)"
      (pins A1-30)
    )
    (net "unconnected-(A1-SDA{slash}A4-Pad31)"
      (pins A1-31)
    )
    (net "unconnected-(A1-SCL{slash}A5-Pad32)"
      (pins A1-32)
    )
    (net "Net-(U1-VCP)"
      (pins U1-3 C3-2)
    )
    (net "Net-(U1-CPL)"
      (pins U1-1 C4-1)
    )
    (net "Net-(U1-CPH)"
      (pins U1-2 C4-2)
    )
    (net "Net-(U1-AVDD)"
      (pins U1-13 C5-1)
    )
    (net "Net-(U1-DVDD)"
      (pins C6-1 U1-14 U1-17 U1-18 U1-21 U1-24 R1-2)
    )
    (net "Net-(U2-DVDD)"
      (pins R4-2 C11-1 U2-14 U2-17 U2-18 U2-21 U2-24)
    )
    (net "Net-(U2-AVDD)"
      (pins C12-1 U2-13)
    )
    (net "Net-(U2-CPL)"
      (pins U2-1 C13-1)
    )
    (net "Net-(U2-CPH)"
      (pins U2-2 C13-2)
    )
    (net "Net-(U2-VCP)"
      (pins C14-2 U2-3)
    )
    (net "unconnected-(J1-Pin_3-Pad3)"
      (pins J1-3 J1-3@1)
    )
    (net "unconnected-(J1-Pin_4-Pad4)"
      (pins J1-4 J1-4@1)
    )
    (net /Stepper1/AOUT1
      (pins U1-5 J2-1 J2-1@1)
    )
    (net /Stepper1/AOUT2
      (pins U1-7 J2-2 J2-2@1)
    )
    (net /Stepper1/BOUT2
      (pins U1-8 J2-3 J2-3@1)
    )
    (net /Stepper1/BOUT1
      (pins U1-10 J2-4 J2-4@1)
    )
    (net /Stepper2/AOUT1
      (pins J3-1 J3-1@1 U2-5)
    )
    (net /Stepper2/AOUT2
      (pins J3-2 J3-2@1 U2-7)
    )
    (net /Stepper2/BOUT2
      (pins J3-3 J3-3@1 U2-8)
    )
    (net /Stepper2/BOUT1
      (pins J3-4 J3-4@1 U2-10)
    )
    (net "unconnected-(J4-Pin_4-Pad4)"
      (pins J4-4 J4-4@1)
    )
    (net "unconnected-(J5-Pin_3-Pad3)"
      (pins J5-3 J5-3@1)
    )
    (net "unconnected-(J5-Pin_4-Pad4)"
      (pins J5-4 J5-4@1)
    )
    (net "unconnected-(J6-Pin_4-Pad4)"
      (pins J6-4 J6-4@1)
    )
    (net "Net-(U1-nFAULT)"
      (pins U1-15 R1-1)
    )
    (net "Net-(U1-RREF)"
      (pins U1-16 R2-1)
    )
    (net "Net-(U2-RREF)"
      (pins R3-1 U2-16)
    )
    (net "Net-(U2-nFAULT)"
      (pins R4-1 U2-15)
    )
    (class kicad_default "" /Dir1 /Dir2 /GND /Sig1 /Sig2 /Step1 /Step2 /Stepper1/AOUT1
      /Stepper1/AOUT2 /Stepper1/BOUT1 /Stepper1/BOUT2 /Stepper2/AOUT1 /Stepper2/AOUT2
      /Stepper2/BOUT1 /Stepper2/BOUT2 "/Sw-I" "/Sw-O" /VM "Net-(U1-AVDD)"
      "Net-(U1-CPH)" "Net-(U1-CPL)" "Net-(U1-DVDD)" "Net-(U1-RREF)" "Net-(U1-VCP)"
      "Net-(U1-nFAULT)" "Net-(U2-AVDD)" "Net-(U2-CPH)" "Net-(U2-CPL)" "Net-(U2-DVDD)"
      "Net-(U2-RREF)" "Net-(U2-VCP)" "Net-(U2-nFAULT)" "unconnected-(A1-3V3-Pad4)"
      "unconnected-(A1-A0-Pad9)" "unconnected-(A1-A1-Pad10)" "unconnected-(A1-A2-Pad11)"
      "unconnected-(A1-A3-Pad12)" "unconnected-(A1-AREF-Pad30)" "unconnected-(A1-D0{slash}RX-Pad15)"
      "unconnected-(A1-D10-Pad25)" "unconnected-(A1-D11-Pad26)" "unconnected-(A1-D12-Pad27)"
      "unconnected-(A1-D13-Pad28)" "unconnected-(A1-D1{slash}TX-Pad16)" "unconnected-(A1-D6-Pad21)"
      "unconnected-(A1-IOREF-Pad2)" "unconnected-(A1-NC-Pad1)" "unconnected-(A1-SCL{slash}A5-Pad14)"
      "unconnected-(A1-SCL{slash}A5-Pad32)" "unconnected-(A1-SDA{slash}A4-Pad13)"
      "unconnected-(A1-SDA{slash}A4-Pad31)" "unconnected-(A1-~{RESET}-Pad3)"
      "unconnected-(J1-Pin_3-Pad3)" "unconnected-(J1-Pin_4-Pad4)" "unconnected-(J4-Pin_4-Pad4)"
      "unconnected-(J5-Pin_3-Pad3)" "unconnected-(J5-Pin_4-Pad4)" "unconnected-(J6-Pin_4-Pad4)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
