# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_d_fifo.srcs/sim_1/imports/verilog/D_FIFO.v" \
"../../../../test_d_fifo.srcs/sim_1/imports/verilog/D_FIFO_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
