// Seed: 461909061
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  always @(posedge 1) id_0[1] <= id_3;
  assign id_2[1+:1] = id_3;
endmodule
