Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Feb 14 09:27:31 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Counter_timing_summary_routed.rpt -rpx Counter_timing_summary_routed.rpx
| Design       : Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: div/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.464        0.000                      0                   27        0.249        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.464        0.000                      0                   27        0.249        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 2.063ns (79.834%)  route 0.521ns (20.166%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    div/internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.676 r  div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.676    div/internal_clock_reg[24]_i_1_n_6
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[25]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y56         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.979ns (79.157%)  route 0.521ns (20.843%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    div/internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.592 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.592    div/internal_clock_reg[24]_i_1_n_5
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[26]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y56         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.959ns (78.989%)  route 0.521ns (21.011%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    div/internal_clock_reg[20]_i_1_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.572 r  div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.572    div/internal_clock_reg[24]_i_1_n_7
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[24]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y56         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.946ns (78.878%)  route 0.521ns (21.122%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.559 r  div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.559    div/internal_clock_reg[20]_i_1_n_6
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[21]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.938ns (78.809%)  route 0.521ns (21.191%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.551 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.551    div/internal_clock_reg[20]_i_1_n_4
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[23]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.862ns (78.133%)  route 0.521ns (21.867%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.475 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.475    div/internal_clock_reg[20]_i_1_n_5
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.842ns (77.948%)  route 0.521ns (22.052%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    div/internal_clock_reg[16]_i_1_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.455 r  div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.455    div/internal_clock_reg[20]_i_1_n_7
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[20]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.829ns (77.826%)  route 0.521ns (22.174%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.442 r  div/internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.442    div/internal_clock_reg[16]_i_1_n_6
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[17]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y54         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.821ns (77.751%)  route 0.521ns (22.249%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.434 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.434    div/internal_clock_reg[16]_i_1_n_4
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[19]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y54         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.745ns (77.004%)  route 0.521ns (22.996%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.733     5.092    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  div/internal_clock_reg[0]/Q
                         net (fo=1, routed)           0.521     6.131    div/internal_clock_reg_n_0_[0]
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.255 r  div/internal_clock[0]_i_5/O
                         net (fo=1, routed)           0.000     6.255    div/internal_clock[0]_i_5_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.768 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    div/internal_clock_reg[0]_i_1_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.885 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.885    div/internal_clock_reg[4]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.002 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    div/internal_clock_reg[8]_i_1_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.119 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    div/internal_clock_reg[12]_i_1_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.358    div/internal_clock_reg[16]_i_1_n_5
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.612    14.798    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism              0.268    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X88Y54         FDRE (Setup_fdre_C_D)        0.109    15.139    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.608     1.441    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.108     1.714    div/internal_clock_reg_n_0_[1]
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.825 r  div/internal_clock_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.825    div/internal_clock_reg[0]_i_1_n_6
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.880     1.949    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[1]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.134     1.575    div/internal_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.608     1.441    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    div/internal_clock_reg_n_0_[10]
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    div/internal_clock_reg[8]_i_1_n_5
    SLICE_X88Y52         FDRE                                         r  div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.880     1.949    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/internal_clock_reg[10]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.134     1.575    div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.608     1.441    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    div/internal_clock_reg_n_0_[2]
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  div/internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    div/internal_clock_reg[0]_i_1_n_5
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.880     1.949    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[2]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.134     1.575    div/internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.114     1.719    div/internal_clock_reg_n_0_[18]
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    div/internal_clock_reg[16]_i_1_n_5
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.134     1.574    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.114     1.719    div/internal_clock_reg_n_0_[22]
    SLICE_X88Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    div/internal_clock_reg[20]_i_1_n_5
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.134     1.574    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  div/internal_clock_reg[26]/Q
                         net (fo=5, routed)           0.127     1.731    div/CLK
    SLICE_X88Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    div/internal_clock_reg[24]_i_1_n_5
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/internal_clock_reg[26]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.134     1.574    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.608     1.441    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    div/internal_clock_reg_n_0_[10]
    SLICE_X88Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.866 r  div/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    div/internal_clock_reg[8]_i_1_n_4
    SLICE_X88Y52         FDRE                                         r  div/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.880     1.949    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/internal_clock_reg[11]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.134     1.575    div/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.114     1.719    div/internal_clock_reg_n_0_[18]
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    div/internal_clock_reg[16]_i_1_n_4
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/internal_clock_reg[19]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.134     1.574    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.607     1.440    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.114     1.719    div/internal_clock_reg_n_0_[22]
    SLICE_X88Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    div/internal_clock_reg[20]_i_1_n_4
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.879     1.948    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/internal_clock_reg[23]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.134     1.574    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.608     1.441    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.114     1.720    div/internal_clock_reg_n_0_[2]
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.866 r  div/internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    div/internal_clock_reg[0]_i_1_n_4
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.880     1.949    div/clk_IBUF_BUFG
    SLICE_X88Y50         FDRE                                         r  div/internal_clock_reg[3]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.134     1.575    div/internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y50    div/internal_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y52    div/internal_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y52    div/internal_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    div/internal_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    div/internal_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    div/internal_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    div/internal_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y54    div/internal_clock_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y54    div/internal_clock_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/internal_clock_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/internal_clock_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/internal_clock_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/internal_clock_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    div/internal_clock_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    div/internal_clock_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y50    div/internal_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y50    div/internal_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    div/internal_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    div/internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    div/internal_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y52    div/internal_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    div/internal_clock_reg[13]/C



