-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ld_weights5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights5_AWVALID : OUT STD_LOGIC;
    m_axi_weights5_AWREADY : IN STD_LOGIC;
    m_axi_weights5_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights5_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_WVALID : OUT STD_LOGIC;
    m_axi_weights5_WREADY : IN STD_LOGIC;
    m_axi_weights5_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights5_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_WLAST : OUT STD_LOGIC;
    m_axi_weights5_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_ARVALID : OUT STD_LOGIC;
    m_axi_weights5_ARREADY : IN STD_LOGIC;
    m_axi_weights5_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights5_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights5_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_RVALID : IN STD_LOGIC;
    m_axi_weights5_RREADY : OUT STD_LOGIC;
    m_axi_weights5_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights5_RLAST : IN STD_LOGIC;
    m_axi_weights5_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights5_BVALID : IN STD_LOGIC;
    m_axi_weights5_BREADY : OUT STD_LOGIC;
    m_axi_weights5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights5_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights5_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    weights5_offset : IN STD_LOGIC_VECTOR (29 downto 0);
    weights5_buf_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights5_buf_ce0 : OUT STD_LOGIC;
    weights5_buf_we0 : OUT STD_LOGIC;
    weights5_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ld_weights5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal weights5_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal weights5_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln166_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln167_fu_143_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_reg_279 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_153_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_287 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln164_fu_167_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln164_reg_292 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln163_fu_147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_177_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_300 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln167_1_fu_208_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln167_1_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln164_fu_171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_220_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_313 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln167_3_fu_241_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln167_3_reg_318 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln165_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal weights5_addr_reg_323 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_264_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_reg_332 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state12 : BOOLEAN;
    signal add_ln167_4_fu_274_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln167_4_reg_337 : STD_LOGIC_VECTOR (63 downto 0);
    signal weights5_addr_read_reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_99 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_0_reg_110 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_0_reg_121 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_0_reg_132 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln167_5_fu_247_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_159_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_1_fu_183_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_fu_187_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_196_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_4_fu_192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_5_fu_204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_2_fu_226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln167_2_fu_230_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln167_fu_235_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_3_fu_270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_0_reg_99_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln164_fu_171_p2 = ap_const_lv1_1))) then 
                i_0_reg_99 <= i_reg_287;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_99 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_reg_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln165_fu_214_p2 = ap_const_lv1_1))) then 
                j_0_reg_110 <= j_reg_300;
            elsif (((icmp_ln163_fu_147_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_110 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    k_0_reg_121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln166_fu_258_p2 = ap_const_lv1_1))) then 
                k_0_reg_121 <= k_reg_313;
            elsif (((icmp_ln164_fu_171_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                k_0_reg_121 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    l_0_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                l_0_reg_132 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                l_0_reg_132 <= l_reg_332;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_fu_171_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln167_1_reg_305 <= add_ln167_1_fu_208_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln165_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln167_3_reg_318 <= add_ln167_3_fu_241_p2;
                weights5_addr_reg_323 <= add_ln167_5_fu_247_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0))) and (icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                add_ln167_4_reg_337 <= add_ln167_4_fu_274_p2;
                weights5_addr_read_reg_342 <= m_axi_weights5_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_287 <= i_fu_153_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_reg_300 <= j_fu_177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                k_reg_313 <= k_fu_220_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                l_reg_332 <= l_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln163_fu_147_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln164_reg_292(10 downto 4) <= zext_ln164_fu_167_p1(10 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    zext_ln167_reg_279(29 downto 0) <= zext_ln167_fu_143_p1(29 downto 0);
            end if;
        end if;
    end process;
    zext_ln167_reg_279(63 downto 30) <= "0000000000000000000000000000000000";
    zext_ln164_reg_292(3 downto 0) <= "0000";
    zext_ln164_reg_292(11) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_weights5_ARREADY, m_axi_weights5_RVALID, ap_CS_fsm_state5, ap_CS_fsm_state12, icmp_ln166_fu_258_p2, ap_CS_fsm_state2, icmp_ln163_fu_147_p2, ap_CS_fsm_state3, icmp_ln164_fu_171_p2, ap_CS_fsm_state4, icmp_ln165_fu_214_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln163_fu_147_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln164_fu_171_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln165_fu_214_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((m_axi_weights5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if ((not(((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln166_fu_258_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0))) and (icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln167_1_fu_208_p2 <= std_logic_vector(unsigned(zext_ln167_4_fu_192_p1) + unsigned(zext_ln167_5_fu_204_p1));
    add_ln167_2_fu_230_p2 <= std_logic_vector(unsigned(add_ln167_1_reg_305) + unsigned(zext_ln167_2_fu_226_p1));
    add_ln167_3_fu_241_p2 <= std_logic_vector(unsigned(add_ln167_2_fu_230_p2) + unsigned(shl_ln167_fu_235_p2));
    add_ln167_4_fu_274_p2 <= std_logic_vector(unsigned(zext_ln167_3_fu_270_p1) + unsigned(add_ln167_3_reg_318));
    add_ln167_5_fu_247_p2 <= std_logic_vector(unsigned(zext_ln167_reg_279) + unsigned(add_ln167_3_fu_241_p2));
    add_ln167_fu_187_p2 <= std_logic_vector(unsigned(zext_ln164_reg_292) + unsigned(zext_ln167_1_fu_183_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state12_assign_proc : process(m_axi_weights5_RVALID, icmp_ln166_fu_258_p2)
    begin
                ap_block_state12 <= ((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln163_fu_147_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln163_fu_147_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln163_fu_147_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln163_fu_147_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_153_p2 <= std_logic_vector(unsigned(i_0_reg_99) + unsigned(ap_const_lv7_1));
    icmp_ln163_fu_147_p2 <= "1" when (i_0_reg_99 = ap_const_lv7_78) else "0";
    icmp_ln164_fu_171_p2 <= "1" when (j_0_reg_110 = ap_const_lv5_10) else "0";
    icmp_ln165_fu_214_p2 <= "1" when (k_0_reg_121 = ap_const_lv3_5) else "0";
    icmp_ln166_fu_258_p2 <= "1" when (l_0_reg_132 = ap_const_lv3_5) else "0";
    j_fu_177_p2 <= std_logic_vector(unsigned(j_0_reg_110) + unsigned(ap_const_lv5_1));
    k_fu_220_p2 <= std_logic_vector(unsigned(k_0_reg_121) + unsigned(ap_const_lv3_1));
    l_fu_264_p2 <= std_logic_vector(unsigned(l_0_reg_132) + unsigned(ap_const_lv3_1));
    m_axi_weights5_ARADDR <= weights5_addr_reg_323;
    m_axi_weights5_ARBURST <= ap_const_lv2_0;
    m_axi_weights5_ARCACHE <= ap_const_lv4_0;
    m_axi_weights5_ARID <= ap_const_lv1_0;
    m_axi_weights5_ARLEN <= ap_const_lv32_5;
    m_axi_weights5_ARLOCK <= ap_const_lv2_0;
    m_axi_weights5_ARPROT <= ap_const_lv3_0;
    m_axi_weights5_ARQOS <= ap_const_lv4_0;
    m_axi_weights5_ARREGION <= ap_const_lv4_0;
    m_axi_weights5_ARSIZE <= ap_const_lv3_0;
    m_axi_weights5_ARUSER <= ap_const_lv1_0;

    m_axi_weights5_ARVALID_assign_proc : process(m_axi_weights5_ARREADY, ap_CS_fsm_state5)
    begin
        if (((m_axi_weights5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_weights5_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights5_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights5_AWADDR <= ap_const_lv32_0;
    m_axi_weights5_AWBURST <= ap_const_lv2_0;
    m_axi_weights5_AWCACHE <= ap_const_lv4_0;
    m_axi_weights5_AWID <= ap_const_lv1_0;
    m_axi_weights5_AWLEN <= ap_const_lv32_0;
    m_axi_weights5_AWLOCK <= ap_const_lv2_0;
    m_axi_weights5_AWPROT <= ap_const_lv3_0;
    m_axi_weights5_AWQOS <= ap_const_lv4_0;
    m_axi_weights5_AWREGION <= ap_const_lv4_0;
    m_axi_weights5_AWSIZE <= ap_const_lv3_0;
    m_axi_weights5_AWUSER <= ap_const_lv1_0;
    m_axi_weights5_AWVALID <= ap_const_logic_0;
    m_axi_weights5_BREADY <= ap_const_logic_0;

    m_axi_weights5_RREADY_assign_proc : process(m_axi_weights5_RVALID, ap_CS_fsm_state12, icmp_ln166_fu_258_p2)
    begin
        if ((not(((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (m_axi_weights5_RVALID = ap_const_logic_0))) and (icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_weights5_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights5_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights5_WDATA <= ap_const_lv32_0;
    m_axi_weights5_WID <= ap_const_lv1_0;
    m_axi_weights5_WLAST <= ap_const_logic_0;
    m_axi_weights5_WSTRB <= ap_const_lv4_0;
    m_axi_weights5_WUSER <= ap_const_lv1_0;
    m_axi_weights5_WVALID <= ap_const_logic_0;
    shl_ln167_fu_235_p2 <= std_logic_vector(shift_left(unsigned(add_ln167_2_fu_230_p2),to_integer(unsigned('0' & ap_const_lv64_2(31-1 downto 0)))));
    tmp_1_fu_196_p3 <= (add_ln167_fu_187_p2 & ap_const_lv2_0);
    tmp_fu_159_p3 <= (i_0_reg_99 & ap_const_lv4_0);

    weights5_blk_n_AR_assign_proc : process(m_axi_weights5_ARREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            weights5_blk_n_AR <= m_axi_weights5_ARREADY;
        else 
            weights5_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights5_blk_n_R_assign_proc : process(m_axi_weights5_RVALID, ap_CS_fsm_state12, icmp_ln166_fu_258_p2)
    begin
        if (((icmp_ln166_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            weights5_blk_n_R <= m_axi_weights5_RVALID;
        else 
            weights5_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    weights5_buf_address0 <= add_ln167_4_reg_337(16 - 1 downto 0);

    weights5_buf_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            weights5_buf_ce0 <= ap_const_logic_1;
        else 
            weights5_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights5_buf_d0 <= weights5_addr_read_reg_342;

    weights5_buf_we0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            weights5_buf_we0 <= ap_const_logic_1;
        else 
            weights5_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln164_fu_167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_159_p3),12));
    zext_ln167_1_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_110),12));
    zext_ln167_2_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_121),64));
    zext_ln167_3_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_0_reg_132),64));
    zext_ln167_4_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_fu_187_p2),64));
    zext_ln167_5_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_196_p3),64));
    zext_ln167_fu_143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(weights5_offset),64));
end behav;
