var group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r =
[
    [ "ALT_I2C_CLR_TX_OVER_s", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#struct_a_l_t___i2_c___c_l_r___t_x___o_v_e_r__s", [
      [ "clr_tx_over", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#add00bcab804b24fe775527ce85d2bd00", null ],
      [ "__pad0__", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#aa0abe90be40b7f6a516b491c3a0b2026", null ]
    ] ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_LSB", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga6f651adf144fe30bd6f93cae010b9584", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_MSB", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga19f156d49957f6244e7d9e7e507be8fe", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_WIDTH", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga6fa69c6581310f69e511eee14ad47c4b", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_SET_MSK", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#gae86deec6a4bf07c44d636d3970e91f5c", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_CLR_MSK", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga00d3312a3c8fe32408523774a7d9bdae", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_RESET", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga97b5269020b708701435019036c02acc", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_GET", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga8887827b4eb5a36e77455c88170faf83", null ],
    [ "ALT_I2C_CLR_TX_OVER_CLR_TX_OVER_SET", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga26b18ec889aa202e91e299811407604e", null ],
    [ "ALT_I2C_CLR_TX_OVER_OFST", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#gafd5a4628b223bc29712e0d0a7a90da3b", null ],
    [ "ALT_I2C_CLR_TX_OVER_ADDR", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga83a20ac686d79e454cac6ff92f50eabc", null ],
    [ "ALT_I2C_CLR_TX_OVER_t", "group___a_l_t___i2_c___c_l_r___t_x___o_v_e_r.html#ga7c54662632fc53d7c7f14a5dc0e37df5", null ]
];