module Project(input logic a, output logic b);

assign b = ~a;

endmodule
