Classic Timing Analyzer report for Counter
Sun May 25 12:43:40 2014
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'KEY[0]'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.909 ns                                      ; postCounter:u0|DflipflopDescibe:d|temp ; LED[3]                                 ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.510 ns                                      ; SW[17]                                 ; LED[1]                                 ; --         ; --       ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; postCounter:u0|DflipflopDescibe:b|temp ; postCounter:u0|DflipflopDescibe:b|temp ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                        ;                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; negCounter:u1|DflipflopDescibe:a|temp  ; negCounter:u1|DflipflopDescibe:a|temp  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; negCounter:u1|DflipflopDescibe:d|temp  ; negCounter:u1|DflipflopDescibe:d|temp  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; negCounter:u1|DflipflopDescibe:c|temp  ; negCounter:u1|DflipflopDescibe:c|temp  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; negCounter:u1|DflipflopDescibe:b|temp  ; negCounter:u1|DflipflopDescibe:b|temp  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; postCounter:u0|DflipflopDescibe:d|temp ; postCounter:u0|DflipflopDescibe:d|temp ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; postCounter:u0|DflipflopDescibe:c|temp ; postCounter:u0|DflipflopDescibe:c|temp ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; postCounter:u0|DflipflopDescibe:b|temp ; postCounter:u0|DflipflopDescibe:b|temp ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; N/A   ; None         ; 13.909 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; LED[3] ; KEY[0]     ;
; N/A   ; None         ; 13.466 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 13.466 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 13.463 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 13.278 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; LED[3] ; KEY[0]     ;
; N/A   ; None         ; 13.243 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 13.213 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 13.212 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 13.203 ns  ; postCounter:u0|DflipflopDescibe:d|temp ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 12.835 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 12.835 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 12.832 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 12.612 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 12.582 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 12.581 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 12.572 ns  ; negCounter:u1|DflipflopDescibe:d|temp  ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 12.328 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; LED[2] ; KEY[0]     ;
; N/A   ; None         ; 12.258 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; LED[2] ; KEY[0]     ;
; N/A   ; None         ; 12.080 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 12.054 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 12.054 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 12.010 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 11.984 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 11.984 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 11.836 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 11.830 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 11.821 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 11.809 ns  ; postCounter:u0|DflipflopDescibe:c|temp ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 11.766 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 11.760 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 11.751 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 11.739 ns  ; negCounter:u1|DflipflopDescibe:c|temp  ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 11.693 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; LED[1] ; KEY[0]     ;
; N/A   ; None         ; 11.550 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; LED[1] ; KEY[0]     ;
; N/A   ; None         ; 10.850 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 10.850 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 10.845 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 10.707 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 10.707 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 10.702 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 10.624 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 10.617 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 10.606 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 10.582 ns  ; postCounter:u0|DflipflopDescibe:b|temp ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 10.569 ns  ; negCounter:u1|DflipflopDescibe:a|temp  ; LED[0] ; KEY[0]     ;
; N/A   ; None         ; 10.481 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 10.474 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 10.463 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 10.439 ns  ; negCounter:u1|DflipflopDescibe:b|temp  ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 8.637 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 8.611 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 8.611 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 8.391 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 8.387 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 8.377 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 8.373 ns   ; negCounter:u1|DflipflopDescibe:a|temp  ; H0[6]  ; KEY[0]     ;
+-------+--------------+------------+----------------------------------------+--------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+--------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To     ;
+-------+-------------------+-----------------+--------+--------+
; N/A   ; None              ; 12.510 ns       ; SW[17] ; LED[1] ;
; N/A   ; None              ; 11.960 ns       ; SW[17] ; LED[2] ;
; N/A   ; None              ; 11.902 ns       ; SW[17] ; LED[3] ;
; N/A   ; None              ; 11.712 ns       ; SW[17] ; H0[0]  ;
; N/A   ; None              ; 11.686 ns       ; SW[17] ; H0[2]  ;
; N/A   ; None              ; 11.686 ns       ; SW[17] ; H0[1]  ;
; N/A   ; None              ; 11.468 ns       ; SW[17] ; H0[4]  ;
; N/A   ; None              ; 11.462 ns       ; SW[17] ; H0[3]  ;
; N/A   ; None              ; 11.453 ns       ; SW[17] ; H0[5]  ;
; N/A   ; None              ; 11.441 ns       ; SW[17] ; H0[6]  ;
+-------+-------------------+-----------------+--------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Sun May 25 12:43:40 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "postCounter:u0|DflipflopDescibe:b|temp" as buffer
    Info: Detected ripple clock "postCounter:u0|DflipflopDescibe:c|temp" as buffer
    Info: Detected ripple clock "negCounter:u1|DflipflopDescibe:b|temp" as buffer
    Info: Detected ripple clock "negCounter:u1|DflipflopDescibe:c|temp" as buffer
    Info: Detected ripple clock "negCounter:u1|DflipflopDescibe:a|temp" as buffer
Info: Clock "KEY[0]" Internal fmax is restricted to 450.05 MHz between source register "negCounter:u1|DflipflopDescibe:a|temp" and destination register "negCounter:u1|DflipflopDescibe:a|temp"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1|DflipflopDescibe:a|temp'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y1_N30; Fanout = 1; COMB Node = 'negCounter:u1|DflipflopDescibe:a|temp~12'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1|DflipflopDescibe:a|temp'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[0]" to destination register is 4.263 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY[0]'
                Info: 2: + IC(2.864 ns) + CELL(0.537 ns) = 4.263 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1|DflipflopDescibe:a|temp'
                Info: Total cell delay = 1.399 ns ( 32.82 % )
                Info: Total interconnect delay = 2.864 ns ( 67.18 % )
            Info: - Longest clock path from clock "KEY[0]" to source register is 4.263 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY[0]'
                Info: 2: + IC(2.864 ns) + CELL(0.537 ns) = 4.263 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1|DflipflopDescibe:a|temp'
                Info: Total cell delay = 1.399 ns ( 32.82 % )
                Info: Total interconnect delay = 2.864 ns ( 67.18 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "KEY[0]" to destination pin "LED[3]" through register "postCounter:u0|DflipflopDescibe:d|temp" is 13.909 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 7.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.864 ns) + CELL(0.787 ns) = 4.513 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1|DflipflopDescibe:a|temp'
        Info: 3: + IC(0.437 ns) + CELL(0.787 ns) = 5.737 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 3; REG Node = 'postCounter:u0|DflipflopDescibe:b|temp'
        Info: 4: + IC(0.292 ns) + CELL(0.787 ns) = 6.816 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 3; REG Node = 'postCounter:u0|DflipflopDescibe:c|temp'
        Info: 5: + IC(0.427 ns) + CELL(0.537 ns) = 7.780 ns; Loc. = LCFF_X30_Y1_N7; Fanout = 2; REG Node = 'postCounter:u0|DflipflopDescibe:d|temp'
        Info: Total cell delay = 3.760 ns ( 48.33 % )
        Info: Total interconnect delay = 4.020 ns ( 51.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N7; Fanout = 2; REG Node = 'postCounter:u0|DflipflopDescibe:d|temp'
        Info: 2: + IC(0.704 ns) + CELL(0.420 ns) = 1.124 ns; Loc. = LCCOMB_X28_Y1_N2; Fanout = 8; COMB Node = 'MUX4bit2to1:u2|O[3]~99'
        Info: 3: + IC(1.967 ns) + CELL(2.788 ns) = 5.879 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED[3]'
        Info: Total cell delay = 3.208 ns ( 54.57 % )
        Info: Total interconnect delay = 2.671 ns ( 45.43 % )
Info: Longest tpd from source pin "SW[17]" to destination pin "LED[1]" is 12.510 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; PIN Node = 'SW[17]'
    Info: 2: + IC(6.035 ns) + CELL(0.437 ns) = 7.324 ns; Loc. = LCCOMB_X28_Y1_N10; Fanout = 8; COMB Node = 'MUX4bit2to1:u2|O[1]~101'
    Info: 3: + IC(2.368 ns) + CELL(2.818 ns) = 12.510 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.107 ns ( 32.83 % )
    Info: Total interconnect delay = 8.403 ns ( 67.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 178 megabytes of memory during processing
    Info: Processing ended: Sun May 25 12:43:40 2014
    Info: Elapsed time: 00:00:00


