IP Upgrade report for micro_4ce22_top
Mon Dec 07 19:39:39 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Mon Dec 07 19:39:39 2020           ;
; Quartus Prime Version        ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                ; micro_4ce22_top                             ;
; Top-level Entity Name        ; micro_4ce22_top                             ;
; Family                       ; Cyclone IV E                                ;
+------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                              ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File ; Generation File Path ; New Source File ; Message ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+
; pll_4ce     ; ALTPLL         ; 18.1    ; pll_4ce.qip          ; pll_4ce.v            ; pll_4ce.qip     ;         ;
+-------------+----------------+---------+----------------------+----------------------+-----------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                                                            ;
+---------------------+----------------+---------+-------------------------------------------------------+--------------------------+-----------------+-------------------------------------------------------------------+
; Entity Name         ; Component Name ; Version ; Original Source File                                  ; Generation File Path     ; New Source File ; Message                                                           ;
+---------------------+----------------+---------+-------------------------------------------------------+--------------------------+-----------------+-------------------------------------------------------------------+
; internal_oscillator ; altera_int_osc ; 18.1    ; internal_oscillator/synthesis/internal_oscillator.qip ; internal_oscillator.qsys ;                 ; Error upgrading Platform Designer file "internal_oscillator.qsys" ;
+---------------------+----------------+---------+-------------------------------------------------------+--------------------------+-----------------+-------------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "internal_oscillator/synthesis/internal_oscillator.v" to "internal_oscillator.BAK.v"
Info (11837): Started upgrading IP component altera_int_osc with file "internal_oscillator.qsys"
Error: 2020.12.07.19:39:35 Error: Error opening C:/GitHub/FAccel-CNN/hardware/verilog/microntrollers/forth_micro/Terasic_DE0_Nano_DevKit
Error (14923): Error upgrading Platform Designer file "internal_oscillator.qsys"
Info (11902): Backing up file "pll_4ce.v" to "pll_4ce.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "pll_4ce.v"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "internal_oscillator.qsys" in Platform Designer
Info (11131): Completed upgrading IP component ALTPLL with file "pll_4ce.v"
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings
    Error: Peak virtual memory: 4850 megabytes
    Error: Processing ended: Mon Dec 07 19:39:39 2020
    Error: Elapsed time: 00:00:30
    Error: Total CPU time (on all processors): 00:00:53


