#ifndef __BOARD_CONFIG_CSTM_H__
#define __BOARD_CONFIG_CSTM_H__


#define IO_BASE_ADDR	0x18000000
#define PINMUX_CTRL_REG0	(IO_BASE_ADDR + 0x88)
#define PINMUX_CTRL_REG1	(IO_BASE_ADDR + 0x8c)
/*below PINMUX_CTRL_REG0*/
#define XI2C_1_SEL_BIT 12//PINMUX_CTRL_REG0:12, UTI I2C
#define QAM256_PCM_SEL_BIT 30//PINMUX_CTRL_REG0:30,
#define AUD_I2SIO_SEL_BIT 23 //PINMUX_CTRL_REG0:23
#define XIF_AGC_PDM_SEL_BIT 7//PINMUX_CTRL_REG0:7
#define XUART2_SEL1_BIT	 6 //PINMUX_CTRL_REG0:6
#define EMMC_SEL3_BIT	 5 //PINMUX_CTRL_REG0:5
#define XUART2_SEL2_BIT 27  //PINMUX_CTRL_REG0:24
/*below PINMUX_CTRL_REG1*/
#define ALISSI4_SEL_BIT 22 //PINMUX_CTRL_REG1:22, TSI pinmux
#define QAM_SSI_256_SEL2_BIT	16 //PINMUX_CTRL_REG1:16, TSO pinmux
#define ALISSI_SEL2_BIT	8 //PINMUX_CTRL_REG1:8
#define USB_DEBUG_SEL_BIT 21 //PINMUX_CTRL_REG1:21
#define AUD_I2SIO2_SEL_BIT 15 //PINMUX_CTRL_REG1:15
#define NF_DQS_SEL_BIT 25 //PINMUX_CTRL_REG1:25
#define XSC1_SEL2_BIT 23 //PINMUX_CTRL_REG1:23

//dvbc tuner use AGC1
#define XIF_AGC_PDM_SEL2_BIT 8 //PINMUX_CTRL_REG0:8
#define IR_TX_SEL_BIT 26 //PINMUX_CTRL_REG0:26
#define AUD_CPU_PROBE_EN_BIT
#define TVENC_SYNC_SEL3_BIT 24 //PINMUX_CTRL_REG0:24
/*disable GPIO_SEL[127]*/

#define GPIO_PORT_MAX		128
#define GPIO_NULL					0xffffffff

#define HAL_GPIO_ENABLE  1
#define HAL_GPIO_DISABLE  0
#define HAL_GPIO_I_DIR      0
#define HAL_GPIO_O_DIR      1


#define HAL_GPIO_IER_REG	(0x18000044)
#define HAL_GPIO_REC_REG	(0x18000048)
#define HAL_GPIO_FEC_REG	(0x1800004c)
#define HAL_GPIO_ISR_REG	(0x1800005c)
#define HAL_GPIO_DIR_REG	(0x18000058)
#define HAL_GPIO_DI_REG	(0x18000050)
#define HAL_GPIO_DO_REG	(0x18000054)
#define HAL_GPIO_EN_REG    (0x18000430)

#define HAL_GPIO1_IER_REG	(0x180000c4)
#define HAL_GPIO1_REC_REG	(0x180000c8)
#define HAL_GPIO1_FEC_REG	(0x180000cc)
#define HAL_GPIO1_ISR_REG	(0x180000dc)
#define HAL_GPIO1_DIR_REG	(0x180000d8)
#define HAL_GPIO1_DI_REG	(0x180000d0)
#define HAL_GPIO1_DO_REG	(0x180000d4)
#define HAL_GPIO1_EN_REG   (0xb8000434)

#define HAL_GPIO2_IER_REG	(0x180000e4)
#define HAL_GPIO2_REC_REG	(0x180000e8)
#define HAL_GPIO2_FEC_REG	(0x180000ec)
#define HAL_GPIO2_ISR_REG	(0x180000fc)
#define HAL_GPIO2_DIR_REG	(0x180000f8)
#define HAL_GPIO2_DI_REG	(0x180000f0)
#define HAL_GPIO2_DO_REG	(0x180000f4)
#define HAL_GPIO2_EN_REG   (0x18000438)


#define HAL_GPIO3_IER_REG	(0x18000344)
#define HAL_GPIO3_REC_REG	(0x18000348)
#define HAL_GPIO3_FEC_REG	(0x1800034c)
#define HAL_GPIO3_ISR_REG	(0x1800035c)
#define HAL_GPIO3_DIR_REG	(0x18000358)
#define HAL_GPIO3_DI_REG	(0x18000350)
#define HAL_GPIO3_DO_REG	(0x18000354)
#define HAL_GPIO3_EN_REG   (0x1800043c)



#define UTI_GPIO_INT				GPIO_NULL //pin199,input
#define UTI_GPIO_DETECT0		111	//pin192,input
#define UTI_GPIO_DETECT1		110 //pin191,input
#define UTI_GPIO_RESET			121 //pin195,output
#define UTI_GPIO_POWERON	108 //pin189,output
#define UTI_GPIO_LNB				109 //pin90,output

#define GPIO_USB0_POWER		73 
#define GPIO_FP_DATA				87
#define GPIO_FP_CLK					9
#define GPIO_FP_KEY					12
#define GPIO_SD_WP					112
#define GPIO_XSD_CDN				113 
#define GPIO_MUTE						120
#define GPIO_NET_LINK				5
#define GPIO_NET_SPEED			6
#define GPIO_DVBS_NIM_REST       7
#define GPIO_DTMB_NIM_REST       7

#define BOARD_NULL 		0
#define BOARD_DVBC 		1 
#define BOARD_DTMB		2
#define BOARD_DVBS2	3
#define BY_DETECT			4


#define SUPPORT_GOSPELL_BOARD
#ifdef SUPPORT_GOSPELL_BOARD
#define GOSPELL_NIM		BY_DETECT
#endif


#endif /*__BOARD_CONFIG_CSTM_H__*/


