$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 8 % pc [7:0] $end
  $var wire 32 & instruction [31:0] $end
  $var wire 1 ' reg_write $end
  $var wire 1 ( alu_src $end
  $var wire 1 ) branch $end
  $var wire 3 * alu_op [2:0] $end
  $var wire 32 + imm_ext [31:0] $end
  $scope module top $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 8 % pc [7:0] $end
   $var wire 32 & instruction [31:0] $end
   $var wire 1 ' reg_write $end
   $var wire 1 ( alu_src $end
   $var wire 1 ) branch $end
   $var wire 3 * alu_op [2:0] $end
   $var wire 32 + imm_ext [31:0] $end
   $var wire 7 , opcode [6:0] $end
   $var wire 3 - funct3 [2:0] $end
   $scope module ctrl_unit $end
    $var wire 7 , opcode [6:0] $end
    $var wire 3 - funct3 [2:0] $end
    $var wire 1 ' reg_write $end
    $var wire 1 ( alu_src $end
    $var wire 1 ) branch $end
    $var wire 3 * alu_op [2:0] $end
   $upscope $end
   $scope module imem $end
    $var wire 32 . ADDR_WIDTH [31:0] $end
    $var wire 32 / INSTR_WIDTH [31:0] $end
    $var wire 8 % pc [7:0] $end
    $var wire 32 & instr [31:0] $end
   $upscope $end
   $scope module sign_ext $end
    $var wire 32 & instruction [31:0] $end
    $var wire 7 , opcode [6:0] $end
    $var wire 32 + imm_ext [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000 %
b00000000000000000000001010010011 &
1'
1(
0)
b000 *
b00000000000000000000000000000000 +
b0010011 ,
b000 -
b00000000000000000000000000001000 .
b00000000000000000000000000100000 /
#1
b00000001 %
b00000000000100101000001100010011 &
b00000000000000000000000000000001 +
#2
b00000010 %
b11111110011000101001100011100011 &
0'
0(
1)
b001 *
b11111111111111111111111111110000 +
b1100011 ,
b001 -
#3
b00000000 %
b00000000000000000000001010010011 &
1'
1(
0)
b000 *
b00000000000000000000000000000000 +
b0010011 ,
b000 -
#4
b00000001 %
b00000000000100101000001100010011 &
b00000000000000000000000000000001 +
#5
b00000010 %
b11111110011000101001100011100011 &
0'
0(
1)
b001 *
b11111111111111111111111111110000 +
b1100011 ,
b001 -
#6
b00000000 %
b00000000000000000000001010010011 &
1'
1(
0)
b000 *
b00000000000000000000000000000000 +
b0010011 ,
b000 -
#7
b00000001 %
b00000000000100101000001100010011 &
b00000000000000000000000000000001 +
#8
b00000010 %
b11111110011000101001100011100011 &
0'
0(
1)
b001 *
b11111111111111111111111111110000 +
b1100011 ,
b001 -
#9
b00000000 %
b00000000000000000000001010010011 &
1'
1(
0)
b000 *
b00000000000000000000000000000000 +
b0010011 ,
b000 -
