Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 18 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 07:20:29 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             207.00
  Critical Path Length:          2.50
  Critical Path Slack:          -1.92
  Critical Path Clk Period:      0.60
  Total Negative Slack:      -3917.26
  No. of Violating Paths:     8746.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:        -15.33
  No. of Hold Violations:      516.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         30
  Hierarchical Port Count:       7865
  Leaf Cell Count:             169285
  Buf/Inv Cell Count:           37687
  Buf Cell Count:                1193
  Inv Cell Count:               36494
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    145055
  Sequential Cell Count:        24230
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    98208.263110
  Noncombinational Area: 79992.861892
  Buf/Inv Area:          14938.223861
  Total Buffer Area:          1357.78
  Total Inverter Area:       13580.45
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            178201.125002
  Design Area:          178201.125002


  Design Rules
  -----------------------------------
  Total Number of Nets:        171771
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:             1328.11
  Overall Compile Wall Clock Time:   381.90

  --------------------------------------------------------------------

  Design  WNS: 1.92  TNS: 3917.26  Number of Violating Paths: 8746


  Design (Hold)  WNS: 0.07  TNS: 15.33  Number of Violating Paths: 516

  --------------------------------------------------------------------


1
