<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simtop_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simtop" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 ns"></ZoomStartTime>
      <ZoomEndTime time="2,287.858906 ns"></ZoomEndTime>
      <Cursor1Time time="1,000.000000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="264"></NameColumnWidth>
      <ValueColumnWidth column_width="121"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="110" />
   <wvobject fp_name="/simtop/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/calib_done" type="logic">
      <obj_property name="ElementShortName">calib_done</obj_property>
      <obj_property name="ObjectShortName">calib_done</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider43">
      <obj_property name="label">AXI4Lite</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validwaddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validwaddr_ddr3</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validraddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validraddr_ddr3</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_bram" type="logic">
      <obj_property name="ElementShortName">validwaddr_bram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_bram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_bram" type="logic">
      <obj_property name="ElementShortName">validraddr_bram</obj_property>
      <obj_property name="ObjectShortName">validraddr_bram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_sram" type="logic">
      <obj_property name="ElementShortName">validwaddr_sram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_sram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_sram" type="logic">
      <obj_property name="ElementShortName">validraddr_sram</obj_property>
      <obj_property name="ObjectShortName">validraddr_sram</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_uart" type="logic">
      <obj_property name="ElementShortName">validwaddr_uart</obj_property>
      <obj_property name="ObjectShortName">validwaddr_uart</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_uart" type="logic">
      <obj_property name="ElementShortName">validraddr_uart</obj_property>
      <obj_property name="ObjectShortName">validraddr_uart</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_spi" type="logic">
      <obj_property name="ElementShortName">validwaddr_spi</obj_property>
      <obj_property name="ObjectShortName">validwaddr_spi</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_spi" type="logic">
      <obj_property name="ElementShortName">validraddr_spi</obj_property>
      <obj_property name="ObjectShortName">validraddr_spi</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_gpu" type="logic">
      <obj_property name="ElementShortName">validwaddr_gpu</obj_property>
      <obj_property name="ObjectShortName">validwaddr_gpu</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_gpu" type="logic">
      <obj_property name="ElementShortName">validraddr_gpu</obj_property>
      <obj_property name="ObjectShortName">validraddr_gpu</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validwaddr_none" type="logic">
      <obj_property name="ElementShortName">validwaddr_none</obj_property>
      <obj_property name="ObjectShortName">validwaddr_none</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/validraddr_none" type="logic">
      <obj_property name="ElementShortName">validraddr_none</obj_property>
      <obj_property name="ObjectShortName">validraddr_none</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ACLK" type="logic">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARESETn" type="logic">
      <obj_property name="ElementShortName">ARESETn</obj_property>
      <obj_property name="ObjectShortName">ARESETn</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/AWADDR" type="array">
      <obj_property name="ElementShortName">AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/AWVALID" type="logic">
      <obj_property name="ElementShortName">AWVALID</obj_property>
      <obj_property name="ObjectShortName">AWVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/AWREADY" type="logic">
      <obj_property name="ElementShortName">AWREADY</obj_property>
      <obj_property name="ObjectShortName">AWREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/WDATA" type="array">
      <obj_property name="ElementShortName">WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/WSTRB" type="array">
      <obj_property name="ElementShortName">WSTRB[3:0]</obj_property>
      <obj_property name="ObjectShortName">WSTRB[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/WVALID" type="logic">
      <obj_property name="ElementShortName">WVALID</obj_property>
      <obj_property name="ObjectShortName">WVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/WREADY" type="logic">
      <obj_property name="ElementShortName">WREADY</obj_property>
      <obj_property name="ObjectShortName">WREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/BRESP" type="array">
      <obj_property name="ElementShortName">BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/BVALID" type="logic">
      <obj_property name="ElementShortName">BVALID</obj_property>
      <obj_property name="ObjectShortName">BVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/BREADY" type="logic">
      <obj_property name="ElementShortName">BREADY</obj_property>
      <obj_property name="ObjectShortName">BREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARADDR" type="array">
      <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARVALID" type="logic">
      <obj_property name="ElementShortName">ARVALID</obj_property>
      <obj_property name="ObjectShortName">ARVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/ARREADY" type="logic">
      <obj_property name="ElementShortName">ARREADY</obj_property>
      <obj_property name="ObjectShortName">ARREADY</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/RDATA" type="array">
      <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/RRESP" type="array">
      <obj_property name="ElementShortName">RRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">RRESP[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/RVALID" type="logic">
      <obj_property name="ElementShortName">RVALID</obj_property>
      <obj_property name="ObjectShortName">RVALID</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axi4chain/RREADY" type="logic">
      <obj_property name="ElementShortName">RREADY</obj_property>
      <obj_property name="ObjectShortName">RREADY</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider44">
      <obj_property name="label">HART0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/irq" type="array">
      <obj_property name="ElementShortName">irq[3:0]</obj_property>
      <obj_property name="ObjectShortName">irq[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/cpustate" type="array">
      <obj_property name="ElementShortName">cpustate[12:0]</obj_property>
      <obj_property name="ObjectShortName">cpustate[12:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/hwinterrupt" type="logic">
      <obj_property name="ElementShortName">hwinterrupt</obj_property>
      <obj_property name="ObjectShortName">hwinterrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/illegalinstruction" type="logic">
      <obj_property name="ElementShortName">illegalinstruction</obj_property>
      <obj_property name="ObjectShortName">illegalinstruction</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/timerinterrupt" type="logic">
      <obj_property name="ElementShortName">timerinterrupt</obj_property>
      <obj_property name="ObjectShortName">timerinterrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/miena" type="logic">
      <obj_property name="ElementShortName">miena</obj_property>
      <obj_property name="ObjectShortName">miena</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/msena" type="logic">
      <obj_property name="ElementShortName">msena</obj_property>
      <obj_property name="ObjectShortName">msena</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/mtena" type="logic">
      <obj_property name="ElementShortName">mtena</obj_property>
      <obj_property name="ObjectShortName">mtena</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/ecall" type="logic">
      <obj_property name="ElementShortName">ecall</obj_property>
      <obj_property name="ObjectShortName">ecall</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/ebreak" type="logic">
      <obj_property name="ElementShortName">ebreak</obj_property>
      <obj_property name="ObjectShortName">ebreak</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/wfi" type="logic">
      <obj_property name="ElementShortName">wfi</obj_property>
      <obj_property name="ObjectShortName">wfi</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/mret" type="logic">
      <obj_property name="ElementShortName">mret</obj_property>
      <obj_property name="ObjectShortName">mret</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/trq" type="logic">
      <obj_property name="ElementShortName">trq</obj_property>
      <obj_property name="ObjectShortName">trq</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/HART0/IntegerRegisters/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider150">
      <obj_property name="label">DDR3</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_we_n" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_ck_p" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_ck_n" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_cke" type="array">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_dm" type="array">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ddr3_odt" type="array">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/sys_clk_i" type="logic">
      <obj_property name="ElementShortName">sys_clk_i</obj_property>
      <obj_property name="ObjectShortName">sys_clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/clk_ref_i" type="logic">
      <obj_property name="ElementShortName">clk_ref_i</obj_property>
      <obj_property name="ObjectShortName">clk_ref_i</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_addr" type="array">
      <obj_property name="ElementShortName">app_addr[28:0]</obj_property>
      <obj_property name="ObjectShortName">app_addr[28:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_cmd" type="array">
      <obj_property name="ElementShortName">app_cmd[2:0]</obj_property>
      <obj_property name="ObjectShortName">app_cmd[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_en" type="logic">
      <obj_property name="ElementShortName">app_en</obj_property>
      <obj_property name="ObjectShortName">app_en</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_wdf_data" type="array">
      <obj_property name="ElementShortName">app_wdf_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">app_wdf_data[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_wdf_end" type="logic">
      <obj_property name="ElementShortName">app_wdf_end</obj_property>
      <obj_property name="ObjectShortName">app_wdf_end</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_wdf_mask" type="array">
      <obj_property name="ElementShortName">app_wdf_mask[15:0]</obj_property>
      <obj_property name="ObjectShortName">app_wdf_mask[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_wdf_wren" type="logic">
      <obj_property name="ElementShortName">app_wdf_wren</obj_property>
      <obj_property name="ObjectShortName">app_wdf_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_rd_data" type="array">
      <obj_property name="ElementShortName">app_rd_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">app_rd_data[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_rd_data_end" type="logic">
      <obj_property name="ElementShortName">app_rd_data_end</obj_property>
      <obj_property name="ObjectShortName">app_rd_data_end</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_rd_data_valid" type="logic">
      <obj_property name="ElementShortName">app_rd_data_valid</obj_property>
      <obj_property name="ObjectShortName">app_rd_data_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_rdy" type="logic">
      <obj_property name="ElementShortName">app_rdy</obj_property>
      <obj_property name="ObjectShortName">app_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_wdf_rdy" type="logic">
      <obj_property name="ElementShortName">app_wdf_rdy</obj_property>
      <obj_property name="ObjectShortName">app_wdf_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_sr_req" type="logic">
      <obj_property name="ElementShortName">app_sr_req</obj_property>
      <obj_property name="ObjectShortName">app_sr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_ref_req" type="logic">
      <obj_property name="ElementShortName">app_ref_req</obj_property>
      <obj_property name="ObjectShortName">app_ref_req</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_zq_req" type="logic">
      <obj_property name="ElementShortName">app_zq_req</obj_property>
      <obj_property name="ObjectShortName">app_zq_req</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_sr_active" type="logic">
      <obj_property name="ElementShortName">app_sr_active</obj_property>
      <obj_property name="ObjectShortName">app_sr_active</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_ref_ack" type="logic">
      <obj_property name="ElementShortName">app_ref_ack</obj_property>
      <obj_property name="ObjectShortName">app_ref_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/app_zq_ack" type="logic">
      <obj_property name="ElementShortName">app_zq_ack</obj_property>
      <obj_property name="ObjectShortName">app_zq_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ui_clk" type="logic">
      <obj_property name="ElementShortName">ui_clk</obj_property>
      <obj_property name="ObjectShortName">ui_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/ui_clk_sync_rst" type="logic">
      <obj_property name="ElementShortName">ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">ui_clk_sync_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/device_temp" type="array">
      <obj_property name="ElementShortName">device_temp[11:0]</obj_property>
      <obj_property name="ObjectShortName">device_temp[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/u_mig_7series_0/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3uistate" type="array">
      <obj_property name="ElementShortName">ddr3uistate[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3uistate[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3readin" type="array">
      <obj_property name="ElementShortName">ddr3readin[127:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3readin[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3readout" type="array">
      <obj_property name="ElementShortName">ddr3readout[127:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3readout[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3readwe" type="logic">
      <obj_property name="ElementShortName">ddr3readwe</obj_property>
      <obj_property name="ObjectShortName">ddr3readwe</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3readre" type="logic">
      <obj_property name="ElementShortName">ddr3readre</obj_property>
      <obj_property name="ObjectShortName">ddr3readre</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1427">
      <obj_property name="label">CACHE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ifetch" type="logic">
      <obj_property name="ElementShortName">ifetch</obj_property>
      <obj_property name="ObjectShortName">ifetch</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ptag" type="array">
      <obj_property name="ElementShortName">ptag[16:0]</obj_property>
      <obj_property name="ObjectShortName">ptag[16:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ctag" type="array">
      <obj_property name="ElementShortName">ctag[16:0]</obj_property>
      <obj_property name="ObjectShortName">ctag[16:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/cline" type="array">
      <obj_property name="ElementShortName">cline[8:0]</obj_property>
      <obj_property name="ObjectShortName">cline[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/coffset" type="array">
      <obj_property name="ElementShortName">coffset[1:0]</obj_property>
      <obj_property name="ObjectShortName">coffset[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/cwidemask" type="array">
      <obj_property name="ElementShortName">cwidemask[31:0]</obj_property>
      <obj_property name="ObjectShortName">cwidemask[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3cache" type="array">
      <obj_property name="ElementShortName">ddr3cache[0:511][127:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3cache[0:511][127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3tags" type="array">
      <obj_property name="ElementShortName">ddr3tags[0:511][16:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3tags[0:511][16:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3valid" type="array">
      <obj_property name="ElementShortName">ddr3valid[0:511]</obj_property>
      <obj_property name="ObjectShortName">ddr3valid[0:511]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/ddr3axi4state" type="array">
      <obj_property name="ElementShortName">ddr3axi4state[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3axi4state[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/AXIChain/DDR3/returnstate" type="array">
      <obj_property name="ElementShortName">returnstate[3:0]</obj_property>
      <obj_property name="ObjectShortName">returnstate[3:0]</obj_property>
   </wvobject>
</wave_config>
