# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 18:38:56  March 24, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		dsi_controller_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name TOP_LEVEL_ENTITY top_level_system
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:38:56  MARCH 24, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Precision Synthesis"
set_global_assignment -name EDA_LMF_FILE mentor.lmf -section_id eda_design_synthesis
set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -section_id eda_design_synthesis
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE top_level_system/synthesis/top_level_system.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name VERILOG_MACRO "MIPI_TX_TRI_STATED_HS_OUTPUTS=<None>"
set_global_assignment -name VERILOG_MACRO "MAX_10=<None>"
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[3]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V HSTL CLASS I" -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3]
set_location_assignment PIN_N1 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[0]
set_location_assignment PIN_T2 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[1]
set_location_assignment PIN_V1 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[2]
set_location_assignment PIN_W2 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p[3]
set_location_assignment PIN_R2 -to dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p
set_location_assignment PIN_P1 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[0]
set_location_assignment PIN_T1 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[1]
set_location_assignment PIN_U1 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[2]
set_location_assignment PIN_W1 -to dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n[3]
set_location_assignment PIN_R1 -to dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top