<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 20 14:41:03 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 117.509000 MHz (218 errors)</FONT></A></LI>
</FONT>            4096 items scored, 218 timing errors detected.
Warning: 101.041MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 117.509000 MHz ;
            4096 items scored, 218 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.731ns  (50.7% logic, 49.3% route), 13 logic levels.

 Constraint Details:

      9.731ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.387ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_28 (from clk_c)
ROUTE         3     0.974     R20C21B.Q0 to     R20C21A.A1 state[4]
CTOF_DEL    ---     0.495     R20C21A.A1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18A.C1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C1TOFCO_DE  ---     0.889     R19C18A.C1 to    R19C18A.FCO SLICE_8
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    R19C18B.FCI to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.731   (50.7% logic, 49.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.359ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.703ns  (50.6% logic, 49.4% route), 12 logic levels.

 Constraint Details:

      9.703ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.359ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_28 (from clk_c)
ROUTE         3     0.974     R20C21B.Q0 to     R20C21A.A1 state[4]
CTOF_DEL    ---     0.495     R20C21A.A1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C0TOFCO_DE  ---     1.023     R19C18B.C0 to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.703   (50.6% logic, 49.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.569ns  (49.9% logic, 50.1% route), 12 logic levels.

 Constraint Details:

      9.569ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.225ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_28 (from clk_c)
ROUTE         3     0.974     R20C21B.Q0 to     R20C21A.A1 state[4]
CTOF_DEL    ---     0.495     R20C21A.A1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18B.C1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C1TOFCO_DE  ---     0.889     R19C18B.C1 to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.569   (49.9% logic, 50.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.541ns  (49.7% logic, 50.3% route), 11 logic levels.

 Constraint Details:

      9.541ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.197ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_28 (from clk_c)
ROUTE         3     0.974     R20C21B.Q0 to     R20C21A.A1 state[4]
CTOF_DEL    ---     0.495     R20C21A.A1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18C.C0 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C0TOFCO_DE  ---     1.023     R19C18C.C0 to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.541   (49.7% logic, 50.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[17]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.526ns  (51.8% logic, 48.2% route), 13 logic levels.

 Constraint Details:

      9.526ns physical path delay SLICE_34 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.182ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C22A.CLK to     R20C22A.Q1 SLICE_34 (from clk_c)
ROUTE         6     0.769     R20C22A.Q1 to     R20C21A.C1 state[17]
CTOF_DEL    ---     0.495     R20C21A.C1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18A.C1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C1TOFCO_DE  ---     0.889     R19C18A.C1 to    R19C18A.FCO SLICE_8
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    R19C18B.FCI to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.526   (51.8% logic, 48.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C22A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[17]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.498ns  (51.7% logic, 48.3% route), 12 logic levels.

 Constraint Details:

      9.498ns physical path delay SLICE_34 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.154ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C22A.CLK to     R20C22A.Q1 SLICE_34 (from clk_c)
ROUTE         6     0.769     R20C22A.Q1 to     R20C21A.C1 state[17]
CTOF_DEL    ---     0.495     R20C21A.C1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C0TOFCO_DE  ---     1.023     R19C18B.C0 to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.498   (51.7% logic, 48.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C22A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.422ns  (52.4% logic, 47.6% route), 13 logic levels.

 Constraint Details:

      9.422ns physical path delay SLICE_33 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.078ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21B.CLK to     R18C21B.Q0 SLICE_33 (from clk_c)
ROUTE         4     0.665     R18C21B.Q0 to     R20C21A.D1 state[14]
CTOF_DEL    ---     0.495     R20C21A.D1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18A.C1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C1TOFCO_DE  ---     0.889     R19C18A.C1 to    R19C18A.FCO SLICE_8
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162    R19C18B.FCI to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.422   (52.4% logic, 47.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R18C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.407ns  (49.0% logic, 51.0% route), 11 logic levels.

 Constraint Details:

      9.407ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.063ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_28 (from clk_c)
ROUTE         3     0.974     R20C21B.Q0 to     R20C21A.A1 state[4]
CTOF_DEL    ---     0.495     R20C21A.A1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18C.C1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C1TOFCO_DE  ---     0.889     R19C18C.C1 to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.407   (49.0% logic, 51.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.050ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[14]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.394ns  (52.2% logic, 47.8% route), 12 logic levels.

 Constraint Details:

      9.394ns physical path delay SLICE_33 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.050ns

 Physical Path Details:

      Data path SLICE_33 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C21B.CLK to     R18C21B.Q0 SLICE_33 (from clk_c)
ROUTE         4     0.665     R18C21B.Q0 to     R20C21A.D1 state[14]
CTOF_DEL    ---     0.495     R20C21A.D1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C0TOFCO_DE  ---     1.023     R19C18B.C0 to    R19C18B.FCO SLICE_7
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R19C18C.FCI to    R19C18C.FCO SLICE_6
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R19C18D.FCI to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.394   (52.2% logic, 47.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R18C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.379ns  (48.9% logic, 51.1% route), 10 logic levels.

 Constraint Details:

      9.379ns physical path delay SLICE_28 to SLICE_22 exceeds
      8.510ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.344ns) by 1.035ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_28 (from clk_c)
ROUTE         3     0.974     R20C21B.Q0 to     R20C21A.A1 state[4]
CTOF_DEL    ---     0.495     R20C21A.A1 to     R20C21A.F1 SLICE_46
ROUTE         2     0.635     R20C21A.F1 to     R20C21C.D1 N_206
CTOF_DEL    ---     0.495     R20C21C.D1 to     R20C21C.F1 SLICE_65
ROUTE         1     0.958     R20C21C.F1 to     R19C20D.D1 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2
CTOF_DEL    ---     0.495     R19C20D.D1 to     R19C20D.F1 SLICE_49
ROUTE        16     1.186     R19C20D.F1 to     R19C18D.C0 un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2
C0TOFCO_DE  ---     1.023     R19C18D.C0 to    R19C18D.FCO SLICE_5
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R19C19A.FCI to    R19C19A.FCO SLICE_4
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R19C19B.FCI to    R19C19B.FCO SLICE_3
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R19C19C.FCI to    R19C19C.FCO SLICE_2
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R19C19D.FCI to     R19C19D.F1 SLICE_1
ROUTE         1     1.042     R19C19D.F1 to     R20C19A.D1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R20C19A.D1 to     R20C19A.F1 SLICE_22
ROUTE         1     0.000     R20C19A.F1 to    R20C19A.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.379   (48.9% logic, 51.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R20C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 101.041MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 117.509000 MHz ;  |  117.509 MHz|  101.041 MHz|  13 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2_2">_0_0_a2_2</a>                               |       1|     165|     75.69%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2">_0_0_a2</a>                                 |      16|     165|     75.69%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_6">un1_delay_counter_16_cry_6</a>              |       1|     157|     72.02%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_8">un1_delay_counter_16_cry_8</a>              |       1|     152|     69.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_206">N_206</a>                                   |       2|     149|     68.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_10">un1_delay_counter_16_cry_10</a>             |       1|     140|     64.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_4">un1_delay_counter_16_cry_4</a>              |       1|     137|     62.84%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_12">un1_delay_counter_16_cry_12</a>             |       1|     116|     53.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_2">un1_delay_counter_16_cry_2</a>              |       1|      95|     43.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S1">un1_delay_counter_16_cry_13_0_S1</a>        |       1|      89|     40.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[14]">next_delay_counter[14]</a>                  |       1|      89|     40.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state[4]">state[4]</a>                                |       3|      57|     26.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2">next_state_0_sqmuxa_7_i_a2</a>              |      41|      52|     23.85%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state[17]">state[17]</a>                               |       6|      49|     22.48%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=state[14]">state[14]</a>                               |       4|      43|     19.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_0">un1_delay_counter_16_cry_0</a>              |       1|      36|     16.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_9_0_S1">un1_delay_counter_16_cry_9_0_S1</a>         |       1|      27|     12.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_11_0_S1">un1_delay_counter_16_cry_11_0_S1</a>        |       1|      27|     12.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_13_0_S0">un1_delay_counter_16_cry_13_0_S0</a>        |       1|      27|     12.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[13]">next_delay_counter[13]</a>                  |       1|      27|     12.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[12]">next_delay_counter[12]</a>                  |       1|      27|     12.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[10]">next_delay_counter[10]</a>                  |       1|      27|     12.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_state_0_sqmuxa_7_i_a2_7">next_state_0_sqmuxa_7_i_a2_7</a>            |       1|      23|     10.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=un1_delay_counter_16_cry_7_0_S1">un1_delay_counter_16_cry_7_0_S1</a>         |       1|      23|     10.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=delay_counter[13]">delay_counter[13]</a>                       |       2|      23|     10.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=next_delay_counter[8]">next_delay_counter[8]</a>                   |       1|      23|     10.55%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 117.509000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 218  Score: 89175
Cumulative negative slack: 89175

Constraints cover 4204 paths, 1 nets, and 523 connections (62.19% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 20 14:41:03 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 117.509000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 117.509000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R17C17D.Q0 to     R17C17D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R17C17D.A0 to     R17C17D.F0 SLICE_10
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R17C17D.Q1 to     R17C17D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R17C17D.A1 to     R17C17D.F1 SLICE_10
ROUTE         1     0.000     R17C17D.F1 to    R17C17D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17C.CLK to     R17C17C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R17C17C.Q1 to     R17C17C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R17C17C.A1 to     R17C17C.F1 SLICE_11
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17C.CLK to     R17C17C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R17C17C.Q0 to     R17C17C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R17C17C.A0 to     R17C17C.F0 SLICE_11
ROUTE         1     0.000     R17C17C.F0 to    R17C17C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17B.CLK to     R17C17B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R17C17B.Q1 to     R17C17B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R17C17B.A1 to     R17C17B.F1 SLICE_12
ROUTE         1     0.000     R17C17B.F1 to    R17C17B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17B.CLK to     R17C17B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R17C17B.Q0 to     R17C17B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R17C17B.A0 to     R17C17B.F0 SLICE_12
ROUTE         1     0.000     R17C17B.F0 to    R17C17B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17A.CLK to     R17C17A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R17C17A.Q0 to     R17C17A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R17C17A.A0 to     R17C17A.F0 SLICE_13
ROUTE         1     0.000     R17C17A.F0 to    R17C17A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17A.CLK to     R17C17A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R17C17A.Q1 to     R17C17A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R17C17A.A1 to     R17C17A.F1 SLICE_13
ROUTE         1     0.000     R17C17A.F1 to    R17C17A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C17A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16D.CLK to     R17C16D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R17C16D.Q0 to     R17C16D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R17C16D.A0 to     R17C16D.F0 SLICE_14
ROUTE         1     0.000     R17C16D.F0 to    R17C16D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C16D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C16D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16D.CLK to     R17C16D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R17C16D.Q1 to     R17C16D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R17C16D.A1 to     R17C16D.F1 SLICE_14
ROUTE         1     0.000     R17C16D.F1 to    R17C16D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C16D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R17C16D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 117.509000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 117.509000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4204 paths, 1 nets, and 523 connections (62.19% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 218 (setup), 0 (hold)
Score: 89175 (setup), 0 (hold)
Cumulative negative slack: 89175 (89175+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
