Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb  5 23:19:22 2025
| Host         : ECEB-3022-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  382         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (382)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1027)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (382)
--------------------------
 There are 382 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1027)
---------------------------------------------------
 There are 1027 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1058          inf        0.000                      0                 1058           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1058 Endpoints
Min Delay          1058 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 4.070ns (36.639%)  route 7.038ns (63.361%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          7.038     7.556    LED_OBUF[0]
    C9                   OBUF (Prop_obuf_I_O)         3.552    11.107 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.107    LED[0]
    C9                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 4.067ns (45.489%)  route 4.873ns (54.511%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[2]/q_reg/Q
                         net (fo=11, routed)          4.873     5.391    LED_OBUF[2]
    C10                  OBUF (Prop_obuf_I_O)         3.549     8.940 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.940    LED[2]
    C10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 3.964ns (45.056%)  route 4.833ns (54.944%))
  Logic Levels:           4  (FDRE=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE                         0.000     0.000 r  HexA/counter_reg[16]/C
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HexA/counter_reg[16]/Q
                         net (fo=19, routed)          2.713     3.169    reg_unit/reg_B/p_0_in[1]
    SLICE_X62Y85         MUXF7 (Prop_muxf7_S_O)       0.296     3.465 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.465    reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     3.569 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.120     5.689    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.108     8.797 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.797    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.662ns  (logic 4.009ns (46.285%)  route 4.653ns (53.715%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  button_sync[0]/q_reg/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  button_sync[0]/q_reg/Q
                         net (fo=4, routed)           4.653     5.109    LED_OBUF[3]
    A11                  OBUF (Prop_obuf_I_O)         3.553     8.662 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.662    LED[3]
    A11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 4.073ns (47.097%)  route 4.575ns (52.903%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE                         0.000     0.000 r  button_sync[1]/q_reg/C
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[1]/q_reg/Q
                         net (fo=11, routed)          4.575     5.093    LED_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.555     8.647 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.647    LED[1]
    B11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.083ns (48.066%)  route 4.411ns (51.934%))
  Logic Levels:           5  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.420     2.938    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X59Y85         LUT5 (Prop_lut5_I4_O)        0.124     3.062 r  reg_unit/reg_A/hex_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.062    reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_1_1
    SLICE_X59Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     3.307 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.307    reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X59Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     3.411 r  reg_unit/reg_B/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.991     5.402    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.092     8.494 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.494    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 4.088ns (48.177%)  route 4.397ns (51.823%))
  Logic Levels:           5  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.547     3.065    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.124     3.189 r  reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.189    reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_1_1
    SLICE_X63Y85         MUXF7 (Prop_muxf7_I1_O)      0.245     3.434 r  reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.434    reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     3.538 r  reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.849     5.388    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.097     8.485 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.485    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.091ns (48.381%)  route 4.365ns (51.619%))
  Logic Levels:           5  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.161     2.679    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.803 r  reg_unit/reg_A/hex_seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.803    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_1_1
    SLICE_X62Y84         MUXF7 (Prop_muxf7_I1_O)      0.245     3.048 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.048    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     3.152 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.203     5.356    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.100     8.455 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.455    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.085ns (48.326%)  route 4.368ns (51.674%))
  Logic Levels:           5  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.485     3.003    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X60Y85         LUT5 (Prop_lut5_I4_O)        0.124     3.127 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.127    reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X60Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     3.368 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.368    reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     3.466 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.883     5.349    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.104     8.453 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.453    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.093ns (49.716%)  route 4.140ns (50.284%))
  Logic Levels:           5  (FDRE=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  button_sync[3]/q_reg/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.337     2.855    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I4_O)        0.124     2.979 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.979    reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     3.217 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.217    reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     3.321 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803     5.124    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.109     8.233 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.233    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_unit/FSM_onehot_curr_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE                         0.000     0.000 r  control_unit/FSM_onehot_curr_state_reg[5]/C
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  control_unit/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=2, routed)           0.134     0.262    control_unit/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X59Y80         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_onehot_curr_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_unit/FSM_onehot_curr_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE                         0.000     0.000 r  control_unit/FSM_onehot_curr_state_reg[8]/C
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  control_unit/FSM_onehot_curr_state_reg[8]/Q
                         net (fo=2, routed)           0.134     0.262    control_unit/FSM_onehot_curr_state_reg_n_0_[8]
    SLICE_X59Y79         FDRE                                         r  control_unit/FSM_onehot_curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_sync[2]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  F_sync[2]/ff1_reg/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  F_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.145     0.273    F_sync[2]/ff1
    SLICE_X65Y84         FDRE                                         r  F_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Din_sync[5]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Din_sync[5]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE                         0.000     0.000 r  Din_sync[5]/ff1_reg/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Din_sync[5]/ff1_reg/Q
                         net (fo=3, routed)           0.133     0.274    Din_sync[5]/ff1
    SLICE_X65Y73         FDRE                                         r  Din_sync[5]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Din_sync[4]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Din_sync[4]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.872%)  route 0.119ns (42.128%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE                         0.000     0.000 r  Din_sync[4]/ff1_reg/C
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Din_sync[4]/ff1_reg/Q
                         net (fo=3, routed)           0.119     0.283    Din_sync[4]/ff1
    SLICE_X63Y78         FDRE                                         r  Din_sync[4]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            F_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE                         0.000     0.000 r  F_sync[0]/ff2_reg/C
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  F_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.068     0.196    F_sync[0]/ff2
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.099     0.295 r  F_sync[0]/q_i_1__8/O
                         net (fo=1, routed)           0.000     0.295    F_sync[0]/q_i_1__8_n_0
    SLICE_X63Y79         FDRE                                         r  F_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE                         0.000     0.000 r  button_sync[0]/ff2_reg/C
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.068     0.196    button_sync[0]/ff2
    SLICE_X61Y80         LUT4 (Prop_lut4_I0_O)        0.099     0.295 r  button_sync[0]/q_i_1__11/O
                         net (fo=1, routed)           0.000     0.295    button_sync[0]/q_i_1__11_n_0
    SLICE_X61Y80         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Din_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Din_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  Din_sync[0]/ff2_reg/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Din_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    Din_sync[0]/ff2
    SLICE_X65Y75         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  Din_sync[0]/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    Din_sync[0]/q_i_1__0_n_0
    SLICE_X65Y75         FDRE                                         r  Din_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Din_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Din_sync[2]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE                         0.000     0.000 r  Din_sync[2]/ff2_reg/C
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Din_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    Din_sync[2]/ff2
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.099     0.296 r  Din_sync[2]/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.296    Din_sync[2]/q_i_1__2_n_0
    SLICE_X63Y71         FDRE                                         r  Din_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_sync[1]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE                         0.000     0.000 r  R_sync[1]/ff2_reg/C
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  R_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    R_sync[1]/ff2
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  R_sync[1]/q_i_1__15/O
                         net (fo=1, routed)           0.000     0.296    R_sync[1]/q_i_1__15_n_0
    SLICE_X63Y89         FDRE                                         r  R_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------





