# compile vhdl design source files
vhdl xil_defaultlib  "../../../d_latch.srcs/sources_1/new/d_latch.vhd"
vhdl xil_defaultlib  "../../../d_latch.srcs/sim_1/new/tb_d_latch.vhd"
