Verilog code for 16 bit dadda multiplier using 4:2 compressor
