C:\lscc\radiant\2025.2\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  O:\src\Avant_lib\sincos_linear\project\Avant   -part LAV_AT_E30  -package CBG484C  -grade -1    -RWCheckOnRam 0 -maxfan 1000 -software Radiant -const_mult_threshold 0 -infer_widefn 1 -synthesis_strategy base -bluesteel_adder_decomp_no_mult 1 -pack_rst_largeram 1 -dcc_insertion none -use_rename_in_edif 0 -automatic_compile_point -pipe -infer_seqShift -forcenogsr -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -syngcc_consarith 2 -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -uc_vhdl_inst_name -derive_clocks_at_muxes 1 -enable_traverse_through_bidir 1 -summaryfile O:\src\Avant_lib\sincos_linear\project\Avant\synlog\report\sincos_linear_Avant_fpga_mapper.xml -merge_inferred_clocks 0 -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0  -top_level_module  top_sin_linear  -implementation  Avant  -flow mapping  -mp  4  -prjfile  O:\src\Avant_lib\sincos_linear\project\Avant\scratchproject.prs  -multisrs  -ovm  O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.vm   -freq 200.000   -tcl  C:\lscc\radiant\2025.2\scripts\tcl\flow\radiant_synplify_vars.tcl  -tcl  O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant_cpe.ldc  O:\src\Avant_lib\sincos_linear\project\Avant\synwork\sincos_linear_Avant_prem.srd  -devicelib  C:\lscc\radiant\2025.2\synpbase\lib\generic\lav-ate.v  -ologparam  O:\src\Avant_lib\sincos_linear\project\Avant\syntmp\sincos_linear_Avant.plg  -osyn  O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srm  -prjdir  O:\src\Avant_lib\sincos_linear\project\Avant\  -prjname  proj_1  -log  O:\src\Avant_lib\sincos_linear\project\Avant\synlog\sincos_linear_Avant_fpga_mapper.srr  -sn  2025.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\radiant\2025.2\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\Avant -part LAV_AT_E30 -package CBG484C -grade -1 -RWCheckOnRam 0 -maxfan 1000 -software Radiant -const_mult_threshold 0 -infer_widefn 1 -synthesis_strategy base -bluesteel_adder_decomp_no_mult 1 -pack_rst_largeram 1 -dcc_insertion none -use_rename_in_edif 0 -automatic_compile_point -pipe -infer_seqShift -forcenogsr -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -syngcc_consarith 2 -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -uc_vhdl_inst_name -derive_clocks_at_muxes 1 -enable_traverse_through_bidir 1 -summaryfile ..\synlog\report\sincos_linear_Avant_fpga_mapper.xml -merge_inferred_clocks 0 -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -top_level_module top_sin_linear -implementation Avant -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\sincos_linear_Avant.vm -freq 200.000 -tcl C:\lscc\radiant\2025.2\scripts\tcl\flow\radiant_synplify_vars.tcl -tcl ..\sincos_linear_Avant_cpe.ldc ..\synwork\sincos_linear_Avant_prem.srd -devicelib C:\lscc\radiant\2025.2\synpbase\lib\generic\lav-ate.v -ologparam sincos_linear_Avant.plg -osyn ..\sincos_linear_Avant.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\sincos_linear_Avant_fpga_mapper.srr -sn 2025.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:8
file:..\scratchproject.prs|io:o|time:1767659770|size:3520|exec:0|csum:
file:..\sincos_linear_avant.vm|io:o|time:1767659834|size:180376|exec:0|csum:
file:c:\lscc\radiant\2025.2\scripts\tcl\flow\radiant_synplify_vars.tcl|io:i|time:1760761488|size:355|exec:0|csum:EEC695DE96AD849A69C8BCD596147E94
file:..\sincos_linear_avant_cpe.ldc|io:i|time:1767659763|size:1119|exec:0|csum:2669B8DC4CFF12D70CC20884D86BFAE7
file:..\synwork\sincos_linear_avant_prem.srd|io:i|time:1767659826|size:324209|exec:0|csum:664E87979AE0F5A0B0A20ED0C963802C
file:c:\lscc\radiant\2025.2\synpbase\lib\generic\lav-ate.v|io:i|time:1764828992|size:179554|exec:0|csum:8099856F16A09B14A91BD4759C17CC93
file:sincos_linear_avant.plg|io:o|time:1767659835|size:1204|exec:0|csum:
file:..\sincos_linear_avant.srm|io:o|time:1767659834|size:12905|exec:0|csum:
file:..\synlog\sincos_linear_avant_fpga_mapper.srr|io:o|time:1767659835|size:64038|exec:0|csum:
file:c:\lscc\radiant\2025.2\synpbase\bin64\m_generic.exe|io:i|time:1764753536|size:56036352|exec:1|csum:1C75CFCB17BD7A1FDDDC2806653B4196
