-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\mw_spectrumanalyser\mw_spectrumanalyser_dut.vhd
-- Created: 2020-12-24 09:22:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mw_spectrumanalyser_dut
-- Source Path: mw_spectrumanalyser/mw_spectrumanalyser_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY mw_spectrumanalyser_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Units_rsvd                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Type_rsvd                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Vrms                              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Type_Scale                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Power_Scale                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Selector                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Valid_Real                        :   IN    std_logic;  -- ufix1
        Valid_Imag                        :   IN    std_logic;  -- ufix1
        Data_Real                         :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        Data_Imag                         :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        Last_Real                         :   IN    std_logic;  -- ufix1
        Last_Imag                         :   IN    std_logic;  -- ufix1
        User_Real                         :   IN    std_logic;  -- ufix1
        User_Imag                         :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        Valid_Out                         :   OUT   std_logic;  -- ufix1
        Data_Out                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        Start_Out                         :   OUT   std_logic;  -- ufix1
        End_Out                           :   OUT   std_logic  -- ufix1
        );
END mw_spectrumanalyser_dut;


ARCHITECTURE rtl OF mw_spectrumanalyser_dut IS

  -- Component Declarations
  COMPONENT mw_spectrumanalyser_src_Spectrum_Analyser
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Units_rsvd                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Type_rsvd                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Vrms                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Type_Scale                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Power_Scale                     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Selector                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Valid_Real                      :   IN    std_logic;  -- ufix1
          Valid_Imag                      :   IN    std_logic;  -- ufix1
          Data_Real                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          Data_Imag                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          Last_Real                       :   IN    std_logic;  -- ufix1
          Last_Imag                       :   IN    std_logic;  -- ufix1
          User_Real                       :   IN    std_logic;  -- ufix1
          User_Imag                       :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          Valid_Out                       :   OUT   std_logic;  -- ufix1
          Data_Out                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          Start_Out                       :   OUT   std_logic;  -- ufix1
          End_Out                         :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : mw_spectrumanalyser_src_Spectrum_Analyser
    USE ENTITY work.mw_spectrumanalyser_src_Spectrum_Analyser(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL Valid_Out_sig                    : std_logic;  -- ufix1
  SIGNAL Data_Out_sig                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Start_Out_sig                    : std_logic;  -- ufix1
  SIGNAL End_Out_sig                      : std_logic;  -- ufix1

BEGIN
  u_mw_spectrumanalyser_src_Spectrum_Analyser : mw_spectrumanalyser_src_Spectrum_Analyser
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Units_rsvd => Units_rsvd,  -- ufix32
              Type_rsvd => Type_rsvd,  -- ufix32
              Vrms => Vrms,  -- ufix32
              Type_Scale => Type_Scale,  -- ufix32
              Power_Scale => Power_Scale,  -- ufix32
              Selector => Selector,  -- ufix32
              Valid_Real => Valid_Real,  -- ufix1
              Valid_Imag => Valid_Imag,  -- ufix1
              Data_Real => Data_Real,  -- ufix16
              Data_Imag => Data_Imag,  -- ufix16
              Last_Real => Last_Real,  -- ufix1
              Last_Imag => Last_Imag,  -- ufix1
              User_Real => User_Real,  -- ufix1
              User_Imag => User_Imag,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              Valid_Out => Valid_Out_sig,  -- ufix1
              Data_Out => Data_Out_sig,  -- ufix32
              Start_Out => Start_Out_sig,  -- ufix1
              End_Out => End_Out_sig  -- ufix1
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  Valid_Out <= Valid_Out_sig;

  Start_Out <= Start_Out_sig;

  End_Out <= End_Out_sig;

  Data_Out <= Data_Out_sig;

END rtl;

