
*** Running vivado
    with args -log Arithmetic1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arithmetic1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Arithmetic1.tcl -notrace
Command: synth_design -top Arithmetic1 -part xc7z035ffg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 390.746 ; gain = 101.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Arithmetic1' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:1]
	Parameter IDLE1 bound to: 3'b000 
	Parameter IDLE2 bound to: 3'b001 
	Parameter Begin bound to: 3'b011 
	Parameter Start bound to: 3'b010 
	Parameter Total_Over bound to: 3'b110 
	Parameter Remainder_Over bound to: 3'b111 
	Parameter Mean_Over bound to: 3'b101 
	Parameter Multiple_Over bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:270]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:346]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:347]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:349]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:351]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:348]
INFO: [Synth 8-226] default block is never used [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:102]
WARNING: [Synth 8-567] referenced signal 'StartOverNum' should be on the sensitivity list [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:100]
WARNING: [Synth 8-567] referenced signal 'MeanOverNum' should be on the sensitivity list [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:100]
INFO: [Synth 8-226] default block is never used [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:147]
INFO: [Synth 8-226] default block is never used [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:202]
WARNING: [Synth 8-3848] Net Read_num in module/entity Arithmetic1 does not have driver. [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:64]
WARNING: [Synth 8-3848] Net time_cnt_n in module/entity Arithmetic1 does not have driver. [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:76]
INFO: [Synth 8-256] done synthesizing module 'Arithmetic1' (1#1) [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[15]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[14]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[13]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[12]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[11]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[10]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[9]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[8]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[7]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[6]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[5]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[4]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[3]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[2]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[0]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[15]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[14]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[13]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[12]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[11]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[10]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[9]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[8]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[7]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[6]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[5]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[4]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[3]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[2]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[0]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port clk_arith
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 443.527 ; gain = 154.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 443.527 ; gain = 154.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/Arithmetic1/new/Arithmetic1_ooc.xdc]
Finished Parsing XDC File [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/Arithmetic1/new/Arithmetic1_ooc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 865.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 865.023 ; gain = 575.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 865.023 ; gain = 575.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 865.023 ; gain = 575.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Arithmetic_State_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Arithmetic_State_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Arithmetic_State_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ii_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:445]
WARNING: [Synth 8-6014] Unused sequential element ii_reg_rep was removed.  [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:383]
WARNING: [Synth 8-327] inferring latch for variable 'ii_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:418]
WARNING: [Synth 8-327] inferring latch for variable 'Square_data_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:421]
WARNING: [Synth 8-327] inferring latch for variable 'Cube_data_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:422]
WARNING: [Synth 8-327] inferring latch for variable 'Biquadrate_data_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:423]
WARNING: [Synth 8-327] inferring latch for variable 'Mean_value_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:284]
WARNING: [Synth 8-327] inferring latch for variable 'Mean_value_remainders_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:285]
WARNING: [Synth 8-327] inferring latch for variable 'SubtractionMean_data1_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:427]
WARNING: [Synth 8-327] inferring latch for variable 'Cube_data_n_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:420]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_bit3_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:426]
WARNING: [Synth 8-327] inferring latch for variable 'Monopulse_num_half_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:286]
WARNING: [Synth 8-327] inferring latch for variable 'SubtractionMean_data_n_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:419]
WARNING: [Synth 8-327] inferring latch for variable 'SubtractionMean_data2_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:428]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_bit2_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:425]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_bit1_reg_reg' [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:424]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 865.023 ; gain = 575.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Arithmetic1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Arithmetic_State_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Arithmetic_State_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Arithmetic_State_reg0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Square_data_reg0, operation Mode is: A*B.
DSP Report: operator Square_data_reg0 is absorbed into DSP Square_data_reg0.
DSP Report: Generating DSP Biquadrate_data_reg0, operation Mode is: A*B.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: Generating DSP Biquadrate_data_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: Generating DSP Cube_data_n_reg0, operation Mode is: A*B.
DSP Report: operator Cube_data_n_reg0 is absorbed into DSP Cube_data_n_reg0.
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[15]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[14]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[13]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[12]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[11]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[10]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[9]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[8]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[7]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[6]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[5]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[4]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[3]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[2]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[0]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[15]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[14]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[13]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[12]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[11]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[10]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[9]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[8]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[7]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[6]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[5]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[4]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[3]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[2]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[0]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port clk_arith
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[0]' (FDC) to 'ii_reg[0]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[1]' (FDC) to 'ii_reg[1]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[2]' (FDC) to 'ii_reg[2]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[3]' (FDC) to 'ii_reg[3]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[4]' (FDC) to 'ii_reg[4]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[5]' (FDC) to 'ii_reg[5]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[6]' (FDC) to 'ii_reg[6]'
INFO: [Synth 8-3886] merging instance 'ii_reg_rep[7]' (FDC) to 'ii_reg[7]'
INFO: [Synth 8-3886] merging instance 'SubtractionMean_data1_reg_reg[9]' (LD) to 'Cube_data_n_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'Cube_data_n_reg_reg[31]' (LD) to 'Square_data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'SubtractionMean_data1_reg[9]' (FDC) to 'Cube_data_n_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Square_data_reg_reg[20] )
INFO: [Synth 8-3886] merging instance 'Square_data_reg_reg[20]' (LD) to 'SubtractionMean_data2_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SubtractionMean_data2_reg_reg[9] )
WARNING: [Synth 8-3332] Sequential element (Cube_data_n_reg[31]) is unused and will be removed from module Arithmetic1.
WARNING: [Synth 8-3332] Sequential element (SubtractionMean_data2_reg_reg[9]) is unused and will be removed from module Arithmetic1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 865.023 ; gain = 575.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+-----------+----------------------+------------------------------------------------------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives                                                 | 
+------------+--------------------+-----------+----------------------+------------------------------------------------------------+
|Arithmetic1 | Monopulse_data_reg | Implied   | 256 x 8              | RAM16X1D x 16  RAM32X1D x 8  RAM64X1D x 8  RAM128X1D x 8   | 
+------------+--------------------+-----------+----------------------+------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Arithmetic1 | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic1 | A*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic1 | (PCIN>>17)+A*B | 22     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic1 | A*B            | 21     | 10     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 916.250 ; gain = 626.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 917.816 ; gain = 628.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------+-----------+----------------------+------------------------------------------------------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives                                                 | 
+------------+--------------------+-----------+----------------------+------------------------------------------------------------+
|Arithmetic1 | Monopulse_data_reg | Implied   | 256 x 8              | RAM16X1D x 16  RAM32X1D x 8  RAM64X1D x 8  RAM128X1D x 8   | 
+------------+--------------------+-----------+----------------------+------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Monopulse_num_half_reg_reg[15]) is unused and will be removed from module Arithmetic1.
WARNING: [Synth 8-3332] Sequential element (Monopulse_num_half_reg[15]) is unused and will be removed from module Arithmetic1.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:392]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:392]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   258|
|2     |DSP48E1   |     4|
|3     |LUT1      |   132|
|4     |LUT2      |   443|
|5     |LUT3      |   531|
|6     |LUT4      |   191|
|7     |LUT5      |   103|
|8     |LUT6      |    49|
|9     |RAM128X1D |     8|
|10    |RAM16X1D  |    16|
|11    |RAM32X1D  |     8|
|12    |RAM64X1D  |     8|
|13    |FDCE      |   397|
|14    |FDRE      |     8|
|15    |LD        |   202|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2358|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 942.773 ; gain = 231.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 942.773 ; gain = 653.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Arithmetic1' is not ideal for floorplanning, since the cellview 'Arithmetic1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  LD => LDCE: 202 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 942.773 ; gain = 666.223
INFO: [Common 17-1381] The checkpoint 'E:/1PD/FPGA/My/SramOfSendCircle8/PLToPS1.runs/Arithmetic1_synth_1/Arithmetic1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Arithmetic1_utilization_synth.rpt -pb Arithmetic1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 942.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 09:57:18 2019...
