ncverilog: 13.10-s011: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	13.10-s011: Started on Nov 18, 2015 at 20:29:25 CST
ncverilog
	-f ../bin/nc.scr
		+libext+.v
		+access+wr
		+mess
		+incdir+../../../rtl/verilog+../../../bench/verilog
		+tcl+../bin/sim.tcl
		-y
		../../../rtl/verilog
		-y
		../../../bench/verilog
		../../../bench/verilog/uart_test.v
ncvlog: *W,NOTIND: unable to access -INCDIR ../../../rtl/verilog (No such file or directory).
ncvlog: *W,LIBNOF: Library file or directory "../../../rtl/verilog" does not exist.
file: ../../../bench/verilog/uart_test.v
`include "timescale.v"
                     |
ncvlog: *E,COFILX (../../../bench/verilog/uart_test.v,77|21): cannot open include file 'timescale.v'.
`include "uart_defines.v"
                        |
ncvlog: *E,COFILX (../../../bench/verilog/uart_test.v,80|24): cannot open include file 'uart_defines.v'.
wire  [`UART_ADDR_WIDTH-1:0]  wb_adr_i;
                      |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,84|22): `UART_ADDR_WIDTH: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
wire  [`UART_ADDR_WIDTH-1:0]  wb1_adr_i;
                      |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,117|22): `UART_ADDR_WIDTH: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm.wb_wr1(`UART_REG_LC, 4'b1000, {8'b10011011, 24'b0});
                        |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,209|24): `UART_REG_LC: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm.wb_wr1(`UART_REG_LC, 4'b1000, {8'b10011011, 24'b0});
                         |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,209|25): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
  wbm.wb_wr1(`UART_REG_DL1,4'b0001, 32'd2);
                         |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,211|25): `UART_REG_DL1: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm.wb_wr1(`UART_REG_DL1,4'b0001, 32'd2);
                          |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,211|26): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
  wbm.wb_wr1(`UART_REG_LC, 4'b1000, {8'b00011011, 24'b0}); //00011011 
                        |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,215|24): `UART_REG_LC: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm.wb_wr1(`UART_REG_LC, 4'b1000, {8'b00011011, 24'b0}); //00011011 
                         |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,215|25): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
  wbm1.wb_wr1(`UART_REG_LC, 4'b1000, {8'b10011011, 24'b0});
                         |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,281|25): `UART_REG_LC: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm1.wb_wr1(`UART_REG_LC, 4'b1000, {8'b10011011, 24'b0});
                          |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,281|26): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
  wbm1.wb_wr1(`UART_REG_DL1, 4'b1, 32'd2);
                          |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,283|26): `UART_REG_DL1: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm1.wb_wr1(`UART_REG_DL1, 4'b1, 32'd2);
                           |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,283|27): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
  wbm1.wb_wr1(`UART_REG_LC, 4'b1000, {8'b00011011, 24'b0});
                         |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,287|25): `UART_REG_LC: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm1.wb_wr1(`UART_REG_LC, 4'b1000, {8'b00011011, 24'b0});
                          |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,287|26): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
  wbm1.wb_wr1(`UART_REG_IE, 4'b0010, {16'b0, 8'b00001111, 8'b0});
                         |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,288|25): `UART_REG_IE: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  wbm1.wb_wr1(`UART_REG_IE, 4'b0010, {16'b0, 8'b00001111, 8'b0});
                          |
ncvlog: *E,USESVSW (../../../bench/verilog/uart_test.v,288|26): SystemVerilog default positional argument:  Use -sv switch to enable this SystemVerilog construct.
    $display("%d %d", `UART_ADDR_WIDTH, `UART_DATA_WIDTH);
                                     |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,329|37): `UART_ADDR_WIDTH: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    $display("%d %d", `UART_ADDR_WIDTH, `UART_DATA_WIDTH);
                                                       |
ncvlog: *E,NOTDIR (../../../bench/verilog/uart_test.v,329|55): `UART_DATA_WIDTH: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.uart_test:v
		errors: 19, warnings: 0
ncvlog: *W,LIBNOU: Library "../../../bench/verilog" given but not used.
ncvlog: *F,NOTOPL: no top-level unit found, must have recursive instances.
ncverilog: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 2).
TOOL:	ncverilog	13.10-s011: Exiting on Nov 18, 2015 at 20:29:26 CST  (total: 00:00:01)
