%TF.GenerationSoftware,KiCad,Pcbnew,8.0.8+dfsg-1*%
%TF.CreationDate,2025-06-25T18:22:30+01:00*%
%TF.ProjectId,WOARCWSPR,574f4152-4357-4535-9052-2e6b69636164,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.8+dfsg-1) date 2025-06-25 18:22:30*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.620000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17O,2.000000X2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.250000X-1.600000X0.425000X-1.600000X-0.425000X1.600000X-0.425000X1.600000X0.425000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.500000X1.050000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,1.500000X1.050000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD21C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,C4,1*%
%TO.N,GND*%
X166700000Y-45600000D03*
D11*
%TO.P,C4,2*%
%TO.N,Net-(J3-Pin_1)*%
X169200000Y-45600000D03*
%TD*%
%TO.P,R7,1*%
%TO.N,Net-(J3-Pin_1)*%
X170000000Y-51200000D03*
D12*
%TO.P,R7,2*%
%TO.N,Net-(D2-K)*%
X170000000Y-58820000D03*
%TD*%
D13*
%TO.P,J8,1,Pin_1*%
%TO.N,Net-(J8-Pin_1)*%
X216000000Y-55800000D03*
%TD*%
%TO.P,J7,1,Pin_1*%
%TO.N,Net-(J7-Pin_1)*%
X182200000Y-44600000D03*
%TD*%
D14*
%TO.P,J6,4,Pin_4*%
%TO.N,Net-(J6-Pin_3)*%
X209000000Y-50180000D03*
%TO.P,J6,3,Pin_3*%
X209000000Y-52720000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,GND*%
X209000000Y-55260000D03*
D13*
%TO.P,J6,1,Pin_1*%
X209000000Y-57800000D03*
%TD*%
D14*
%TO.P,J5,4,Pin_4*%
%TO.N,GND*%
X176000000Y-50180000D03*
%TO.P,J5,3,Pin_3*%
X176000000Y-52720000D03*
%TO.P,J5,2,Pin_2*%
%TO.N,Net-(D2-A)*%
X176000000Y-55260000D03*
D13*
%TO.P,J5,1,Pin_1*%
X176000000Y-57800000D03*
%TD*%
D15*
%TO.P,SW1,1,1*%
%TO.N,GND*%
X201800000Y-38550000D03*
X208300000Y-38550000D03*
%TO.P,SW1,2,2*%
%TO.N,Net-(J2-GPIO19{slash}MISO1)*%
X201800000Y-43050000D03*
X208300000Y-43050000D03*
%TD*%
D16*
%TO.P,RV1,1,1*%
%TO.N,Net-(R5-Pad2)*%
X217200000Y-44400000D03*
%TO.P,RV1,2,2*%
%TO.N,Net-(R3-Pad1)*%
X212200000Y-46900000D03*
%TO.P,RV1,3,3*%
%TO.N,GND*%
X217200000Y-49400000D03*
%TD*%
D11*
%TO.P,R6,1*%
%TO.N,Net-(D1-A)*%
X168980000Y-39400000D03*
D12*
%TO.P,R6,2*%
%TO.N,Net-(J2-GPIO18{slash}PWM0)*%
X176600000Y-39400000D03*
%TD*%
D11*
%TO.P,R5,1*%
%TO.N,Net-(J7-Pin_1)*%
X188400000Y-48200000D03*
D12*
%TO.P,R5,2*%
%TO.N,Net-(R5-Pad2)*%
X196020000Y-48200000D03*
%TD*%
D11*
%TO.P,R4,1*%
%TO.N,Net-(J7-Pin_1)*%
X188400000Y-45000000D03*
D12*
%TO.P,R4,2*%
%TO.N,Net-(J8-Pin_1)*%
X196020000Y-45000000D03*
%TD*%
D11*
%TO.P,R3,1*%
%TO.N,Net-(R3-Pad1)*%
X196000000Y-41800000D03*
D12*
%TO.P,R3,2*%
%TO.N,Net-(C2-Pad2)*%
X188380000Y-41800000D03*
%TD*%
D11*
%TO.P,R2,1*%
%TO.N,Net-(C2-Pad2)*%
X188400000Y-38600000D03*
D12*
%TO.P,R2,2*%
%TO.N,Net-(Q1-G)*%
X196020000Y-38600000D03*
%TD*%
D15*
%TO.P,L1,1,1*%
%TO.N,Net-(J8-Pin_1)*%
X221000000Y-52400000D03*
D17*
%TO.P,L1,2,2*%
%TO.N,Net-(Q1-D)*%
X221000000Y-37160000D03*
%TD*%
D18*
%TO.P,J4,2,Ext*%
%TO.N,GND*%
X161850000Y-52075000D03*
X161850000Y-46425000D03*
%TD*%
D13*
%TO.P,J3,1,Pin_1*%
%TO.N,Net-(J3-Pin_1)*%
X172400000Y-48200000D03*
%TD*%
D14*
%TO.P,J2,40,GPIO21/SCLK1*%
%TO.N,unconnected-(J2-GPIO21{slash}SCLK1-Pad40)*%
X216135000Y-32235000D03*
%TO.P,J2,39,GND*%
%TO.N,GND*%
X216135000Y-34775000D03*
%TO.P,J2,38,GPIO20/MOSI1*%
%TO.N,unconnected-(J2-GPIO20{slash}MOSI1-Pad38)*%
X213595000Y-32235000D03*
%TO.P,J2,37,GPIO26*%
%TO.N,unconnected-(J2-GPIO26-Pad37)*%
X213595000Y-34775000D03*
%TO.P,J2,36,GPIO16*%
%TO.N,unconnected-(J2-GPIO16-Pad36)*%
X211055000Y-32235000D03*
%TO.P,J2,35,GPIO19/MISO1*%
%TO.N,Net-(J2-GPIO19{slash}MISO1)*%
X211055000Y-34775000D03*
%TO.P,J2,34,GND*%
%TO.N,GND*%
X208515000Y-32235000D03*
%TO.P,J2,33,PWM1/GPIO13*%
%TO.N,unconnected-(J2-PWM1{slash}GPIO13-Pad33)*%
X208515000Y-34775000D03*
%TO.P,J2,32,PWM0/GPIO12*%
%TO.N,unconnected-(J2-PWM0{slash}GPIO12-Pad32)*%
X205975000Y-32235000D03*
%TO.P,J2,31,GCLK2/GPIO6*%
%TO.N,unconnected-(J2-GCLK2{slash}GPIO6-Pad31)*%
X205975000Y-34775000D03*
%TO.P,J2,30,GND*%
%TO.N,GND*%
X203435000Y-32235000D03*
%TO.P,J2,29,GCLK1/GPIO5*%
%TO.N,unconnected-(J2-GCLK1{slash}GPIO5-Pad29)*%
X203435000Y-34775000D03*
%TO.P,J2,28,ID_SC/GPIO1*%
%TO.N,unconnected-(J2-ID_SC{slash}GPIO1-Pad28)*%
X200895000Y-32235000D03*
%TO.P,J2,27,ID_SD/GPIO0*%
%TO.N,unconnected-(J2-ID_SD{slash}GPIO0-Pad27)*%
X200895000Y-34775000D03*
%TO.P,J2,26,~{CE1}/GPIO7*%
%TO.N,unconnected-(J2-~{CE1}{slash}GPIO7-Pad26)*%
X198355000Y-32235000D03*
%TO.P,J2,25,GND*%
%TO.N,GND*%
X198355000Y-34775000D03*
%TO.P,J2,24,~{CE0}/GPIO8*%
%TO.N,unconnected-(J2-~{CE0}{slash}GPIO8-Pad24)*%
X195815000Y-32235000D03*
%TO.P,J2,23,SCLK0/GPIO11*%
%TO.N,unconnected-(J2-SCLK0{slash}GPIO11-Pad23)*%
X195815000Y-34775000D03*
%TO.P,J2,22,GPIO25*%
%TO.N,unconnected-(J2-GPIO25-Pad22)*%
X193275000Y-32235000D03*
%TO.P,J2,21,MISO0/GPIO9*%
%TO.N,unconnected-(J2-MISO0{slash}GPIO9-Pad21)*%
X193275000Y-34775000D03*
%TO.P,J2,20,GND*%
%TO.N,GND*%
X190735000Y-32235000D03*
%TO.P,J2,19,MOSI0/GPIO10*%
%TO.N,unconnected-(J2-MOSI0{slash}GPIO10-Pad19)*%
X190735000Y-34775000D03*
%TO.P,J2,18,GPIO24*%
%TO.N,unconnected-(J2-GPIO24-Pad18)*%
X188195000Y-32235000D03*
%TO.P,J2,17,3V3*%
%TO.N,Net-(J2-3V3-Pad1)*%
X188195000Y-34775000D03*
%TO.P,J2,16,GPIO23*%
%TO.N,unconnected-(J2-GPIO23-Pad16)*%
X185655000Y-32235000D03*
%TO.P,J2,15,GPIO22*%
%TO.N,unconnected-(J2-GPIO22-Pad15)*%
X185655000Y-34775000D03*
%TO.P,J2,14,GND*%
%TO.N,GND*%
X183115000Y-32235000D03*
%TO.P,J2,13,GPIO27*%
%TO.N,unconnected-(J2-GPIO27-Pad13)*%
X183115000Y-34775000D03*
%TO.P,J2,12,GPIO18/PWM0*%
%TO.N,Net-(J2-GPIO18{slash}PWM0)*%
X180575000Y-32235000D03*
%TO.P,J2,11,GPIO17*%
%TO.N,unconnected-(J2-GPIO17-Pad11)*%
X180575000Y-34775000D03*
%TO.P,J2,10,GPIO15/RXD*%
%TO.N,unconnected-(J2-GPIO15{slash}RXD-Pad10)*%
X178035000Y-32235000D03*
%TO.P,J2,9,GND*%
%TO.N,GND*%
X178035000Y-34775000D03*
%TO.P,J2,8,GPIO14/TXD*%
%TO.N,unconnected-(J2-GPIO14{slash}TXD-Pad8)*%
X175495000Y-32235000D03*
%TO.P,J2,7,GCLK0/GPIO4*%
%TO.N,Net-(J2-GCLK0{slash}GPIO4)*%
X175495000Y-34775000D03*
%TO.P,J2,6,GND*%
%TO.N,GND*%
X172955000Y-32235000D03*
%TO.P,J2,5,SCL/GPIO3*%
%TO.N,unconnected-(J2-SCL{slash}GPIO3-Pad5)*%
X172955000Y-34775000D03*
%TO.P,J2,4,5V*%
%TO.N,Net-(J7-Pin_1)*%
X170415000Y-32235000D03*
%TO.P,J2,3,SDA/GPIO2*%
%TO.N,unconnected-(J2-SDA{slash}GPIO2-Pad3)*%
X170415000Y-34775000D03*
%TO.P,J2,2,5V*%
%TO.N,Net-(J7-Pin_1)*%
X167875000Y-32235000D03*
D13*
%TO.P,J2,1,3V3*%
%TO.N,Net-(J2-3V3-Pad1)*%
X167875000Y-34775000D03*
%TD*%
%TO.P,J1,1,Pin_1*%
%TO.N,GND*%
X162800000Y-43000000D03*
%TD*%
D10*
%TO.P,D2,1,K*%
%TO.N,Net-(D2-K)*%
X167000000Y-58800000D03*
D12*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X167000000Y-51180000D03*
%TD*%
D11*
%TO.P,C1,2*%
%TO.N,GND*%
X177300000Y-44200000D03*
D10*
%TO.P,C1,1*%
%TO.N,Net-(J7-Pin_1)*%
X174800000Y-44200000D03*
%TD*%
%TO.P,C2,1*%
%TO.N,Net-(J2-GCLK0{slash}GPIO4)*%
X181100000Y-39800000D03*
D11*
%TO.P,C2,2*%
%TO.N,Net-(C2-Pad2)*%
X183600000Y-39800000D03*
%TD*%
D10*
%TO.P,C3,1*%
%TO.N,Net-(Q1-D)*%
X219400000Y-56800000D03*
D11*
%TO.P,C3,2*%
%TO.N,Net-(J6-Pin_3)*%
X221900000Y-56800000D03*
%TD*%
D19*
%TO.P,Q1,3,S*%
%TO.N,GND*%
X216000000Y-38860000D03*
%TO.P,Q1,2,G*%
%TO.N,Net-(Q1-G)*%
X216000000Y-40130000D03*
D20*
%TO.P,Q1,1,D*%
%TO.N,Net-(Q1-D)*%
X216000000Y-41400000D03*
%TD*%
D21*
%TO.N,GND*%
X181600000Y-33600000D03*
X178800000Y-33600000D03*
X161600000Y-37200000D03*
%TO.N,Net-(J2-3V3-Pad1)*%
X187000000Y-35600000D03*
X168924377Y-34811185D03*
%TO.N,Net-(J8-Pin_1)*%
X214100000Y-55300000D03*
%TO.N,Net-(R5-Pad2)*%
X211000000Y-44600000D03*
X197800000Y-48400000D03*
%TO.N,Net-(J8-Pin_1)*%
X220000000Y-53800000D03*
X199000000Y-47200000D03*
%TO.N,Net-(Q1-G)*%
X213200000Y-40200000D03*
X197600000Y-40200000D03*
%TO.N,Net-(J3-Pin_1)*%
X169600000Y-48400000D03*
X169600000Y-49850000D03*
%TD*%
D22*
%TO.N,Net-(J3-Pin_1)*%
X169600000Y-49850000D02*
X169600000Y-48400000D01*
%TO.N,Net-(J8-Pin_1)*%
X214246346Y-53800000D02*
X220000000Y-53800000D01*
X214246346Y-55153654D02*
X214246346Y-53800000D01*
X214100000Y-55300000D02*
X214246346Y-55153654D01*
%TO.N,GND*%
X178800000Y-33600000D02*
X181600000Y-33600000D01*
X161850000Y-48400000D02*
X161850000Y-52075000D01*
X161850000Y-46425000D02*
X161850000Y-48400000D01*
X161850000Y-48400000D02*
X161850000Y-37450000D01*
X161850000Y-37450000D02*
X161600000Y-37200000D01*
X165179163Y-33625000D02*
X161604163Y-37200000D01*
X171565000Y-33625000D02*
X165179163Y-33625000D01*
X161604163Y-37200000D02*
X161600000Y-37200000D01*
X172955000Y-32235000D02*
X171565000Y-33625000D01*
%TO.N,Net-(J2-3V3-Pad1)*%
X168924377Y-34910723D02*
X169938654Y-35925000D01*
X186675000Y-35925000D02*
X187000000Y-35600000D01*
X168924377Y-34811185D02*
X168924377Y-34910723D01*
X169938654Y-35925000D02*
X186675000Y-35925000D01*
%TO.N,Net-(R5-Pad2)*%
X200751471Y-44600000D02*
X211000000Y-44600000D01*
X197800000Y-48400000D02*
X197800000Y-47551471D01*
X197800000Y-47551471D02*
X200751471Y-44600000D01*
%TO.N,Net-(J8-Pin_1)*%
X208846346Y-48400000D02*
X214246346Y-53800000D01*
X199000000Y-47200000D02*
X200200000Y-48400000D01*
X200200000Y-48400000D02*
X208846346Y-48400000D01*
%TO.N,Net-(Q1-G)*%
X213200000Y-40200000D02*
X197600000Y-40200000D01*
%TD*%
M02*
