Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri May 30 22:08:48 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.358        0.000                      0                 8437        0.026        0.000                      0                 8437        3.458        0.000                       0                  2420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.358        0.000                      0                 8437        0.026        0.000                      0                 8437        3.458        0.000                       0                  2420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.396ns (39.947%)  route 2.099ns (60.053%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=11, routed)          1.204     2.243    bd_0_i/hls_inst/inst/L_ACF_U/q0[0]
    SLICE_X63Y101        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.395 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           0.170     2.566    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X64Y101        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     2.689 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_2__0/O
                         net (fo=2, routed)           0.317     3.006    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_2__0_n_12
    SLICE_X65Y101        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.164 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_1__0/O
                         net (fo=1, routed)           0.407     3.571    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.359ns (41.770%)  route 1.895ns (58.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=11, routed)          1.124     2.163    bd_0_i/hls_inst/inst/L_ACF_U/q0[0]
    SLICE_X64Y102        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.311 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_4_4_i_3/O
                         net (fo=3, routed)           0.098     2.409    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_4_4_i_3_n_12
    SLICE_X65Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     2.510 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_10__0/O
                         net (fo=2, routed)           0.092     2.602    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_10__0_n_12
    SLICE_X65Y102        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     2.713 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0/O
                         net (fo=2, routed)           0.132     2.845    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0_n_12
    SLICE_X66Y102        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.881 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_1__0/O
                         net (fo=1, routed)           0.449     3.330    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.072     7.936    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.204ns (37.219%)  route 2.031ns (62.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=13, routed)          1.275     2.251    bd_0_i/hls_inst/inst/L_ACF_U/q0[5]
    SLICE_X66Y102        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     2.361 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_3/O
                         net (fo=4, routed)           0.170     2.531    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_3_n_12
    SLICE_X65Y100        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.568 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_11_11_i_2__0/O
                         net (fo=2, routed)           0.221     2.790    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_11_11_i_2__0_n_12
    SLICE_X66Y101        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.947 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_11_11_i_1__0/O
                         net (fo=1, routed)           0.364     3.311    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.345ns (41.329%)  route 1.909ns (58.671%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=11, routed)          1.124     2.163    bd_0_i/hls_inst/inst/L_ACF_U/q0[0]
    SLICE_X64Y102        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.311 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_4_4_i_3/O
                         net (fo=3, routed)           0.098     2.409    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_4_4_i_3_n_12
    SLICE_X65Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     2.510 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_10__0/O
                         net (fo=2, routed)           0.092     2.602    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_10__0_n_12
    SLICE_X65Y102        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.700 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_2_2_i_2__0/O
                         net (fo=2, routed)           0.132     2.832    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_2_2_i_2__0_n_12
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     2.867 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_3_3_i_1__1/O
                         net (fo=1, routed)           0.463     3.330    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.058     7.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.176ns (5.692%)  route 2.916ns (94.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X64Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[9]/Q
                         net (fo=64, routed)          0.956     1.064    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/Q[0]
    SLICE_X53Y90         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.161 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U58/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg_i_13/O
                         net (fo=13, routed)          1.960     3.121    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/A[4]
    DSP48E2_X7Y37        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X7Y37        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X7Y37        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.267     7.741    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_16s_32s_33_4_1_U69/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.343ns (11.410%)  route 2.663ns (88.590%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X54Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[12]/Q
                         net (fo=207, routed)         1.460     1.570    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/Q[0]
    SLICE_X65Y108        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ram_reg_bram_0_i_85/O
                         net (fo=2, routed)           0.157     1.816    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373/ram_reg_bram_1_3
    SLICE_X65Y106        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     1.938 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373/ram_reg_bram_0_i_88/O
                         net (fo=1, routed)           0.086     2.024    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ram_reg_bram_1_3
    SLICE_X65Y106        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.075 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ram_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.960     3.035    bd_0_i/hls_inst/inst/L_ACF_U/ce0
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.040     8.040    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X3Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.663    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.343ns (11.620%)  route 2.609ns (88.380%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X54Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[12]/Q
                         net (fo=207, routed)         1.460     1.570    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/Q[0]
    SLICE_X65Y108        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ram_reg_bram_0_i_85/O
                         net (fo=2, routed)           0.157     1.816    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373/ram_reg_bram_1_3
    SLICE_X65Y106        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     1.938 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label4_fu_373/ram_reg_bram_0_i_88/O
                         net (fo=1, routed)           0.086     2.024    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ram_reg_bram_1_3
    SLICE_X65Y106        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.075 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ram_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.906     2.981    bd_0_i/hls_inst/inst/L_ACF_U/ce0
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.040     8.040    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X4Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.663    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.412ns (44.563%)  route 1.757ns (55.437%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=11, routed)          1.124     2.163    bd_0_i/hls_inst/inst/L_ACF_U/q0[0]
    SLICE_X64Y102        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.311 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_4_4_i_3/O
                         net (fo=3, routed)           0.098     2.409    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_4_4_i_3_n_12
    SLICE_X65Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     2.510 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_10__0/O
                         net (fo=2, routed)           0.092     2.602    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_10__0_n_12
    SLICE_X65Y102        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     2.713 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0/O
                         net (fo=2, routed)           0.130     2.843    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_0_0_i_6__0_n_12
    SLICE_X66Y102        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     2.932 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_1_1_i_1__1/O
                         net (fo=1, routed)           0.313     3.245    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_1_1/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_1_1/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.057     7.951    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.230ns (39.176%)  route 1.910ns (60.824%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=13, routed)          1.275     2.251    bd_0_i/hls_inst/inst/L_ACF_U/q0[5]
    SLICE_X66Y102        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     2.361 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_3/O
                         net (fo=4, routed)           0.208     2.569    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_3_n_12
    SLICE_X66Y101        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     2.692 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_2__0/O
                         net (fo=2, routed)           0.097     2.789    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_2__0_n_12
    SLICE_X66Y101        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.886 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_1__1/O
                         net (fo=1, routed)           0.330     3.216    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_5_5/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_5_5/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_5_5/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.056     7.952    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.281ns (41.287%)  route 1.822ns (58.713%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X3Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=13, routed)          1.275     2.251    bd_0_i/hls_inst/inst/L_ACF_U/q0[5]
    SLICE_X66Y102        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     2.361 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_3/O
                         net (fo=4, routed)           0.208     2.569    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_3_n_12
    SLICE_X66Y101        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     2.692 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_2__0/O
                         net (fo=2, routed)           0.063     2.755    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_5_5_i_2__0_n_12
    SLICE_X66Y101        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.903 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_6_6_i_1__1/O
                         net (fo=1, routed)           0.276     3.179    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_6_6/D
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_6_6/WCLK
    SLICE_X71Y101        RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_6_6/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y101        RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.080     7.928    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  4.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/ap_clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[13]/Q
                         net (fo=2, routed)           0.039     0.090    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[14]_0[14]
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/ap_clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X73Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/grp_gsm_div_Pipeline_gsm_div_label0_fu_39/div_fu_50_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X6Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X6Y30        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X6Y30        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y86  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y81  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/indata_addr_reg_180_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y81  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/indata_addr_reg_180_pp0_iter2_reg_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y81  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/indata_addr_reg_180_pp0_iter2_reg_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y81  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/indata_addr_reg_180_pp0_iter2_reg_reg[3]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y81  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/indata_addr_reg_180_pp0_iter2_reg_reg[4]_srl2/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y86  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y86  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y20  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y86  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X71Y86  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_333/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.096ns  (logic 1.285ns (41.509%)  route 1.811ns (58.491%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.169     2.742    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     2.807 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.199     3.006    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[11]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.096 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     3.096    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.071ns  (logic 1.363ns (44.378%)  route 1.708ns (55.622%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.090     2.662    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.772 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.176     2.948    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X70Y118        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.071 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     3.071    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 1.265ns (41.827%)  route 1.759ns (58.173%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.171     2.744    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     2.843 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.988    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_3_n_12
    SLICE_X70Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.024 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     3.024    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.023ns  (logic 1.264ns (41.808%)  route 1.759ns (58.192%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.171     2.744    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     2.843 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_3/O
                         net (fo=2, routed)           0.146     2.988    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_3_n_12
    SLICE_X70Y117        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     3.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     3.023    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 1.304ns (44.013%)  route 1.659ns (55.987%))
  Logic Levels:           10  (CARRY8=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.169     2.742    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     2.793 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.047     2.840    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_2_n_12
    SLICE_X70Y118        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     2.963 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.963    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.901ns  (logic 1.326ns (45.703%)  route 1.575ns (54.297%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.090     2.662    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.761 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.043     2.804    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[12]_INST_0_i_2_n_12
    SLICE_X70Y118        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.901 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.901    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.892ns  (logic 1.286ns (44.463%)  route 1.606ns (55.537%))
  Logic Levels:           9  (CARRY8=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.159     2.449    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.582 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.163     2.745    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[5]_INST_0_i_2_n_12
    SLICE_X69Y118        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.892 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.892    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.862ns  (logic 1.254ns (43.812%)  route 1.608ns (56.188%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.158     2.448    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.572 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.166     2.738    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X70Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.862 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     2.862    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.744ns  (logic 1.107ns (40.338%)  route 1.637ns (59.662%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.153     2.443    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]_0
    SLICE_X69Y118        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.065     2.508 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.200     2.708    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[8]_INST_0_i_2_n_12
    SLICE_X69Y118        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.744 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     2.744    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[3]
                            (input port)
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.711ns  (logic 1.225ns (45.181%)  route 1.486ns (54.819%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[3] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[3]
    SLICE_X68Y122        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_9/O
                         net (fo=12, routed)          0.251     0.409    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1_2_sn_1
    SLICE_X69Y121        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.557 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40/O
                         net (fo=14, routed)          0.230     0.788    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_40_n_12
    SLICE_X70Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     0.938 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5/O
                         net (fo=10, routed)          0.264     1.201    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0_i_5_n_12
    SLICE_X69Y119        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.349 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.011     1.360    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     1.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=16, routed)          0.377     1.899    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_2[0]
    SLICE_X68Y121        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.049 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.151     2.200    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_1
    SLICE_X68Y119        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     2.290 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.159     2.449    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_1
    SLICE_X69Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.043     2.614    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X69Y118        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.711 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.711    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y118        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X69Y118        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y118        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y118        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y117        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X69Y118        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y118        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y118        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=90, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_q1[15]
    SLICE_X70Y117        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.020ns (57.143%)  route 0.015ns (42.857%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X67Y114        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.020 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.015     0.035    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.393ns  (logic 0.720ns (30.090%)  route 1.673ns (69.910%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.410     1.792    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0_i_1/O
                         net (fo=10, routed)          0.221     2.081    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0_1_sn_1
    SLICE_X68Y117        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.204 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.094     2.298    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_3_n_12
    SLICE_X68Y117        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     2.422 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0/O
                         net (fo=0)                   0.000     2.422    LARc_d0[1]
                                                                      r  LARc_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.389ns  (logic 0.690ns (28.879%)  route 1.699ns (71.121%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.261     1.642    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X69Y107        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.752 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.342     2.094    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0_2_sn_1
    SLICE_X68Y117        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.218 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.149     2.367    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0_i_3_n_12
    SLICE_X68Y119        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.418 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     2.418    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.329ns  (logic 0.667ns (28.638%)  route 1.662ns (71.362%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.409     1.791    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.857 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.171     2.028    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0_3_sn_1
    SLICE_X68Y118        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     2.127 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.134     2.261    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_INST_0_i_3_n_12
    SLICE_X68Y119        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.358 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_INST_0/O
                         net (fo=0)                   0.000     2.358    LARc_d0[3]
                                                                      r  LARc_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.657ns (28.942%)  route 1.613ns (71.058%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.409     1.791    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.857 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[6]_INST_0_i_6/O
                         net (fo=2, routed)           0.170     2.027    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0_3_sn_1
    SLICE_X68Y118        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     2.124 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.086     2.210    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_3_n_12
    SLICE_X69Y118        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.299 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.299    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.215ns  (logic 0.571ns (25.784%)  route 1.644ns (74.216%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.394     1.776    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X70Y106        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     1.845 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_1/O
                         net (fo=2, routed)           0.302     2.147    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_1_n_12
    SLICE_X68Y115        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     2.244 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_we0_INST_0/O
                         net (fo=0)                   0.000     2.244    LARc_we0
                                                                      r  LARc_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.182ns  (logic 0.622ns (28.500%)  route 1.560ns (71.500%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.410     1.792    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0_i_1/O
                         net (fo=10, routed)          0.202     2.062    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_enable_reg_pp0_iter1_reg
    SLICE_X70Y118        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.211 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.211    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 0.571ns (26.297%)  route 1.600ns (73.703%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.410     1.792    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0_i_1/O
                         net (fo=10, routed)          0.242     2.102    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_enable_reg_pp0_iter1_reg
    SLICE_X70Y118        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.200 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     2.200    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 0.571ns (26.297%)  route 1.600ns (73.703%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.410     1.792    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0_i_1/O
                         net (fo=10, routed)          0.242     2.102    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_enable_reg_pp0_iter1_reg
    SLICE_X70Y118        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.200 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     2.200    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.167ns  (logic 0.524ns (24.186%)  route 1.643ns (75.814%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.394     1.776    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X70Y106        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     1.845 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_1/O
                         net (fo=2, routed)           0.301     2.146    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_1_n_12
    SLICE_X68Y115        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.196 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0/O
                         net (fo=0)                   0.000     2.196    LARc_ce0
                                                                      r  LARc_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 0.570ns (26.601%)  route 1.573ns (73.399%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X68Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln172_reg_1003_reg[0]/Q
                         net (fo=4, routed)           0.229     0.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm_reg[13]_0
    SLICE_X70Y106        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.486 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U83/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/ap_CS_fsm[13]_i_2/O
                         net (fo=3, routed)           0.286     0.773    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_CS_fsm_reg[13]
    SLICE_X72Y108        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     0.861 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4/O
                         net (fo=5, routed)           0.432     1.293    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_ce0_INST_0_i_4_n_12
    SLICE_X70Y106        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.382 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/idx94_fu_134[3]_i_2/O
                         net (fo=14, routed)          0.410     1.792    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_NS_fsm117_out
    SLICE_X68Y117        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[14]_INST_0_i_1/O
                         net (fo=10, routed)          0.215     2.075    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/ap_enable_reg_pp0_iter1_reg
    SLICE_X68Y117        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.172 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_306/LARc_d0[0]_INST_0/O
                         net (fo=0)                   0.000     2.172    LARc_d0[0]
                                                                      r  LARc_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.088ns  (logic 0.062ns (70.380%)  route 0.026ns (29.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_clk
    SLICE_X67Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379_indata_ce0
    SLICE_X67Y86         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.101 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348/indata_ce0_INST_0/O
                         net (fo=0)                   0.000     0.101    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_we1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.062ns (63.877%)  route 0.035ns (36.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y115        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=22, routed)          0.035     0.086    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[2][3]
    SLICE_X67Y115        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.109 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_we1_INST_0/O
                         net (fo=1, unset)            0.000     0.109    LARc_we1
                                                                      r  LARc_we1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.060ns (59.564%)  route 0.041ns (40.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X65Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=20, routed)          0.041     0.092    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X65Y83         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     0.114 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[4]_INST_0/O
                         net (fo=0)                   0.000     0.114    indata_address1[4]
                                                                      r  indata_address1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.074ns (70.729%)  route 0.031ns (29.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y113        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=9, routed)           0.031     0.083    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_enable_reg_pp0_iter0
    SLICE_X68Y113        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.118 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.118    LARc_address1[2]
                                                                      r  LARc_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.079ns (75.172%)  route 0.026ns (24.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_clk
    SLICE_X67Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379_indata_ce0
    SLICE_X67Y86         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     0.118 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label5_fu_379/indata_we0_INST_0/O
                         net (fo=0)                   0.000     0.118    indata_we0
                                                                      r  indata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.059ns (54.098%)  route 0.050ns (45.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y115        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=22, routed)          0.035     0.086    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[2][3]
    SLICE_X67Y115        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.020     0.106 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.121    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.059ns (54.098%)  route 0.050ns (45.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y115        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/Q
                         net (fo=22, routed)          0.035     0.086    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[2][3]
    SLICE_X67Y115        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.020     0.106 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.121    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.054ns (49.788%)  route 0.054ns (50.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X67Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[7]/Q
                         net (fo=7, routed)           0.054     0.106    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[14]_0[3]
    SLICE_X67Y85         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.121 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348/flow_control_loop_pipe_sequential_init_U/indata_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.121    indata_address0[1]
                                                                      r  indata_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.056ns (51.117%)  route 0.054ns (48.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y114        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=16, routed)          0.054     0.107    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_enable_reg_pp0_iter1
    SLICE_X68Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.122 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.122    LARc_address0[1]
                                                                      r  LARc_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_96_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.061ns (54.984%)  route 0.050ns (45.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X67Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_96_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/k_fu_96_reg[3]/Q
                         net (fo=6, routed)           0.050     0.101    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348/flow_control_loop_pipe_sequential_init_U/indata_address0[7][3]
    SLICE_X67Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.022     0.123 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_Autocorrelation_label3_fu_348/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.123    indata_address0[3]
                                                                      r  indata_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           912 Endpoints
Min Delay           912 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 2.278ns (66.543%)  route 1.145ns (33.457%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/A[18]
    DSP48E2_X8Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.233     1.747    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/sext_ln39_16_fu_1239_p1[4]
    SLICE_X60Y117        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.899 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.214     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X61Y118        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.190     2.426    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X61Y117        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.516 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.529    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92_n_21
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.638 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.193     2.831    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/CO[0]
    SLICE_X62Y117        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.880 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.145     3.025    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X61Y118        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.116 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[6]_i_2/O
                         net (fo=2, routed)           0.106     3.222    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X62Y118        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.372 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_18_reg_1529[0]_i_1/O
                         net (fo=1, routed)           0.051     3.423    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92_n_19
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 2.286ns (67.327%)  route 1.109ns (32.673%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/A[18]
    DSP48E2_X8Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.233     1.747    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/sext_ln39_16_fu_1239_p1[4]
    SLICE_X60Y117        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.899 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.214     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X61Y118        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.190     2.426    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X61Y117        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.516 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.529    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92_n_21
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.638 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.193     2.831    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/CO[0]
    SLICE_X62Y117        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.880 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.145     3.025    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X61Y118        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.116 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[6]_i_2/O
                         net (fo=2, routed)           0.106     3.222    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X62Y118        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     3.380 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[6]_i_1/O
                         net (fo=1, routed)           0.015     3.395    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_15_fu_1271_p2[15]
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.217ns  (logic 2.162ns (67.198%)  route 1.055ns (32.802%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/A[18]
    DSP48E2_X8Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.233     1.747    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/sext_ln39_16_fu_1239_p1[4]
    SLICE_X60Y117        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.899 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.214     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X61Y118        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.190     2.426    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X61Y117        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.516 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.529    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92_n_21
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.638 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.193     2.831    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/CO[0]
    SLICE_X62Y117        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.880 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.154     3.034    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X61Y118        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.159 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_1/O
                         net (fo=1, routed)           0.058     3.217    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[5]
    SLICE_X61Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X61Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[5]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 2.174ns (68.347%)  route 1.007ns (31.653%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/A[18]
    DSP48E2_X8Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.233     1.747    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/sext_ln39_16_fu_1239_p1[4]
    SLICE_X60Y117        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.899 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.214     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X61Y118        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.190     2.426    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X61Y117        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.516 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.529    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92_n_21
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.638 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.193     2.831    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/CO[0]
    SLICE_X62Y117        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.880 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.141     3.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X61Y118        LUT5 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.137     3.158 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[4]_i_1/O
                         net (fo=1, routed)           0.023     3.181    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[4]
    SLICE_X61Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X61Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/C

Slack:                    inf
  Source:                 LARc_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.160ns  (logic 2.220ns (70.243%)  route 0.940ns (29.758%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[14] (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[14]
    DSP48E2_X6Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X6Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X6Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.223     1.737    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_14_fu_1155_p1[0]
    SLICE_X52Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.889 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.040     1.929    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X52Y122        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     1.981 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.112     2.093    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X53Y122        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.181 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.142     2.323    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X53Y124        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.423 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.436    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.545 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.204     2.750    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X53Y122        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.802 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3/O
                         net (fo=4, routed)           0.100     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3_n_12
    SLICE_X53Y123        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.953 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[6]_i_2/O
                         net (fo=2, routed)           0.048     3.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[6]_i_2_n_12
    SLICE_X53Y123        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.102 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_16_reg_1519[0]_i_1/O
                         net (fo=1, routed)           0.058     3.160    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_19
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/C

Slack:                    inf
  Source:                 LARc_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 2.228ns (71.217%)  route 0.900ns (28.783%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[14] (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[14]
    DSP48E2_X6Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X6Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X6Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.223     1.737    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_14_fu_1155_p1[0]
    SLICE_X52Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.889 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.040     1.929    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X52Y122        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     1.981 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.112     2.093    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X53Y122        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.181 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.142     2.323    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X53Y124        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.423 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.436    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.545 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.204     2.750    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X53Y122        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.802 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3/O
                         net (fo=4, routed)           0.100     2.901    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3_n_12
    SLICE_X53Y123        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.953 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[6]_i_2/O
                         net (fo=2, routed)           0.048     3.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[6]_i_2_n_12
    SLICE_X53Y123        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     3.110 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[6]_i_1/O
                         net (fo=1, routed)           0.018     3.128    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_13_fu_1187_p2[15]
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[6]/C

Slack:                    inf
  Source:                 LARc_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.126ns  (logic 2.212ns (70.750%)  route 0.914ns (29.250%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[14] (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[14]
    DSP48E2_X6Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X6Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X6Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.223     1.737    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_14_fu_1155_p1[0]
    SLICE_X52Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.889 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.040     1.929    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X52Y122        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     1.981 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.112     2.093    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X53Y122        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.181 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.142     2.323    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X53Y124        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.423 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.436    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.545 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.204     2.750    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X53Y122        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.802 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3/O
                         net (fo=4, routed)           0.114     2.915    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3_n_12
    SLICE_X53Y123        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     3.060 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_1/O
                         net (fo=1, routed)           0.066     3.126    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in__1[5]
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[5]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.123ns  (logic 2.170ns (69.489%)  route 0.953ns (30.511%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/A[18]
    DSP48E2_X8Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X8Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X8Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X8Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.233     1.747    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/sext_ln39_16_fu_1239_p1[4]
    SLICE_X60Y117        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.899 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.214     2.113    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X61Y118        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.190     2.426    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X61Y117        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.516 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.529    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92_n_21
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.638 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.193     2.831    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/CO[0]
    SLICE_X62Y117        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.880 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.095     2.975    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X62Y118        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     3.108 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U92/tmp_7_reg_1534[3]_i_1/O
                         net (fo=1, routed)           0.015     3.123    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in[3]
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[3]/C

Slack:                    inf
  Source:                 LARc_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 2.118ns (68.957%)  route 0.953ns (31.043%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[14] (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[14]
    DSP48E2_X6Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X6Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X6Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.223     1.737    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_14_fu_1155_p1[0]
    SLICE_X52Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.889 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.040     1.929    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X52Y122        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     1.981 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.112     2.093    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X53Y122        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.181 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.142     2.323    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X53Y124        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.423 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.436    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.545 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.204     2.750    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X53Y122        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.802 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3/O
                         net (fo=4, routed)           0.147     2.948    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3_n_12
    SLICE_X53Y123        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.999 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[3]_i_1/O
                         net (fo=1, routed)           0.072     3.071    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in__1[3]
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/C

Slack:                    inf
  Source:                 LARc_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 2.133ns (70.061%)  route 0.911ns (29.939%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[14] (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[14]
    DSP48E2_X6Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X6Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X6Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.223     1.737    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_14_fu_1155_p1[0]
    SLICE_X52Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     1.889 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3/O
                         net (fo=1, routed)           0.040     1.929    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_3_n_12
    SLICE_X52Y122        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     1.981 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2/O
                         net (fo=6, routed)           0.112     2.093    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[2]_i_2_n_12
    SLICE_X53Y122        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.181 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4/O
                         net (fo=4, routed)           0.142     2.323    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_4_n_12
    SLICE_X53Y124        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.423 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.436    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X53Y124        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.545 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=9, routed)           0.204     2.750    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X53Y122        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     2.802 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3/O
                         net (fo=4, routed)           0.147     2.948    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[5]_i_3_n_12
    SLICE_X53Y123        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.014 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_6_reg_1524[4]_i_1/O
                         net (fo=1, routed)           0.030     3.044    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/p_0_in__1[4]
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1179_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=24, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[7]
    SLICE_X53Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1179_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X53Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1179_reg[7]/C

Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1179_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=26, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[9]
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1179_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1179_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[11] (IN)
                         net (fo=29, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[11]
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[11]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=27, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[13]
    SLICE_X60Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[15] (IN)
                         net (fo=218, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[15]
    SLICE_X60Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[15]/C

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=30, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[1]
    SLICE_X60Y92         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y92         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[1]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[3]
    SLICE_X60Y92         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y92         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[5]
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[5]/C

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=24, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[7]
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[7]/C

Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[9]
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2572, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1205_reg[9]/C





