<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.582</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.582</CP_FINAL>
  <CP_ROUTE>7.582</CP_ROUTE>
  <CP_SYNTH>6.345</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.418</SLACK_FINAL>
  <SLACK_ROUTE>2.418</SLACK_ROUTE>
  <SLACK_SYNTH>3.655</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.418</WNS_FINAL>
  <WNS_ROUTE>2.418</WNS_ROUTE>
  <WNS_SYNTH>3.655</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>128</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>956</FF>
    <LATCH>0</LATCH>
    <LUT>289</LUT>
    <SLICE>431</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fetching_decoding_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">control_s_axi_U grp_decode_fu_89 grp_fetch_fu_82</SubModules>
    <Resources BRAM="128" FF="956" LUT="289" LogicLUT="289" RAMB36="64"/>
    <LocalResources FF="821" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="fetching_decoding_ip_control_s_axi" DEPTH="1" FILE_NAME="fetching_decoding_ip.v" ORIG_REF_NAME="fetching_decoding_ip_control_s_axi">
    <Resources BRAM="128" FF="112" LUT="274" LogicLUT="274" RAMB36="64"/>
    <LocalResources FF="104" LUT="78" LogicLUT="78"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_decode_fu_89" DEPTH="1" FILE_NAME="fetching_decoding_ip.v" ORIG_REF_NAME="fetching_decoding_ip_decode">
    <Resources FF="21" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fetch_fu_82" DEPTH="1" FILE_NAME="fetching_decoding_ip.v" ORIG_REF_NAME="fetching_decoding_ip_fetch">
    <Resources FF="2" LUT="6" LogicLUT="6"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.701" DATAPATH_LOGIC_DELAY="0.668" DATAPATH_NET_DELAY="6.033" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_2/ADDRARDADDR[1]" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="2.418" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="217"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_17" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_2" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.907" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="6.265" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/WEA[0]" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="2.477" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="217"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.893" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="6.251" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/WEA[0]" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="2.491" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="217"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.414" DATAPATH_LOGIC_DELAY="3.669" DATAPATH_NET_DELAY="3.745" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="8" SLACK="2.531" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_6" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="84"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="84"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.834" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="6.192" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/WEA[0]" LOGIC_LEVELS="1" MAX_FANOUT="165" SLACK="2.550" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="217"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fetching_decoding_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fetching_decoding_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/fetching_decoding_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fetching_decoding_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fetching_decoding_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fetching_decoding_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fetching_decoding_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
