
*** Running vivado
    with args -log design_1_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_axi4s_vid_out_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 384.270 ; gain = 82.961
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (31#1) [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (32#1) [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (33#1) [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (34#1) [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (35#1) [u:/Desktop/MP-2/hw/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (36#1) [u:/Desktop/MP-2/hw/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 603.031 ; gain = 301.723
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 603.031 ; gain = 301.723
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 725.242 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 725.242 ; gain = 423.934
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 725.242 ; gain = 423.934
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 725.242 ; gain = 423.934
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:48 . Memory (MB): peak = 725.242 ; gain = 423.934
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:50 . Memory (MB): peak = 725.242 ; gain = 423.934
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:02:06 . Memory (MB): peak = 725.242 ; gain = 423.934
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:06 . Memory (MB): peak = 733.180 ; gain = 431.871
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:02:06 . Memory (MB): peak = 742.324 ; gain = 441.016
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |LUT1     |    96|
|3     |LUT2     |    58|
|4     |LUT3     |    33|
|5     |LUT4     |    67|
|6     |LUT5     |    30|
|7     |LUT6     |    52|
|8     |MUXCY    |    24|
|9     |MUXF7    |     2|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     2|
|12    |FDCE     |   167|
|13    |FDPE     |    27|
|14    |FDRE     |   174|
|15    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:02:07 . Memory (MB): peak = 742.324 ; gain = 441.016
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:10 . Memory (MB): peak = 743.738 ; gain = 446.297
