

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun May 07 01:10:34 2023

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=2,class=CODE,delta=1
    13                           	psect	text6,global,reloc=2,class=CODE,delta=1
    14                           	psect	text7,global,reloc=4,class=CODE,delta=1
    15                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20  0000                     
    21                           ; Generated 17/06/2022 GMT
    22                           ; 
    23                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F57Q43 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55  0000                     _OSCFRQbits	set	177
    56  0000                     _OSCCON1bits	set	173
    57  0000                     _TMR0L	set	792
    58  0000                     _TMR0H	set	793
    59  0000                     _T0CON1bits	set	795
    60  0000                     _T0CON0bits	set	794
    61  0000                     _T0CON1	set	795
    62  0000                     _T0CON0	set	794
    63  0000                     _TRISF	set	1227
    64  0000                     _INTCON0	set	1238
    65  0000                     _LATF	set	1219
    66  0000                     _PIR3	set	1201
    67  0000                     _PIE3	set	1185
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72  000282                     __pcinit:
    73                           	callstack 0
    74  000282                     start_initialization:
    75                           	callstack 0
    76  000282                     __initialization:
    77                           	callstack 0
    78                           
    79                           ;
    80                           ; Setup IVTBASE
    81                           ;
    82  000282  0104               	movlb	4
    83  000284  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    84  000286  6F5D               	movwf	93,b
    85  000288  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    86  00028A  6F5E               	movwf	94,b
    87  00028C  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    88  00028E  6F5F               	movwf	95,b
    89  000290                     end_of_initialization:
    90                           	callstack 0
    91  000290                     __end_of__initialization:
    92                           	callstack 0
    93  000290  0100               	movlb	0
    94  000292  EF29  F001         	goto	_main	;jump to C main() function
    95                           
    96                           	psect	cstackCOMRAM
    97  000501                     __pcstackCOMRAM:
    98                           	callstack 0
    99  000501                     FM_Timer0_Init@timer_configs:
   100                           	callstack 0
   101  000501                     FM_Hfintosc_Init@clock_params:
   102                           	callstack 0
   103                           
   104                           ; 2 bytes @ 0x0
   105  000501                     	ds	2
   106  000503                     ??_FM_Hfintosc_Init:
   107  000503                     ??_FM_Timer0_Init:
   108                           
   109                           ; 1 bytes @ 0x2
   110  000503                     	ds	1
   111  000504                     Init_Internal_Oscillator@my_clock:
   112                           	callstack 0
   113  000504                     Init_Timer_0@my_timer0:
   114                           	callstack 0
   115                           
   116                           ; 6 bytes @ 0x3
   117  000504                     	ds	6
   118  00050A                     
   119                           ; 1 bytes @ 0x9
   120 ;;
   121 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   122 ;;
   123 ;; *************** function _main *****************
   124 ;; Defined at:
   125 ;;		line 57 in file "main.c"
   126 ;; Parameters:    Size  Location     Type
   127 ;;		None
   128 ;; Auto vars:     Size  Location     Type
   129 ;;		None
   130 ;; Return value:  Size  Location     Type
   131 ;;                  2   54[None  ] int 
   132 ;; Registers used:
   133 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   134 ;; Tracked objects:
   135 ;;		On entry : 0/0
   136 ;;		On exit  : 0/0
   137 ;;		Unchanged: 0/0
   138 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   139 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   140 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   141 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   142 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   143 ;;Total ram usage:        0 bytes
   144 ;; Hardware stack levels required when called: 3
   145 ;; This function calls:
   146 ;;		_Init_Gpio_System
   147 ;;		_Init_Internal_Oscillator
   148 ;;		_Init_Timer_0
   149 ;;		_Init_Timer_Interrupts
   150 ;; This function is called by:
   151 ;;		Startup code after reset
   152 ;; This function uses a non-reentrant model
   153 ;;
   154                           
   155                           	psect	text0
   156  000252                     __ptext0:
   157                           	callstack 0
   158  000252                     _main:
   159                           	callstack 124
   160  000252                     
   161                           ;main.c: 60:     Init_Internal_Oscillator();
   162  000252  EC36  F001         	call	_Init_Internal_Oscillator	;wreg free
   163  000256                     
   164                           ;main.c: 62:     Init_Timer_Interrupts();
   165  000256  EC4B  F001         	call	_Init_Timer_Interrupts	;wreg free
   166  00025A                     
   167                           ;main.c: 64:     Init_Timer_0();
   168  00025A  ECF9  F000         	call	_Init_Timer_0	;wreg free
   169  00025E                     
   170                           ;main.c: 66:     Init_Gpio_System();
   171  00025E  EC51  F001         	call	_Init_Gpio_System	;wreg free
   172  000262                     l859:
   173                           
   174                           ;main.c: 70:     {;main.c: 71:         __nop();
   175  000262  F000               	nop	
   176  000264  EF31  F001         	goto	l859
   177  000268  EF81  F000         	goto	start
   178  00026C                     __end_of_main:
   179                           	callstack 0
   180                           
   181 ;; *************** function _Init_Timer_Interrupts *****************
   182 ;; Defined at:
   183 ;;		line 80 in file "main.c"
   184 ;; Parameters:    Size  Location     Type
   185 ;;		None
   186 ;; Auto vars:     Size  Location     Type
   187 ;;		None
   188 ;; Return value:  Size  Location     Type
   189 ;;                  1    wreg      void 
   190 ;; Registers used:
   191 ;;		wreg, status,2, status,0
   192 ;; Tracked objects:
   193 ;;		On entry : 0/0
   194 ;;		On exit  : 0/0
   195 ;;		Unchanged: 0/0
   196 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   197 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   198 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   199 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   200 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   201 ;;Total ram usage:        0 bytes
   202 ;; Hardware stack levels used: 1
   203 ;; Hardware stack levels required when called: 1
   204 ;; This function calls:
   205 ;;		Nothing
   206 ;; This function is called by:
   207 ;;		_main
   208 ;; This function uses a non-reentrant model
   209 ;;
   210                           
   211                           	psect	text1
   212  000296                     __ptext1:
   213                           	callstack 0
   214  000296                     _Init_Timer_Interrupts:
   215                           	callstack 125
   216  000296                     
   217                           ;main.c: 83:     INTCON0 &= ~(1 << 0x5);
   218  000296  9AD6               	bcf	214,5,c	;volatile
   219                           
   220                           ;main.c: 84:     INTCON0 |= (1 << 0x7);
   221  000298  8ED6               	bsf	214,7,c	;volatile
   222                           
   223                           ;main.c: 87:     PIE3 |= (1 << 0x7);
   224  00029A  8EA1               	bsf	161,7,c	;volatile
   225  00029C                     
   226                           ;main.c: 88:     PIR3 &= (1 << 0x7);
   227  00029C  0E80               	movlw	128
   228  00029E  16B1               	andwf	177,f,c	;volatile
   229  0002A0  0012               	return		;funcret
   230  0002A2                     __end_of_Init_Timer_Interrupts:
   231                           	callstack 0
   232                           
   233 ;; *************** function _Init_Timer_0 *****************
   234 ;; Defined at:
   235 ;;		line 97 in file "main.c"
   236 ;; Parameters:    Size  Location     Type
   237 ;;		None
   238 ;; Auto vars:     Size  Location     Type
   239 ;;  my_timer0       6    3[COMRAM] struct .
   240 ;; Return value:  Size  Location     Type
   241 ;;                  1    wreg      void 
   242 ;; Registers used:
   243 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   244 ;; Tracked objects:
   245 ;;		On entry : 0/0
   246 ;;		On exit  : 0/0
   247 ;;		Unchanged: 0/0
   248 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   249 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   250 ;;      Locals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   251 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   252 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   253 ;;Total ram usage:        6 bytes
   254 ;; Hardware stack levels used: 1
   255 ;; Hardware stack levels required when called: 2
   256 ;; This function calls:
   257 ;;		_FM_Timer0_Init
   258 ;; This function is called by:
   259 ;;		_main
   260 ;; This function uses a non-reentrant model
   261 ;;
   262                           
   263                           	psect	text2
   264  0001F2                     __ptext2:
   265                           	callstack 0
   266  0001F2                     _Init_Timer_0:
   267                           	callstack 124
   268  0001F2                     
   269                           ;main.c: 99:     _timer0_params_config_t my_timer0;;main.c: 100:     my_timer0.timer0_en
      +                          able = TMR0_Enable;
   270  0001F2  0E01               	movlw	1
   271  0001F4  6E04               	movwf	Init_Timer_0@my_timer0^(0+1280),c
   272                           
   273                           ;main.c: 101:     my_timer0.timer0_bits = TMR0_16bits;
   274  0001F6  0E01               	movlw	1
   275  0001F8  6E05               	movwf	(Init_Timer_0@my_timer0+1)^(0+1280),c
   276                           
   277                           ;main.c: 102:     my_timer0.timer0_clock_source = TMR0_Fosc_div_4;
   278  0001FA  0E02               	movlw	2
   279  0001FC  6E07               	movwf	(Init_Timer_0@my_timer0+3)^(0+1280),c
   280                           
   281                           ;main.c: 103:     my_timer0.timer0_counter_sync = TMR0_Counter_Sync_FOSC4;
   282  0001FE  0E00               	movlw	0
   283  000200  6E08               	movwf	(Init_Timer_0@my_timer0+4)^(0+1280),c
   284                           
   285                           ;main.c: 104:     my_timer0.timer0_prescaler = TMR0_Prescaler_1_8;
   286  000202  0E03               	movlw	3
   287  000204  6E09               	movwf	(Init_Timer_0@my_timer0+5)^(0+1280),c
   288                           
   289                           ;main.c: 105:     my_timer0.timer0_postecaler = TMR0_Post_1_1;
   290  000206  0E00               	movlw	0
   291  000208  6E06               	movwf	(Init_Timer_0@my_timer0+2)^(0+1280),c
   292  00020A                     
   293                           ;main.c: 125:     FM_Timer0_Init(&my_timer0);
   294  00020A  0E04               	movlw	low Init_Timer_0@my_timer0
   295  00020C  6E01               	movwf	FM_Timer0_Init@timer_configs^(0+1280),c
   296  00020E  0E05               	movlw	high Init_Timer_0@my_timer0
   297  000210  6E02               	movwf	(FM_Timer0_Init@timer_configs+1)^(0+1280),c
   298  000212  EC83  F000         	call	_FM_Timer0_Init	;wreg free
   299  000216                     
   300                           ;main.c: 127:     TMR0H = 0x0B;
   301  000216  0E0B               	movlw	11
   302  000218  0103               	movlb	3	; () banked
   303  00021A  6F19               	movwf	25,b	;volatile
   304  00021C                     
   305                           ; BSR set to: 3
   306                           ;main.c: 128:     TMR0L = 0xDC;
   307  00021C  0EDC               	movlw	220
   308  00021E  6F18               	movwf	24,b	;volatile
   309  000220                     
   310                           ; BSR set to: 3
   311  000220  0012               	return		;funcret
   312  000222                     __end_of_Init_Timer_0:
   313                           	callstack 0
   314                           
   315 ;; *************** function _FM_Timer0_Init *****************
   316 ;; Defined at:
   317 ;;		line 7 in file "FM_Timer0.c"
   318 ;; Parameters:    Size  Location     Type
   319 ;;  timer_config    2    0[COMRAM] PTR struct .
   320 ;;		 -> Init_Timer_0@my_timer0(6), 
   321 ;; Auto vars:     Size  Location     Type
   322 ;;		None
   323 ;; Return value:  Size  Location     Type
   324 ;;                  1    wreg      void 
   325 ;; Registers used:
   326 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   327 ;; Tracked objects:
   328 ;;		On entry : 0/0
   329 ;;		On exit  : 0/0
   330 ;;		Unchanged: 0/0
   331 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   332 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   333 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   334 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   335 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   336 ;;Total ram usage:        3 bytes
   337 ;; Hardware stack levels used: 1
   338 ;; Hardware stack levels required when called: 1
   339 ;; This function calls:
   340 ;;		Nothing
   341 ;; This function is called by:
   342 ;;		_Init_Timer_0
   343 ;; This function uses a non-reentrant model
   344 ;;
   345                           
   346                           	psect	text3
   347  000106                     __ptext3:
   348                           	callstack 0
   349  000106                     _FM_Timer0_Init:
   350                           	callstack 124
   351  000106                     
   352                           ;FM_Timer0.c: 7: void FM_Timer0_Init (_timer0_params_config_t *timer_configs);FM_Timer0.
      +                          c: 8: {;FM_Timer0.c: 11:     T0CON0 = 0x00;
   353  000106  0E00               	movlw	0
   354  000108  0103               	movlb	3	; () banked
   355  00010A  6F1A               	movwf	26,b	;volatile
   356                           
   357                           ;FM_Timer0.c: 12:     T0CON1 = 0x00;
   358  00010C  0E00               	movlw	0
   359  00010E  6F1B               	movwf	27,b	;volatile
   360  000110                     
   361                           ; BSR set to: 3
   362                           ;FM_Timer0.c: 16:     T0CON0 |= (timer_configs->timer0_enable << 0x7);
   363  000110  0061  F404  F4D9   	movff	FM_Timer0_Init@timer_configs,fsr2l
   364  000116  0061  F408  F4DA   	movff	FM_Timer0_Init@timer_configs+1,fsr2h
   365  00011C  50DF               	movf	indf2,w,c
   366  00011E  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   367  000120  0E00               	movlw	0
   368  000122  B003               	btfsc	??_FM_Timer0_Init^(0+1280),0,c
   369  000124  0E80               	movlw	128
   370  000126  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   371  000128  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   372  00012A  131A               	iorwf	26,f,b	;volatile
   373  00012C                     
   374                           ; BSR set to: 3
   375                           ;FM_Timer0.c: 17:     T0CON0 |= (timer_configs->timer0_bits << 0x4);
   376  00012C  EE20 F001          	lfsr	2,1
   377  000130  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   378  000132  26D9               	addwf	fsr2l,f,c
   379  000134  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   380  000136  22DA               	addwfc	fsr2h,f,c
   381  000138  50DF               	movf	indf2,w,c
   382  00013A  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   383  00013C  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   384  00013E  0BF0               	andlw	240
   385  000140  131A               	iorwf	26,f,b	;volatile
   386  000142                     
   387                           ; BSR set to: 3
   388                           ;FM_Timer0.c: 18:     T0CON0 |= (timer_configs->timer0_postecaler << 0x3);
   389  000142  EE20 F002          	lfsr	2,2
   390  000146  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   391  000148  26D9               	addwf	fsr2l,f,c
   392  00014A  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   393  00014C  22DA               	addwfc	fsr2h,f,c
   394  00014E  50DF               	movf	indf2,w,c
   395  000150  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   396  000152  90D8               	bcf	status,0,c
   397  000154  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   398  000156  90D8               	bcf	status,0,c
   399  000158  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   400  00015A  90D8               	bcf	status,0,c
   401  00015C  3403               	rlcf	??_FM_Timer0_Init^(0+1280),w,c
   402  00015E  131A               	iorwf	26,f,b	;volatile
   403  000160                     
   404                           ; BSR set to: 3
   405                           ;FM_Timer0.c: 21:     T0CON1 |= (timer_configs->timer0_clock_source << 0x7);
   406  000160  EE20 F003          	lfsr	2,3
   407  000164  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   408  000166  26D9               	addwf	fsr2l,f,c
   409  000168  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   410  00016A  22DA               	addwfc	fsr2h,f,c
   411  00016C  50DF               	movf	indf2,w,c
   412  00016E  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   413  000170  0E00               	movlw	0
   414  000172  B003               	btfsc	??_FM_Timer0_Init^(0+1280),0,c
   415  000174  0E80               	movlw	128
   416  000176  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   417  000178  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   418  00017A  131B               	iorwf	27,f,b	;volatile
   419  00017C                     
   420                           ; BSR set to: 3
   421                           ;FM_Timer0.c: 22:     T0CON1 |= (timer_configs->timer0_counter_sync << 0x4);
   422  00017C  EE20 F004          	lfsr	2,4
   423  000180  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   424  000182  26D9               	addwf	fsr2l,f,c
   425  000184  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   426  000186  22DA               	addwfc	fsr2h,f,c
   427  000188  50DF               	movf	indf2,w,c
   428  00018A  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   429  00018C  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   430  00018E  0BF0               	andlw	240
   431  000190  131B               	iorwf	27,f,b	;volatile
   432  000192                     
   433                           ; BSR set to: 3
   434                           ;FM_Timer0.c: 23:     T0CON1 |= (timer_configs->timer0_prescaler << 0x3);
   435  000192  EE20 F005          	lfsr	2,5
   436  000196  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   437  000198  26D9               	addwf	fsr2l,f,c
   438  00019A  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   439  00019C  22DA               	addwfc	fsr2h,f,c
   440  00019E  50DF               	movf	indf2,w,c
   441  0001A0  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   442  0001A2  90D8               	bcf	status,0,c
   443  0001A4  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   444  0001A6  90D8               	bcf	status,0,c
   445  0001A8  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   446  0001AA  90D8               	bcf	status,0,c
   447  0001AC  3403               	rlcf	??_FM_Timer0_Init^(0+1280),w,c
   448  0001AE  131B               	iorwf	27,f,b	;volatile
   449  0001B0                     
   450                           ; BSR set to: 3
   451  0001B0  0012               	return		;funcret
   452  0001B2                     __end_of_FM_Timer0_Init:
   453                           	callstack 0
   454                           
   455 ;; *************** function _Init_Internal_Oscillator *****************
   456 ;; Defined at:
   457 ;;		line 131 in file "main.c"
   458 ;; Parameters:    Size  Location     Type
   459 ;;		None
   460 ;; Auto vars:     Size  Location     Type
   461 ;;  my_clock        2    3[COMRAM] struct .
   462 ;; Return value:  Size  Location     Type
   463 ;;                  1    wreg      void 
   464 ;; Registers used:
   465 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   466 ;; Tracked objects:
   467 ;;		On entry : 0/0
   468 ;;		On exit  : 0/0
   469 ;;		Unchanged: 0/0
   470 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   471 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   472 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   473 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   474 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   475 ;;Total ram usage:        2 bytes
   476 ;; Hardware stack levels used: 1
   477 ;; Hardware stack levels required when called: 2
   478 ;; This function calls:
   479 ;;		_FM_Hfintosc_Init
   480 ;; This function is called by:
   481 ;;		_main
   482 ;; This function uses a non-reentrant model
   483 ;;
   484                           
   485                           	psect	text4
   486  00026C                     __ptext4:
   487                           	callstack 0
   488  00026C                     _Init_Internal_Oscillator:
   489                           	callstack 124
   490  00026C                     
   491                           ;main.c: 133:     _clock_hfintosc_params_t my_clock;;main.c: 134:     my_clock.divisor_c
      +                          lock = clock_div_1;
   492  00026C  0E00               	movlw	0
   493  00026E  6E04               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   494                           
   495                           ;main.c: 135:     my_clock.frecuencia_clock = freq_clk_4MHZ;
   496  000270  0E02               	movlw	2
   497  000272  6E05               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   498  000274                     
   499                           ;main.c: 137:     FM_Hfintosc_Init(&my_clock);
   500  000274  0E04               	movlw	low Init_Internal_Oscillator@my_clock
   501  000276  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   502  000278  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   503  00027A  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   504  00027C  ECD9  F000         	call	_FM_Hfintosc_Init	;wreg free
   505  000280  0012               	return		;funcret
   506  000282                     __end_of_Init_Internal_Oscillator:
   507                           	callstack 0
   508                           
   509 ;; *************** function _FM_Hfintosc_Init *****************
   510 ;; Defined at:
   511 ;;		line 8 in file "system_config.c"
   512 ;; Parameters:    Size  Location     Type
   513 ;;  clock_params    2    0[COMRAM] PTR struct .
   514 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   515 ;; Auto vars:     Size  Location     Type
   516 ;;		None
   517 ;; Return value:  Size  Location     Type
   518 ;;                  1    wreg      void 
   519 ;; Registers used:
   520 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   521 ;; Tracked objects:
   522 ;;		On entry : 0/0
   523 ;;		On exit  : 0/0
   524 ;;		Unchanged: 0/0
   525 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   526 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   527 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   528 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   529 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   530 ;;Total ram usage:        3 bytes
   531 ;; Hardware stack levels used: 1
   532 ;; Hardware stack levels required when called: 1
   533 ;; This function calls:
   534 ;;		Nothing
   535 ;; This function is called by:
   536 ;;		_Init_Internal_Oscillator
   537 ;; This function uses a non-reentrant model
   538 ;;
   539                           
   540                           	psect	text5
   541  0001B2                     __ptext5:
   542                           	callstack 0
   543  0001B2                     _FM_Hfintosc_Init:
   544                           	callstack 124
   545  0001B2                     
   546                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   547  0001B2  0100               	movlb	0	; () banked
   548  0001B4  51AD               	movf	173,w,b	;volatile
   549  0001B6  0B8F               	andlw	-113
   550  0001B8  0960               	iorlw	96
   551  0001BA  6FAD               	movwf	173,b	;volatile
   552  0001BC                     
   553                           ; BSR set to: 0
   554                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   555  0001BC  0061  F404  F4D9   	movff	FM_Hfintosc_Init@clock_params,fsr2l
   556  0001C2  0061  F408  F4DA   	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   557  0001C8  50DF               	movf	indf2,w,c
   558  0001CA  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   559  0001CC  51AD               	movf	173,w,b	;volatile
   560  0001CE  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   561  0001D0  0BF0               	andlw	-16
   562  0001D2  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   563  0001D4  6FAD               	movwf	173,b	;volatile
   564  0001D6                     
   565                           ; BSR set to: 0
   566                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   567  0001D6  EE20 F001          	lfsr	2,1
   568  0001DA  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   569  0001DC  26D9               	addwf	fsr2l,f,c
   570  0001DE  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   571  0001E0  22DA               	addwfc	fsr2h,f,c
   572  0001E2  50DF               	movf	indf2,w,c
   573  0001E4  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   574  0001E6  51B1               	movf	177,w,b	;volatile
   575  0001E8  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   576  0001EA  0BF0               	andlw	-16
   577  0001EC  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   578  0001EE  6FB1               	movwf	177,b	;volatile
   579  0001F0                     
   580                           ; BSR set to: 0
   581  0001F0  0012               	return		;funcret
   582  0001F2                     __end_of_FM_Hfintosc_Init:
   583                           	callstack 0
   584                           
   585 ;; *************** function _Init_Gpio_System *****************
   586 ;; Defined at:
   587 ;;		line 91 in file "main.c"
   588 ;; Parameters:    Size  Location     Type
   589 ;;		None
   590 ;; Auto vars:     Size  Location     Type
   591 ;;		None
   592 ;; Return value:  Size  Location     Type
   593 ;;                  1    wreg      void 
   594 ;; Registers used:
   595 ;;		status,2, status,0
   596 ;; Tracked objects:
   597 ;;		On entry : 0/0
   598 ;;		On exit  : 0/0
   599 ;;		Unchanged: 0/0
   600 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   601 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   602 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   603 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   604 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   605 ;;Total ram usage:        0 bytes
   606 ;; Hardware stack levels used: 1
   607 ;; Hardware stack levels required when called: 1
   608 ;; This function calls:
   609 ;;		Nothing
   610 ;; This function is called by:
   611 ;;		_main
   612 ;; This function uses a non-reentrant model
   613 ;;
   614                           
   615                           	psect	text6
   616  0002A2                     __ptext6:
   617                           	callstack 0
   618  0002A2                     _Init_Gpio_System:
   619                           	callstack 125
   620  0002A2                     
   621                           ;main.c: 93:     TRISF &= ~(1 << 3);
   622  0002A2  96CB               	bcf	203,3,c	;volatile
   623                           
   624                           ;main.c: 94:     LATF |= (1 << 3);;
   625  0002A4  86C3               	bsf	195,3,c	;volatile
   626  0002A6  0012               	return		;funcret
   627  0002A8                     __end_of_Init_Gpio_System:
   628                           	callstack 0
   629                           
   630 ;; *************** function _Timer_Interrupt *****************
   631 ;; Defined at:
   632 ;;		line 31 in file "main.c"
   633 ;; Parameters:    Size  Location     Type
   634 ;;		None
   635 ;; Auto vars:     Size  Location     Type
   636 ;;		None
   637 ;; Return value:  Size  Location     Type
   638 ;;                  1    wreg      void 
   639 ;; Registers used:
   640 ;;		wreg, status,2, status,0
   641 ;; Tracked objects:
   642 ;;		On entry : 0/0
   643 ;;		On exit  : 0/0
   644 ;;		Unchanged: 0/0
   645 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   646 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   647 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   648 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   649 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   650 ;;Total ram usage:        0 bytes
   651 ;; Hardware stack levels used: 1
   652 ;; This function calls:
   653 ;;		Nothing
   654 ;; This function is called by:
   655 ;;		Interrupt level 2
   656 ;; This function uses a non-reentrant model
   657 ;;
   658                           
   659                           	psect	text7
   660  000224                     __ptext7:
   661                           	callstack 0
   662  000224                     _Timer_Interrupt:
   663                           	callstack 124
   664  000224                     
   665                           ;main.c: 33:     if ((PIE3 & (1 << 0x7)) && (PIR3 & (1 << 0x7)))
   666  000224  AEA1               	btfss	161,7,c	;volatile
   667  000226  EF17  F001         	goto	i2u2_41
   668  00022A  EF19  F001         	goto	i2u2_40
   669  00022E                     i2u2_41:
   670  00022E  EF28  F001         	goto	i2l50
   671  000232                     i2u2_40:
   672  000232  AEB1               	btfss	177,7,c	;volatile
   673  000234  EF1E  F001         	goto	i2u3_41
   674  000238  EF20  F001         	goto	i2u3_40
   675  00023C                     i2u3_41:
   676  00023C  EF28  F001         	goto	i2l50
   677  000240                     i2u3_40:
   678  000240                     
   679                           ;main.c: 34:     {;main.c: 35:         TMR0H = 0x0B;
   680  000240  0E0B               	movlw	11
   681  000242  0103               	movlb	3	; () banked
   682  000244  6F19               	movwf	25,b	;volatile
   683                           
   684                           ;main.c: 36:         TMR0L = 0xDC;
   685  000246  0EDC               	movlw	220
   686  000248  6F18               	movwf	24,b	;volatile
   687  00024A                     
   688                           ; BSR set to: 3
   689                           ;main.c: 38:         LATF ^= (1 << 3);;
   690  00024A  0E08               	movlw	8
   691  00024C  1AC3               	xorwf	195,f,c	;volatile
   692  00024E                     
   693                           ; BSR set to: 3
   694                           ;main.c: 40:         PIR3 &= ~(1 << 0x7);
   695  00024E  9EB1               	bcf	177,7,c	;volatile
   696  000250                     i2l50:
   697  000250  0011               	retfie		f
   698  000252                     __end_of_Timer_Interrupt:
   699                           	callstack 0
   700                           
   701                           ;
   702                           ; Interrupt Vector Table @ 0x8
   703                           ;
   704                           
   705                           	psect	ivt0x8
   706  000008                     __pivt0x8:
   707                           	callstack 0
   708  000008                     ivt0x8_base:
   709                           	callstack 0
   710                           
   711                           ; Vector 0 : SWINT
   712  000008  0040               	dw	ivt0x8_undefint shr (0+2)
   713                           
   714                           ; Vector 1 : HLVD
   715  00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   716                           
   717                           ; Vector 2 : OSF
   718  00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   719                           
   720                           ; Vector 3 : CSW
   721  00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   722                           
   723                           ; Vector 4 : Undefined
   724  000010  0040               	dw	ivt0x8_undefint shr (0+2)
   725                           
   726                           ; Vector 5 : CLC1
   727  000012  0040               	dw	ivt0x8_undefint shr (0+2)
   728                           
   729                           ; Vector 6 : Undefined
   730  000014  0040               	dw	ivt0x8_undefint shr (0+2)
   731                           
   732                           ; Vector 7 : IOC
   733  000016  0040               	dw	ivt0x8_undefint shr (0+2)
   734                           
   735                           ; Vector 8 : INT0
   736  000018  0040               	dw	ivt0x8_undefint shr (0+2)
   737                           
   738                           ; Vector 9 : ZCD
   739  00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   740                           
   741                           ; Vector 10 : AD
   742  00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   743                           
   744                           ; Vector 11 : ACT
   745  00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   746                           
   747                           ; Vector 12 : CMP1
   748  000020  0040               	dw	ivt0x8_undefint shr (0+2)
   749                           
   750                           ; Vector 13 : SMT1
   751  000022  0040               	dw	ivt0x8_undefint shr (0+2)
   752                           
   753                           ; Vector 14 : SMT1PRA
   754  000024  0040               	dw	ivt0x8_undefint shr (0+2)
   755                           
   756                           ; Vector 15 : SMT1PRW
   757  000026  0040               	dw	ivt0x8_undefint shr (0+2)
   758                           
   759                           ; Vector 16 : ADT
   760  000028  0040               	dw	ivt0x8_undefint shr (0+2)
   761                           
   762                           ; Vector 17 : Undefined
   763  00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   764                           
   765                           ; Vector 18 : Undefined
   766  00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   767                           
   768                           ; Vector 19 : Undefined
   769  00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   770                           
   771                           ; Vector 20 : DMA1SCNT
   772  000030  0040               	dw	ivt0x8_undefint shr (0+2)
   773                           
   774                           ; Vector 21 : DMA1DCNT
   775  000032  0040               	dw	ivt0x8_undefint shr (0+2)
   776                           
   777                           ; Vector 22 : DMA1OR
   778  000034  0040               	dw	ivt0x8_undefint shr (0+2)
   779                           
   780                           ; Vector 23 : DMA1A
   781  000036  0040               	dw	ivt0x8_undefint shr (0+2)
   782                           
   783                           ; Vector 24 : SPI1RX
   784  000038  0040               	dw	ivt0x8_undefint shr (0+2)
   785                           
   786                           ; Vector 25 : SPI1TX
   787  00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   788                           
   789                           ; Vector 26 : SPI1
   790  00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   791                           
   792                           ; Vector 27 : TMR2
   793  00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   794                           
   795                           ; Vector 28 : TMR1
   796  000040  0040               	dw	ivt0x8_undefint shr (0+2)
   797                           
   798                           ; Vector 29 : TMR1G
   799  000042  0040               	dw	ivt0x8_undefint shr (0+2)
   800                           
   801                           ; Vector 30 : CCP1
   802  000044  0040               	dw	ivt0x8_undefint shr (0+2)
   803                           
   804                           ; Vector 31 : TMR0
   805  000046  0089               	dw	_Timer_Interrupt shr (0+2)
   806                           
   807                           ; Vector 32 : U1RX
   808  000048  0040               	dw	ivt0x8_undefint shr (0+2)
   809                           
   810                           ; Vector 33 : U1TX
   811  00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   812                           
   813                           ; Vector 34 : U1E
   814  00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   815                           
   816                           ; Vector 35 : U1
   817  00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   818                           
   819                           ; Vector 36 : Undefined
   820  000050  0040               	dw	ivt0x8_undefint shr (0+2)
   821                           
   822                           ; Vector 37 : Undefined
   823  000052  0040               	dw	ivt0x8_undefint shr (0+2)
   824                           
   825                           ; Vector 38 : PWM1PR
   826  000054  0040               	dw	ivt0x8_undefint shr (0+2)
   827                           
   828                           ; Vector 39 : PWM1
   829  000056  0040               	dw	ivt0x8_undefint shr (0+2)
   830                           
   831                           ; Vector 40 : SPI2RX
   832  000058  0040               	dw	ivt0x8_undefint shr (0+2)
   833                           
   834                           ; Vector 41 : SPI2TX
   835  00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   836                           
   837                           ; Vector 42 : SPI2
   838  00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   839                           
   840                           ; Vector 43 : Undefined
   841  00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   842                           
   843                           ; Vector 44 : TMR3
   844  000060  0040               	dw	ivt0x8_undefint shr (0+2)
   845                           
   846                           ; Vector 45 : TMR3G
   847  000062  0040               	dw	ivt0x8_undefint shr (0+2)
   848                           
   849                           ; Vector 46 : PWM2PR
   850  000064  0040               	dw	ivt0x8_undefint shr (0+2)
   851                           
   852                           ; Vector 47 : PWM2
   853  000066  0040               	dw	ivt0x8_undefint shr (0+2)
   854                           
   855                           ; Vector 48 : INT1
   856  000068  0040               	dw	ivt0x8_undefint shr (0+2)
   857                           
   858                           ; Vector 49 : CLC2
   859  00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   860                           
   861                           ; Vector 50 : CWG1
   862  00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   863                           
   864                           ; Vector 51 : NCO1
   865  00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   866                           
   867                           ; Vector 52 : DMA2SCNT
   868  000070  0040               	dw	ivt0x8_undefint shr (0+2)
   869                           
   870                           ; Vector 53 : DMA2DCNT
   871  000072  0040               	dw	ivt0x8_undefint shr (0+2)
   872                           
   873                           ; Vector 54 : DMA2OR
   874  000074  0040               	dw	ivt0x8_undefint shr (0+2)
   875                           
   876                           ; Vector 55 : DMA2A
   877  000076  0040               	dw	ivt0x8_undefint shr (0+2)
   878                           
   879                           ; Vector 56 : I2C1RX
   880  000078  0040               	dw	ivt0x8_undefint shr (0+2)
   881                           
   882                           ; Vector 57 : I2C1TX
   883  00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   884                           
   885                           ; Vector 58 : I2C1
   886  00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   887                           
   888                           ; Vector 59 : I2C1E
   889  00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   890                           
   891                           ; Vector 60 : Undefined
   892  000080  0040               	dw	ivt0x8_undefint shr (0+2)
   893                           
   894                           ; Vector 61 : CLC3
   895  000082  0040               	dw	ivt0x8_undefint shr (0+2)
   896                           
   897                           ; Vector 62 : PWM3PR
   898  000084  0040               	dw	ivt0x8_undefint shr (0+2)
   899                           
   900                           ; Vector 63 : PWM3
   901  000086  0040               	dw	ivt0x8_undefint shr (0+2)
   902                           
   903                           ; Vector 64 : U2RX
   904  000088  0040               	dw	ivt0x8_undefint shr (0+2)
   905                           
   906                           ; Vector 65 : U2TX
   907  00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   908                           
   909                           ; Vector 66 : U2E
   910  00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   911                           
   912                           ; Vector 67 : U2
   913  00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   914                           
   915                           ; Vector 68 : TMR5
   916  000090  0040               	dw	ivt0x8_undefint shr (0+2)
   917                           
   918                           ; Vector 69 : TMR5G
   919  000092  0040               	dw	ivt0x8_undefint shr (0+2)
   920                           
   921                           ; Vector 70 : CCP2
   922  000094  0040               	dw	ivt0x8_undefint shr (0+2)
   923                           
   924                           ; Vector 71 : SCAN
   925  000096  0040               	dw	ivt0x8_undefint shr (0+2)
   926                           
   927                           ; Vector 72 : U3RX
   928  000098  0040               	dw	ivt0x8_undefint shr (0+2)
   929                           
   930                           ; Vector 73 : U3TX
   931  00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   932                           
   933                           ; Vector 74 : U3E
   934  00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   935                           
   936                           ; Vector 75 : U3
   937  00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   938                           
   939                           ; Vector 76 : Undefined
   940  0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   941                           
   942                           ; Vector 77 : CLC4
   943  0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   944                           
   945                           ; Vector 78 : Undefined
   946  0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   947                           
   948                           ; Vector 79 : Undefined
   949  0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   950                           
   951                           ; Vector 80 : INT2
   952  0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   953                           
   954                           ; Vector 81 : CLC5
   955  0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   956                           
   957                           ; Vector 82 : CWG2
   958  0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   959                           
   960                           ; Vector 83 : NCO2
   961  0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   962                           
   963                           ; Vector 84 : DMA3SCNT
   964  0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   965                           
   966                           ; Vector 85 : DMA3DCNT
   967  0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   968                           
   969                           ; Vector 86 : DMA3OR
   970  0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   971                           
   972                           ; Vector 87 : DMA3A
   973  0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   974                           
   975                           ; Vector 88 : CCP3
   976  0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   977                           
   978                           ; Vector 89 : CLC6
   979  0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   980                           
   981                           ; Vector 90 : CWG3
   982  0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   983                           
   984                           ; Vector 91 : TMR4
   985  0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   986                           
   987                           ; Vector 92 : DMA4SCNT
   988  0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   989                           
   990                           ; Vector 93 : DMA4DCNT
   991  0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   992                           
   993                           ; Vector 94 : DMA4OR
   994  0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   995                           
   996                           ; Vector 95 : DMA4A
   997  0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   998                           
   999                           ; Vector 96 : U4RX
  1000  0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
  1001                           
  1002                           ; Vector 97 : U4TX
  1003  0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
  1004                           
  1005                           ; Vector 98 : U4E
  1006  0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
  1007                           
  1008                           ; Vector 99 : U4
  1009  0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
  1010                           
  1011                           ; Vector 100 : DMA5SCNT
  1012  0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
  1013                           
  1014                           ; Vector 101 : DMA5DCNT
  1015  0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
  1016                           
  1017                           ; Vector 102 : DMA5OR
  1018  0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
  1019                           
  1020                           ; Vector 103 : DMA5A
  1021  0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
  1022                           
  1023                           ; Vector 104 : U5RX
  1024  0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
  1025                           
  1026                           ; Vector 105 : U5TX
  1027  0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
  1028                           
  1029                           ; Vector 106 : U5E
  1030  0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
  1031                           
  1032                           ; Vector 107 : U5
  1033  0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
  1034                           
  1035                           ; Vector 108 : DMA6SCNT
  1036  0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
  1037                           
  1038                           ; Vector 109 : DMA6DCNT
  1039  0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
  1040                           
  1041                           ; Vector 110 : DMA6OR
  1042  0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
  1043                           
  1044                           ; Vector 111 : DMA6A
  1045  0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
  1046                           
  1047                           ; Vector 112 : Undefined
  1048  0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
  1049                           
  1050                           ; Vector 113 : CLC7
  1051  0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
  1052                           
  1053                           ; Vector 114 : CMP2
  1054  0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
  1055                           
  1056                           ; Vector 115 : NCO3
  1057  0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
  1058                           
  1059                           ; Vector 116 : Undefined
  1060  0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
  1061                           
  1062                           ; Vector 117 : Undefined
  1063  0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
  1064                           
  1065                           ; Vector 118 : Undefined
  1066  0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
  1067                           
  1068                           ; Vector 119 : Undefined
  1069  0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
  1070                           
  1071                           ; Vector 120 : NVM
  1072  0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
  1073                           
  1074                           ; Vector 121 : CLC8
  1075  0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
  1076                           
  1077                           ; Vector 122 : CRC
  1078  0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
  1079                           
  1080                           ; Vector 123 : TMR6
  1081  0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
  1082  000100                     ivt0x8_undefint:
  1083                           	callstack 0
  1084  000100  00FF               	reset	
  1085  0000                     
  1086                           	psect	rparam
  1087  0000                     
  1088                           	psect	idloc
  1089                           
  1090                           ;Config register IDLOC0 @ 0x200000
  1091                           ;	unspecified, using default values
  1092  200000                     	org	2097152
  1093  200000  0FFF               	dw	4095
  1094                           
  1095                           ;Config register IDLOC1 @ 0x200002
  1096                           ;	unspecified, using default values
  1097  200002                     	org	2097154
  1098  200002  0FFF               	dw	4095
  1099                           
  1100                           ;Config register IDLOC2 @ 0x200004
  1101                           ;	unspecified, using default values
  1102  200004                     	org	2097156
  1103  200004  0FFF               	dw	4095
  1104                           
  1105                           ;Config register IDLOC3 @ 0x200006
  1106                           ;	unspecified, using default values
  1107  200006                     	org	2097158
  1108  200006  0FFF               	dw	4095
  1109                           
  1110                           ;Config register IDLOC4 @ 0x200008
  1111                           ;	unspecified, using default values
  1112  200008                     	org	2097160
  1113  200008  0FFF               	dw	4095
  1114                           
  1115                           ;Config register IDLOC5 @ 0x20000A
  1116                           ;	unspecified, using default values
  1117  20000A                     	org	2097162
  1118  20000A  0FFF               	dw	4095
  1119                           
  1120                           ;Config register IDLOC6 @ 0x20000C
  1121                           ;	unspecified, using default values
  1122  20000C                     	org	2097164
  1123  20000C  0FFF               	dw	4095
  1124                           
  1125                           ;Config register IDLOC7 @ 0x20000E
  1126                           ;	unspecified, using default values
  1127  20000E                     	org	2097166
  1128  20000E  0FFF               	dw	4095
  1129                           
  1130                           ;Config register IDLOC8 @ 0x200010
  1131                           ;	unspecified, using default values
  1132  200010                     	org	2097168
  1133  200010  0FFF               	dw	4095
  1134                           
  1135                           ;Config register IDLOC9 @ 0x200012
  1136                           ;	unspecified, using default values
  1137  200012                     	org	2097170
  1138  200012  0FFF               	dw	4095
  1139                           
  1140                           ;Config register IDLOC10 @ 0x200014
  1141                           ;	unspecified, using default values
  1142  200014                     	org	2097172
  1143  200014  0FFF               	dw	4095
  1144                           
  1145                           ;Config register IDLOC11 @ 0x200016
  1146                           ;	unspecified, using default values
  1147  200016                     	org	2097174
  1148  200016  0FFF               	dw	4095
  1149                           
  1150                           ;Config register IDLOC12 @ 0x200018
  1151                           ;	unspecified, using default values
  1152  200018                     	org	2097176
  1153  200018  0FFF               	dw	4095
  1154                           
  1155                           ;Config register IDLOC13 @ 0x20001A
  1156                           ;	unspecified, using default values
  1157  20001A                     	org	2097178
  1158  20001A  0FFF               	dw	4095
  1159                           
  1160                           ;Config register IDLOC14 @ 0x20001C
  1161                           ;	unspecified, using default values
  1162  20001C                     	org	2097180
  1163  20001C  0FFF               	dw	4095
  1164                           
  1165                           ;Config register IDLOC15 @ 0x20001E
  1166                           ;	unspecified, using default values
  1167  20001E                     	org	2097182
  1168  20001E  0FFF               	dw	4095
  1169                           
  1170                           ;Config register IDLOC16 @ 0x200020
  1171                           ;	unspecified, using default values
  1172  200020                     	org	2097184
  1173  200020  0FFF               	dw	4095
  1174                           
  1175                           ;Config register IDLOC17 @ 0x200022
  1176                           ;	unspecified, using default values
  1177  200022                     	org	2097186
  1178  200022  0FFF               	dw	4095
  1179                           
  1180                           ;Config register IDLOC18 @ 0x200024
  1181                           ;	unspecified, using default values
  1182  200024                     	org	2097188
  1183  200024  0FFF               	dw	4095
  1184                           
  1185                           ;Config register IDLOC19 @ 0x200026
  1186                           ;	unspecified, using default values
  1187  200026                     	org	2097190
  1188  200026  0FFF               	dw	4095
  1189                           
  1190                           ;Config register IDLOC20 @ 0x200028
  1191                           ;	unspecified, using default values
  1192  200028                     	org	2097192
  1193  200028  0FFF               	dw	4095
  1194                           
  1195                           ;Config register IDLOC21 @ 0x20002A
  1196                           ;	unspecified, using default values
  1197  20002A                     	org	2097194
  1198  20002A  0FFF               	dw	4095
  1199                           
  1200                           ;Config register IDLOC22 @ 0x20002C
  1201                           ;	unspecified, using default values
  1202  20002C                     	org	2097196
  1203  20002C  0FFF               	dw	4095
  1204                           
  1205                           ;Config register IDLOC23 @ 0x20002E
  1206                           ;	unspecified, using default values
  1207  20002E                     	org	2097198
  1208  20002E  0FFF               	dw	4095
  1209                           
  1210                           ;Config register IDLOC24 @ 0x200030
  1211                           ;	unspecified, using default values
  1212  200030                     	org	2097200
  1213  200030  0FFF               	dw	4095
  1214                           
  1215                           ;Config register IDLOC25 @ 0x200032
  1216                           ;	unspecified, using default values
  1217  200032                     	org	2097202
  1218  200032  0FFF               	dw	4095
  1219                           
  1220                           ;Config register IDLOC26 @ 0x200034
  1221                           ;	unspecified, using default values
  1222  200034                     	org	2097204
  1223  200034  0FFF               	dw	4095
  1224                           
  1225                           ;Config register IDLOC27 @ 0x200036
  1226                           ;	unspecified, using default values
  1227  200036                     	org	2097206
  1228  200036  0FFF               	dw	4095
  1229                           
  1230                           ;Config register IDLOC28 @ 0x200038
  1231                           ;	unspecified, using default values
  1232  200038                     	org	2097208
  1233  200038  0FFF               	dw	4095
  1234                           
  1235                           ;Config register IDLOC29 @ 0x20003A
  1236                           ;	unspecified, using default values
  1237  20003A                     	org	2097210
  1238  20003A  0FFF               	dw	4095
  1239                           
  1240                           ;Config register IDLOC30 @ 0x20003C
  1241                           ;	unspecified, using default values
  1242  20003C                     	org	2097212
  1243  20003C  0FFF               	dw	4095
  1244                           
  1245                           ;Config register IDLOC31 @ 0x20003E
  1246                           ;	unspecified, using default values
  1247  20003E                     	org	2097214
  1248  20003E  0FFF               	dw	4095
  1249                           
  1250                           	psect	config
  1251                           
  1252                           ;Config register CONFIG1 @ 0x300000
  1253                           ;	External Oscillator Selection
  1254                           ;	FEXTOSC = OFF, Oscillator not enabled
  1255                           ;	Reset Oscillator Selection
  1256                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1257  300000                     	org	3145728
  1258  300000  8C                 	db	140
  1259                           
  1260                           ;Config register CONFIG2 @ 0x300001
  1261                           ;	Clock out Enable bit
  1262                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1263                           ;	PRLOCKED One-Way Set Enable bit
  1264                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1265                           ;	Clock Switch Enable bit
  1266                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1267                           ;	Fail-Safe Clock Monitor Enable bit
  1268                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1269  300001                     	org	3145729
  1270  300001  D5                 	db	213
  1271                           
  1272                           ;Config register CONFIG3 @ 0x300002
  1273                           ;	MCLR Enable bit
  1274                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1275                           ;	Power-up timer selection bits
  1276                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1277                           ;	Multi-vector enable bit
  1278                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1279                           ;	IVTLOCK bit One-way set enable bit
  1280                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1281                           ;	Low Power BOR Enable bit
  1282                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1283                           ;	Brown-out Reset Enable bits
  1284                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1285  300002                     	org	3145730
  1286  300002  EF                 	db	239
  1287                           
  1288                           ;Config register CONFIG4 @ 0x300003
  1289                           ;	Brown-out Reset Voltage Selection bits
  1290                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1291                           ;	ZCD Disable bit
  1292                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1293                           ;	PPSLOCK bit One-Way Set Enable bit
  1294                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1295                           ;	Stack Full/Underflow Reset Enable bit
  1296                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1297                           ;	Low Voltage Programming Enable bit
  1298                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1299                           ;	Extended Instruction Set Enable bit
  1300                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1301  300003                     	org	3145731
  1302  300003  C7                 	db	199
  1303                           
  1304                           ;Config register CONFIG5 @ 0x300004
  1305                           ;	WDT Period selection bits
  1306                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1307                           ;	WDT operating mode
  1308                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1309  300004                     	org	3145732
  1310  300004  9F                 	db	159
  1311                           
  1312                           ;Config register CONFIG6 @ 0x300005
  1313                           ;	WDT Window Select bits
  1314                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1315                           ;	WDT input clock selector
  1316                           ;	WDTCCS = SC, Software Control
  1317  300005                     	org	3145733
  1318  300005  FF                 	db	255
  1319                           
  1320                           ;Config register CONFIG7 @ 0x300006
  1321                           ;	Boot Block Size selection bits
  1322                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1323                           ;	Boot Block enable bit
  1324                           ;	BBEN = OFF, Boot block disabled
  1325                           ;	Storage Area Flash enable bit
  1326                           ;	SAFEN = OFF, SAF disabled
  1327                           ;	Background Debugger
  1328                           ;	DEBUG = OFF, Background Debugger disabled
  1329  300006                     	org	3145734
  1330  300006  FF                 	db	255
  1331                           
  1332                           ;Config register CONFIG8 @ 0x300007
  1333                           ;	Boot Block Write Protection bit
  1334                           ;	WRTB = OFF, Boot Block not Write protected
  1335                           ;	Configuration Register Write Protection bit
  1336                           ;	WRTC = OFF, Configuration registers not Write protected
  1337                           ;	Data EEPROM Write Protection bit
  1338                           ;	WRTD = OFF, Data EEPROM not Write protected
  1339                           ;	SAF Write protection bit
  1340                           ;	WRTSAF = OFF, SAF not Write Protected
  1341                           ;	Application Block write protection bit
  1342                           ;	WRTAPP = OFF, Application Block not write protected
  1343  300007                     	org	3145735
  1344  300007  FF                 	db	255
  1345                           
  1346                           ; Padding undefined space
  1347  300008                     	org	3145736
  1348  300008  FF                 	db	255
  1349                           
  1350                           ;Config register CONFIG10 @ 0x300009
  1351                           ;	PFM and Data EEPROM Code Protection bit
  1352                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1353  300009                     	org	3145737
  1354  300009  FF                 	db	255
  1355                           tosu	equ	0x4FF
  1356                           tosh	equ	0x4FE
  1357                           tosl	equ	0x4FD
  1358                           stkptr	equ	0x4FC
  1359                           pclatu	equ	0x4FB
  1360                           pclath	equ	0x4FA
  1361                           pcl	equ	0x4F9
  1362                           tblptru	equ	0x4F8
  1363                           tblptrh	equ	0x4F7
  1364                           tblptrl	equ	0x4F6
  1365                           tablat	equ	0x4F5
  1366                           prodh	equ	0x4F4
  1367                           prodl	equ	0x4F3
  1368                           indf0	equ	0x4EF
  1369                           postinc0	equ	0x4EE
  1370                           postdec0	equ	0x4ED
  1371                           preinc0	equ	0x4EC
  1372                           plusw0	equ	0x4EB
  1373                           fsr0h	equ	0x4EA
  1374                           fsr0l	equ	0x4E9
  1375                           wreg	equ	0x4E8
  1376                           indf1	equ	0x4E7
  1377                           postinc1	equ	0x4E6
  1378                           postdec1	equ	0x4E5
  1379                           preinc1	equ	0x4E4
  1380                           plusw1	equ	0x4E3
  1381                           fsr1h	equ	0x4E2
  1382                           fsr1l	equ	0x4E1
  1383                           bsr	equ	0x4E0
  1384                           indf2	equ	0x4DF
  1385                           postinc2	equ	0x4DE
  1386                           postdec2	equ	0x4DD
  1387                           preinc2	equ	0x4DC
  1388                           plusw2	equ	0x4DB
  1389                           fsr2h	equ	0x4DA
  1390                           fsr2l	equ	0x4D9
  1391                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      9       9
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 

    FM_Timer0_Init@timer_configs	PTR struct . size(2) Largest target is 6
		 -> Init_Timer_0@my_timer0(COMRAM[6]), 


Critical Paths under _main in COMRAM

    _main->_Init_Timer_0
    _Init_Timer_0->_FM_Timer0_Init
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _Timer_Interrupt in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer_Interrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer_Interrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer_Interrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _Timer_Interrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _Timer_Interrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _Timer_Interrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _Timer_Interrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _Timer_Interrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _Timer_Interrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _Timer_Interrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _Timer_Interrupt in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _Timer_Interrupt in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _Timer_Interrupt in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _Timer_Interrupt in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _Timer_Interrupt in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _Timer_Interrupt in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _Timer_Interrupt in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _Timer_Interrupt in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _Timer_Interrupt in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _Timer_Interrupt in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _Timer_Interrupt in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _Timer_Interrupt in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _Timer_Interrupt in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _Timer_Interrupt in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _Timer_Interrupt in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _Timer_Interrupt in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _Timer_Interrupt in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _Timer_Interrupt in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _Timer_Interrupt in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _Timer_Interrupt in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _Timer_Interrupt in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _Timer_Interrupt in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     526
                   _Init_Gpio_System
           _Init_Internal_Oscillator
                       _Init_Timer_0
              _Init_Timer_Interrupts
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_Interrupts                                0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_0                                         6     6      0     357
                                              3 COMRAM     6     6      0
                     _FM_Timer0_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Timer0_Init                                       3     1      2     208
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Gpio_System                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _Timer_Interrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Gpio_System
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init
   _Init_Timer_0
     _FM_Timer0_Init
   _Init_Timer_Interrupts

 _Timer_Interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      9       9       1        9.5%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
ABS                  0      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun May 07 01:10:34 2023

                               l11 01B0                                 l61 02A0  
                               l70 0280                                 l64 02A6  
                               l67 0220                                 l77 01F0  
                              l821 0110                                l831 0192  
                              l823 012C                                l833 01B2  
                              l841 0274                                l825 0142  
                              l835 01BC                                l827 0160  
                              l819 0106                                l843 01F2  
                              l851 0252                                l837 01D6  
                              l829 017C                                l845 020A  
                              l853 0256                                l839 026C  
                              l847 0216                                l855 025A  
                              l849 021C                                l777 0296  
                              l857 025E                                l779 029C  
                              l859 0262                                l789 02A2  
                             _LATF 0004C3                               _PIE3 0004A1  
                             i2l50 0250                               _PIR3 0004B1  
                ?_FM_Hfintosc_Init 0501                               _main 0252  
                             fsr2h 0004DA                               indf2 0004DF  
                             fsr2l 0004D9                 ??_FM_Hfintosc_Init 0503  
                             start 0102                       ___param_bank 000000  
                    ?_Init_Timer_0 0501                  ?_Init_Gpio_System 0501  
                            ?_main 0501                              i2l801 0232  
                            i2l803 0240                              i2l805 024A  
                            i2l807 024E                              i2l799 0224  
               ??_Init_Gpio_System 0501                              _TMR0H 000319  
                            _TMR0L 000318                              _TRISF 0004CB  
 Init_Internal_Oscillator@my_clock 0504                              status 0004D8  
           ?_Init_Timer_Interrupts 0501                    __initialization 0282  
                     __end_of_main 026C                     ??_Init_Timer_0 0504  
                           ??_main 050A                      __activetblptr 000000  
                           _T0CON0 00031A                             _T0CON1 00031B  
                           i2u2_40 0232                             i2u2_41 022E  
                           i2u3_40 0240                             i2u3_41 023C  
                 ??_FM_Timer0_Init 0503                             isa$std 000001  
                       __accesstop 0560            __end_of__initialization 0290  
                    ___rparam_used 000001                     __pcstackCOMRAM 0501  
                   ivt0x8_undefint 0100       FM_Hfintosc_Init@clock_params 0501  
             __end_of_Init_Timer_0 0222              Init_Timer_0@my_timer0 0504  
                          IVTBASEH 00045E                            IVTBASEL 00045D  
                          IVTBASEU 00045F          __size_of_FM_Hfintosc_Init 0040  
         __size_of_Timer_Interrupt 002E  __size_of_Init_Internal_Oscillator 0016  
        ?_Init_Internal_Oscillator 0501                            _INTCON0 0004D6  
        __size_of_Init_Gpio_System 0006            ??_Init_Timer_Interrupts 0501  
                          __Hparam 0000                            __Lparam 0000  
                          __pcinit 0282                            __ramtop 2500  
                          __ptext0 0252                            __ptext1 0296  
                          __ptext2 01F2                            __ptext3 0106  
                          __ptext4 026C                            __ptext5 01B2  
                          __ptext6 02A2                            __ptext7 0224  
             end_of_initialization 0290              __size_of_Init_Timer_0 0030  
                ??_Timer_Interrupt 0501                   _FM_Hfintosc_Init 01B2  
                     _Init_Timer_0 01F2                start_initialization 0282  
                       ivt0x8_base 0008                   _Init_Gpio_System 02A2  
 __end_of_Init_Internal_Oscillator 0282            __size_of_FM_Timer0_Init 00AC  
   __size_of_Init_Timer_Interrupts 000C      __end_of_Init_Timer_Interrupts 02A2  
         _Init_Internal_Oscillator 026C                    _Timer_Interrupt 0224  
      FM_Timer0_Init@timer_configs 0501           __end_of_FM_Hfintosc_Init 01F2  
                         __Hrparam 0000                           __Lrparam 0000  
         __end_of_Init_Gpio_System 02A8                     _FM_Timer0_Init 0106  
                       _T0CON0bits 00031A                         _T0CON1bits 00031B  
                         __pivt0x8 0008                        _OSCCON1bits 0000AD  
                    __size_of_main 001A            __end_of_Timer_Interrupt 0252  
                         isa$xinst 000000             __end_of_FM_Timer0_Init 01B2  
                         intlevel2 0000                         _OSCFRQbits 0000B1  
                  ?_FM_Timer0_Init 0501         ??_Init_Internal_Oscillator 0504  
                 ?_Timer_Interrupt 0501              _Init_Timer_Interrupts 0296  
