// Seed: 808078886
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    output tri0 id_3
);
  assign id_2 = ~-1;
  integer id_5;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output tri id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    output tri id_6,
    input tri1 id_7,
    input wor id_8,
    output tri id_9,
    output tri1 id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri1 id_15,
    output uwire id_16,
    output tri0 id_17,
    input tri1 id_18
    , id_20
);
  assign id_16#(.id_14(1)) = -1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4
  );
endmodule
