$date
	Thu Oct  8 23:55:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module sr $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 $ r $end
$var wire 1 # s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
1!
$end
#1
0"
1$
#2
0!
1"
0$
1#
#3
1$
#4
