#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff1c41043b0 .scope module, "add_tb" "add_tb" 2 3;
 .timescale -9 -11;
P_0x600000e13880 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0x600002914990_0 .var/i "BOUND", 31 0;
v0x600002914a20_0 .var/i "DELAY", 31 0;
v0x600002914ab0_0 .var/i "TOTAL_TESTS", 31 0;
v0x600002914b40_0 .var "clk", 0 0;
v0x600002914bd0_0 .var "expect_den", 31 0;
v0x600002914c60_0 .var "expect_num", 31 0;
v0x600002914cf0_0 .var/i "i", 31 0;
v0x600002914d80_0 .var "l_den", 31 0;
v0x600002914e10_0 .var "l_num", 31 0;
v0x600002914ea0_0 .var "r_den", 31 0;
v0x600002914f30_0 .var "r_num", 31 0;
v0x600002914fc0_0 .net "rdy", 0 0, L_0x6000030112d0;  1 drivers
o0x7ff1c4032188 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002915050_0 .net "rst", 0 0, o0x7ff1c4032188;  0 drivers
v0x6000029150e0_0 .net "s_den", 31 0, v0x6000029146c0_0;  1 drivers
v0x600002915170_0 .net "s_num", 31 0, v0x600002914750_0;  1 drivers
v0x600002915200_0 .var/i "test_passed", 31 0;
S_0x7ff1c4104520 .scope module, "dut" "add" 2 25, 3 15 0, S_0x7ff1c41043b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "l_num";
    .port_info 3 /INPUT 32 "l_den";
    .port_info 4 /INPUT 32 "r_num";
    .port_info 5 /INPUT 32 "r_den";
    .port_info 6 /OUTPUT 32 "s_num";
    .port_info 7 /OUTPUT 32 "s_den";
    .port_info 8 /OUTPUT 1 "rdy_out";
P_0x600000e13900 .param/l "WIDTH" 0 3 15, +C4<00000000000000000000000000100000>;
L_0x6000030112d0 .functor BUFZ 1, v0x6000029145a0_0, C4<0>, C4<0>, C4<0>;
v0x6000029141b0_0 .net "clk", 0 0, v0x600002914b40_0;  1 drivers
v0x600002914240_0 .net "l_den", 31 0, v0x600002914d80_0;  1 drivers
v0x6000029142d0_0 .net "l_num", 31 0, v0x600002914e10_0;  1 drivers
v0x600002914360_0 .net "r_den", 31 0, v0x600002914ea0_0;  1 drivers
v0x6000029143f0_0 .net "r_num", 31 0, v0x600002914f30_0;  1 drivers
v0x600002914480_0 .net "rdy_out", 0 0, L_0x6000030112d0;  alias, 1 drivers
v0x600002914510_0 .var "reg_rdy_1a", 0 0;
v0x6000029145a0_0 .var "reg_rdy_2a", 0 0;
v0x600002914630_0 .net "rst", 0 0, o0x7ff1c4032188;  alias, 0 drivers
v0x6000029146c0_0 .var "s_den", 31 0;
v0x600002914750_0 .var "s_num", 31 0;
v0x6000029147e0_0 .var "temp_1", 31 0;
v0x600002914870_0 .var "temp_2", 31 0;
v0x600002914900_0 .var "temp_3", 31 0;
E_0x60000151c270 .event posedge, v0x6000029141b0_0;
E_0x60000151c240 .event posedge, v0x600002914630_0;
    .scope S_0x7ff1c4104520;
T_0 ;
    %wait E_0x60000151c240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002914510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000029145a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000029147e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002914870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002914900_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff1c4104520;
T_1 ;
    %wait E_0x60000151c270;
    %load/vec4 v0x6000029142d0_0;
    %load/vec4 v0x600002914360_0;
    %mul;
    %assign/vec4 v0x6000029147e0_0, 0;
    %load/vec4 v0x600002914240_0;
    %load/vec4 v0x6000029143f0_0;
    %mul;
    %assign/vec4 v0x600002914870_0, 0;
    %load/vec4 v0x600002914240_0;
    %load/vec4 v0x600002914360_0;
    %mul;
    %assign/vec4 v0x600002914900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002914510_0, 0;
    %load/vec4 v0x6000029147e0_0;
    %load/vec4 v0x600002914870_0;
    %add;
    %assign/vec4 v0x600002914750_0, 0;
    %load/vec4 v0x600002914900_0;
    %assign/vec4 v0x6000029146c0_0, 0;
    %load/vec4 v0x600002914510_0;
    %assign/vec4 v0x6000029145a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff1c41043b0;
T_2 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x600002914990_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x600002914ab0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600002914a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002915200_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7ff1c41043b0;
T_3 ;
    %vpi_func 2 33 "$value$plusargs" 32, "BOUND=%0d", v0x600002914990_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 34 "$display", "Config param found. 'BOUND' = %0d", v0x600002914990_0 {0 0 0};
T_3.0 ;
    %vpi_func 2 36 "$value$plusargs" 32, "TOTAL_TESTS=%0d", v0x600002914ab0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 37 "$display", "Config param found. 'TOTAL_TESTS' = %0d", v0x600002914ab0_0 {0 0 0};
T_3.2 ;
    %vpi_func 2 39 "$value$plusargs" 32, "DELAY=%0d", v0x600002914a20_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 40 "$display", "Config param found. 'DELAY' = %0d", v0x600002914a20_0 {0 0 0};
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002915200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002914cf0_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x600002914cf0_0;
    %load/vec4 v0x600002914ab0_0;
    %cmp/s;
    %jmp/0xz T_3.7, 5;
    %vpi_func 2 46 "$urandom" 32 {0 0 0};
    %load/vec4 v0x600002914990_0;
    %mod;
    %store/vec4 v0x600002914e10_0, 0, 32;
    %vpi_func 2 47 "$urandom" 32 {0 0 0};
    %load/vec4 v0x600002914990_0;
    %mod;
    %store/vec4 v0x600002914d80_0, 0, 32;
    %vpi_func 2 48 "$urandom" 32 {0 0 0};
    %load/vec4 v0x600002914990_0;
    %mod;
    %store/vec4 v0x600002914f30_0, 0, 32;
    %vpi_func 2 49 "$urandom" 32 {0 0 0};
    %load/vec4 v0x600002914990_0;
    %mod;
    %store/vec4 v0x600002914ea0_0, 0, 32;
    %delay 500, 0;
    %load/vec4 v0x600002914e10_0;
    %load/vec4 v0x600002914ea0_0;
    %mul;
    %load/vec4 v0x600002914d80_0;
    %load/vec4 v0x600002914f30_0;
    %mul;
    %add;
    %store/vec4 v0x600002914c60_0, 0, 32;
    %delay 500, 0;
    %load/vec4 v0x600002914d80_0;
    %load/vec4 v0x600002914ea0_0;
    %mul;
    %store/vec4 v0x600002914bd0_0, 0, 32;
    %load/vec4 v0x600002914a20_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600002914c60_0;
    %load/vec4 v0x600002915170_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x600002914bd0_0;
    %load/vec4 v0x6000029150e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %vpi_call 2 55 "$display", "TEST PASSED:\011(%0d / %0d) / (%0d / %0d) = (%0d / %0d) === (%0d / %0d)", v0x600002914e10_0, v0x600002914d80_0, v0x600002914f30_0, v0x600002914ea0_0, v0x600002914c60_0, v0x600002914bd0_0, v0x600002915170_0, v0x6000029150e0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002915200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600002915200_0, 0, 32;
T_3.8 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002914cf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x600002914cf0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %vpi_call 2 60 "$display", "%0d / %0d tests passed.\012", v0x600002915200_0, v0x600002914ab0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ff1c41043b0;
T_4 ;
    %delay 100, 0;
    %load/vec4 v0x600002914b40_0;
    %inv;
    %store/vec4 v0x600002914b40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff1c41043b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002914b40_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/rat/test_add.v";
    "hdl/rat/add.v";
