

================================================================
== Vivado HLS Report for 'post_process'
================================================================
* Date:           Fri Jul 26 19:40:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.371|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%val_output_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_output_V)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:208]   --->   Operation 3 'read' 'val_output_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_ch_idx_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %input_ch_idx)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:208]   --->   Operation 4 'read' 'input_ch_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sub3_val_output_V_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sub3_val_output_V)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:208]   --->   Operation 5 'read' 'sub3_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub2_val_output_V_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sub2_val_output_V)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:208]   --->   Operation 6 'read' 'sub2_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub1_val_output_V_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sub1_val_output_V)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:208]   --->   Operation 7 'read' 'sub1_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub0_val_output_V_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sub0_val_output_V)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:208]   --->   Operation 8 'read' 'sub0_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln211 = icmp eq i4 %input_ch_idx_read, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:211]   --->   Operation 9 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%p_Val2_s = select i1 %icmp_ln211, i32 0, i32 %val_output_V_read" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:211]   --->   Operation 10 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_9 = add i32 %sub2_val_output_V_re, %sub3_val_output_V_re" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:219]   --->   Operation 11 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln703_10 = add i32 %add_ln703_9, %sub1_val_output_V_re" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:219]   --->   Operation 12 'add' 'add_ln703_10' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_8 = add i32 %p_Val2_s, %sub0_val_output_V_re" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:219]   --->   Operation 13 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 14 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln703 = add i32 %add_ln703_10, %add_ln703_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:219]   --->   Operation 14 'add' 'add_ln703' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret i32 %add_ln703" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:239]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub0_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub1_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub2_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub3_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ch_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_output_V_read    (read  ) [ 000]
input_ch_idx_read    (read  ) [ 000]
sub3_val_output_V_re (read  ) [ 000]
sub2_val_output_V_re (read  ) [ 000]
sub1_val_output_V_re (read  ) [ 000]
sub0_val_output_V_re (read  ) [ 011]
icmp_ln211           (icmp  ) [ 000]
p_Val2_s             (select) [ 011]
add_ln703_9          (add   ) [ 000]
add_ln703_10         (add   ) [ 011]
add_ln703_8          (add   ) [ 000]
add_ln703            (add   ) [ 000]
ret_ln239            (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub0_val_output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub0_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub1_val_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub1_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub2_val_output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub2_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub3_val_output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_ch_idx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="val_output_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_output_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="val_output_V_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_output_V_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="input_ch_idx_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="4" slack="0"/>
<pin id="28" dir="0" index="1" bw="4" slack="0"/>
<pin id="29" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ch_idx_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sub3_val_output_V_re_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub3_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="sub2_val_output_V_re_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub2_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sub1_val_output_V_re_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub1_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub0_val_output_V_re_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub0_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="icmp_ln211_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_Val2_s_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add_ln703_9_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln703_10_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_10/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln703_8_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln703_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="sub0_val_output_V_re_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub0_val_output_V_re "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_Val2_s_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="101" class="1005" name="add_ln703_10_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="10" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="14" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="8" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="20" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="38" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="32" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="44" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="90"><net_src comp="82" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="50" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="99"><net_src comp="62" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="104"><net_src comp="76" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: post_process : sub0_val_output_V | {1 }
	Port: post_process : sub1_val_output_V | {1 }
	Port: post_process : sub2_val_output_V | {1 }
	Port: post_process : sub3_val_output_V | {1 }
	Port: post_process : input_ch_idx | {1 }
	Port: post_process : val_output_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		add_ln703_10 : 1
	State 2
		add_ln703 : 1
		ret_ln239 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        add_ln703_9_fu_70        |    0    |    32   |
|    add   |        add_ln703_10_fu_76       |    0    |    32   |
|          |        add_ln703_8_fu_82        |    0    |    32   |
|          |         add_ln703_fu_86         |    0    |    32   |
|----------|---------------------------------|---------|---------|
|  select  |          p_Val2_s_fu_62         |    0    |    32   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln211_fu_56        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          |   val_output_V_read_read_fu_20  |    0    |    0    |
|          |   input_ch_idx_read_read_fu_26  |    0    |    0    |
|   read   | sub3_val_output_V_re_read_fu_32 |    0    |    0    |
|          | sub2_val_output_V_re_read_fu_38 |    0    |    0    |
|          | sub1_val_output_V_re_read_fu_44 |    0    |    0    |
|          | sub0_val_output_V_re_read_fu_50 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   169   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln703_10_reg_101   |   32   |
|      p_Val2_s_reg_96      |   32   |
|sub0_val_output_V_re_reg_91|   32   |
+---------------------------+--------+
|           Total           |   96   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   169  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   169  |
+-----------+--------+--------+
