
---------- Begin Simulation Statistics ----------
final_tick                               105270758106001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7174325                       # Simulator instruction rate (inst/s)
host_mem_usage                                2056180                       # Number of bytes of host memory used
host_op_rate                                  7297257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   694.08                       # Real time elapsed on the host
host_tick_rate                             7310356507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4979586887                       # Number of instructions simulated
sim_ops                                    5064913168                       # Number of ops (including micro ops) simulated
sim_seconds                                  5.074005                       # Number of seconds simulated
sim_ticks                                5074005225501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       249856                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           61                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           61                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           27                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           27                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        3919    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         3919                      
system.ruby.DMA_Controller.I.allocI_store |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1728                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        4623    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         4623                      
system.ruby.DMA_Controller.I_store.Progress |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I_store.Progress::total            1                      
system.ruby.DMA_Controller.M.allocTBE    |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1728                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1728                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       75409    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        75409                      
system.ruby.DMA_Controller.Progress      |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Progress::total            1                      
system.ruby.DMA_Controller.S.SloadSEvent |          59    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           59                      
system.ruby.DMA_Controller.S.allocTBE    |        3210    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3210                      
system.ruby.DMA_Controller.S.deallocTBE  |         312    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          312                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        3919    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         3919                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       10631    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        10631                      
system.ruby.DMA_Controller.SloadSEvent   |          59    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           59                      
system.ruby.DMA_Controller.Stallmandatory_in |       86040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        86040                      
system.ruby.DMA_Controller.allocI_load   |        3919    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         3919                      
system.ruby.DMA_Controller.allocI_store  |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1728                      
system.ruby.DMA_Controller.allocTBE      |        4938    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         4938                      
system.ruby.DMA_Controller.deallocTBE    |         312    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          312                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        4623    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         4623                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        3919    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         3919                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1728                      
system.ruby.Directory_Controller.I.allocTBE |      274796     30.14%     30.14% |      260846     28.61%     58.76% |      183391     20.12%     78.88% |      192556     21.12%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total       911589                      
system.ruby.Directory_Controller.I.deallocTBE |      273750     30.17%     30.17% |      259793     28.63%     58.80% |      182350     20.10%     78.89% |      191534     21.11%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total       907427                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           4      5.63%      5.63% |          22     30.99%     36.62% |          25     35.21%     71.83% |          20     28.17%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total           71                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |          34     22.67%     22.67% |          60     40.00%     62.67% |          14      9.33%     72.00% |          42     28.00%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          150                      
system.ruby.Directory_Controller.M.allocTBE |       91165     29.66%     29.66% |       79505     25.87%     55.52% |       68232     22.20%     77.72% |       68481     22.28%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       307383                      
system.ruby.Directory_Controller.M.deallocTBE |       91351     29.65%     29.65% |       79692     25.86%     55.51% |       68436     22.21%     77.72% |       68669     22.28%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       308148                      
system.ruby.Directory_Controller.M_GetS.Progress |       17488     38.79%     38.79% |       11040     24.49%     63.27% |        8826     19.58%     82.85% |        7733     17.15%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        45087                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          38     14.45%     14.45% |          50     19.01%     33.46% |          44     16.73%     50.19% |         131     49.81%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          263                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |         212     13.82%     13.82% |         614     40.03%     53.85% |         278     18.12%     71.97% |         430     28.03%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total         1534                      
system.ruby.Directory_Controller.Progress |       17488     38.79%     38.79% |       11040     24.49%     63.27% |        8826     19.58%     82.85% |        7733     17.15%    100.00%
system.ruby.Directory_Controller.Progress::total        45087                      
system.ruby.Directory_Controller.S.allocTBE |      480324     31.26%     31.26% |      362531     23.60%     54.86% |      327464     21.31%     76.17% |      366154     23.83%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      1536473                      
system.ruby.Directory_Controller.S.deallocTBE |      481184     31.25%     31.25% |      363397     23.60%     54.85% |      328300     21.32%     76.17% |      366988     23.83%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      1539869                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           1      4.35%      4.35% |           1      4.35%      8.70% |           4     17.39%     26.09% |          17     73.91%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total           23                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |          16     19.51%     19.51% |          13     15.85%     35.37% |          43     52.44%     87.80% |          10     12.20%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total           82                      
system.ruby.Directory_Controller.Stallreqto_in |         305     14.37%     14.37% |         760     35.80%     50.16% |         408     19.22%     69.38% |         650     30.62%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         2123                      
system.ruby.Directory_Controller.allocTBE |      846285     30.71%     30.71% |      702882     25.51%     56.22% |      579087     21.02%     77.24% |      627191     22.76%    100.00%
system.ruby.Directory_Controller.allocTBE::total      2755445                      
system.ruby.Directory_Controller.deallocTBE |      846285     30.71%     30.71% |      702882     25.51%     56.22% |      579086     21.02%     77.24% |      627191     22.76%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      2755444                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    102316625                      
system.ruby.IFETCH.hit_latency_hist_seqr |   102316625    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    102316625                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    102938163                      
system.ruby.IFETCH.latency_hist_seqr     |   102938163    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    102938163                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       621538                      
system.ruby.IFETCH.miss_latency_hist_seqr |      621538    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       621538                      
system.ruby.L1Cache_Controller.I.allocI_load |      231139     19.65%     19.65% |      286673     24.37%     44.02% |      272278     23.15%     67.16% |      386255     32.84%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      1176345                      
system.ruby.L1Cache_Controller.I.allocI_store |       34133     17.56%     17.56% |       69927     35.97%     53.52% |       33265     17.11%     70.63% |       57093     29.37%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       194418                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      264293     19.34%     19.34% |      355576     26.02%     45.35% |      304558     22.28%     67.64% |      442336     32.36%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      1366763                      
system.ruby.L1Cache_Controller.I_store.Progress |         220      8.80%      8.80% |         925     36.99%     45.78% |         589     23.55%     69.33% |         767     30.67%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         2501                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          10     23.26%     23.26% |           5     11.63%     34.88% |          21     48.84%     83.72% |           7     16.28%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           43                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     3801732     24.99%     24.99% |     3829740     25.18%     50.17% |     2659125     17.48%     67.66% |     4919495     32.34%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     15210092                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     3756735     24.44%     24.44% |     4036373     26.26%     50.70% |     2860134     18.61%     69.30% |     4719219     30.70%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     15372461                      
system.ruby.L1Cache_Controller.M.allocTBE |       78725     25.76%     25.76% |       86646     28.35%     54.10% |       52057     17.03%     71.14% |       88226     28.86%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       305654                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       78910     25.75%     25.75% |       86909     28.36%     54.12% |       52243     17.05%     71.16% |       88357     28.84%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       306419                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         133     17.64%     17.64% |         236     31.30%     48.94% |         231     30.64%     79.58% |         154     20.42%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          754                      
system.ruby.L1Cache_Controller.MloadMEvent |     3801732     24.99%     24.99% |     3829740     25.18%     50.17% |     2659125     17.48%     67.66% |     4919495     32.34%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     15210092                      
system.ruby.L1Cache_Controller.MstoreMEvent |     3756735     24.44%     24.44% |     4036373     26.26%     50.70% |     2860134     18.61%     69.30% |     4719219     30.70%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     15372461                      
system.ruby.L1Cache_Controller.Progress  |      126686     59.92%     59.92% |       22857     10.81%     70.73% |       24720     11.69%     82.42% |       37169     17.58%    100.00%
system.ruby.L1Cache_Controller.Progress::total       211432                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    19322948     17.62%     17.62% |    31122902     28.37%     45.99% |    20761511     18.93%     64.92% |    38477992     35.08%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    109685353                      
system.ruby.L1Cache_Controller.S.allocTBE |      260742     21.41%     21.41% |      291142     23.91%     45.31% |      276780     22.73%     68.04% |      389220     31.96%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      1217884                      
system.ruby.L1Cache_Controller.S.deallocTBE |       30397     67.89%     67.89% |        5230     11.68%     79.57% |        5301     11.84%     91.41% |        3846      8.59%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        44774                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      231139     19.65%     19.65% |      286673     24.37%     44.02% |      272277     23.15%     67.16% |      386255     32.84%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      1176344                      
system.ruby.L1Cache_Controller.S_evict.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         112     16.30%     16.30% |         155     22.56%     38.86% |         283     41.19%     80.06% |         137     19.94%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          687                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            1                      
system.ruby.L1Cache_Controller.S_store.Progress |      126464     60.53%     60.53% |       21932     10.50%     71.03% |       24130     11.55%     82.58% |       36402     17.42%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       208928                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          10     24.39%     24.39% |          10     24.39%     48.78% |          11     26.83%     75.61% |          10     24.39%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           41                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |    19322948     17.62%     17.62% |    31122902     28.37%     45.99% |    20761511     18.93%     64.92% |    38477992     35.08%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    109685353                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          20     23.81%     23.81% |          15     17.86%     41.67% |          32     38.10%     79.76% |          17     20.24%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           84                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         246     17.06%     17.06% |         391     27.12%     44.17% |         514     35.64%     79.82% |         291     20.18%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         1442                      
system.ruby.L1Cache_Controller.allocI_load |      231139     19.65%     19.65% |      286673     24.37%     44.02% |      272278     23.15%     67.16% |      386255     32.84%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      1176345                      
system.ruby.L1Cache_Controller.allocI_store |       34133     17.56%     17.56% |       69927     35.97%     53.52% |       33265     17.11%     70.63% |       57093     29.37%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       194418                      
system.ruby.L1Cache_Controller.allocTBE  |      339467     22.28%     22.28% |      377788     24.80%     47.08% |      328837     21.58%     68.66% |      477446     31.34%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      1523538                      
system.ruby.L1Cache_Controller.deallocTBE |       30397     67.89%     67.89% |        5230     11.68%     79.57% |        5301     11.84%     91.41% |        3846      8.59%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        44774                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      264293     19.34%     19.34% |      355576     26.02%     45.35% |      304558     22.28%     67.64% |      442336     32.36%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      1366763                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      231139     19.65%     19.65% |      286673     24.37%     44.02% |      272277     23.15%     67.16% |      386255     32.84%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      1176344                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       78910     25.75%     25.75% |       86909     28.36%     54.12% |       52243     17.05%     71.16% |       88357     28.84%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       306419                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     22578820                      
system.ruby.LD.hit_latency_hist_seqr     |    22578820    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     22578820                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     23133626                      
system.ruby.LD.latency_hist_seqr         |    23133626    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      23133626                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       554806                      
system.ruby.LD.miss_latency_hist_seqr    |      554806    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       554806                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       281801                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      281801    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       281801                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       322883                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      322883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       322883                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        41082                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       41082    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        41082                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       322883                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      322883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       322883                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       322883                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      322883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       322883                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       768383                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      768383    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       768383                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       789816                      
system.ruby.RMW_Read.latency_hist_seqr   |      789816    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       789816                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        21433                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       21433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        21433                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     13999394                      
system.ruby.ST.hit_latency_hist_seqr     |    13999394    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     13999394                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     14243298                      
system.ruby.ST.latency_hist_seqr         |    14243298    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      14243298                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       243904                      
system.ruby.ST.miss_latency_hist_seqr    |      243904    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       243904                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.000249                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.981852                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4059.087158                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.655027                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23749.811441                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.978233                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4454.010949                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999978                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.572497                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24481.582279                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999970                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.986667                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  3583.399744                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.748653                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24574.759933                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.983782                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  3977.544158                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999968                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.711941                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25389.758326                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999960                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        16293                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  8702.452202                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 301642.486634                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  9879.715708                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 412549.743621                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   731.294077                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    140267906                      
system.ruby.hit_latency_hist_seqr        |   140267906    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    140267906                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     4.957504                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6175.691965                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.003300                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   529.272539                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.969853                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16496.518652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   893.162752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     3.996813                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  7440.068336                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.004721                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   546.532138                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 17488.455554                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   592.121298                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     5.947742                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6548.704468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.003279                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   532.156570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.918065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 15509.507868                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   584.188083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             9                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  7437.166611                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.005825                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   551.698080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.945931                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16500.434885                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   529.136858                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      141750669                      
system.ruby.latency_hist_seqr            |   141750669    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        141750669                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      1482763                      
system.ruby.miss_latency_hist_seqr       |     1482763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1482763                      
system.ruby.network.average_flit_latency    17.344691                      
system.ruby.network.average_flit_network_latency    12.502896                      
system.ruby.network.average_flit_queueing_latency     4.841795                      
system.ruby.network.average_flit_vnet_latency |   15.813127                       |    5.096630                       |    8.481718                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.904921                       |    6.000002                       |    2.226644                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.002525                      
system.ruby.network.average_packet_latency    15.285022                      
system.ruby.network.average_packet_network_latency    11.463448                      
system.ruby.network.average_packet_queueing_latency     3.821574                      
system.ruby.network.average_packet_vnet_latency |   24.712903                       |    5.096630                       |    6.884664                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.666033                       |    6.000002                       |    1.608660                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.003837                      
system.ruby.network.avg_vc_load          |    0.001698     44.24%     44.24% |    0.000217      5.67%     49.91% |    0.000196      5.11%     55.02% |    0.000193      5.03%     60.04% |    0.000311      8.11%     68.15% |    0.000037      0.96%     69.11% |    0.000035      0.91%     70.02% |    0.000035      0.91%     70.93% |    0.000832     21.69%     92.62% |    0.000097      2.52%     95.14% |    0.000093      2.43%     97.57% |    0.000093      2.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.003837                      
system.ruby.network.ext_in_link_utilization     12968174                      
system.ruby.network.ext_out_link_utilization     12968174                      
system.ruby.network.flit_network_latency |   122818912                       |     7219341                       |    32101480                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |    45862906                       |     8498961                       |     8427367                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |     7766896     59.89%     59.89% |     1416493     10.92%     70.81% |     3784785     29.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     12968174                      
system.ruby.network.flits_received       |     7766896     59.89%     59.89% |     1416493     10.92%     70.81% |     3784785     29.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     12968174                      
system.ruby.network.int_link_utilization     13000924                      
system.ruby.network.packet_network_latency |    40353897                       |     7219341                       |    18970314                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |     9252110                       |     8498961                       |     4432575                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     1632908     28.13%     28.13% |     1416493     24.40%     52.53% |     2755445     47.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total      5804846                      
system.ruby.network.packets_received     |     1632908     28.13%     28.13% |     1416493     24.40%     52.53% |     2755445     47.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total      5804846                      
system.ruby.network.routers0.buffer_reads      6678189                      
system.ruby.network.routers0.buffer_writes      6678189                      
system.ruby.network.routers0.crossbar_activity      6678189                      
system.ruby.network.routers0.sw_input_arbiter_activity      6697490                      
system.ruby.network.routers0.sw_output_arbiter_activity      6678189                      
system.ruby.network.routers1.buffer_reads      6890899                      
system.ruby.network.routers1.buffer_writes      6890899                      
system.ruby.network.routers1.crossbar_activity      6890899                      
system.ruby.network.routers1.sw_input_arbiter_activity      6894511                      
system.ruby.network.routers1.sw_output_arbiter_activity      6890899                      
system.ruby.network.routers2.buffer_reads      5629717                      
system.ruby.network.routers2.buffer_writes      5629717                      
system.ruby.network.routers2.crossbar_activity      5629717                      
system.ruby.network.routers2.sw_input_arbiter_activity      5636191                      
system.ruby.network.routers2.sw_output_arbiter_activity      5629717                      
system.ruby.network.routers3.buffer_reads      6770293                      
system.ruby.network.routers3.buffer_writes      6770293                      
system.ruby.network.routers3.crossbar_activity      6770293                      
system.ruby.network.routers3.sw_input_arbiter_activity      6774197                      
system.ruby.network.routers3.sw_output_arbiter_activity      6770293                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    141750670                      
system.ruby.outstanding_req_hist_seqr::mean     1.000471                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000326                      
system.ruby.outstanding_req_hist_seqr::stdev     0.021696                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   141683916     99.95%     99.95% |       66754      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    141750670                      
system.switch_cpus0.Branches                  4068101                       # Number of branches fetched
system.switch_cpus0.committedInsts           13747122                       # Number of instructions committed
system.switch_cpus0.committedOps             34901086                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            5280483                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                10820                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            3538124                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 1796                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.991163                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           18337147                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 2642                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.008837                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             10146998120                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      89672860.647988                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     19123601                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      8773833                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      2348630                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses         51360                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                51360                       # number of float instructions
system.switch_cpus0.num_fp_register_reads        76923                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        40745                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1429066                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      10057325259.352013                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     33641602                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            33641602                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     69501477                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     27165791                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            5264021                       # Number of load instructions
system.switch_cpus0.num_mem_refs              8800263                       # number of memory refs
system.switch_cpus0.num_store_insts           3536242                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1028777      2.95%      2.95% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         24918755     71.40%     74.34% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           59576      0.17%     74.51% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            64126      0.18%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            741      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            240      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     74.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd            2164      0.01%     74.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu            8790      0.03%     74.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp             588      0.00%     74.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            9116      0.03%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           7797      0.02%     74.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift          1238      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     74.79% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         5251410     15.05%     89.83% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        3531108     10.12%     99.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        12611      0.04%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         5134      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          34902171                       # Class of executed instruction
system.switch_cpus1.Branches                  3598664                       # Number of branches fetched
system.switch_cpus1.committedInsts           21812617                       # Number of instructions committed
system.switch_cpus1.committedOps             43303509                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            6335714                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                15302                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            3915233                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 4282                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.987448                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           29077146                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 2240                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.012552                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             10148010339                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      127379699.584105                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     16134315                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      9797032                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1919137                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       8849749                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              8849749                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     17186184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      8364661                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1417432                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10020630639.415895                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     35332805                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            35332805                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     74826464                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     27144773                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            6288674                       # Number of load instructions
system.switch_cpus1.num_mem_refs             10201064                       # number of memory refs
system.switch_cpus1.num_store_insts           3912390                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       838915      1.93%      1.93% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         26106716     60.08%     62.01% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          117070      0.27%     62.28% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            62181      0.14%     62.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         448481      1.03%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            400      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc            17      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd         3597899      8.28%     71.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          206345      0.47%     72.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp            6398      0.01%     72.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            1380      0.00%     72.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1469860      3.38%     75.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult          77003      0.18%     75.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        319623      0.74%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            8      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt           28      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            1      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            8      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         5018971     11.55%     88.07% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        3452691      7.95%     96.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      1269703      2.92%     98.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       459699      1.06%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          43453397                       # Class of executed instruction
system.switch_cpus2.Branches                  3682372                       # Number of branches fetched
system.switch_cpus2.committedInsts           14458990                       # Number of instructions committed
system.switch_cpus2.committedOps             31795145                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            4687999                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                13962                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            2665624                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 2227                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.990994                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           19204886                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 3233                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.009006                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             10148010398                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      91397744.524621                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     16624321                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      9085051                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1991816                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        123910                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               123910                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       210378                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       108560                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1396179                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      10056612653.475380                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     31175574                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            31175574                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     62710534                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     25298484                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            4667941                       # Number of load instructions
system.switch_cpus2.num_mem_refs              7331398                       # number of memory refs
system.switch_cpus2.num_store_insts           2663457                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       332903      1.05%      1.05% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         23913469     75.21%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           72604      0.23%     76.48% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            66719      0.21%     76.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           2183      0.01%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            400      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     76.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd           26683      0.08%     76.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu           13118      0.04%     76.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp             464      0.00%     76.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt           12780      0.04%     76.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc          18565      0.06%     76.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult            974      0.00%     76.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift          3723      0.01%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            2      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            9      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            1      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     76.94% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         4641307     14.60%     91.54% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2655352      8.35%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        26634      0.08%     99.97% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         8105      0.03%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          31795995                       # Class of executed instruction
system.switch_cpus3.Branches                  4980036                       # Number of branches fetched
system.switch_cpus3.committedInsts           26996738                       # Number of instructions committed
system.switch_cpus3.committedOps             52342008                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            7661128                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                22927                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            4515702                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 4077                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.984932                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           36335106                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 8006                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.015068                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             10147459204                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      152904246.683494                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     23579895                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     13832405                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      2708461                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       6351277                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              6351277                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     12960905                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      5963525                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1899529                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      9994554957.316507                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     46382354                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            46382354                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     96549550                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     36635099                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            7621642                       # Number of load instructions
system.switch_cpus3.num_mem_refs             12129295                       # number of memory refs
system.switch_cpus3.num_store_insts           4507653                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       619804      1.18%      1.18% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         35087245     67.02%     68.20% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          107788      0.21%     68.41% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            65317      0.12%     68.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         136511      0.26%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            720      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc           168      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     68.79% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd         2319928      4.43%     73.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu          143922      0.27%     73.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp           13018      0.02%     73.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt           34174      0.07%     73.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1247678      2.38%     75.97% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult         150472      0.29%     76.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     76.26% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        300366      0.57%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd          336      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt          168      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     76.83% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         6818458     13.02%     89.86% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4156711      7.94%     97.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead       803184      1.53%     99.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       350942      0.67%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          52356910                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions        10154                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples         5076                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 990440254.038810                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 51985014.900011                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10         5076    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      1380500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    995138500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total         5076                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  45698872500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 5027474729501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100197584504000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions        10101                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples         5050                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 989504582.475446                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 56771850.868335                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10         5050    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     79116000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    995304500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total         5050                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  76456276500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 4996998141501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100197303688000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions        10155                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples         5077                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 990517685.739807                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 35902037.479981                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10         5077    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     32694500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    993475500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total         5077                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  44840903500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 5028858290501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100197058912000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions        10119                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples         5059                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 990376630.758450                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 53781248.072713                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10         5059    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      3481501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    995249500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total         5059                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  26197414494                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 5010315375007                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100234245316500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 5074005225501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 5074005225501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 5074005225501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 5074005225501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      2384576                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           2384576                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        37259                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              37259                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       469959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               469959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       469959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              469959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     37259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            1377781                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      37259                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    37259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             2236                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             2454                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2684                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             2760                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             2690                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             2183                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             1948                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             2123                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2194                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2518                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            2550                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            2602                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            2632                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            2005                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            1810                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            1870                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   322430991                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 186295000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1021037241                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8653.77                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27403.77                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   26221                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                70.37                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                37259                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  36690                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    338                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     65                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     52                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        11036                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   216.060892                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   136.081373                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   230.647626                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         5751     52.11%     52.11% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1921     17.41%     69.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          937      8.49%     78.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          726      6.58%     84.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          683      6.19%     90.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          418      3.79%     94.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          307      2.78%     97.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          272      2.46%     99.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           21      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        11036                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               2384576                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                2384576                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 5074004945000                       # Total gap between requests
system.mem_ctrls2.avgGap                 136181994.82                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      2384576                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 469959.311042008339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        37259                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1021037241                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27403.77                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   70.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       332425                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       332425                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       332425                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       332425                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        37259                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        37259                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        37259                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        37259                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   2932642741                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   2932642741                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   2932642741                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   2932642741                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       369684                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       369684                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       369684                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       369684                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.100786                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.100786                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.100786                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.100786                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78709.647092                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78709.647092                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78709.647092                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78709.647092                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        37259                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        37259                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        37259                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        37259                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2175176991                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2175176991                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2175176991                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2175176991                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.100786                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.100786                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.100786                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.100786                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58379.907969                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58379.907969                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58379.907969                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58379.907969                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       264946                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       264946                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        37259                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        37259                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   2932642741                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   2932642741                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       302205                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       302205                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.123290                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.123290                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78709.647092                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78709.647092                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        37259                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        37259                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2175176991                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2175176991                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.123290                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.123290                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58379.907969                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58379.907969                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        67479                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        67479                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        67479                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        67479                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     34583.547806                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs          369684                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs         37259                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs          9.922005                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100196753056500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 34583.547806                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.131926                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.131926                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        37259                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3         1023                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        35960                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.142132                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       5952203                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       369684                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            37313640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            19825080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          129812340                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     81580718760                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    1879718406240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      2362023607740                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.514619                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 4886092277500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  18480828001                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            41497680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            22056540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          136216920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     81992624130                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    1879371336480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      2362101263430                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.529923                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 4885186289001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  19386816500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      2391296                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           2391296                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        37364                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              37364                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       471284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               471284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       471284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              471284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     37364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            1378005                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      37364                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    37364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             2218                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             2490                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             2707                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             2762                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             2679                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2154                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             1945                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             2140                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2206                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2510                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            2562                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            2595                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            2637                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            2041                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            1834                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            1884                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   325339245                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 186820000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1025914245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8707.29                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27457.29                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   26225                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                70.19                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                37364                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  36793                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    343                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     72                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        11137                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   214.704858                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   135.240063                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   230.042738                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         5829     52.34%     52.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1933     17.36%     69.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          959      8.61%     78.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          722      6.48%     84.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          672      6.03%     90.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          425      3.82%     94.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          308      2.77%     97.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          269      2.42%     99.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           20      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        11137                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               2391296                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                2391296                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 5074004348000                       # Total gap between requests
system.mem_ctrls3.avgGap                 135799281.34                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      2391296                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 471283.708574400807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        37364                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1025914245                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27457.29                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   70.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       355843                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       355843                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       355843                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       355843                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        37364                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        37364                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        37364                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        37364                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   2942804136                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   2942804136                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   2942804136                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   2942804136                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       393207                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       393207                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       393207                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       393207                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.095024                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.095024                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.095024                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.095024                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78760.414731                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78760.414731                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78760.414731                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78760.414731                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        37364                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        37364                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        37364                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        37364                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2183211388                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2183211388                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2183211388                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2183211388                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.095024                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.095024                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.095024                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.095024                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58430.879670                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58430.879670                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58430.879670                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58430.879670                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       287939                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       287939                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        37364                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        37364                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   2942804136                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   2942804136                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       325303                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       325303                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.114859                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.114859                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78760.414731                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78760.414731                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        37364                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        37364                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2183211388                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2183211388                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.114859                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.114859                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58430.879670                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58430.879670                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        67904                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        67904                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        67904                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        67904                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     34742.951357                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs          393207                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs         37364                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs         10.523686                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100196753267500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 34742.951357                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.132534                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.132534                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        37364                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        36086                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.142532                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       6328676                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       393207                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            37870560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            20121090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          130440660                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     81696110130                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    1879620991200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      2362043065320                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.518453                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 4885838612250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  18734493251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            41661900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            22143825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          136338300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     81969844080                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    1879390641120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      2362098160905                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.529312                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 4885235979003                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  19337126498                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      2398848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2398848                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        37482                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              37482                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       472772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               472772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       472772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              472772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     37482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1378242                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      37482                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    37482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             2250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             2465                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             2725                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             2796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             2666                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             1968                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             2108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            2546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2663                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2034                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            1841                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1894                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   317793741                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 187410000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1020581241                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8478.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27228.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   26272                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                70.09                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                37482                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  36929                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    326                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     75                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        11207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   214.031944                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   134.922589                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   229.415986                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5867     52.35%     52.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1969     17.57%     69.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          927      8.27%     78.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          737      6.58%     84.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          713      6.36%     91.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          404      3.60%     94.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          293      2.61%     97.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          278      2.48%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           19      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        11207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2398848                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                2398848                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 5074004865000                       # Total gap between requests
system.mem_ctrls0.avgGap                 135371774.85                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      2398848                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 472772.079134613276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        37482                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1020581241                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27228.57                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   70.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       493690                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       493690                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       493690                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       493690                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        37482                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        37482                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        37482                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        37482                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   2943638518                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   2943638518                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   2943638518                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   2943638518                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       531172                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       531172                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       531172                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       531172                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.070565                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.070565                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.070565                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.070565                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78534.723814                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78534.723814                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78534.723814                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78534.723814                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        37482                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        37482                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        37482                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        37482                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2181603769                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2181603769                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2181603769                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2181603769                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.070565                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.070565                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.070565                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.070565                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58204.038445                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58204.038445                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58204.038445                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58204.038445                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       405522                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       405522                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        37482                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        37482                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   2943638518                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   2943638518                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       443004                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       443004                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.084609                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.084609                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78534.723814                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78534.723814                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        37482                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        37482                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2181603769                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2181603769                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.084609                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.084609                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58204.038445                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58204.038445                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        88168                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        88168                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        88168                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        88168                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     34799.724995                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs          531172                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs         37482                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs         14.171389                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100196752949500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 34799.724995                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.132750                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.132750                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        37482                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3         1017                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        36187                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.142982                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       8536234                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       531172                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            38156160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            20269095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          130747680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     81639553020                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1879668902880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2362035160515                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.516896                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 4885962512001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  18610593500                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            41883240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            22261470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          136873800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     82016413080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1879350978720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2362105941990                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.530845                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 4885133444001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  19439661500                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      2390336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2390336                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        37349                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              37349                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       471095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               471095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       471095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              471095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     37349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1377968                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      37349                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    37349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2253                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             2474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             2692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             2777                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             2683                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1961                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             2120                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2187                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2513                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            2556                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            2628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            2022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            1822                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1895                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   324173997                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 186745000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1024467747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8679.59                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27429.59                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   26191                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                70.13                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                37349                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  36810                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    312                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     68                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     50                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        11156                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   214.253137                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   134.848443                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   230.150810                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5860     52.53%     52.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1951     17.49%     70.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          929      8.33%     78.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          706      6.33%     84.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          710      6.36%     91.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          411      3.68%     94.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          287      2.57%     97.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          282      2.53%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           20      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        11156                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               2390336                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                2390336                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 5074004189000                       # Total gap between requests
system.mem_ctrls1.avgGap                 135853816.41                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      2390336                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 471094.508926916169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        37349                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1024467747                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27429.59                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   70.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       409372                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       409372                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       409372                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       409372                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        37349                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        37349                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        37349                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        37349                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   2940669151                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   2940669151                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   2940669151                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   2940669151                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       446721                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       446721                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       446721                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       446721                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.083607                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.083607                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.083607                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.083607                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78734.883156                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78734.883156                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78734.883156                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78734.883156                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        37349                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        37349                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        37349                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        37349                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2181353902                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2181353902                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2181353902                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2181353902                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.083607                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.083607                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.083607                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.083607                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58404.613296                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58404.613296                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58404.613296                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58404.613296                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       330502                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       330502                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        37349                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        37349                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   2940669151                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   2940669151                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       367851                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       367851                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.101533                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.101533                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78734.883156                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78734.883156                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        37349                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        37349                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2181353902                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2181353902                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.101533                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.101533                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58404.613296                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58404.613296                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        78870                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        78870                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        78870                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        78870                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     34692.992246                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs          446721                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs         37349                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs         11.960722                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100196753162500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 34692.992246                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.132343                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.132343                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        37349                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3         1008                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        36035                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.142475                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       7184885                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       446721                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            38141880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            20265300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          130255020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     81689809920                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1879626499680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2362042503480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.518343                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 4885852645500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  18720460001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            41526240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            22071720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          136416840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    400537531680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     82053500700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1879320153120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2362111200300                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.531882                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 4885052046001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 169432120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  19521059500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 2218                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2218                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22194                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22194                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        10340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        10418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         5516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        10308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        15992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        10312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        10526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        10310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        10466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2844                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         2844                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        20680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        20800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           74                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         2758                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        20616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        23500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        20624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        20803                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        20620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        20743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    88690                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               344500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 105270758106001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            10359954                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            10348974                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             3552000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            11777938                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             7838500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            12692000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             7881500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1054491                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             7825000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            10445918                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
