digraph "0_linux_af6fc858a35b90e89ea7a7ee58e66628c55c776b_0@API" {
"1000222" [label="(Call,pci_read_config_word(dev, offset, &val))"];
"1000177" [label="(Call,pci_set_master(dev))"];
"1000156" [label="(Call,pci_disable_device(dev))"];
"1000147" [label="(Call,pci_is_enabled(dev))"];
"1000121" [label="(Call,pci_is_enabled(dev))"];
"1000116" [label="(Call,pci_get_drvdata(dev))"];
"1000102" [label="(MethodParameterIn,struct pci_dev *dev)"];
"1000131" [label="(Call,pci_enable_device(dev))"];
"1000189" [label="(Call,pci_set_mwi(dev))"];
"1000196" [label="(Call,pci_name(dev))"];
"1000103" [label="(MethodParameterIn,int offset)"];
"1000220" [label="(Call,err = pci_read_config_word(dev, offset, &val))"];
"1000228" [label="(Call,err || val == value)"];
"1000233" [label="(Return,return err;)"];
"1000244" [label="(Call,pci_write_config_word(dev, offset, value))"];
"1000243" [label="(Return,return pci_write_config_word(dev, offset, value);)"];
"1000220" [label="(Call,err = pci_read_config_word(dev, offset, &val))"];
"1000189" [label="(Call,pci_set_mwi(dev))"];
"1000148" [label="(Identifier,dev)"];
"1000228" [label="(Call,err || val == value)"];
"1000246" [label="(Identifier,offset)"];
"1000190" [label="(Identifier,dev)"];
"1000227" [label="(ControlStructure,if (err || val == value))"];
"1000234" [label="(Identifier,err)"];
"1000245" [label="(Identifier,dev)"];
"1000117" [label="(Identifier,dev)"];
"1000229" [label="(Identifier,err)"];
"1000196" [label="(Call,pci_name(dev))"];
"1000122" [label="(Identifier,dev)"];
"1000236" [label="(Identifier,value)"];
"1000224" [label="(Identifier,offset)"];
"1000120" [label="(Call,!pci_is_enabled(dev))"];
"1000233" [label="(Return,return err;)"];
"1000225" [label="(Call,&val)"];
"1000152" [label="(Block,)"];
"1000159" [label="(Identifier,dev_data)"];
"1000187" [label="(Call,err = pci_set_mwi(dev))"];
"1000178" [label="(Identifier,dev)"];
"1000181" [label="(Identifier,value)"];
"1000244" [label="(Call,pci_write_config_word(dev, offset, value))"];
"1000151" [label="(Identifier,value)"];
"1000177" [label="(Call,pci_set_master(dev))"];
"1000131" [label="(Call,pci_enable_device(dev))"];
"1000243" [label="(Return,return pci_write_config_word(dev, offset, value);)"];
"1000104" [label="(MethodParameterIn,u16 value)"];
"1000248" [label="(MethodReturn,static int)"];
"1000116" [label="(Call,pci_get_drvdata(dev))"];
"1000173" [label="(Block,)"];
"1000238" [label="(Call,value |= val & ~PCI_COMMAND_GUEST)"];
"1000222" [label="(Call,pci_read_config_word(dev, offset, &val))"];
"1000132" [label="(Identifier,dev)"];
"1000221" [label="(Identifier,err)"];
"1000146" [label="(Call,pci_is_enabled(dev) && !is_enable_cmd(value))"];
"1000198" [label="(Identifier,err)"];
"1000156" [label="(Call,pci_disable_device(dev))"];
"1000121" [label="(Call,pci_is_enabled(dev))"];
"1000114" [label="(Call,dev_data = pci_get_drvdata(dev))"];
"1000194" [label="(Call,pr_warn(\"%s: cannot enable memory-write-invalidate (%d)\n\",\n\t\t\t\tpci_name(dev), err))"];
"1000106" [label="(Block,)"];
"1000230" [label="(Call,val == value)"];
"1000247" [label="(Identifier,value)"];
"1000223" [label="(Identifier,dev)"];
"1000103" [label="(MethodParameterIn,int offset)"];
"1000147" [label="(Call,pci_is_enabled(dev))"];
"1000129" [label="(Call,err = pci_enable_device(dev))"];
"1000157" [label="(Identifier,dev)"];
"1000102" [label="(MethodParameterIn,struct pci_dev *dev)"];
"1000197" [label="(Identifier,dev)"];
"1000222" -> "1000220"  [label="AST: "];
"1000222" -> "1000225"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000224" -> "1000222"  [label="AST: "];
"1000225" -> "1000222"  [label="AST: "];
"1000220" -> "1000222"  [label="CFG: "];
"1000222" -> "1000248"  [label="DDG: &val"];
"1000222" -> "1000248"  [label="DDG: dev"];
"1000222" -> "1000248"  [label="DDG: offset"];
"1000222" -> "1000220"  [label="DDG: dev"];
"1000222" -> "1000220"  [label="DDG: offset"];
"1000222" -> "1000220"  [label="DDG: &val"];
"1000177" -> "1000222"  [label="DDG: dev"];
"1000189" -> "1000222"  [label="DDG: dev"];
"1000156" -> "1000222"  [label="DDG: dev"];
"1000131" -> "1000222"  [label="DDG: dev"];
"1000147" -> "1000222"  [label="DDG: dev"];
"1000196" -> "1000222"  [label="DDG: dev"];
"1000102" -> "1000222"  [label="DDG: dev"];
"1000103" -> "1000222"  [label="DDG: offset"];
"1000222" -> "1000244"  [label="DDG: dev"];
"1000222" -> "1000244"  [label="DDG: offset"];
"1000177" -> "1000173"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000177" -> "1000248"  [label="DDG: dev"];
"1000177" -> "1000248"  [label="DDG: pci_set_master(dev)"];
"1000156" -> "1000177"  [label="DDG: dev"];
"1000131" -> "1000177"  [label="DDG: dev"];
"1000147" -> "1000177"  [label="DDG: dev"];
"1000102" -> "1000177"  [label="DDG: dev"];
"1000177" -> "1000189"  [label="DDG: dev"];
"1000156" -> "1000152"  [label="AST: "];
"1000156" -> "1000157"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000159" -> "1000156"  [label="CFG: "];
"1000156" -> "1000248"  [label="DDG: dev"];
"1000156" -> "1000248"  [label="DDG: pci_disable_device(dev)"];
"1000147" -> "1000156"  [label="DDG: dev"];
"1000102" -> "1000156"  [label="DDG: dev"];
"1000156" -> "1000189"  [label="DDG: dev"];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000151" -> "1000147"  [label="CFG: "];
"1000146" -> "1000147"  [label="CFG: "];
"1000147" -> "1000248"  [label="DDG: dev"];
"1000147" -> "1000146"  [label="DDG: dev"];
"1000121" -> "1000147"  [label="DDG: dev"];
"1000102" -> "1000147"  [label="DDG: dev"];
"1000147" -> "1000189"  [label="DDG: dev"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000122"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000120"  [label="DDG: dev"];
"1000116" -> "1000121"  [label="DDG: dev"];
"1000102" -> "1000121"  [label="DDG: dev"];
"1000121" -> "1000131"  [label="DDG: dev"];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000116" -> "1000114"  [label="DDG: dev"];
"1000102" -> "1000116"  [label="DDG: dev"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000248"  [label="DDG: dev"];
"1000102" -> "1000131"  [label="DDG: dev"];
"1000102" -> "1000189"  [label="DDG: dev"];
"1000102" -> "1000196"  [label="DDG: dev"];
"1000102" -> "1000244"  [label="DDG: dev"];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000132"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000131" -> "1000248"  [label="DDG: dev"];
"1000131" -> "1000129"  [label="DDG: dev"];
"1000131" -> "1000189"  [label="DDG: dev"];
"1000189" -> "1000187"  [label="AST: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000190" -> "1000189"  [label="AST: "];
"1000187" -> "1000189"  [label="CFG: "];
"1000189" -> "1000248"  [label="DDG: dev"];
"1000189" -> "1000187"  [label="DDG: dev"];
"1000189" -> "1000196"  [label="DDG: dev"];
"1000196" -> "1000194"  [label="AST: "];
"1000196" -> "1000197"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="CFG: "];
"1000196" -> "1000248"  [label="DDG: dev"];
"1000196" -> "1000194"  [label="DDG: dev"];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000248"  [label="DDG: offset"];
"1000103" -> "1000244"  [label="DDG: offset"];
"1000220" -> "1000106"  [label="AST: "];
"1000221" -> "1000220"  [label="AST: "];
"1000229" -> "1000220"  [label="CFG: "];
"1000220" -> "1000248"  [label="DDG: pci_read_config_word(dev, offset, &val)"];
"1000220" -> "1000228"  [label="DDG: err"];
"1000228" -> "1000227"  [label="AST: "];
"1000228" -> "1000229"  [label="CFG: "];
"1000228" -> "1000230"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000230" -> "1000228"  [label="AST: "];
"1000234" -> "1000228"  [label="CFG: "];
"1000236" -> "1000228"  [label="CFG: "];
"1000228" -> "1000248"  [label="DDG: err || val == value"];
"1000228" -> "1000248"  [label="DDG: err"];
"1000228" -> "1000248"  [label="DDG: val == value"];
"1000230" -> "1000228"  [label="DDG: val"];
"1000230" -> "1000228"  [label="DDG: value"];
"1000228" -> "1000233"  [label="DDG: err"];
"1000233" -> "1000227"  [label="AST: "];
"1000233" -> "1000234"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000248" -> "1000233"  [label="CFG: "];
"1000233" -> "1000248"  [label="DDG: <RET>"];
"1000234" -> "1000233"  [label="DDG: err"];
"1000244" -> "1000243"  [label="AST: "];
"1000244" -> "1000247"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000247" -> "1000244"  [label="AST: "];
"1000243" -> "1000244"  [label="CFG: "];
"1000244" -> "1000248"  [label="DDG: pci_write_config_word(dev, offset, value)"];
"1000244" -> "1000248"  [label="DDG: dev"];
"1000244" -> "1000248"  [label="DDG: offset"];
"1000244" -> "1000248"  [label="DDG: value"];
"1000244" -> "1000243"  [label="DDG: pci_write_config_word(dev, offset, value)"];
"1000238" -> "1000244"  [label="DDG: value"];
"1000104" -> "1000244"  [label="DDG: value"];
"1000243" -> "1000106"  [label="AST: "];
"1000248" -> "1000243"  [label="CFG: "];
"1000243" -> "1000248"  [label="DDG: <RET>"];
}
