Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov 22 14:08:11 2022
| Host         : thebeast running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.731        0.000                      0                32080        0.014        0.000                      0                32080        8.750        0.000                       0                 10888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.731        0.000                      0                29181        0.014        0.000                      0                29181        8.750        0.000                       0                 10888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.201        0.000                      0                 2899        0.692        0.000                      0                 2899  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.941ns  (logic 10.379ns (57.850%)  route 7.562ns (42.150%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.204    20.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X76Y6          LUT5 (Prop_lut5_I1_O)        0.331    20.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[0]_i_1/O
                         net (fo=1, routed)           0.000    20.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[0]
    SLICE_X76Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X76Y6          FDCE (Setup_fdce_C_D)        0.032    22.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.700    
                         arrival time                         -20.969    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 10.379ns (57.860%)  route 7.559ns (42.140%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.200    20.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X76Y6          LUT5 (Prop_lut5_I1_O)        0.331    20.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_1/O
                         net (fo=1, routed)           0.000    20.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[3]
    SLICE_X76Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X76Y6          FDCE (Setup_fdce_C_D)        0.031    22.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.924ns  (logic 10.379ns (57.905%)  route 7.545ns (42.095%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.186    20.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y9          LUT5 (Prop_lut5_I1_O)        0.331    20.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[12]_i_1/O
                         net (fo=1, routed)           0.000    20.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[12]
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X80Y9          FDCE (Setup_fdce_C_D)        0.029    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -20.952    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.924ns  (logic 10.379ns (57.905%)  route 7.545ns (42.095%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.186    20.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y9          LUT5 (Prop_lut5_I1_O)        0.331    20.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[15]_i_1/O
                         net (fo=1, routed)           0.000    20.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[15]
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X80Y9          FDCE (Setup_fdce_C_D)        0.032    22.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -20.952    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.921ns  (logic 10.379ns (57.915%)  route 7.542ns (42.085%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.183    20.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y9          LUT5 (Prop_lut5_I1_O)        0.331    20.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[13]_i_1/O
                         net (fo=1, routed)           0.000    20.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[13]
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[13]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X80Y9          FDCE (Setup_fdce_C_D)        0.031    22.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[13]
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                         -20.949    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.921ns  (logic 10.379ns (57.915%)  route 7.542ns (42.085%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.183    20.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y9          LUT5 (Prop_lut5_I1_O)        0.331    20.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[14]_i_1/O
                         net (fo=1, routed)           0.000    20.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[14]
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X80Y9          FDCE (Setup_fdce_C_D)        0.031    22.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                         -20.949    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.915ns  (logic 10.379ns (57.935%)  route 7.536ns (42.065%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.177    20.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X76Y7          LUT5 (Prop_lut5_I1_O)        0.331    20.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[7]_i_1/O
                         net (fo=1, routed)           0.000    20.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[7]
    SLICE_X76Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X76Y7          FDCE (Setup_fdce_C_D)        0.029    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -20.943    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.918ns  (logic 10.379ns (57.926%)  route 7.539ns (42.074%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.180    20.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X76Y6          LUT5 (Prop_lut5_I1_O)        0.331    20.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[2]_i_1/O
                         net (fo=1, routed)           0.000    20.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[2]
    SLICE_X76Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X76Y6          FDCE (Setup_fdce_C_D)        0.031    22.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -20.946    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.905ns  (logic 10.379ns (57.967%)  route 7.526ns (42.033%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.167    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X76Y8          LUT5 (Prop_lut5_I1_O)        0.331    20.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[10]_i_1/O
                         net (fo=1, routed)           0.000    20.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[10]
    SLICE_X76Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[10]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X76Y8          FDCE (Setup_fdce_C_D)        0.029    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[10]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -20.933    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.905ns  (logic 10.379ns (57.967%)  route 7.526ns (42.033%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.456     3.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.853     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X77Y6          LUT2 (Prop_lut2_I0_O)        0.124     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/p_0_in[0]
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X77Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X77Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X77Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X77Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X77Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X77Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X77Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X77Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X77Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X77Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X77Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X77Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X77Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X77Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X77Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.700    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X51Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.001    15.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           1.049    17.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.299    17.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub2/M_r[254]_i_2/O
                         net (fo=88, routed)          0.739    18.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[0]
    SLICE_X54Y53         LUT4 (Prop_lut4_I0_O)        0.153    18.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         2.167    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X76Y8          LUT5 (Prop_lut5_I1_O)        0.331    20.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[9]_i_1/O
                         net (fo=1, routed)           0.000    20.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[9]
    SLICE_X76Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[9]/C
                         clock pessimism              0.230    22.969    
                         clock uncertainty           -0.302    22.667    
    SLICE_X76Y8          FDCE (Setup_fdce_C_D)        0.032    22.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[9]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                         -20.933    
  -------------------------------------------------------------------
                         slack                                  1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.572%)  route 0.182ns (49.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.565     0.901    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X35Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[179]/Q
                         net (fo=2, routed)           0.182     1.223    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/Q[0]
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.268 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/gen_pipelined.mesg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.268    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1_n_0
    SLICE_X35Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.826     1.192    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/aclk
    SLICE_X35Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     1.254    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y59         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.089    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X34Y59         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X34Y59         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[244]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[244]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.418%)  route 0.217ns (60.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X47Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[244]/Q
                         net (fo=3, routed)           0.217     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[255]_0[244]
    SLICE_X53Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X53Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[244]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y51         FDCE (Hold_fdce_C_D)         0.057     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[244]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.412%)  route 0.217ns (60.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X47Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[224]/Q
                         net (fo=3, routed)           0.217     1.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[255]_0[224]
    SLICE_X53Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X53Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[224]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y46         FDCE (Hold_fdce_C_D)         0.057     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X37Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[21]/Q
                         net (fo=1, routed)           0.102     1.137    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[21]
    SLICE_X38Y14         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y14         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X38Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.092    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[196]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[196]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.972%)  route 0.221ns (61.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.560     0.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X45Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[196]/Q
                         net (fo=3, routed)           0.221     1.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[255]_0[196]
    SLICE_X53Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X53Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[196]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.057     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[196]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.575     0.911    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.105     1.156    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y92         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.843     1.209    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.229     1.293    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.229     1.293    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.229     1.293    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y30     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y31    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y31    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y31    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y31    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y61    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y56    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y56    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y56    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y56    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y56    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[247]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 0.580ns (4.798%)  route 11.508ns (95.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)       10.100    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X86Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X86Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[247]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X86Y38         FDCE (Recov_fdce_C_CLR)     -0.319    22.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[247]
  -------------------------------------------------------------------
                         required time                         22.233    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[248]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 0.580ns (4.798%)  route 11.508ns (95.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)       10.100    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X86Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X86Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[248]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X86Y38         FDCE (Recov_fdce_C_CLR)     -0.319    22.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         22.233    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[249]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 0.580ns (4.798%)  route 11.508ns (95.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)       10.100    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X86Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X86Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[249]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X86Y38         FDCE (Recov_fdce_C_CLR)     -0.319    22.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[249]
  -------------------------------------------------------------------
                         required time                         22.233    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[250]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 0.580ns (4.798%)  route 11.508ns (95.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)       10.100    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X86Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X86Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[250]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X86Y38         FDCE (Recov_fdce_C_CLR)     -0.319    22.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[250]
  -------------------------------------------------------------------
                         required time                         22.233    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[93]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 0.580ns (4.878%)  route 11.309ns (95.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)        9.902    14.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X89Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.548    22.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X89Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[93]/C
                         clock pessimism              0.115    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X89Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[93]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[94]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 0.580ns (4.878%)  route 11.309ns (95.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)        9.902    14.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X89Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.548    22.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X89Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[94]/C
                         clock pessimism              0.115    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X89Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[94]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[95]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 0.580ns (4.878%)  route 11.309ns (95.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)        9.902    14.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X89Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.548    22.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X89Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[95]/C
                         clock pessimism              0.115    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X89Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[95]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[96]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 0.580ns (4.878%)  route 11.309ns (95.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)        9.902    14.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X89Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.548    22.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X89Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[96]/C
                         clock pessimism              0.115    22.842    
                         clock uncertainty           -0.302    22.540    
    SLICE_X89Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[96]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[90]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.664ns  (logic 0.580ns (4.973%)  route 11.084ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)        9.677    14.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X91Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.607    22.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X91Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[90]/C
                         clock pessimism              0.115    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X91Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[90]
  -------------------------------------------------------------------
                         required time                         22.194    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[91]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.664ns  (logic 0.580ns (4.973%)  route 11.084ns (95.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y96         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.407     4.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2410, routed)        9.677    14.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X91Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       1.607    22.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X91Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[91]/C
                         clock pessimism              0.115    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X91Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[91]
  -------------------------------------------------------------------
                         required time                         22.194    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.257%)  route 0.429ns (69.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X69Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y13         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/Q
                         net (fo=96, routed)          0.296     1.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1_0
    SLICE_X68Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.400 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=8, routed)           0.133     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_1
    SLICE_X69Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X69Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.281     0.934    
    SLICE_X69Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.257%)  route 0.429ns (69.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X69Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y13         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/Q
                         net (fo=96, routed)          0.296     1.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1_0
    SLICE_X68Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.400 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=8, routed)           0.133     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_1
    SLICE_X69Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X69Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/C
                         clock pessimism             -0.281     0.934    
    SLICE_X69Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.257%)  route 0.429ns (69.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X69Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y13         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/Q
                         net (fo=96, routed)          0.296     1.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1_0
    SLICE_X68Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.400 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=8, routed)           0.133     1.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_1
    SLICE_X69Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X69Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                         clock pessimism             -0.281     0.934    
    SLICE_X69Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.044%)  route 0.433ns (69.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X69Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y13         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1/Q
                         net (fo=96, routed)          0.296     1.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__1_0
    SLICE_X68Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.400 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[1]_i_2/O
                         net (fo=8, routed)           0.137     1.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_2
    SLICE_X68Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X68Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/C
                         clock pessimism             -0.281     0.934    
    SLICE_X68Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.183ns (27.435%)  route 0.484ns (72.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X74Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.259     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[178]_0
    SLICE_X74Y12         LUT2 (Prop_lut2_I0_O)        0.042     1.362 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.225     1.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X77Y11         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.855     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X77Y11         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[23]/C
                         clock pessimism             -0.263     0.958    
    SLICE_X77Y11         FDCE (Remov_fdce_C_CLR)     -0.157     0.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.183ns (27.257%)  route 0.488ns (72.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X74Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.259     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[178]_0
    SLICE_X74Y12         LUT2 (Prop_lut2_I0_O)        0.042     1.362 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.230     1.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X76Y11         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.855     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y11         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[20]/C
                         clock pessimism             -0.263     0.958    
    SLICE_X76Y11         FDCE (Remov_fdce_C_CLR)     -0.157     0.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.183ns (27.257%)  route 0.488ns (72.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X74Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.259     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[178]_0
    SLICE_X74Y12         LUT2 (Prop_lut2_I0_O)        0.042     1.362 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.230     1.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X76Y11         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.855     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y11         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[21]/C
                         clock pessimism             -0.263     0.958    
    SLICE_X76Y11         FDCE (Remov_fdce_C_CLR)     -0.157     0.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.183ns (27.257%)  route 0.488ns (72.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X74Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.259     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[178]_0
    SLICE_X74Y12         LUT2 (Prop_lut2_I0_O)        0.042     1.362 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.230     1.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X76Y11         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.855     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X76Y11         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[22]/C
                         clock pessimism             -0.263     0.958    
    SLICE_X76Y11         FDCE (Remov_fdce_C_CLR)     -0.157     0.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.183ns (27.931%)  route 0.472ns (72.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X74Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.042     1.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.218     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X72Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.850     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X72Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[32]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X72Y14         FDCE (Remov_fdce_C_CLR)     -0.159     0.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.183ns (27.931%)  route 0.472ns (72.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X74Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y14         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=22, routed)          0.254     1.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/Q[0]
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.042     1.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.218     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X72Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10889, routed)       0.850     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X72Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[33]/C
                         clock pessimism             -0.281     0.935    
    SLICE_X72Y14         FDCE (Remov_fdce_C_CLR)     -0.159     0.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.799    





