$date
	Tue Aug 13 16:54:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBasicGates $end
$var wire 1 ! XOR $end
$var wire 1 " XNOR $end
$var wire 1 # OR $end
$var wire 1 $ NOT $end
$var wire 1 % NOR $end
$var wire 1 & NAND $end
$var wire 1 ' AND $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$scope module uut $end
$var wire 1 ( A $end
$var wire 1 ' AND $end
$var wire 1 ) B $end
$var wire 1 & NAND $end
$var wire 1 % NOR $end
$var wire 1 $ NOT $end
$var wire 1 # OR $end
$var wire 1 " XNOR $end
$var wire 1 ! XOR $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#10
1!
0"
1#
0%
1)
#20
1'
0&
0!
1"
0$
1(
#30
0'
1&
1!
0"
0)
#40
