<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2014.10.15.23:16:47"
 outputDirectory="D:/altera/FPGA-Projects/Projects/lcd_controller_test/cbc/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_SINK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_SINK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_SINK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock_sink" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sysclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock_sink_reset" kind="reset" start="0">
   <property name="associatedClock" value="clock_sink" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="nreset" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="export_0" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="true" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="mosi" direction="input" role="mosi" width="1" />
   <port name="nss" direction="input" role="nss" width="1" />
   <port name="miso" direction="bidir" role="miso" width="1" />
   <port name="sclk" direction="input" role="sclk" width="1" />
  </interface>
  <interface name="avalon_streaming_source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock_sink" />
   <property name="associatedReset" value="clock_sink_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="stsourceready" direction="input" role="ready" width="1" />
   <port name="stsourcevalid" direction="output" role="valid" width="1" />
   <port name="stsourcedata" direction="output" role="data" width="8" />
  </interface>
  <interface name="avalon_streaming_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock_sink" />
   <property name="associatedReset" value="clock_sink_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="stsinkvalid" direction="input" role="valid" width="1" />
   <port name="stsinkdata" direction="input" role="data" width="8" />
   <port name="stsinkready" direction="output" role="ready" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="cbc:1.0:AUTO_CLOCK_SINK_CLOCK_DOMAIN=-1,AUTO_CLOCK_SINK_CLOCK_RATE=-1,AUTO_CLOCK_SINK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1413368205,AUTO_UNIQUE_ID=(spislave:14.0:AUTO_CLOCK_SINK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,SYNC_DEPTH=3)"
   instancePathKey="cbc"
   kind="cbc"
   version="1.0"
   name="cbc">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLOCK_SINK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_GENERATION_ID" value="1413368205" />
  <generatedFiles>
   <file
       path="D:/altera/FPGA-Projects/Projects/lcd_controller_test/cbc/synthesis/cbc.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/altera/FPGA-Projects/Projects/lcd_controller_test/cbc/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/altera/FPGA-Projects/Projects/lcd_controller_test/cbc.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="cbc">queue size: 0 starting:cbc "cbc"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cbc"><![CDATA["<b>cbc</b>" reuses <b>spislave</b> "<b>submodules/SPIPhy</b>"]]></message>
   <message level="Debug" culprit="cbc">queue size: 0 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/altera/14.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/johnj/AppData/Local/Temp/alt6358_7439645506302971496.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.405s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/altera/14.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:\altera\14.0\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/johnj/AppData/Local/Temp/alt6358_7439645506302971496.dir/0002_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"3\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.411s</message>
   <message level="Info" culprit="spislave_0"><![CDATA["<b>cbc</b>" instantiated <b>spislave</b> "<b>spislave_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spislave:14.0:AUTO_CLOCK_SINK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV E,SYNC_DEPTH=3"
   instancePathKey="cbc:.:spislave_0"
   kind="spislave"
   version="14.0"
   name="SPIPhy">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="0" />
  <generatedFiles>
   <file
       path="D:/altera/FPGA-Projects/Projects/lcd_controller_test/cbc/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cbc" as="spislave_0" />
  <messages>
   <message level="Debug" culprit="cbc">queue size: 0 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/altera/14.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/johnj/AppData/Local/Temp/alt6358_7439645506302971496.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.405s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/altera/14.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:\altera\14.0\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=D:/altera/14.0/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/johnj/AppData/Local/Temp/alt6358_7439645506302971496.dir/0002_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"3\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.411s</message>
   <message level="Info" culprit="spislave_0"><![CDATA["<b>cbc</b>" instantiated <b>spislave</b> "<b>spislave_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
