#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 19 23:18:02 2024
# Process ID: 425999
# Current directory: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/yolo_upsamp_top/xsim_script.tcl}
# Log file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/xsim.jou
# Running On: tony, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 14, Host memory: 33431 MB
#-----------------------------------------------------------
source xsim.dir/yolo_upsamp_top/xsim_script.tcl
# xsim {yolo_upsamp_top} -autoloadwcfg -tclbatch {yolo_upsamp_top.tcl}
Time resolution is 1 ps
source yolo_upsamp_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "54425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 54485 ns : File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.autotb.v" Line 446
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 19 23:18:04 2024...
