//===-- EraVMInstPrinter.cpp - EraVM instr printer --------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This class prints an EraVM MCInst to a .s file.
//
//===----------------------------------------------------------------------===//

#include "EraVMInstPrinter.h"
#include "EraVM.h"
#include "EraVMMCTargetDesc.h"
#include "llvm/MC/MCAsmInfo.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/FormattedStream.h"
using namespace llvm;

#define DEBUG_TYPE "asm-printer"

// Include the auto-generated portion of the assembly writer.
#define PRINT_ALIAS_INSTR
#include "EraVMGenAsmWriter.inc"

void EraVMInstPrinter::printInst(const MCInst *MI, uint64_t Address,
                                 StringRef Annot, const MCSubtargetInfo &STI,
                                 raw_ostream &O) {
  unsigned Opcode = MI->getOpcode();

  // Print some default versions here and there
  if (Opcode == EraVM::NEAR_CALL_default_unwind) {
    const MCOperand &Reg = MI->getOperand(0);

    O << "\tnear_call";
    printCCOperand(MI, 2, O);
    O << '\t';
    if (Reg.getReg() != EraVM::R0) {
      printOperand(MI, 0, O);
      O << ",\t";
    }
    printOperand(MI, 1, O);
    O << ",\t@DEFAULT_UNWIND_DEST";

    printAnnotation(O, Annot);
    return;
  }

  // TODO Remove after switching to new asm syntax
  if (Opcode == EraVM::RETl || Opcode == EraVM::REVERTl) {
    if (Opcode == EraVM::RETl)
      O << "\tret.ok.to_label";
    else
      O << "\tret.revert.to_label";
    printCCOperand(MI, 1, O);
    O << "\tr1,\t";
    printOperand(MI, 0, O);
    printAnnotation(O, Annot);
    return;
  }

  if (!printAliasInstr(MI, Address, O))
    printInstruction(MI, Address, O);
  printAnnotation(O, Annot);
}

void EraVMInstPrinter::printPCRelImmOperand(const MCInst *MI, unsigned OpNo,
                                            raw_ostream &O) {
  llvm_unreachable("Not implemented yet!");
}

void EraVMInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
                                    raw_ostream &O, const char *Modifier) {
  assert((Modifier == nullptr || Modifier[0] == 0) && "No modifiers supported");
  const MCOperand &Op = MI->getOperand(OpNo);
  if (Op.isReg()) {
    O << getRegisterName(Op.getReg());
  } else if (Op.isImm()) {
    O << Op.getImm();
  } else {
    assert(Op.isExpr() && "expected expression");
    Op.getExpr()->print(O, &MAI);
  }
}

void EraVMInstPrinter::printCCOperand(const MCInst *MI, unsigned OpNo,
                                      raw_ostream &O) {
  unsigned CC = MI->getOperand(OpNo).getImm();

  switch (CC) {
  default:
    llvm_unreachable("Unsupported CC code");
  case EraVMCC::COND_E:
    O << ".eq";
    break;
  case EraVMCC::COND_LT:
    O << ".lt";
    break;
  case EraVMCC::COND_GT:
    O << ".gt";
    break;
  case EraVMCC::COND_NE:
    O << ".ne";
    break;
  case EraVMCC::COND_GE:
    O << ".ge";
    break;
  case EraVMCC::COND_LE:
    O << ".le";
    break;
  case EraVMCC::COND_GTOrLT:
    O << ".gtlt";
    break;
  case EraVMCC::COND_NONE:
    break;
  }
}

void EraVMInstPrinter::printMemOperand(const MCInst *MI, unsigned OpNo,
                                       raw_ostream &O) {
  const MCOperand &Base = MI->getOperand(OpNo);
  const MCOperand &Disp = MI->getOperand(OpNo + 1);

  // print constant pool memory
  if (Base.isExpr()) {
    Base.getExpr()->print(O, &MAI);
    O << "[0]";
    return;
  }

  if (Base.isReg() && Disp.isImm()) {
    if (Disp.getImm() == 0)
      O << "code[" << getRegisterName(Base.getReg()) << "]";
    else
      O << "code[" << getRegisterName(Base.getReg()) << "+" << Disp.getImm()
        << "]";
    return;
  }

  // Print displacement first
  if (Disp.isExpr()) {
    const auto *expr = Disp.getExpr();
    // handle the case where symbol has an offset
    if (const auto *binExpr = dyn_cast<MCBinaryExpr>(expr)) {
      assert(binExpr->getOpcode() == MCBinaryExpr::Add &&
             "Unexpected binary expression type, check EraVMMCInstLower "
             "for reference.");
      const auto *sym = cast<MCSymbolRefExpr>(binExpr->getLHS());
      const auto *offset = cast<MCConstantExpr>(binExpr->getRHS());
      // print symbol
      O << '@' << sym->getSymbol().getName() << "[";
      // if there is a reg, print it before offset
      if (Base.isReg())
        O << getRegisterName(Base.getReg()) << "+";
      // finally, print offset
      O << offset->getValue() << "]";
    } else if (const auto *symExpr = dyn_cast<MCSymbolRefExpr>(expr)) {
      // handle the case where symbol has no imm offset but could have a reg
      // index
      if (Base.isReg())
        O << '@' << symExpr->getSymbol().getName() << "["
          << getRegisterName(Base.getReg()) << "]";
      else
        O << '@' << symExpr->getSymbol().getName() << "[0]";
    }
    return;
  }

  assert(Disp.isImm() && "Expected immediate in displacement field");
  O << Disp.getImm();
}

template <bool IsInput>
void EraVMInstPrinter::printStackOperand(const MCInst *MI, unsigned OpNo,
                                         raw_ostream &O) {
  const MCOperand &Base1 = MI->getOperand(OpNo);
  const MCOperand &Base2 = MI->getOperand(OpNo + 1);
  const MCOperand &Disp = MI->getOperand(OpNo + 2);

  // FIXME
  bool ExprPermitted = !Base1.isReg();
  if (Base1.isReg()) {
    switch (Base1.getReg()) {
    case EraVM::SP:
      O << "stack-[";
      break;
    case EraVM::R0:
      O << (IsInput ? "stack-=[" : "stack+=[");
      break;
    default:
      llvm_unreachable("unexpected register operand");
    }
  } else {
    O << "stack[";
  }

  if (Base2.isReg()) {
    if (!ExprPermitted) {
      // stack-[disp + reg];
      // FIXME Check if any machine pass actually emits Disp < 0,
      //       as it was asserted before.
      assert(Disp.isImm() && Disp.getImm() >= 0); // don't support expr yet
      O << Disp.getImm() << " + " << getRegisterName(Base2.getReg());
    } else {
      // print absolute address in format stack[disp + reg]:
      if (Disp.isImm()) {
        // skip the sign if disp is 0
        if (Disp.getImm() > 0)
          O << Disp.getImm();
        else if (Disp.getImm() < 0)
          O << " - " << std::abs(Disp.getImm());

        // if disp is 0, don't print the + sign
        if (Disp.getImm() != 0)
          O << " + ";
      } else {
        assert(Disp.isExpr());
        Disp.getExpr()->print(O, &MAI);
        O << " + ";
      }
      O << getRegisterName(Base2.getReg());
    }
  } else {
    // Print displacement first
    if (Disp.isExpr())
      Disp.getExpr()->print(O, &MAI);
    else {
      assert(Disp.isImm() && "Expected immediate in displacement field");
      O << std::abs(Disp.getImm());
    }
  }
  O << "]";
}
