// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DelayReg_8(
  input        clock,
  input        reset,
  input  [7:0] i_value_0,
  input  [7:0] i_value_1,
  input  [7:0] i_value_2,
  input  [7:0] i_value_3,
  input  [7:0] i_value_4,
  input  [7:0] i_value_5,
  input  [7:0] i_value_6,
  input  [7:0] i_value_7,
  input  [7:0] i_value_8,
  input  [7:0] i_value_9,
  input  [7:0] i_value_10,
  input  [7:0] i_value_11,
  input  [7:0] i_value_12,
  input  [7:0] i_value_13,
  input  [7:0] i_value_14,
  input  [7:0] i_value_15,
  input  [7:0] i_value_16,
  input  [7:0] i_value_17,
  input  [7:0] i_value_18,
  input  [7:0] i_value_19,
  input  [7:0] i_value_20,
  input  [7:0] i_value_21,
  input  [7:0] i_value_22,
  input  [7:0] i_value_23,
  input  [7:0] i_value_24,
  input  [7:0] i_value_25,
  input  [7:0] i_value_26,
  input  [7:0] i_value_27,
  input  [7:0] i_value_28,
  input  [7:0] i_value_29,
  input  [7:0] i_value_30,
  input  [7:0] i_value_31,
  input  [7:0] i_coreid,
  output [7:0] o_value_0,
  output [7:0] o_value_1,
  output [7:0] o_value_2,
  output [7:0] o_value_3,
  output [7:0] o_value_4,
  output [7:0] o_value_5,
  output [7:0] o_value_6,
  output [7:0] o_value_7,
  output [7:0] o_value_8,
  output [7:0] o_value_9,
  output [7:0] o_value_10,
  output [7:0] o_value_11,
  output [7:0] o_value_12,
  output [7:0] o_value_13,
  output [7:0] o_value_14,
  output [7:0] o_value_15,
  output [7:0] o_value_16,
  output [7:0] o_value_17,
  output [7:0] o_value_18,
  output [7:0] o_value_19,
  output [7:0] o_value_20,
  output [7:0] o_value_21,
  output [7:0] o_value_22,
  output [7:0] o_value_23,
  output [7:0] o_value_24,
  output [7:0] o_value_25,
  output [7:0] o_value_26,
  output [7:0] o_value_27,
  output [7:0] o_value_28,
  output [7:0] o_value_29,
  output [7:0] o_value_30,
  output [7:0] o_value_31,
  output [7:0] o_coreid,
  input        enable
);

  reg [7:0] r_1_value_0;
  reg [7:0] r_1_value_1;
  reg [7:0] r_1_value_2;
  reg [7:0] r_1_value_3;
  reg [7:0] r_1_value_4;
  reg [7:0] r_1_value_5;
  reg [7:0] r_1_value_6;
  reg [7:0] r_1_value_7;
  reg [7:0] r_1_value_8;
  reg [7:0] r_1_value_9;
  reg [7:0] r_1_value_10;
  reg [7:0] r_1_value_11;
  reg [7:0] r_1_value_12;
  reg [7:0] r_1_value_13;
  reg [7:0] r_1_value_14;
  reg [7:0] r_1_value_15;
  reg [7:0] r_1_value_16;
  reg [7:0] r_1_value_17;
  reg [7:0] r_1_value_18;
  reg [7:0] r_1_value_19;
  reg [7:0] r_1_value_20;
  reg [7:0] r_1_value_21;
  reg [7:0] r_1_value_22;
  reg [7:0] r_1_value_23;
  reg [7:0] r_1_value_24;
  reg [7:0] r_1_value_25;
  reg [7:0] r_1_value_26;
  reg [7:0] r_1_value_27;
  reg [7:0] r_1_value_28;
  reg [7:0] r_1_value_29;
  reg [7:0] r_1_value_30;
  reg [7:0] r_1_value_31;
  reg [7:0] r_1_coreid;
  reg [7:0] r_2_value_0;
  reg [7:0] r_2_value_1;
  reg [7:0] r_2_value_2;
  reg [7:0] r_2_value_3;
  reg [7:0] r_2_value_4;
  reg [7:0] r_2_value_5;
  reg [7:0] r_2_value_6;
  reg [7:0] r_2_value_7;
  reg [7:0] r_2_value_8;
  reg [7:0] r_2_value_9;
  reg [7:0] r_2_value_10;
  reg [7:0] r_2_value_11;
  reg [7:0] r_2_value_12;
  reg [7:0] r_2_value_13;
  reg [7:0] r_2_value_14;
  reg [7:0] r_2_value_15;
  reg [7:0] r_2_value_16;
  reg [7:0] r_2_value_17;
  reg [7:0] r_2_value_18;
  reg [7:0] r_2_value_19;
  reg [7:0] r_2_value_20;
  reg [7:0] r_2_value_21;
  reg [7:0] r_2_value_22;
  reg [7:0] r_2_value_23;
  reg [7:0] r_2_value_24;
  reg [7:0] r_2_value_25;
  reg [7:0] r_2_value_26;
  reg [7:0] r_2_value_27;
  reg [7:0] r_2_value_28;
  reg [7:0] r_2_value_29;
  reg [7:0] r_2_value_30;
  reg [7:0] r_2_value_31;
  reg [7:0] r_2_coreid;
  always @(posedge clock) begin
    if (reset) begin
      r_1_value_0 <= 8'h0;
      r_1_value_1 <= 8'h0;
      r_1_value_2 <= 8'h0;
      r_1_value_3 <= 8'h0;
      r_1_value_4 <= 8'h0;
      r_1_value_5 <= 8'h0;
      r_1_value_6 <= 8'h0;
      r_1_value_7 <= 8'h0;
      r_1_value_8 <= 8'h0;
      r_1_value_9 <= 8'h0;
      r_1_value_10 <= 8'h0;
      r_1_value_11 <= 8'h0;
      r_1_value_12 <= 8'h0;
      r_1_value_13 <= 8'h0;
      r_1_value_14 <= 8'h0;
      r_1_value_15 <= 8'h0;
      r_1_value_16 <= 8'h0;
      r_1_value_17 <= 8'h0;
      r_1_value_18 <= 8'h0;
      r_1_value_19 <= 8'h0;
      r_1_value_20 <= 8'h0;
      r_1_value_21 <= 8'h0;
      r_1_value_22 <= 8'h0;
      r_1_value_23 <= 8'h0;
      r_1_value_24 <= 8'h0;
      r_1_value_25 <= 8'h0;
      r_1_value_26 <= 8'h0;
      r_1_value_27 <= 8'h0;
      r_1_value_28 <= 8'h0;
      r_1_value_29 <= 8'h0;
      r_1_value_30 <= 8'h0;
      r_1_value_31 <= 8'h0;
      r_1_coreid <= 8'h0;
      r_2_value_0 <= 8'h0;
      r_2_value_1 <= 8'h0;
      r_2_value_2 <= 8'h0;
      r_2_value_3 <= 8'h0;
      r_2_value_4 <= 8'h0;
      r_2_value_5 <= 8'h0;
      r_2_value_6 <= 8'h0;
      r_2_value_7 <= 8'h0;
      r_2_value_8 <= 8'h0;
      r_2_value_9 <= 8'h0;
      r_2_value_10 <= 8'h0;
      r_2_value_11 <= 8'h0;
      r_2_value_12 <= 8'h0;
      r_2_value_13 <= 8'h0;
      r_2_value_14 <= 8'h0;
      r_2_value_15 <= 8'h0;
      r_2_value_16 <= 8'h0;
      r_2_value_17 <= 8'h0;
      r_2_value_18 <= 8'h0;
      r_2_value_19 <= 8'h0;
      r_2_value_20 <= 8'h0;
      r_2_value_21 <= 8'h0;
      r_2_value_22 <= 8'h0;
      r_2_value_23 <= 8'h0;
      r_2_value_24 <= 8'h0;
      r_2_value_25 <= 8'h0;
      r_2_value_26 <= 8'h0;
      r_2_value_27 <= 8'h0;
      r_2_value_28 <= 8'h0;
      r_2_value_29 <= 8'h0;
      r_2_value_30 <= 8'h0;
      r_2_value_31 <= 8'h0;
      r_2_coreid <= 8'h0;
    end
    else if (enable) begin
      r_1_value_0 <= i_value_0;
      r_1_value_1 <= i_value_1;
      r_1_value_2 <= i_value_2;
      r_1_value_3 <= i_value_3;
      r_1_value_4 <= i_value_4;
      r_1_value_5 <= i_value_5;
      r_1_value_6 <= i_value_6;
      r_1_value_7 <= i_value_7;
      r_1_value_8 <= i_value_8;
      r_1_value_9 <= i_value_9;
      r_1_value_10 <= i_value_10;
      r_1_value_11 <= i_value_11;
      r_1_value_12 <= i_value_12;
      r_1_value_13 <= i_value_13;
      r_1_value_14 <= i_value_14;
      r_1_value_15 <= i_value_15;
      r_1_value_16 <= i_value_16;
      r_1_value_17 <= i_value_17;
      r_1_value_18 <= i_value_18;
      r_1_value_19 <= i_value_19;
      r_1_value_20 <= i_value_20;
      r_1_value_21 <= i_value_21;
      r_1_value_22 <= i_value_22;
      r_1_value_23 <= i_value_23;
      r_1_value_24 <= i_value_24;
      r_1_value_25 <= i_value_25;
      r_1_value_26 <= i_value_26;
      r_1_value_27 <= i_value_27;
      r_1_value_28 <= i_value_28;
      r_1_value_29 <= i_value_29;
      r_1_value_30 <= i_value_30;
      r_1_value_31 <= i_value_31;
      r_1_coreid <= i_coreid;
      r_2_value_0 <= r_1_value_0;
      r_2_value_1 <= r_1_value_1;
      r_2_value_2 <= r_1_value_2;
      r_2_value_3 <= r_1_value_3;
      r_2_value_4 <= r_1_value_4;
      r_2_value_5 <= r_1_value_5;
      r_2_value_6 <= r_1_value_6;
      r_2_value_7 <= r_1_value_7;
      r_2_value_8 <= r_1_value_8;
      r_2_value_9 <= r_1_value_9;
      r_2_value_10 <= r_1_value_10;
      r_2_value_11 <= r_1_value_11;
      r_2_value_12 <= r_1_value_12;
      r_2_value_13 <= r_1_value_13;
      r_2_value_14 <= r_1_value_14;
      r_2_value_15 <= r_1_value_15;
      r_2_value_16 <= r_1_value_16;
      r_2_value_17 <= r_1_value_17;
      r_2_value_18 <= r_1_value_18;
      r_2_value_19 <= r_1_value_19;
      r_2_value_20 <= r_1_value_20;
      r_2_value_21 <= r_1_value_21;
      r_2_value_22 <= r_1_value_22;
      r_2_value_23 <= r_1_value_23;
      r_2_value_24 <= r_1_value_24;
      r_2_value_25 <= r_1_value_25;
      r_2_value_26 <= r_1_value_26;
      r_2_value_27 <= r_1_value_27;
      r_2_value_28 <= r_1_value_28;
      r_2_value_29 <= r_1_value_29;
      r_2_value_30 <= r_1_value_30;
      r_2_value_31 <= r_1_value_31;
      r_2_coreid <= r_1_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:16];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        r_1_value_0 = _RANDOM[5'h0][7:0];
        r_1_value_1 = _RANDOM[5'h0][15:8];
        r_1_value_2 = _RANDOM[5'h0][23:16];
        r_1_value_3 = _RANDOM[5'h0][31:24];
        r_1_value_4 = _RANDOM[5'h1][7:0];
        r_1_value_5 = _RANDOM[5'h1][15:8];
        r_1_value_6 = _RANDOM[5'h1][23:16];
        r_1_value_7 = _RANDOM[5'h1][31:24];
        r_1_value_8 = _RANDOM[5'h2][7:0];
        r_1_value_9 = _RANDOM[5'h2][15:8];
        r_1_value_10 = _RANDOM[5'h2][23:16];
        r_1_value_11 = _RANDOM[5'h2][31:24];
        r_1_value_12 = _RANDOM[5'h3][7:0];
        r_1_value_13 = _RANDOM[5'h3][15:8];
        r_1_value_14 = _RANDOM[5'h3][23:16];
        r_1_value_15 = _RANDOM[5'h3][31:24];
        r_1_value_16 = _RANDOM[5'h4][7:0];
        r_1_value_17 = _RANDOM[5'h4][15:8];
        r_1_value_18 = _RANDOM[5'h4][23:16];
        r_1_value_19 = _RANDOM[5'h4][31:24];
        r_1_value_20 = _RANDOM[5'h5][7:0];
        r_1_value_21 = _RANDOM[5'h5][15:8];
        r_1_value_22 = _RANDOM[5'h5][23:16];
        r_1_value_23 = _RANDOM[5'h5][31:24];
        r_1_value_24 = _RANDOM[5'h6][7:0];
        r_1_value_25 = _RANDOM[5'h6][15:8];
        r_1_value_26 = _RANDOM[5'h6][23:16];
        r_1_value_27 = _RANDOM[5'h6][31:24];
        r_1_value_28 = _RANDOM[5'h7][7:0];
        r_1_value_29 = _RANDOM[5'h7][15:8];
        r_1_value_30 = _RANDOM[5'h7][23:16];
        r_1_value_31 = _RANDOM[5'h7][31:24];
        r_1_coreid = _RANDOM[5'h8][7:0];
        r_2_value_0 = _RANDOM[5'h8][15:8];
        r_2_value_1 = _RANDOM[5'h8][23:16];
        r_2_value_2 = _RANDOM[5'h8][31:24];
        r_2_value_3 = _RANDOM[5'h9][7:0];
        r_2_value_4 = _RANDOM[5'h9][15:8];
        r_2_value_5 = _RANDOM[5'h9][23:16];
        r_2_value_6 = _RANDOM[5'h9][31:24];
        r_2_value_7 = _RANDOM[5'hA][7:0];
        r_2_value_8 = _RANDOM[5'hA][15:8];
        r_2_value_9 = _RANDOM[5'hA][23:16];
        r_2_value_10 = _RANDOM[5'hA][31:24];
        r_2_value_11 = _RANDOM[5'hB][7:0];
        r_2_value_12 = _RANDOM[5'hB][15:8];
        r_2_value_13 = _RANDOM[5'hB][23:16];
        r_2_value_14 = _RANDOM[5'hB][31:24];
        r_2_value_15 = _RANDOM[5'hC][7:0];
        r_2_value_16 = _RANDOM[5'hC][15:8];
        r_2_value_17 = _RANDOM[5'hC][23:16];
        r_2_value_18 = _RANDOM[5'hC][31:24];
        r_2_value_19 = _RANDOM[5'hD][7:0];
        r_2_value_20 = _RANDOM[5'hD][15:8];
        r_2_value_21 = _RANDOM[5'hD][23:16];
        r_2_value_22 = _RANDOM[5'hD][31:24];
        r_2_value_23 = _RANDOM[5'hE][7:0];
        r_2_value_24 = _RANDOM[5'hE][15:8];
        r_2_value_25 = _RANDOM[5'hE][23:16];
        r_2_value_26 = _RANDOM[5'hE][31:24];
        r_2_value_27 = _RANDOM[5'hF][7:0];
        r_2_value_28 = _RANDOM[5'hF][15:8];
        r_2_value_29 = _RANDOM[5'hF][23:16];
        r_2_value_30 = _RANDOM[5'hF][31:24];
        r_2_value_31 = _RANDOM[5'h10][7:0];
        r_2_coreid = _RANDOM[5'h10][15:8];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign o_value_0 = r_2_value_0;
  assign o_value_1 = r_2_value_1;
  assign o_value_2 = r_2_value_2;
  assign o_value_3 = r_2_value_3;
  assign o_value_4 = r_2_value_4;
  assign o_value_5 = r_2_value_5;
  assign o_value_6 = r_2_value_6;
  assign o_value_7 = r_2_value_7;
  assign o_value_8 = r_2_value_8;
  assign o_value_9 = r_2_value_9;
  assign o_value_10 = r_2_value_10;
  assign o_value_11 = r_2_value_11;
  assign o_value_12 = r_2_value_12;
  assign o_value_13 = r_2_value_13;
  assign o_value_14 = r_2_value_14;
  assign o_value_15 = r_2_value_15;
  assign o_value_16 = r_2_value_16;
  assign o_value_17 = r_2_value_17;
  assign o_value_18 = r_2_value_18;
  assign o_value_19 = r_2_value_19;
  assign o_value_20 = r_2_value_20;
  assign o_value_21 = r_2_value_21;
  assign o_value_22 = r_2_value_22;
  assign o_value_23 = r_2_value_23;
  assign o_value_24 = r_2_value_24;
  assign o_value_25 = r_2_value_25;
  assign o_value_26 = r_2_value_26;
  assign o_value_27 = r_2_value_27;
  assign o_value_28 = r_2_value_28;
  assign o_value_29 = r_2_value_29;
  assign o_value_30 = r_2_value_30;
  assign o_value_31 = r_2_value_31;
  assign o_coreid = r_2_coreid;
endmodule

