#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 29 13:26:26 2024
# Process ID: 10904
# Current directory: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_myip_mix_imix_0_0_synth_1
# Command line: vivado.exe -log design_1_myip_mix_imix_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_mix_imix_0_0.tcl
# Log file: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_myip_mix_imix_0_0_synth_1/design_1_myip_mix_imix_0_0.vds
# Journal file: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_myip_mix_imix_0_0_synth_1\vivado.jou
# Running On: Srinath, OS: Windows, CPU Frequency: 2100 MHz, CPU Physical cores: 8, Host memory: 14939 MB
#-----------------------------------------------------------
source design_1_myip_mix_imix_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 383.074 ; gain = 69.547
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/srina/Desktop/AES/Srinath_AES/HW/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_myip_mix_imix_0_0
Command: synth_design -top design_1_myip_mix_imix_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12852
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.984 ; gain = 407.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_mix_imix_0_0' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_myip_mix_imix_0_0/synth/design_1_myip_mix_imix_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'myip_mix_imix_v1_0' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_mix_imix_v1_0_S00_AXI' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'sys_mix_imix' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_mul_main' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:66]
INFO: [Synth 8-6157] synthesizing module 'sys' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:99]
INFO: [Synth 8-6157] synthesizing module 'MAC_block' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:141]
INFO: [Synth 8-6157] synthesizing module 'gmul_sri_new' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:230]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:278]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:278]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1__parameterized0' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:278]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1__parameterized0' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:278]
INFO: [Synth 8-6155] done synthesizing module 'gmul_sri_new' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:230]
INFO: [Synth 8-6155] done synthesizing module 'MAC_block' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:141]
INFO: [Synth 8-6155] done synthesizing module 'sys' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:99]
INFO: [Synth 8-6157] synthesizing module 'reg_for_sys_mul' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:168]
INFO: [Synth 8-6155] done synthesizing module 'reg_for_sys_mul' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:168]
INFO: [Synth 8-6157] synthesizing module 'ctrl_4_sys_mul' [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:194]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_4_sys_mul' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:194]
INFO: [Synth 8-6155] done synthesizing module 'sys_mul_main' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:66]
INFO: [Synth 8-6155] done synthesizing module 'sys_mix_imix' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/src/main.v:23]
INFO: [Synth 8-6155] done synthesizing module 'myip_mix_imix_v1_0_S00_AXI' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_mix_imix_v1_0' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_mix_imix_0_0' (0#1) [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_myip_mix_imix_0_0/synth/design_1_myip_mix_imix_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:238]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:241]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v:242]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_mix_imix_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_mix_imix_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_mix_imix_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_mix_imix_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_mix_imix_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_mix_imix_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1334.000 ; gain = 506.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1334.000 ; gain = 506.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1334.000 ; gain = 506.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1334.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1390.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1390.340 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 96    
	   2 Input      8 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 64    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  124 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	  12 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    3 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_myip_mix_imix_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_myip_mix_imix_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_myip_mix_imix_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_myip_mix_imix_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_myip_mix_imix_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_myip_mix_imix_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:45 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:02:06 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:07 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1390.340 ; gain = 562.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:02:22 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:02:22 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    12|
|3     |LUT2   |   146|
|4     |LUT3   |    11|
|5     |LUT4   |    96|
|6     |LUT5   |   170|
|7     |LUT6   |   395|
|8     |MUXF7  |    43|
|9     |FDRE   |   853|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1398.621 ; gain = 570.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:02:14 . Memory (MB): peak = 1398.621 ; gain = 514.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:02:23 . Memory (MB): peak = 1398.621 ; gain = 570.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1410.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f3703b7a
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1418.277 ; gain = 995.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_myip_mix_imix_0_0_synth_1/design_1_myip_mix_imix_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_mix_imix_0_0, cache-ID = e5a6dffe9efb722f
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_myip_mix_imix_0_0_synth_1/design_1_myip_mix_imix_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_mix_imix_0_0_utilization_synth.rpt -pb design_1_myip_mix_imix_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 13:30:19 2024...
