// Seed: 3503415723
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri0 id_11
);
  assign id_1 = 1'b0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wire id_10,
    input wire id_11,
    input tri1 id_12,
    input wire id_13,
    output uwire id_14
);
  wire id_16;
  always id_0 <= id_5 - -1 && (1);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_1,
      id_3,
      id_11,
      id_12,
      id_12,
      id_14,
      id_12,
      id_8
  );
endmodule
