

================================================================
== Vivado HLS Report for 'cnn_pool_d4x4_p2x2'
================================================================
* Date:           Wed Apr 07 17:39:38 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d4x4_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |   19|   19|         5|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1451|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    473|
|Register         |        -|      -|    1140|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1214|   2093|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |cnn_pool_d4x4_p2x2_CTRL_s_axi_U  |cnn_pool_d4x4_p2x2_CTRL_s_axi  |        0|      0|  74|  104|
    |cnn_pool_d4x4_p2xbkb_U0          |cnn_pool_d4x4_p2xbkb           |        0|      0|   0|   32|
    |cnn_pool_d4x4_p2xbkb_U1          |cnn_pool_d4x4_p2xbkb           |        0|      0|   0|   32|
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |Total                            |                               |        0|      0|  74|  168|
    +---------------------------------+-------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_fu_978_p2                   |     +    |      0|  0|  16|          32|          32|
    |indvar_flatten_next7_fu_828_p2       |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_632_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_853_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp6_fu_966_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_972_p2                       |     +    |      0|  0|  32|          32|          32|
    |writeCount_fu_1227_p2                |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_513_p2                        |     +    |      0|  0|   3|           1|           3|
    |x_2_fu_539_p2                        |     +    |      0|  0|   3|           3|           1|
    |x_3_fu_690_p2                        |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_1218_p2                       |     +    |      0|  0|   3|           3|           1|
    |y9_fu_652_p2                         |     +    |      0|  0|   2|           1|           2|
    |y_s_fu_910_p2                        |     +    |      0|  0|   3|           1|           3|
    |tmp_1_i_i_fu_992_p2                  |     -    |      0|  0|  32|           1|          32|
    |tmp_4_i_i_fu_1248_p2                 |     -    |      0|  0|  21|           1|          21|
    |ap_condition_1080                    |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp12_fu_765_p2                  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_727_p2                   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_746_p2                   |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_721_p2                       |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_932_p2                      |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_716_p2                        |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_676_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond1_mid1_fu_670_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_507_p2                       |   icmp   |      0|  0|   2|           2|           3|
    |exitcond1_fu_497_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_896_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_533_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_flatten8_fu_822_p2          |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten_fu_626_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_638_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |icmp_fu_847_p2                       |   icmp   |      0|  0|  10|          28|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp11_fu_760_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp13_fu_1064_p2                 |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp14_fu_1070_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp15_fu_1076_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp3_fu_741_p2                   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp5_fu_701_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp6_fu_706_p2                   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp7_fu_554_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_711_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp9_fu_559_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_549_p2                    |   icmp   |      0|  0|   2|           2|           3|
    |tmp_4_0_1_i_fu_938_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_1_i_fu_1233_p2               |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_i_fu_952_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_last_V_fu_1273_p2                |   icmp   |      0|  0|  11|          32|           3|
    |ap_condition_1749                    |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_1082_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_564_p2                    |    or    |      0|  0|   1|           1|           1|
    |cond1_mid2_fu_682_p3                 |  select  |      0|  0|   1|           1|           1|
    |lineBuffer_0_3_13_fu_1128_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_14_fu_1136_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_1_fu_519_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_4_fu_526_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_6_fu_1096_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_7_fu_1112_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_9_fu_1120_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_10_fu_1170_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_11_fu_1186_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_18_fu_1194_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_19_fu_1202_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_20_fu_1210_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_2_fu_578_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_4_fu_594_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_6_fu_602_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_7_fu_610_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_9_fu_618_p3           |  select  |      0|  0|  32|           1|          32|
    |maxValue_0_1_maxVal_fu_944_p3        |  select  |      0|  0|  32|           1|          32|
    |maxValue_17_0_maxVal_fu_958_p3       |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_1178_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_586_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_1088_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_1104_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_1162_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_570_p3                     |  select  |      0|  0|  32|           1|          32|
    |result_1_fu_1254_p3                  |  select  |      0|  0|  21|           1|          21|
    |result_fu_1018_p3                    |  select  |      0|  0|  20|           1|          20|
    |sel_SEBB_i_fu_1238_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp10_fu_752_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp2_fu_733_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_3_mid2_v_fu_658_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_data_V_fu_1265_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_787_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_3_fu_795_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_802_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_771_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_779_p3                 |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_644_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_902_p3              |  select  |      0|  0|   3|           1|           1|
    |y_assign_cast_mid2_v_fu_916_p3       |  select  |      0|  0|   3|           1|           3|
    |sel_tmp13_mid2_fu_696_p2             |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|1451|         447|        1472|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter4        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_377        |   5|          2|    5|         10|
    |indvar_flatten_reg_320         |   3|          2|    3|          6|
    |lineBuffer_0_2_s_reg_449       |  32|          2|   32|         64|
    |lineBuffer_0_3_3_reg_439       |  32|          2|   32|         64|
    |lineBuffer_1_2_3_reg_409       |  32|          2|   32|         64|
    |lineBuffer_1_3_17_reg_419      |  32|          2|   32|         64|
    |lineBuffer_1_3_1_reg_429       |  32|          2|   32|         64|
    |lineBuffer_1_3_3_reg_399       |  32|          2|   32|         64|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_164             |  32|          2|   32|         64|
    |window_1_0_phi_fu_473_p4       |  32|          2|   32|         64|
    |window_1_0_reg_470             |  32|          2|   32|         64|
    |window_1_1_reg_459             |  32|          2|   32|         64|
    |writeCount_1_fu_160            |  32|          2|   32|         64|
    |x1_reg_309                     |   3|          2|    3|          6|
    |x4_reg_366                     |   2|          2|    2|          4|
    |x_assign_reg_482               |   3|          2|    3|          6|
    |x_reg_250                      |   3|          2|    3|          6|
    |y3_phi_fu_335_p4               |   2|          2|    2|          4|
    |y3_reg_331                     |   2|          2|    2|          4|
    |y_assign_phi_fu_392_p4         |   3|          2|    3|          6|
    |y_assign_reg_388               |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 473|         95|  470|        966|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter3_tmp_5_reg_1480  |   1|   0|    1|          0|
    |cond1_mid2_reg_1380                       |   1|   0|    1|          0|
    |cond_reg_1294                             |   1|   0|    1|          0|
    |ctrl_read_reg_1285                        |  32|   0|   32|          0|
    |exitcond1_reg_1290                        |   1|   0|    1|          0|
    |exitcond4_reg_1315                        |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1462                |   1|   0|    1|          0|
    |exitcond_flatten_reg_1351                 |   1|   0|    1|          0|
    |icmp_reg_1471                             |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A             |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B             |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                 |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                 |   2|   0|    2|          0|
    |indvar_flatten6_reg_377                   |   5|   0|    5|          0|
    |indvar_flatten_reg_320                    |   3|   0|    3|          0|
    |lineBuffer_0_2_reg_238                    |  32|   0|   32|          0|
    |lineBuffer_0_2_s_reg_449                  |  32|   0|   32|          0|
    |lineBuffer_0_3_15_reg_1500                |  32|   0|   32|          0|
    |lineBuffer_0_3_3_reg_439                  |  32|   0|   32|          0|
    |lineBuffer_0_3_5_fu_152                   |  32|   0|   32|          0|
    |lineBuffer_0_3_8_fu_156                   |  32|   0|   32|          0|
    |lineBuffer_0_3_reg_226                    |  32|   0|   32|          0|
    |lineBuffer_1_2_3_reg_409                  |  32|   0|   32|          0|
    |lineBuffer_1_2_reg_273                    |  32|   0|   32|          0|
    |lineBuffer_1_3_17_reg_419                 |  32|   0|   32|          0|
    |lineBuffer_1_3_1_reg_429                  |  32|   0|   32|          0|
    |lineBuffer_1_3_3_reg_399                  |  32|   0|   32|          0|
    |lineBuffer_1_3_5_reg_285                  |  32|   0|   32|          0|
    |lineBuffer_1_3_8_reg_297                  |  32|   0|   32|          0|
    |lineBuffer_1_3_reg_261                    |  32|   0|   32|          0|
    |maxValue_17_0_maxVal_reg_1484             |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A            |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B            |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr               |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                 |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                  |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A            |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B            |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr               |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                |   2|   0|    2|          0|
    |readCount_1_fu_164                        |  32|   0|   32|          0|
    |result_reg_1495                           |  20|   0|   20|          0|
    |tmp_10_reg_1457                           |   1|   0|    1|          0|
    |tmp_11_reg_1374                           |   1|   0|    1|          0|
    |tmp_14_reg_1490                           |   1|   0|    1|          0|
    |tmp_3_mid2_v_reg_1369                     |   2|   0|    2|          0|
    |tmp_5_reg_1480                            |   1|   0|    1|          0|
    |tmp_9_reg_1324                            |   2|   0|    2|          0|
    |window_0_0_fu_140                         |  32|   0|   32|          0|
    |window_0_0_read_as_fu_136                 |  32|   0|   32|          0|
    |window_0_1_fu_144                         |  32|   0|   32|          0|
    |window_1_0_read_as_fu_148                 |  32|   0|   32|          0|
    |window_1_0_reg_470                        |  32|   0|   32|          0|
    |window_1_1_1_reg_354                      |  32|   0|   32|          0|
    |window_1_1_reg_459                        |  32|   0|   32|          0|
    |window_1_2_1_reg_342                      |  32|   0|   32|          0|
    |window_2_2_2_fu_168                       |  32|   0|   32|          0|
    |writeCount_1_fu_160                       |  32|   0|   32|          0|
    |x1_reg_309                                |   3|   0|    3|          0|
    |x4_mid2_reg_1360                          |   2|   0|    2|          0|
    |x4_reg_366                                |   2|   0|    2|          0|
    |x_assign_reg_482                          |   3|   0|    3|          0|
    |x_reg_250                                 |   3|   0|    3|          0|
    |y3_reg_331                                |   2|   0|    2|          0|
    |y_assign_cast_mid2_v_reg_1475             |   3|   0|    3|          0|
    |y_assign_reg_388                          |   3|   0|    3|          0|
    |exitcond_flatten8_reg_1462                |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1140|   1| 1141|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |        CTRL        |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_pool_d4x4_p2x2 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_pool_d4x4_p2x2 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_pool_d4x4_p2x2 | return value |
|inStream_TDATA      |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY     | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID        |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA     | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID    | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY    |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST     | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP     | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB     | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER     | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST     | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID       | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 5, States = { 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond_flatten8)
	14  / (!exitcond_flatten8)
14 --> 
	15  / true
15 --> 
	11  / true
16 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_17 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !65

ST_1: StgValue_18 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !69

ST_1: StgValue_19 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !73

ST_1: StgValue_20 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !77

ST_1: StgValue_21 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !81

ST_1: StgValue_22 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !85

ST_1: StgValue_23 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !89

ST_1: StgValue_24 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !93

ST_1: StgValue_25 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !97

ST_1: StgValue_26 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !101

ST_1: StgValue_27 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !105

ST_1: StgValue_28 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !109

ST_1: StgValue_29 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !113

ST_1: StgValue_30 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !117

ST_1: StgValue_31 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !121

ST_1: StgValue_32 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @cnn_pool_d4x4_p2x2_s) nounwind

ST_1: ctrl_read (32)  [1/1] 1.00ns
:16  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: StgValue_34 (33)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:90
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_35 (34)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:91
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_36 (35)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:92
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_37 (36)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:93
:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_38 (37)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
:21  br label %1


 <State 2>: 2.99ns
ST_2: lineBuffer_0_3 (39)  [1/1] 0.00ns
:0  %lineBuffer_0_3 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_1, %_ifconv ]

ST_2: lineBuffer_0_2 (40)  [1/1] 0.00ns
:1  %lineBuffer_0_2 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_4, %_ifconv ]

ST_2: x (41)  [1/1] 0.00ns
:2  %x = phi i3 [ 2, %0 ], [ %x_1, %_ifconv ]

ST_2: exitcond1 (42)  [1/1] 1.62ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
:3  %exitcond1 = icmp eq i3 %x, -4

ST_2: StgValue_43 (43)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
:4  br i1 %exitcond1, label %.preheader86.0.preheader, label %_ifconv

ST_2: empty_5 (48)  [2/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:105
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_7 (50)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
_ifconv:5  %tmp_7 = trunc i3 %x to i2

ST_2: cond (51)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:106
_ifconv:6  %cond = icmp eq i2 %tmp_7, -2

ST_2: x_1 (55)  [1/1] 0.80ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
_ifconv:10  %x_1 = add i3 1, %x


 <State 3>: 1.37ns
ST_3: empty (45)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp_1 (46)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
_ifconv:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_50 (47)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:104
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (48)  [1/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:105
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V_2 (49)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:105
_ifconv:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_3_1 (52)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:106
_ifconv:7  %lineBuffer_0_3_1 = select i1 %cond, i32 %lineBuffer_0_3, i32 %tmp_data_V_2

ST_3: lineBuffer_0_3_4 (53)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:106
_ifconv:8  %lineBuffer_0_3_4 = select i1 %cond, i32 %tmp_data_V_2, i32 %lineBuffer_0_2

ST_3: empty_6 (54)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:107
_ifconv:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)

ST_3: StgValue_56 (56)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:103
_ifconv:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_57 (58)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 2.99ns
ST_5: lineBuffer_1_3 (60)  [1/1] 0.00ns
.preheader86.0:0  %lineBuffer_1_3 = phi i32 [ %lineBuffer_1_3_2, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_2 (61)  [1/1] 0.00ns
.preheader86.0:1  %lineBuffer_1_2 = phi i32 [ %lineBuffer_1_3_4, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_5 (62)  [1/1] 0.00ns
.preheader86.0:2  %lineBuffer_1_3_5 = phi i32 [ %lineBuffer_1_3_7, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_8 (63)  [1/1] 0.00ns
.preheader86.0:3  %lineBuffer_1_3_8 = phi i32 [ %lineBuffer_1_3_9, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: x1 (64)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
.preheader86.0:4  %x1 = phi i3 [ %x_2, %_ifconv5 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (65)  [1/1] 1.62ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
.preheader86.0:5  %exitcond4 = icmp eq i3 %x1, -4

ST_5: x_2 (66)  [1/1] 0.80ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
.preheader86.0:6  %x_2 = add i3 %x1, 1

ST_5: StgValue_65 (67)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
.preheader86.0:7  br i1 %exitcond4, label %.preheader84.preheader, label %_ifconv5

ST_5: empty_8 (72)  [2/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:113
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_5: tmp_9 (74)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:5  %tmp_9 = trunc i3 %x1 to i2


 <State 6>: 4.10ns
ST_6: empty_7 (69)  [1/1] 0.00ns
_ifconv5:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_2 (70)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_70 (71)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:112
_ifconv5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (72)  [1/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:113
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_3 (73)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:113
_ifconv5:4  %tmp_data_V_3 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: sel_tmp (75)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:6  %sel_tmp = icmp eq i2 %tmp_9, -2

ST_6: sel_tmp7 (76)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:7  %sel_tmp7 = icmp eq i2 %tmp_9, 1

ST_6: sel_tmp9 (77)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:8  %sel_tmp9 = icmp eq i2 %tmp_9, 0

ST_6: or_cond (78)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:9  %or_cond = or i1 %sel_tmp9, %sel_tmp7

ST_6: newSel (79)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111 (grouped into LUT with out node lineBuffer_1_3_2)
_ifconv5:10  %newSel = select i1 %sel_tmp, i32 %lineBuffer_1_3, i32 %tmp_data_V_3

ST_6: lineBuffer_1_3_2 (80)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111 (out node of the LUT)
_ifconv5:11  %lineBuffer_1_3_2 = select i1 %or_cond, i32 %lineBuffer_1_3, i32 %newSel

ST_6: newSel2 (81)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111 (grouped into LUT with out node lineBuffer_1_3_4)
_ifconv5:12  %newSel2 = select i1 %sel_tmp, i32 %tmp_data_V_3, i32 %lineBuffer_1_2

ST_6: lineBuffer_1_3_4 (82)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111 (out node of the LUT)
_ifconv5:13  %lineBuffer_1_3_4 = select i1 %or_cond, i32 %lineBuffer_1_2, i32 %newSel2

ST_6: lineBuffer_1_3_6 (83)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111 (grouped into LUT with out node lineBuffer_1_3_7)
_ifconv5:14  %lineBuffer_1_3_6 = select i1 %sel_tmp7, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_5

ST_6: lineBuffer_1_3_7 (84)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111 (out node of the LUT)
_ifconv5:15  %lineBuffer_1_3_7 = select i1 %sel_tmp9, i32 %lineBuffer_1_3_5, i32 %lineBuffer_1_3_6

ST_6: lineBuffer_1_3_9 (85)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:16  %lineBuffer_1_3_9 = select i1 %sel_tmp9, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_8

ST_6: empty_9 (86)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:115
_ifconv5:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)

ST_6: StgValue_85 (87)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
_ifconv5:18  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: StgValue_86 (89)  [1/1] 1.57ns
.preheader84.preheader:0  br label %.preheader84


 <State 8>: 3.53ns
ST_8: indvar_flatten (91)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (92)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader84:1  %y3 = phi i2 [ %tmp_3_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_1_2_1 (93)  [1/1] 0.00ns
.preheader84:2  %window_1_2_1 = phi i32 [ %window_2_2_3, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (94)  [1/1] 0.00ns
.preheader84:3  %window_1_1_1 = phi i32 [ %window_2_2_4, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (95)  [1/1] 0.00ns
.preheader84:4  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (96)  [1/1] 1.62ns
.preheader84:5  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (97)  [1/1] 0.80ns
.preheader84:6  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_94 (98)  [1/1] 0.00ns
.preheader84:7  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (101)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:123
.preheader85:1  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (102)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:123
.preheader85:2  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (103)  [1/1] 0.80ns  loc: cnn_pool_d4x4_p2x2/core.cpp:122
.preheader85:3  %y9 = add i2 1, %y3

ST_8: tmp_3_mid2_v (104)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:4  %tmp_3_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_11 (105)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:5  %tmp_11 = trunc i2 %tmp_3_mid2_v to i1

ST_8: cond1_mid1 (106)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:6  %cond1_mid1 = icmp eq i2 %y3, 0

ST_8: cond1 (107)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:7  %cond1 = icmp eq i2 %y3, 1

ST_8: cond1_mid2 (108)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:8  %cond1_mid2 = select i1 %exitcond, i1 %cond1_mid1, i1 %cond1

ST_8: x_3 (130)  [1/1] 0.80ns  loc: cnn_pool_d4x4_p2x2/core.cpp:123
.preheader85:30  %x_3 = add i2 1, %x4_mid2


 <State 9>: 6.84ns
ST_9: empty_10 (100)  [1/1] 0.00ns
.preheader85:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: sel_tmp13_mid2 (109)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:9  %sel_tmp13_mid2 = xor i1 %tmp_11, true

ST_9: tmp_4 (110)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:123
.preheader85:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_107 (111)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:124
.preheader85:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: sel_tmp5 (112)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:12  %sel_tmp5 = icmp ne i2 %x4_mid2, 1

ST_9: sel_tmp6 (113)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:13  %sel_tmp6 = icmp ne i2 %x4_mid2, -2

ST_9: sel_tmp8 (114)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:14  %sel_tmp8 = icmp ne i2 %x4_mid2, -1

ST_9: tmp (115)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node sel_tmp2)
.preheader85:15  %tmp = and i1 %tmp_11, %sel_tmp5

ST_9: tmp1 (116)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node sel_tmp2)
.preheader85:16  %tmp1 = and i1 %sel_tmp6, %sel_tmp8

ST_9: sel_tmp1 (117)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node sel_tmp2)
.preheader85:17  %sel_tmp1 = and i1 %tmp1, %tmp

ST_9: sel_tmp2 (118)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:18  %sel_tmp2 = select i1 %sel_tmp1, i32 %lineBuffer_0_3, i32 %lineBuffer_1_3

ST_9: sel_tmp3 (119)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:19  %sel_tmp3 = icmp eq i2 %x4_mid2, -2

ST_9: sel_tmp4 (120)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node sel_tmp10)
.preheader85:20  %sel_tmp4 = and i1 %sel_tmp3, %sel_tmp13_mid2

ST_9: sel_tmp10 (121)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:21  %sel_tmp10 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_5, i32 %sel_tmp2

ST_9: sel_tmp11 (122)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader85:22  %sel_tmp11 = icmp eq i2 %x4_mid2, 1

ST_9: sel_tmp12 (123)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_1)
.preheader85:23  %sel_tmp12 = and i1 %sel_tmp11, %sel_tmp13_mid2

ST_9: window_2_2_7 (124)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_1)
.preheader85:24  %window_2_2_7 = select i1 %sel_tmp12, i32 %lineBuffer_1_3_8, i32 %sel_tmp10

ST_9: window_2_2 (125)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_3)
.preheader85:25  %window_2_2 = select i1 %sel_tmp11, i32 %window_1_2_1, i32 %sel_tmp10

ST_9: window_2_2_1 (126)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:26  %window_2_2_1 = select i1 %sel_tmp11, i32 %window_2_2_7, i32 %window_1_1_1

ST_9: window_2_2_3 (127)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:27  %window_2_2_3 = select i1 %cond1_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_9: window_2_2_4 (128)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:28  %window_2_2_4 = select i1 %cond1_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_9: empty_11 (129)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:126
.preheader85:29  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_126 (131)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:123
.preheader85:31  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (133)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (134)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (135)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (136)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: lineBuffer_0_3_5 (137)  [1/1] 0.00ns
.preheader83.preheader:4  %lineBuffer_0_3_5 = alloca i32

ST_10: lineBuffer_0_3_8 (138)  [1/1] 0.00ns
.preheader83.preheader:5  %lineBuffer_0_3_8 = alloca i32

ST_10: writeCount_1 (139)  [1/1] 0.00ns
.preheader83.preheader:6  %writeCount_1 = alloca i32

ST_10: readCount_1 (140)  [1/1] 0.00ns
.preheader83.preheader:7  %readCount_1 = alloca i32

ST_10: window_2_2_2 (141)  [1/1] 0.00ns
.preheader83.preheader:8  %window_2_2_2 = alloca i32

ST_10: tmp_10 (142)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:141
.preheader83.preheader:9  %tmp_10 = trunc i32 %ctrl_read to i1

ST_10: StgValue_137 (143)  [1/1] 1.57ns
.preheader83.preheader:10  store i32 6, i32* %readCount_1

ST_10: StgValue_138 (144)  [1/1] 1.57ns
.preheader83.preheader:11  store i32 0, i32* %writeCount_1

ST_10: StgValue_139 (145)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:130
.preheader83.preheader:12  br label %.preheader82


 <State 11>: 5.20ns
ST_11: indvar_flatten6 (147)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i5 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88_ifconv ]

ST_11: exitcond_flatten8 (162)  [1/1] 1.91ns
.preheader82:15  %exitcond_flatten8 = icmp eq i5 %indvar_flatten6, -16

ST_11: indvar_flatten_next7 (163)  [1/1] 1.72ns
.preheader82:16  %indvar_flatten_next7 = add i5 %indvar_flatten6, 1

ST_11: readCount_1_load (209)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:160
._crit_edge_ifconv:2  %readCount_1_load = load i32* %readCount_1

ST_11: tmp_16 (224)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:160
._crit_edge_ifconv:17  %tmp_16 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %readCount_1_load, i32 4, i32 31)

ST_11: icmp (225)  [1/1] 2.46ns  loc: cnn_pool_d4x4_p2x2/core.cpp:160
._crit_edge_ifconv:18  %icmp = icmp slt i28 %tmp_16, 1

ST_11: StgValue_146 (229)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:160
._crit_edge_ifconv:22  br i1 %icmp, label %2, label %._crit_edge88_ifconv

ST_11: empty_12 (231)  [2/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:161
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (233)  [1/1] 2.44ns  loc: cnn_pool_d4x4_p2x2/core.cpp:162
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_149 (235)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:162
:4  store i32 %readCount, i32* %readCount_1


 <State 12>: 0.00ns
ST_12: empty_12 (231)  [1/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:161
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (232)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:161
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_152 (234)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:161
:3  store i32 %tmp_data_V_4, i32* %window_2_2_2

ST_12: StgValue_153 (236)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:163
:5  br label %._crit_edge88_ifconv


 <State 13>: 8.22ns
ST_13: y_assign (148)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:130
.preheader82:1  %y_assign = phi i3 [ 0, %.preheader83.preheader ], [ %y_assign_cast_mid2_v, %._crit_edge88_ifconv ]

ST_13: lineBuffer_1_3_3 (149)  [1/1] 0.00ns
.preheader82:2  %lineBuffer_1_3_3 = phi i32 [ %lineBuffer_1_3, %.preheader83.preheader ], [ %lineBuffer_1_3_10, %._crit_edge88_ifconv ]

ST_13: lineBuffer_1_2_3 (150)  [1/1] 0.00ns
.preheader82:3  %lineBuffer_1_2_3 = phi i32 [ %lineBuffer_1_2, %.preheader83.preheader ], [ %lineBuffer_1_3_11, %._crit_edge88_ifconv ]

ST_13: lineBuffer_1_3_17 (151)  [1/1] 0.00ns
.preheader82:4  %lineBuffer_1_3_17 = phi i32 [ %lineBuffer_1_3_5, %.preheader83.preheader ], [ %lineBuffer_1_3_19, %._crit_edge88_ifconv ]

ST_13: lineBuffer_1_3_1 (152)  [1/1] 0.00ns
.preheader82:5  %lineBuffer_1_3_1 = phi i32 [ %lineBuffer_1_3_8, %.preheader83.preheader ], [ %lineBuffer_1_3_20, %._crit_edge88_ifconv ]

ST_13: lineBuffer_0_3_3 (153)  [1/1] 0.00ns
.preheader82:6  %lineBuffer_0_3_3 = phi i32 [ %lineBuffer_0_3, %.preheader83.preheader ], [ %lineBuffer_0_3_6, %._crit_edge88_ifconv ]

ST_13: lineBuffer_0_2_s (154)  [1/1] 0.00ns
.preheader82:7  %lineBuffer_0_2_s = phi i32 [ %lineBuffer_0_2, %.preheader83.preheader ], [ %lineBuffer_0_3_7, %._crit_edge88_ifconv ]

ST_13: window_1_1 (155)  [1/1] 0.00ns
.preheader82:8  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %lineBuffer_0_3_15, %._crit_edge88_ifconv ]

ST_13: window_1_0 (156)  [1/1] 0.00ns
.preheader82:9  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88_ifconv ]

ST_13: x_assign (157)  [1/1] 0.00ns
.preheader82:10  %x_assign = phi i3 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88_ifconv ]

ST_13: window_0_0_read_as_1 (158)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
.preheader82:11  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_13: window_0_0_load (159)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
.preheader82:12  %window_0_0_load = load i32* %window_0_0

ST_13: window_0_1_load (160)  [1/1] 0.00ns
.preheader82:13  %window_0_1_load = load i32* %window_0_1

ST_13: window_1_0_read_as_1 (161)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
.preheader82:14  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_13: StgValue_168 (164)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:125
.preheader82:17  store i32 %window_1_0, i32* %window_1_0_read_as

ST_13: StgValue_169 (165)  [1/1] 0.00ns
.preheader82:18  store i32 %window_0_1_load, i32* %window_0_0

ST_13: StgValue_170 (166)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
.preheader82:19  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_13: StgValue_171 (167)  [1/1] 0.00ns
.preheader82:20  br i1 %exitcond_flatten8, label %3, label %.preheader83

ST_13: empty_14 (169)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_13: exitcond2 (170)  [1/1] 1.62ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
.preheader83:1  %exitcond2 = icmp eq i3 %x_assign, -4

ST_13: x_assign_mid2 (171)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign

ST_13: y_s (172)  [1/1] 0.80ns  loc: cnn_pool_d4x4_p2x2/core.cpp:130
.preheader83:3  %y_s = add i3 1, %y_assign

ST_13: y_assign_cast_mid2_v (173)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:130
.preheader83:4  %y_assign_cast_mid2_v = select i1 %exitcond2, i3 %y_s, i3 %y_assign

ST_13: tmp_12 (174)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:130
.preheader83:5  %tmp_12 = trunc i3 %y_assign_cast_mid2_v to i1

ST_13: tmp_13 (175)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
.preheader83:6  %tmp_13 = trunc i3 %x_assign_mid2 to i1

ST_13: tmp_8 (176)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
.preheader83:7  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_13: StgValue_180 (177)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:132
.preheader83:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_13: tmp_5 (178)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:47->cnn_pool_d4x4_p2x2/core.cpp:135
.preheader83:9  %tmp_5 = and i1 %tmp_12, %tmp_13

ST_13: StgValue_182 (179)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:47->cnn_pool_d4x4_p2x2/core.cpp:135
.preheader83:10  br i1 %tmp_5, label %_ifconv87, label %._crit_edge_ifconv

ST_13: tmp_4_0_1_i (183)  [1/1] 2.52ns  loc: cnn_pool_d4x4_p2x2/core.cpp:59->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:2  %tmp_4_0_1_i = icmp ugt i32 %window_0_0_load, %window_0_0_read_as_1

ST_13: maxValue_0_1_maxVal (184)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:59->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:3  %maxValue_0_1_maxVal = select i1 %tmp_4_0_1_i, i32 %window_0_0_load, i32 %window_0_0_read_as_1

ST_13: tmp_4_1_i (185)  [1/1] 2.52ns  loc: cnn_pool_d4x4_p2x2/core.cpp:59->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:4  %tmp_4_1_i = icmp ult i32 %maxValue_0_1_maxVal, %window_1_0_read_as_1

ST_13: maxValue_17_0_maxVal (186)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:59->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:5  %maxValue_17_0_maxVal = select i1 %tmp_4_1_i, i32 %window_1_0_read_as_1, i32 %maxValue_0_1_maxVal

ST_13: tmp6 (189)  [1/1] 1.97ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:8  %tmp6 = add i32 %window_0_0_read_as_1, %window_1_0_read_as_1

ST_13: tmp7 (190)  [1/1] 2.44ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:9  %tmp7 = add i32 %window_0_0_load, %window_1_0

ST_13: a_assign (191)  [1/1] 1.97ns  loc: cnn_pool_d4x4_p2x2/core.cpp:62->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:10  %a_assign = add i32 %tmp7, %tmp6

ST_13: tmp_14 (192)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:74->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:11  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign, i32 31)

ST_13: tmp_1_i_i (193)  [1/1] 2.44ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:74->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:12  %tmp_1_i_i = sub i32 0, %a_assign

ST_13: tmp_3 (194)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:77->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:13  %tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_1_i_i, i32 2, i32 21)

ST_13: tmp_6 (195)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:77->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:14  %tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %a_assign, i32 2, i32 21)

ST_13: result (196)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:74->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:15  %result = select i1 %tmp_14, i20 %tmp_3, i20 %tmp_6

ST_13: lineBuffer_0_3_5_l (207)  [1/1] 0.00ns
._crit_edge_ifconv:0  %lineBuffer_0_3_5_l = load i32* %lineBuffer_0_3_5

ST_13: lineBuffer_0_3_8_l (208)  [1/1] 0.00ns
._crit_edge_ifconv:1  %lineBuffer_0_3_8_l = load i32* %lineBuffer_0_3_8

ST_13: tmp_15 (210)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:3  %tmp_15 = trunc i3 %x_assign_mid2 to i2

ST_13: windowRightCol_0 (211)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:106
._crit_edge_ifconv:4  %windowRightCol_0 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_0_3_5_l, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_2_s, i32 %lineBuffer_0_3_3, i2 %tmp_15)

ST_13: lineBuffer_0_3_15 (212)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:111
._crit_edge_ifconv:5  %lineBuffer_0_3_15 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_1_3_1, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_2_3, i32 %lineBuffer_1_3_3, i2 %tmp_15)

ST_13: sel_tmp13 (213)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:6  %sel_tmp13 = icmp eq i2 %tmp_15, -2

ST_13: sel_tmp14 (214)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:7  %sel_tmp14 = icmp eq i2 %tmp_15, 1

ST_13: sel_tmp15 (215)  [1/1] 1.36ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:8  %sel_tmp15 = icmp eq i2 %tmp_15, 0

ST_13: or_cond2 (216)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:9  %or_cond2 = or i1 %sel_tmp15, %sel_tmp14

ST_13: newSel4 (217)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (grouped into LUT with out node lineBuffer_0_3_6)
._crit_edge_ifconv:10  %newSel4 = select i1 %sel_tmp13, i32 %lineBuffer_0_3_3, i32 %lineBuffer_0_3_15

ST_13: lineBuffer_0_3_6 (218)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (out node of the LUT)
._crit_edge_ifconv:11  %lineBuffer_0_3_6 = select i1 %or_cond2, i32 %lineBuffer_0_3_3, i32 %newSel4

ST_13: newSel6 (219)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (grouped into LUT with out node lineBuffer_0_3_7)
._crit_edge_ifconv:12  %newSel6 = select i1 %sel_tmp13, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_2_s

ST_13: lineBuffer_0_3_7 (220)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (out node of the LUT)
._crit_edge_ifconv:13  %lineBuffer_0_3_7 = select i1 %or_cond2, i32 %lineBuffer_0_2_s, i32 %newSel6

ST_13: lineBuffer_0_3_9 (221)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (grouped into LUT with out node lineBuffer_0_3_13)
._crit_edge_ifconv:14  %lineBuffer_0_3_9 = select i1 %sel_tmp14, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_8_l

ST_13: lineBuffer_0_3_13 (222)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (out node of the LUT)
._crit_edge_ifconv:15  %lineBuffer_0_3_13 = select i1 %sel_tmp15, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_3_9

ST_13: lineBuffer_0_3_14 (223)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:16  %lineBuffer_0_3_14 = select i1 %sel_tmp15, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_5_l

ST_13: StgValue_211 (226)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:19  store i32 %lineBuffer_0_3_13, i32* %lineBuffer_0_3_8

ST_13: StgValue_212 (227)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge_ifconv:20  store i32 %lineBuffer_0_3_14, i32* %lineBuffer_0_3_5

ST_13: StgValue_213 (228)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:106
._crit_edge_ifconv:21  store i32 %windowRightCol_0, i32* %window_0_1

ST_13: lineBuffer_1_3_21 (238)  [1/1] 0.00ns
._crit_edge88_ifconv:0  %lineBuffer_1_3_21 = load i32* %window_2_2_2

ST_13: newSel8 (239)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (grouped into LUT with out node lineBuffer_1_3_10)
._crit_edge88_ifconv:1  %newSel8 = select i1 %sel_tmp13, i32 %lineBuffer_1_3_3, i32 %lineBuffer_1_3_21

ST_13: lineBuffer_1_3_10 (240)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (out node of the LUT)
._crit_edge88_ifconv:2  %lineBuffer_1_3_10 = select i1 %or_cond2, i32 %lineBuffer_1_3_3, i32 %newSel8

ST_13: newSel1 (241)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (grouped into LUT with out node lineBuffer_1_3_11)
._crit_edge88_ifconv:3  %newSel1 = select i1 %sel_tmp13, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_2_3

ST_13: lineBuffer_1_3_11 (242)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (out node of the LUT)
._crit_edge88_ifconv:4  %lineBuffer_1_3_11 = select i1 %or_cond2, i32 %lineBuffer_1_2_3, i32 %newSel1

ST_13: lineBuffer_1_3_18 (243)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (grouped into LUT with out node lineBuffer_1_3_19)
._crit_edge88_ifconv:5  %lineBuffer_1_3_18 = select i1 %sel_tmp14, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_17

ST_13: lineBuffer_1_3_19 (244)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131 (out node of the LUT)
._crit_edge88_ifconv:6  %lineBuffer_1_3_19 = select i1 %sel_tmp15, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_3_18

ST_13: lineBuffer_1_3_20 (245)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge88_ifconv:7  %lineBuffer_1_3_20 = select i1 %sel_tmp15, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_1

ST_13: empty_13 (246)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:177
._crit_edge88_ifconv:8  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8)

ST_13: x_4 (247)  [1/1] 0.80ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge88_ifconv:9  %x_4 = add i3 %x_assign_mid2, 1

ST_13: StgValue_224 (248)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:131
._crit_edge88_ifconv:10  br label %.preheader82


 <State 14>: 5.26ns
ST_14: writeCount_1_load (181)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:139
_ifconv87:0  %writeCount_1_load = load i32* %writeCount_1

ST_14: writeCount (182)  [1/1] 2.44ns  loc: cnn_pool_d4x4_p2x2/core.cpp:139
_ifconv87:1  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_14: tmp_4_1_1_i (187)  [1/1] 2.52ns  loc: cnn_pool_d4x4_p2x2/core.cpp:59->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:6  %tmp_4_1_1_i = icmp ult i32 %maxValue_17_0_maxVal, %window_1_0

ST_14: sel_SEBB_i (188)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:59->cnn_pool_d4x4_p2x2/core.cpp:141 (out node of the LUT)
_ifconv87:7  %sel_SEBB_i = select i1 %tmp_4_1_1_i, i32 %window_1_0, i32 %maxValue_17_0_maxVal

ST_14: result_cast (197)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:77->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:16  %result_cast = zext i20 %result to i21

ST_14: tmp_4_i_i (198)  [1/1] 2.08ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:79->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141
_ifconv87:17  %tmp_4_i_i = sub i21 0, %result_cast

ST_14: result_1 (199)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:79->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141 (grouped into LUT with out node tmp_data_V)
_ifconv87:18  %result_1 = select i1 %tmp_14, i21 %tmp_4_i_i, i21 %result_cast

ST_14: result_1_cast (200)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/fixed_point.h:79->cnn_pool_d4x4_p2x2/core.cpp:69->cnn_pool_d4x4_p2x2/core.cpp:141 (grouped into LUT with out node tmp_data_V)
_ifconv87:19  %result_1_cast = sext i21 %result_1 to i32

ST_14: tmp_data_V (201)  [1/1] 1.37ns  loc: cnn_pool_d4x4_p2x2/core.cpp:149 (out node of the LUT)
_ifconv87:20  %tmp_data_V = select i1 %tmp_10, i32 %result_1_cast, i32 %sel_SEBB_i

ST_14: tmp_last_V (202)  [1/1] 2.52ns  loc: cnn_pool_d4x4_p2x2/core.cpp:76->cnn_pool_d4x4_p2x2/core.cpp:147
_ifconv87:21  %tmp_last_V = icmp eq i32 %writeCount, 4

ST_14: StgValue_235 (203)  [2/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:149
_ifconv87:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_14: StgValue_236 (204)  [1/1] 1.57ns  loc: cnn_pool_d4x4_p2x2/core.cpp:75->cnn_pool_d4x4_p2x2/core.cpp:147
_ifconv87:23  store i32 %writeCount, i32* %writeCount_1


 <State 15>: 0.00ns
ST_15: StgValue_237 (203)  [1/2] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:149
_ifconv87:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_15: StgValue_238 (205)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:150
_ifconv87:24  br label %._crit_edge_ifconv


 <State 16>: 0.00ns
ST_16: StgValue_239 (250)  [1/1] 0.00ns  loc: cnn_pool_d4x4_p2x2/core.cpp:179
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17          (specbitsmap      ) [ 00000000000000000]
StgValue_18          (specbitsmap      ) [ 00000000000000000]
StgValue_19          (specbitsmap      ) [ 00000000000000000]
StgValue_20          (specbitsmap      ) [ 00000000000000000]
StgValue_21          (specbitsmap      ) [ 00000000000000000]
StgValue_22          (specbitsmap      ) [ 00000000000000000]
StgValue_23          (specbitsmap      ) [ 00000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000]
StgValue_32          (spectopmodule    ) [ 00000000000000000]
ctrl_read            (read             ) [ 00111111111000000]
StgValue_34          (specinterface    ) [ 00000000000000000]
StgValue_35          (specinterface    ) [ 00000000000000000]
StgValue_36          (specinterface    ) [ 00000000000000000]
StgValue_37          (specinterface    ) [ 00000000000000000]
StgValue_38          (br               ) [ 01110000000000000]
lineBuffer_0_3       (phi              ) [ 00111111111111110]
lineBuffer_0_2       (phi              ) [ 00111111111111110]
x                    (phi              ) [ 00100000000000000]
exitcond1            (icmp             ) [ 00110000000000000]
StgValue_43          (br               ) [ 00000000000000000]
tmp_7                (trunc            ) [ 00000000000000000]
cond                 (icmp             ) [ 00110000000000000]
x_1                  (add              ) [ 01110000000000000]
empty                (speclooptripcount) [ 00000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000]
StgValue_50          (specpipeline     ) [ 00000000000000000]
empty_5              (read             ) [ 00000000000000000]
tmp_data_V_2         (extractvalue     ) [ 00000000000000000]
lineBuffer_0_3_1     (select           ) [ 01110000000000000]
lineBuffer_0_3_4     (select           ) [ 01110000000000000]
empty_6              (specregionend    ) [ 00000000000000000]
StgValue_56          (br               ) [ 01110000000000000]
StgValue_57          (br               ) [ 00001110000000000]
lineBuffer_1_3       (phi              ) [ 00000111111111110]
lineBuffer_1_2       (phi              ) [ 00000111111111110]
lineBuffer_1_3_5     (phi              ) [ 00000111111111110]
lineBuffer_1_3_8     (phi              ) [ 00000111111111110]
x1                   (phi              ) [ 00000100000000000]
exitcond4            (icmp             ) [ 00000110000000000]
x_2                  (add              ) [ 00001110000000000]
StgValue_65          (br               ) [ 00000000000000000]
tmp_9                (trunc            ) [ 00000110000000000]
empty_7              (speclooptripcount) [ 00000000000000000]
tmp_2                (specregionbegin  ) [ 00000000000000000]
StgValue_70          (specpipeline     ) [ 00000000000000000]
empty_8              (read             ) [ 00000000000000000]
tmp_data_V_3         (extractvalue     ) [ 00000000000000000]
sel_tmp              (icmp             ) [ 00000000000000000]
sel_tmp7             (icmp             ) [ 00000000000000000]
sel_tmp9             (icmp             ) [ 00000000000000000]
or_cond              (or               ) [ 00000000000000000]
newSel               (select           ) [ 00000000000000000]
lineBuffer_1_3_2     (select           ) [ 00001110000000000]
newSel2              (select           ) [ 00000000000000000]
lineBuffer_1_3_4     (select           ) [ 00001110000000000]
lineBuffer_1_3_6     (select           ) [ 00000000000000000]
lineBuffer_1_3_7     (select           ) [ 00001110000000000]
lineBuffer_1_3_9     (select           ) [ 00001110000000000]
empty_9              (specregionend    ) [ 00000000000000000]
StgValue_85          (br               ) [ 00001110000000000]
StgValue_86          (br               ) [ 00000001110000000]
indvar_flatten       (phi              ) [ 00000000100000000]
y3                   (phi              ) [ 00000000100000000]
window_1_2_1         (phi              ) [ 00000000111111110]
window_1_1_1         (phi              ) [ 00000000111111110]
x4                   (phi              ) [ 00000000100000000]
exitcond_flatten     (icmp             ) [ 00000000110000000]
indvar_flatten_next  (add              ) [ 00000001110000000]
StgValue_94          (br               ) [ 00000000000000000]
exitcond             (icmp             ) [ 00000000000000000]
x4_mid2              (select           ) [ 00000000110000000]
y9                   (add              ) [ 00000000000000000]
tmp_3_mid2_v         (select           ) [ 00000001110000000]
tmp_11               (trunc            ) [ 00000000110000000]
cond1_mid1           (icmp             ) [ 00000000000000000]
cond1                (icmp             ) [ 00000000000000000]
cond1_mid2           (select           ) [ 00000000110000000]
x_3                  (add              ) [ 00000001110000000]
empty_10             (speclooptripcount) [ 00000000000000000]
sel_tmp13_mid2       (xor              ) [ 00000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000]
StgValue_107         (specpipeline     ) [ 00000000000000000]
sel_tmp5             (icmp             ) [ 00000000000000000]
sel_tmp6             (icmp             ) [ 00000000000000000]
sel_tmp8             (icmp             ) [ 00000000000000000]
tmp                  (and              ) [ 00000000000000000]
tmp1                 (and              ) [ 00000000000000000]
sel_tmp1             (and              ) [ 00000000000000000]
sel_tmp2             (select           ) [ 00000000000000000]
sel_tmp3             (icmp             ) [ 00000000000000000]
sel_tmp4             (and              ) [ 00000000000000000]
sel_tmp10            (select           ) [ 00000000000000000]
sel_tmp11            (icmp             ) [ 00000000000000000]
sel_tmp12            (and              ) [ 00000000000000000]
window_2_2_7         (select           ) [ 00000000000000000]
window_2_2           (select           ) [ 00000000000000000]
window_2_2_1         (select           ) [ 00000000000000000]
window_2_2_3         (select           ) [ 00000001110000000]
window_2_2_4         (select           ) [ 00000001110000000]
empty_11             (specregionend    ) [ 00000000000000000]
StgValue_126         (br               ) [ 00000001110000000]
window_0_0_read_as   (alloca           ) [ 00000000000111110]
window_0_0           (alloca           ) [ 00000000000111110]
window_0_1           (alloca           ) [ 00000000000111110]
window_1_0_read_as   (alloca           ) [ 00000000000111110]
lineBuffer_0_3_5     (alloca           ) [ 00000000000111110]
lineBuffer_0_3_8     (alloca           ) [ 00000000000111110]
writeCount_1         (alloca           ) [ 00000000001111110]
readCount_1          (alloca           ) [ 00000000001111110]
window_2_2_2         (alloca           ) [ 00000000000111110]
tmp_10               (trunc            ) [ 00000000000111110]
StgValue_137         (store            ) [ 00000000000000000]
StgValue_138         (store            ) [ 00000000000000000]
StgValue_139         (br               ) [ 00000000001111110]
indvar_flatten6      (phi              ) [ 00000000000100110]
exitcond_flatten8    (icmp             ) [ 00000000000111110]
indvar_flatten_next7 (add              ) [ 00000000001111110]
readCount_1_load     (load             ) [ 00000000000000000]
tmp_16               (partselect       ) [ 00000000000000000]
icmp                 (icmp             ) [ 00000000000111110]
StgValue_146         (br               ) [ 00000000000000000]
readCount            (add              ) [ 00000000000000000]
StgValue_149         (store            ) [ 00000000000000000]
empty_12             (read             ) [ 00000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000000000]
StgValue_152         (store            ) [ 00000000000000000]
StgValue_153         (br               ) [ 00000000000000000]
y_assign             (phi              ) [ 00000000000111110]
lineBuffer_1_3_3     (phi              ) [ 00000000000111110]
lineBuffer_1_2_3     (phi              ) [ 00000000000111110]
lineBuffer_1_3_17    (phi              ) [ 00000000000111110]
lineBuffer_1_3_1     (phi              ) [ 00000000000111110]
lineBuffer_0_3_3     (phi              ) [ 00000000000111110]
lineBuffer_0_2_s     (phi              ) [ 00000000000111110]
window_1_1           (phi              ) [ 00000000001111110]
window_1_0           (phi              ) [ 00000000000111110]
x_assign             (phi              ) [ 00000000000111110]
window_0_0_read_as_1 (load             ) [ 00000000000000000]
window_0_0_load      (load             ) [ 00000000000000000]
window_0_1_load      (load             ) [ 00000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000000000000]
StgValue_168         (store            ) [ 00000000000000000]
StgValue_169         (store            ) [ 00000000000000000]
StgValue_170         (store            ) [ 00000000000000000]
StgValue_171         (br               ) [ 00000000000000000]
empty_14             (speclooptripcount) [ 00000000000000000]
exitcond2            (icmp             ) [ 00000000000000000]
x_assign_mid2        (select           ) [ 00000000000000000]
y_s                  (add              ) [ 00000000000000000]
y_assign_cast_mid2_v (select           ) [ 00000000001111110]
tmp_12               (trunc            ) [ 00000000000000000]
tmp_13               (trunc            ) [ 00000000000000000]
tmp_8                (specregionbegin  ) [ 00000000000000000]
StgValue_180         (specpipeline     ) [ 00000000000000000]
tmp_5                (and              ) [ 00000000000111110]
StgValue_182         (br               ) [ 00000000000000000]
tmp_4_0_1_i          (icmp             ) [ 00000000000000000]
maxValue_0_1_maxVal  (select           ) [ 00000000000000000]
tmp_4_1_i            (icmp             ) [ 00000000000000000]
maxValue_17_0_maxVal (select           ) [ 00000000000100100]
tmp6                 (add              ) [ 00000000000000000]
tmp7                 (add              ) [ 00000000000000000]
a_assign             (add              ) [ 00000000000000000]
tmp_14               (bitselect        ) [ 00000000000100100]
tmp_1_i_i            (sub              ) [ 00000000000000000]
tmp_3                (partselect       ) [ 00000000000000000]
tmp_6                (partselect       ) [ 00000000000000000]
result               (select           ) [ 00000000000100100]
lineBuffer_0_3_5_l   (load             ) [ 00000000000000000]
lineBuffer_0_3_8_l   (load             ) [ 00000000000000000]
tmp_15               (trunc            ) [ 00000000000000000]
windowRightCol_0     (mux              ) [ 00000000000000000]
lineBuffer_0_3_15    (mux              ) [ 00000000001111110]
sel_tmp13            (icmp             ) [ 00000000000000000]
sel_tmp14            (icmp             ) [ 00000000000000000]
sel_tmp15            (icmp             ) [ 00000000000000000]
or_cond2             (or               ) [ 00000000000000000]
newSel4              (select           ) [ 00000000000000000]
lineBuffer_0_3_6     (select           ) [ 00000000001111110]
newSel6              (select           ) [ 00000000000000000]
lineBuffer_0_3_7     (select           ) [ 00000000001111110]
lineBuffer_0_3_9     (select           ) [ 00000000000000000]
lineBuffer_0_3_13    (select           ) [ 00000000000000000]
lineBuffer_0_3_14    (select           ) [ 00000000000000000]
StgValue_211         (store            ) [ 00000000000000000]
StgValue_212         (store            ) [ 00000000000000000]
StgValue_213         (store            ) [ 00000000000000000]
lineBuffer_1_3_21    (load             ) [ 00000000000000000]
newSel8              (select           ) [ 00000000000000000]
lineBuffer_1_3_10    (select           ) [ 00000000001111110]
newSel1              (select           ) [ 00000000000000000]
lineBuffer_1_3_11    (select           ) [ 00000000001111110]
lineBuffer_1_3_18    (select           ) [ 00000000000000000]
lineBuffer_1_3_19    (select           ) [ 00000000001111110]
lineBuffer_1_3_20    (select           ) [ 00000000001111110]
empty_13             (specregionend    ) [ 00000000000000000]
x_4                  (add              ) [ 00000000001111110]
StgValue_224         (br               ) [ 00000000001111110]
writeCount_1_load    (load             ) [ 00000000000000000]
writeCount           (add              ) [ 00000000000000000]
tmp_4_1_1_i          (icmp             ) [ 00000000000000000]
sel_SEBB_i           (select           ) [ 00000000000000000]
result_cast          (zext             ) [ 00000000000000000]
tmp_4_i_i            (sub              ) [ 00000000000000000]
result_1             (select           ) [ 00000000000000000]
result_1_cast        (sext             ) [ 00000000000000000]
tmp_data_V           (select           ) [ 00000000000100010]
tmp_last_V           (icmp             ) [ 00000000000100010]
StgValue_236         (store            ) [ 00000000000000000]
StgValue_237         (write            ) [ 00000000000000000]
StgValue_238         (br               ) [ 00000000000000000]
StgValue_239         (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_pool_d4x4_p2x2_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="window_0_0_read_as_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="window_0_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="window_0_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="window_1_0_read_as_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lineBuffer_0_3_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0_3_5/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="lineBuffer_0_3_8_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0_3_8/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="writeCount_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="readCount_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="window_2_2_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_2/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ctrl_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="54" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="2" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="5" slack="0"/>
<pin id="186" dir="0" index="7" bw="6" slack="0"/>
<pin id="187" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="2" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="5" slack="0"/>
<pin id="204" dir="0" index="7" bw="6" slack="0"/>
<pin id="205" dir="0" index="8" bw="32" slack="0"/>
<pin id="206" dir="0" index="9" bw="1" slack="0"/>
<pin id="207" dir="0" index="10" bw="1" slack="0"/>
<pin id="208" dir="0" index="11" bw="1" slack="0"/>
<pin id="209" dir="0" index="12" bw="1" slack="0"/>
<pin id="210" dir="0" index="13" bw="1" slack="0"/>
<pin id="211" dir="0" index="14" bw="1" slack="0"/>
<pin id="212" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_235/14 "/>
</bind>
</comp>

<comp id="226" class="1005" name="lineBuffer_0_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="lineBuffer_0_3_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_3/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="lineBuffer_0_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_2 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="lineBuffer_0_2_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_2/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="x_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="lineBuffer_1_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="lineBuffer_1_3_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="lineBuffer_1_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_2 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="lineBuffer_1_2_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_2/5 "/>
</bind>
</comp>

<comp id="285" class="1005" name="lineBuffer_1_3_5_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_5 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="lineBuffer_1_3_5_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_5/5 "/>
</bind>
</comp>

<comp id="297" class="1005" name="lineBuffer_1_3_8_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_8 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="lineBuffer_1_3_8_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_8/5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="x1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="1"/>
<pin id="311" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="x1_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="indvar_flatten_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="1"/>
<pin id="322" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="331" class="1005" name="y3_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="y3_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="342" class="1005" name="window_1_2_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="window_1_2_1_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="354" class="1005" name="window_1_1_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="window_1_1_1_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="x4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="x4_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="377" class="1005" name="indvar_flatten6_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="indvar_flatten6_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="388" class="1005" name="y_assign_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="3"/>
<pin id="390" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="y_assign_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="3"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/13 "/>
</bind>
</comp>

<comp id="399" class="1005" name="lineBuffer_1_3_3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="401" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_3 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="lineBuffer_1_3_3_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="6"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_3/13 "/>
</bind>
</comp>

<comp id="409" class="1005" name="lineBuffer_1_2_3_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="411" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_2_3 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="lineBuffer_1_2_3_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="6"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_2_3/13 "/>
</bind>
</comp>

<comp id="419" class="1005" name="lineBuffer_1_3_17_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="421" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_17 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="lineBuffer_1_3_17_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="6"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_17/13 "/>
</bind>
</comp>

<comp id="429" class="1005" name="lineBuffer_1_3_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_1 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="lineBuffer_1_3_1_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="6"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_1_3_1/13 "/>
</bind>
</comp>

<comp id="439" class="1005" name="lineBuffer_0_3_3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="441" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_3 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="lineBuffer_0_3_3_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="8"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_3_3/13 "/>
</bind>
</comp>

<comp id="449" class="1005" name="lineBuffer_0_2_s_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="451" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lineBuffer_0_2_s (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="lineBuffer_0_2_s_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="8"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lineBuffer_0_2_s/13 "/>
</bind>
</comp>

<comp id="459" class="1005" name="window_1_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="window_1_1_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="4"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/13 "/>
</bind>
</comp>

<comp id="470" class="1005" name="window_1_0_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="window_1_0_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="4"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/13 "/>
</bind>
</comp>

<comp id="482" class="1005" name="x_assign_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="3"/>
<pin id="484" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="x_assign_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="3"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="3" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="54" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 tmp_data_V_3/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="exitcond1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="cond_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="x_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="lineBuffer_0_3_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_1/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="lineBuffer_0_3_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="1"/>
<pin id="530" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_4/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="exitcond4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="x_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sel_tmp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="1"/>
<pin id="551" dir="0" index="1" bw="2" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sel_tmp7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="1"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sel_tmp9_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="1"/>
<pin id="561" dir="0" index="1" bw="2" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_cond_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="newSel_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="lineBuffer_1_3_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_2/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="newSel2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="1"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="lineBuffer_1_3_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_4/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="lineBuffer_1_3_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="32" slack="1"/>
<pin id="606" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_6/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="lineBuffer_1_3_7_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="0" index="2" bw="32" slack="0"/>
<pin id="614" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_7/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="lineBuffer_1_3_9_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="1"/>
<pin id="622" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_9/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="exitcond_flatten_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="indvar_flatten_next_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="exitcond_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="x4_mid2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="0" index="2" bw="2" slack="0"/>
<pin id="648" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="y9_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_3_mid2_v_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="2" slack="0"/>
<pin id="661" dir="0" index="2" bw="2" slack="0"/>
<pin id="662" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_11_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="cond1_mid1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="0" index="1" bw="2" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1_mid1/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="cond1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="0" index="1" bw="2" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="cond1_mid2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond1_mid2/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="x_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="2" slack="0"/>
<pin id="693" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sel_tmp13_mid2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13_mid2/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sel_tmp5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sel_tmp6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="0" index="1" bw="2" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sel_tmp8_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sel_tmp1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sel_tmp2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="5"/>
<pin id="736" dir="0" index="2" bw="32" slack="3"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sel_tmp3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="1"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sel_tmp4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sel_tmp10_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="3"/>
<pin id="755" dir="0" index="2" bw="32" slack="0"/>
<pin id="756" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sel_tmp11_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="1"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp11/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sel_tmp12_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="window_2_2_7_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="3"/>
<pin id="774" dir="0" index="2" bw="32" slack="0"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="window_2_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="1"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="window_2_2_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="32" slack="1"/>
<pin id="791" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="window_2_2_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="0" index="2" bw="32" slack="1"/>
<pin id="799" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_3/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="window_2_2_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="0" index="2" bw="32" slack="1"/>
<pin id="806" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_10_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="6"/>
<pin id="811" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="StgValue_137_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="StgValue_138_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="exitcond_flatten8_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="0"/>
<pin id="824" dir="0" index="1" bw="5" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="indvar_flatten_next7_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="readCount_1_load_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_16_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="28" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="4" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="28" slack="0"/>
<pin id="849" dir="0" index="1" bw="28" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/11 "/>
</bind>
</comp>

<comp id="853" class="1004" name="readCount_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_149_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="1"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_152_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="2"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="window_0_0_read_as_1_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="3"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/13 "/>
</bind>
</comp>

<comp id="872" class="1004" name="window_0_0_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="3"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/13 "/>
</bind>
</comp>

<comp id="875" class="1004" name="window_0_1_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="3"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/13 "/>
</bind>
</comp>

<comp id="878" class="1004" name="window_1_0_read_as_1_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="3"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/13 "/>
</bind>
</comp>

<comp id="881" class="1004" name="StgValue_168_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="3"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="StgValue_169_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="3"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/13 "/>
</bind>
</comp>

<comp id="891" class="1004" name="StgValue_170_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="3"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/13 "/>
</bind>
</comp>

<comp id="896" class="1004" name="exitcond2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="x_assign_mid2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="3" slack="0"/>
<pin id="905" dir="0" index="2" bw="3" slack="0"/>
<pin id="906" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/13 "/>
</bind>
</comp>

<comp id="910" class="1004" name="y_s_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="3" slack="0"/>
<pin id="913" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="y_assign_cast_mid2_v_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="3" slack="0"/>
<pin id="919" dir="0" index="2" bw="3" slack="0"/>
<pin id="920" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_cast_mid2_v/13 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_12_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_13_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_5_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_4_0_1_i_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_0_1_i/13 "/>
</bind>
</comp>

<comp id="944" class="1004" name="maxValue_0_1_maxVal_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_0_1_maxVal/13 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_4_1_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_i/13 "/>
</bind>
</comp>

<comp id="958" class="1004" name="maxValue_17_0_maxVal_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="32" slack="0"/>
<pin id="961" dir="0" index="2" bw="32" slack="0"/>
<pin id="962" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_17_0_maxVal/13 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/13 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp7_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="a_assign_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_14_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="6" slack="0"/>
<pin id="988" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_1_i_i_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/13 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_3_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="20" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="3" slack="0"/>
<pin id="1002" dir="0" index="3" bw="6" slack="0"/>
<pin id="1003" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_6_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="20" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="0" index="2" bw="3" slack="0"/>
<pin id="1012" dir="0" index="3" bw="6" slack="0"/>
<pin id="1013" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="result_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="20" slack="0"/>
<pin id="1021" dir="0" index="2" bw="20" slack="0"/>
<pin id="1022" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="lineBuffer_0_3_5_l_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="3"/>
<pin id="1028" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_0_3_5_l/13 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="lineBuffer_0_3_8_l_load_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="3"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_0_3_8_l/13 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_15_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="0"/>
<pin id="1034" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="windowRightCol_0_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="32" slack="0"/>
<pin id="1039" dir="0" index="2" bw="32" slack="0"/>
<pin id="1040" dir="0" index="3" bw="32" slack="0"/>
<pin id="1041" dir="0" index="4" bw="32" slack="0"/>
<pin id="1042" dir="0" index="5" bw="2" slack="0"/>
<pin id="1043" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="windowRightCol_0/13 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="lineBuffer_0_3_15_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="0" index="1" bw="32" slack="0"/>
<pin id="1053" dir="0" index="2" bw="32" slack="0"/>
<pin id="1054" dir="0" index="3" bw="32" slack="0"/>
<pin id="1055" dir="0" index="4" bw="32" slack="0"/>
<pin id="1056" dir="0" index="5" bw="2" slack="0"/>
<pin id="1057" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="lineBuffer_0_3_15/13 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sel_tmp13_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="2" slack="0"/>
<pin id="1066" dir="0" index="1" bw="2" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp13/13 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sel_tmp14_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="2" slack="0"/>
<pin id="1072" dir="0" index="1" bw="2" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp14/13 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sel_tmp15_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="2" slack="0"/>
<pin id="1078" dir="0" index="1" bw="2" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp15/13 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="or_cond2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/13 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="newSel4_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="0" index="2" bw="32" slack="0"/>
<pin id="1092" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/13 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="lineBuffer_0_3_6_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="0" index="2" bw="32" slack="0"/>
<pin id="1100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_6/13 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="newSel6_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="0" index="2" bw="32" slack="0"/>
<pin id="1108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/13 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="lineBuffer_0_3_7_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="0"/>
<pin id="1115" dir="0" index="2" bw="32" slack="0"/>
<pin id="1116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_7/13 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="lineBuffer_0_3_9_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="0" index="2" bw="32" slack="0"/>
<pin id="1124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_9/13 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="lineBuffer_0_3_13_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="0" index="2" bw="32" slack="0"/>
<pin id="1132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_13/13 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="lineBuffer_0_3_14_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="0"/>
<pin id="1139" dir="0" index="2" bw="32" slack="0"/>
<pin id="1140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_0_3_14/13 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="StgValue_211_store_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="3"/>
<pin id="1147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/13 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="StgValue_212_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="3"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/13 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="StgValue_213_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="0"/>
<pin id="1156" dir="0" index="1" bw="32" slack="3"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_213/13 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="lineBuffer_1_3_21_load_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="3"/>
<pin id="1161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineBuffer_1_3_21/13 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="newSel8_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/13 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="lineBuffer_1_3_10_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="0"/>
<pin id="1173" dir="0" index="2" bw="32" slack="0"/>
<pin id="1174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_10/13 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="newSel1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="32" slack="0"/>
<pin id="1181" dir="0" index="2" bw="32" slack="0"/>
<pin id="1182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/13 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="lineBuffer_1_3_11_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="0"/>
<pin id="1189" dir="0" index="2" bw="32" slack="0"/>
<pin id="1190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_11/13 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="lineBuffer_1_3_18_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="0"/>
<pin id="1197" dir="0" index="2" bw="32" slack="0"/>
<pin id="1198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_18/13 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="lineBuffer_1_3_19_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="32" slack="0"/>
<pin id="1205" dir="0" index="2" bw="32" slack="0"/>
<pin id="1206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_19/13 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="lineBuffer_1_3_20_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="0" index="2" bw="32" slack="0"/>
<pin id="1214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineBuffer_1_3_20/13 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="x_4_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="3" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/13 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="writeCount_1_load_load_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="4"/>
<pin id="1226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/14 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="writeCount_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/14 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_4_1_1_i_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="1"/>
<pin id="1235" dir="0" index="1" bw="32" slack="1"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_1_i/14 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="sel_SEBB_i_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="32" slack="1"/>
<pin id="1241" dir="0" index="2" bw="32" slack="1"/>
<pin id="1242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_SEBB_i/14 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="result_cast_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="20" slack="1"/>
<pin id="1247" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/14 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_4_i_i_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="20" slack="0"/>
<pin id="1251" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/14 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="result_1_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="1"/>
<pin id="1256" dir="0" index="1" bw="21" slack="0"/>
<pin id="1257" dir="0" index="2" bw="21" slack="0"/>
<pin id="1258" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/14 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="result_1_cast_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="21" slack="0"/>
<pin id="1263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_1_cast/14 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_data_V_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="4"/>
<pin id="1267" dir="0" index="1" bw="32" slack="0"/>
<pin id="1268" dir="0" index="2" bw="32" slack="0"/>
<pin id="1269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/14 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_last_V_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="0"/>
<pin id="1276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/14 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="StgValue_236_store_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="0" index="1" bw="32" slack="4"/>
<pin id="1283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/14 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="ctrl_read_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="6"/>
<pin id="1287" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="1290" class="1005" name="exitcond1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="cond_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="1300" class="1005" name="x_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="3" slack="0"/>
<pin id="1302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="lineBuffer_0_3_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="lineBuffer_0_3_4_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_4 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="exitcond4_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="x_2_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="3" slack="0"/>
<pin id="1321" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_9_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="2" slack="1"/>
<pin id="1326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="lineBuffer_1_3_2_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="lineBuffer_1_3_4_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_4 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="lineBuffer_1_3_7_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_7 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="lineBuffer_1_3_9_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_9 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="exitcond_flatten_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1355" class="1005" name="indvar_flatten_next_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="3" slack="0"/>
<pin id="1357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1360" class="1005" name="x4_mid2_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="2" slack="1"/>
<pin id="1362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4_mid2 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="tmp_3_mid2_v_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="2" slack="0"/>
<pin id="1371" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_11_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="1"/>
<pin id="1376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="cond1_mid2_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1_mid2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="x_3_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="2" slack="0"/>
<pin id="1388" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="window_2_2_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_3 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="window_2_2_4_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_4 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="window_0_0_read_as_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="3"/>
<pin id="1403" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1407" class="1005" name="window_0_0_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="3"/>
<pin id="1409" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="window_0_1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="3"/>
<pin id="1415" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="window_1_0_read_as_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="3"/>
<pin id="1421" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1425" class="1005" name="lineBuffer_0_3_5_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="3"/>
<pin id="1427" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_5 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="lineBuffer_0_3_8_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="3"/>
<pin id="1433" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_8 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="writeCount_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="0"/>
<pin id="1439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="readCount_1_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="0"/>
<pin id="1446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="window_2_2_2_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="2"/>
<pin id="1453" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2_2 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="tmp_10_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="3"/>
<pin id="1459" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="exitcond_flatten8_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="1"/>
<pin id="1464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="indvar_flatten_next7_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="5" slack="0"/>
<pin id="1468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="icmp_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1475" class="1005" name="y_assign_cast_mid2_v_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="3" slack="0"/>
<pin id="1477" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_cast_mid2_v "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_5_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="maxValue_17_0_maxVal_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxValue_17_0_maxVal "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_14_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="1"/>
<pin id="1492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="result_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="20" slack="1"/>
<pin id="1497" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1500" class="1005" name="lineBuffer_0_3_15_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="0"/>
<pin id="1502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_15 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="lineBuffer_0_3_6_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="0"/>
<pin id="1507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_6 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="lineBuffer_0_3_7_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="0"/>
<pin id="1512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_0_3_7 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="lineBuffer_1_3_10_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="0"/>
<pin id="1517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_10 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="lineBuffer_1_3_11_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="32" slack="0"/>
<pin id="1522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_11 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="lineBuffer_1_3_19_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="0"/>
<pin id="1527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_19 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="lineBuffer_1_3_20_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="0"/>
<pin id="1532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineBuffer_1_3_20 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="x_4_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="3" slack="0"/>
<pin id="1537" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="tmp_data_V_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1545" class="1005" name="tmp_last_V_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="1"/>
<pin id="1547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="213"><net_src comp="128" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="221"><net_src comp="130" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="222"><net_src comp="132" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="223"><net_src comp="88" pin="0"/><net_sink comp="196" pin=11"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="196" pin=13"/></net>

<net id="225"><net_src comp="134" pin="0"/><net_sink comp="196" pin=14"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="80" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="86" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="98" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="80" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="408"><net_src comp="261" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="418"><net_src comp="273" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="428"><net_src comp="285" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="438"><net_src comp="297" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="448"><net_src comp="226" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="458"><net_src comp="238" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="468"><net_src comp="342" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="479"><net_src comp="354" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="459" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="473" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="485"><net_src comp="80" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="178" pin="8"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="254" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="254" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="254" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="226" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="493" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="493" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="238" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="313" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="313" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="313" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="62" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="86" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="554" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="549" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="261" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="493" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="564" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="261" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="570" pin="3"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="549" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="493" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="273" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="564" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="273" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="586" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="554" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="493" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="285" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="615"><net_src comp="559" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="285" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="602" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="559" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="493" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="297" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="324" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="324" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="64" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="370" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="86" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="370" pin="4"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="86" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="335" pin="4"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="638" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="335" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="335" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="88" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="335" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="86" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="638" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="86" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="644" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="92" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="86" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="62" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="90" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="701" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="706" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="711" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="716" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="226" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="261" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="62" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="696" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="285" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="733" pin="3"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="86" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="760" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="696" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="297" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="752" pin="3"/><net_sink comp="771" pin=2"/></net>

<net id="784"><net_src comp="760" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="342" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="752" pin="3"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="760" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="771" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="354" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="800"><net_src comp="779" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="801"><net_src comp="342" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="807"><net_src comp="787" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="808"><net_src comp="354" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="816"><net_src comp="96" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="46" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="381" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="100" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="381" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="102" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="843"><net_src comp="104" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="834" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="106" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="108" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="851"><net_src comp="837" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="110" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="834" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="42" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="493" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="885"><net_src comp="473" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="875" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="872" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="486" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="58" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="80" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="486" pin="4"/><net_sink comp="902" pin=2"/></net>

<net id="914"><net_src comp="64" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="392" pin="4"/><net_sink comp="910" pin=1"/></net>

<net id="921"><net_src comp="896" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="910" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="392" pin="4"/><net_sink comp="916" pin=2"/></net>

<net id="927"><net_src comp="916" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="902" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="924" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="928" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="872" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="869" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="872" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="869" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="956"><net_src comp="944" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="878" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="963"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="878" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="944" pin="3"/><net_sink comp="958" pin=2"/></net>

<net id="970"><net_src comp="869" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="878" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="872" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="473" pin="4"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="972" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="966" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="116" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="978" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="108" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="46" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="978" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1004"><net_src comp="118" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="992" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="120" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1007"><net_src comp="122" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1014"><net_src comp="118" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="978" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="120" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="122" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1023"><net_src comp="984" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="998" pin="4"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="1008" pin="4"/><net_sink comp="1018" pin=2"/></net>

<net id="1035"><net_src comp="902" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1044"><net_src comp="124" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1045"><net_src comp="1026" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1029" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="452" pin="4"/><net_sink comp="1036" pin=3"/></net>

<net id="1048"><net_src comp="442" pin="4"/><net_sink comp="1036" pin=4"/></net>

<net id="1049"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=5"/></net>

<net id="1058"><net_src comp="124" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1059"><net_src comp="432" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="422" pin="4"/><net_sink comp="1050" pin=2"/></net>

<net id="1061"><net_src comp="412" pin="4"/><net_sink comp="1050" pin=3"/></net>

<net id="1062"><net_src comp="402" pin="4"/><net_sink comp="1050" pin=4"/></net>

<net id="1063"><net_src comp="1032" pin="1"/><net_sink comp="1050" pin=5"/></net>

<net id="1068"><net_src comp="1032" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="62" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1032" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="86" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1032" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="88" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1070" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1093"><net_src comp="1064" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="442" pin="4"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="1050" pin="6"/><net_sink comp="1088" pin=2"/></net>

<net id="1101"><net_src comp="1082" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="442" pin="4"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="1088" pin="3"/><net_sink comp="1096" pin=2"/></net>

<net id="1109"><net_src comp="1064" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1050" pin="6"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="452" pin="4"/><net_sink comp="1104" pin=2"/></net>

<net id="1117"><net_src comp="1082" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="452" pin="4"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="1104" pin="3"/><net_sink comp="1112" pin=2"/></net>

<net id="1125"><net_src comp="1070" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1050" pin="6"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="1029" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1133"><net_src comp="1076" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="1029" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=2"/></net>

<net id="1141"><net_src comp="1076" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1050" pin="6"/><net_sink comp="1136" pin=1"/></net>

<net id="1143"><net_src comp="1026" pin="1"/><net_sink comp="1136" pin=2"/></net>

<net id="1148"><net_src comp="1128" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="1136" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1158"><net_src comp="1036" pin="6"/><net_sink comp="1154" pin=0"/></net>

<net id="1167"><net_src comp="1064" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="402" pin="4"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="1159" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="1175"><net_src comp="1082" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="402" pin="4"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1162" pin="3"/><net_sink comp="1170" pin=2"/></net>

<net id="1183"><net_src comp="1064" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="1159" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="412" pin="4"/><net_sink comp="1178" pin=2"/></net>

<net id="1191"><net_src comp="1082" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="412" pin="4"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="1178" pin="3"/><net_sink comp="1186" pin=2"/></net>

<net id="1199"><net_src comp="1070" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1159" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="422" pin="4"/><net_sink comp="1194" pin=2"/></net>

<net id="1207"><net_src comp="1076" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="422" pin="4"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="1194" pin="3"/><net_sink comp="1202" pin=2"/></net>

<net id="1215"><net_src comp="1076" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="1159" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="432" pin="4"/><net_sink comp="1210" pin=2"/></net>

<net id="1222"><net_src comp="902" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="64" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="42" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="470" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="470" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1252"><net_src comp="126" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="1245" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1259"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1260"><net_src comp="1245" pin="1"/><net_sink comp="1254" pin=2"/></net>

<net id="1264"><net_src comp="1254" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1270"><net_src comp="1261" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1271"><net_src comp="1238" pin="3"/><net_sink comp="1265" pin=2"/></net>

<net id="1272"><net_src comp="1265" pin="3"/><net_sink comp="196" pin=8"/></net>

<net id="1277"><net_src comp="1227" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="106" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="1273" pin="2"/><net_sink comp="196" pin=12"/></net>

<net id="1284"><net_src comp="1227" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="172" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1293"><net_src comp="497" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="507" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1303"><net_src comp="513" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1308"><net_src comp="519" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1313"><net_src comp="526" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1318"><net_src comp="533" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="539" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1327"><net_src comp="545" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1334"><net_src comp="578" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1339"><net_src comp="594" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1344"><net_src comp="610" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1349"><net_src comp="618" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1354"><net_src comp="626" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1358"><net_src comp="632" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1363"><net_src comp="644" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1366"><net_src comp="1360" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1367"><net_src comp="1360" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1368"><net_src comp="1360" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1372"><net_src comp="658" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1377"><net_src comp="666" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1383"><net_src comp="682" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1389"><net_src comp="690" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1394"><net_src comp="795" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1399"><net_src comp="802" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1404"><net_src comp="136" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1410"><net_src comp="140" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1416"><net_src comp="144" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1422"><net_src comp="148" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1428"><net_src comp="152" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1434"><net_src comp="156" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1440"><net_src comp="160" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1443"><net_src comp="1437" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1447"><net_src comp="164" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1450"><net_src comp="1444" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1454"><net_src comp="168" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1460"><net_src comp="809" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1465"><net_src comp="822" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="828" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1474"><net_src comp="847" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1478"><net_src comp="916" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1483"><net_src comp="932" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1487"><net_src comp="958" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="1238" pin=2"/></net>

<net id="1493"><net_src comp="984" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1498"><net_src comp="1018" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1503"><net_src comp="1050" pin="6"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1508"><net_src comp="1096" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1513"><net_src comp="1112" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1518"><net_src comp="1170" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1523"><net_src comp="1186" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1528"><net_src comp="1202" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1533"><net_src comp="1210" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1538"><net_src comp="1218" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1543"><net_src comp="1265" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="1548"><net_src comp="1273" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="196" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {15 }
	Port: outStream_V_keep_V | {15 }
	Port: outStream_V_strb_V | {15 }
	Port: outStream_V_user_V | {15 }
	Port: outStream_V_last_V | {15 }
	Port: outStream_V_id_V | {15 }
	Port: outStream_V_dest_V | {15 }
 - Input state : 
	Port: cnn_pool_d4x4_p2x2 : inStream_V_data_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : inStream_V_user_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : inStream_V_last_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : inStream_V_id_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_pool_d4x4_p2x2 : ctrl | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_43 : 2
		tmp_7 : 1
		cond : 2
		x_1 : 1
	State 3
		lineBuffer_0_3_1 : 1
		lineBuffer_0_3_4 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_65 : 2
		tmp_9 : 1
	State 6
		or_cond : 1
		newSel : 1
		lineBuffer_1_3_2 : 2
		newSel2 : 1
		lineBuffer_1_3_4 : 2
		lineBuffer_1_3_6 : 1
		lineBuffer_1_3_7 : 2
		lineBuffer_1_3_9 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_94 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_3_mid2_v : 2
		tmp_11 : 3
		cond1_mid1 : 1
		cond1 : 1
		cond1_mid2 : 2
		x_3 : 3
	State 9
		tmp : 1
		tmp1 : 1
		sel_tmp1 : 1
		sel_tmp2 : 1
		sel_tmp4 : 1
		sel_tmp10 : 2
		sel_tmp12 : 1
		window_2_2_7 : 3
		window_2_2 : 3
		window_2_2_1 : 4
		window_2_2_3 : 4
		window_2_2_4 : 5
		empty_11 : 1
	State 10
		StgValue_137 : 1
		StgValue_138 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		tmp_16 : 1
		icmp : 2
		StgValue_146 : 3
		readCount : 1
		StgValue_149 : 2
	State 12
		StgValue_152 : 1
	State 13
		StgValue_168 : 1
		StgValue_169 : 1
		StgValue_170 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		y_assign_cast_mid2_v : 2
		tmp_12 : 3
		tmp_13 : 3
		tmp_5 : 4
		StgValue_182 : 4
		tmp_4_0_1_i : 1
		maxValue_0_1_maxVal : 2
		tmp_4_1_i : 3
		maxValue_17_0_maxVal : 4
		tmp6 : 1
		tmp7 : 1
		a_assign : 2
		tmp_14 : 3
		tmp_1_i_i : 3
		tmp_3 : 4
		tmp_6 : 3
		result : 5
		tmp_15 : 3
		windowRightCol_0 : 4
		lineBuffer_0_3_15 : 4
		sel_tmp13 : 4
		sel_tmp14 : 4
		sel_tmp15 : 4
		or_cond2 : 5
		newSel4 : 5
		lineBuffer_0_3_6 : 5
		newSel6 : 5
		lineBuffer_0_3_7 : 5
		lineBuffer_0_3_9 : 5
		lineBuffer_0_3_13 : 6
		lineBuffer_0_3_14 : 5
		StgValue_211 : 7
		StgValue_212 : 6
		StgValue_213 : 5
		newSel8 : 5
		lineBuffer_1_3_10 : 5
		newSel1 : 5
		lineBuffer_1_3_11 : 5
		lineBuffer_1_3_18 : 5
		lineBuffer_1_3_19 : 6
		lineBuffer_1_3_20 : 5
		empty_13 : 1
		x_4 : 3
	State 14
		writeCount : 1
		sel_SEBB_i : 1
		tmp_4_i_i : 1
		result_1 : 2
		result_1_cast : 3
		tmp_data_V : 4
		tmp_last_V : 2
		StgValue_235 : 5
		StgValue_236 : 2
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |   lineBuffer_0_3_1_fu_519   |    0    |    32   |
|          |   lineBuffer_0_3_4_fu_526   |    0    |    32   |
|          |        newSel_fu_570        |    0    |    32   |
|          |   lineBuffer_1_3_2_fu_578   |    0    |    32   |
|          |        newSel2_fu_586       |    0    |    32   |
|          |   lineBuffer_1_3_4_fu_594   |    0    |    32   |
|          |   lineBuffer_1_3_6_fu_602   |    0    |    32   |
|          |   lineBuffer_1_3_7_fu_610   |    0    |    32   |
|          |   lineBuffer_1_3_9_fu_618   |    0    |    32   |
|          |        x4_mid2_fu_644       |    0    |    2    |
|          |     tmp_3_mid2_v_fu_658     |    0    |    2    |
|          |      cond1_mid2_fu_682      |    0    |    1    |
|          |       sel_tmp2_fu_733       |    0    |    32   |
|          |       sel_tmp10_fu_752      |    0    |    32   |
|          |     window_2_2_7_fu_771     |    0    |    32   |
|          |      window_2_2_fu_779      |    0    |    32   |
|          |     window_2_2_1_fu_787     |    0    |    32   |
|          |     window_2_2_3_fu_795     |    0    |    32   |
|          |     window_2_2_4_fu_802     |    0    |    32   |
|          |     x_assign_mid2_fu_902    |    0    |    3    |
|  select  | y_assign_cast_mid2_v_fu_916 |    0    |    3    |
|          |  maxValue_0_1_maxVal_fu_944 |    0    |    32   |
|          | maxValue_17_0_maxVal_fu_958 |    0    |    32   |
|          |        result_fu_1018       |    0    |    20   |
|          |       newSel4_fu_1088       |    0    |    32   |
|          |   lineBuffer_0_3_6_fu_1096  |    0    |    32   |
|          |       newSel6_fu_1104       |    0    |    32   |
|          |   lineBuffer_0_3_7_fu_1112  |    0    |    32   |
|          |   lineBuffer_0_3_9_fu_1120  |    0    |    32   |
|          |  lineBuffer_0_3_13_fu_1128  |    0    |    32   |
|          |  lineBuffer_0_3_14_fu_1136  |    0    |    32   |
|          |       newSel8_fu_1162       |    0    |    32   |
|          |  lineBuffer_1_3_10_fu_1170  |    0    |    32   |
|          |       newSel1_fu_1178       |    0    |    32   |
|          |  lineBuffer_1_3_11_fu_1186  |    0    |    32   |
|          |  lineBuffer_1_3_18_fu_1194  |    0    |    32   |
|          |  lineBuffer_1_3_19_fu_1202  |    0    |    32   |
|          |  lineBuffer_1_3_20_fu_1210  |    0    |    32   |
|          |      sel_SEBB_i_fu_1238     |    0    |    32   |
|          |       result_1_fu_1254      |    0    |    21   |
|          |      tmp_data_V_fu_1265     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |          x_1_fu_513         |    0    |    3    |
|          |          x_2_fu_539         |    0    |    3    |
|          |  indvar_flatten_next_fu_632 |    0    |    3    |
|          |          y9_fu_652          |    0    |    2    |
|          |          x_3_fu_690         |    0    |    2    |
|          | indvar_flatten_next7_fu_828 |    0    |    5    |
|    add   |       readCount_fu_853      |    0    |    32   |
|          |          y_s_fu_910         |    0    |    3    |
|          |         tmp6_fu_966         |    0    |    16   |
|          |         tmp7_fu_972         |    0    |    32   |
|          |       a_assign_fu_978       |    0    |    16   |
|          |         x_4_fu_1218         |    0    |    3    |
|          |      writeCount_fu_1227     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |       exitcond1_fu_497      |    0    |    2    |
|          |         cond_fu_507         |    0    |    1    |
|          |       exitcond4_fu_533      |    0    |    2    |
|          |        sel_tmp_fu_549       |    0    |    1    |
|          |       sel_tmp7_fu_554       |    0    |    1    |
|          |       sel_tmp9_fu_559       |    0    |    1    |
|          |   exitcond_flatten_fu_626   |    0    |    2    |
|          |       exitcond_fu_638       |    0    |    1    |
|          |      cond1_mid1_fu_670      |    0    |    1    |
|          |         cond1_fu_676        |    0    |    1    |
|          |       sel_tmp5_fu_701       |    0    |    1    |
|          |       sel_tmp6_fu_706       |    0    |    1    |
|   icmp   |       sel_tmp8_fu_711       |    0    |    1    |
|          |       sel_tmp3_fu_741       |    0    |    1    |
|          |       sel_tmp11_fu_760      |    0    |    1    |
|          |   exitcond_flatten8_fu_822  |    0    |    2    |
|          |         icmp_fu_847         |    0    |    10   |
|          |       exitcond2_fu_896      |    0    |    2    |
|          |      tmp_4_0_1_i_fu_938     |    0    |    11   |
|          |       tmp_4_1_i_fu_952      |    0    |    11   |
|          |      sel_tmp13_fu_1064      |    0    |    1    |
|          |      sel_tmp14_fu_1070      |    0    |    1    |
|          |      sel_tmp15_fu_1076      |    0    |    1    |
|          |     tmp_4_1_1_i_fu_1233     |    0    |    11   |
|          |      tmp_last_V_fu_1273     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    mux   |   windowRightCol_0_fu_1036  |    0    |    32   |
|          |  lineBuffer_0_3_15_fu_1050  |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    sub   |       tmp_1_i_i_fu_992      |    0    |    32   |
|          |      tmp_4_i_i_fu_1248      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_716         |    0    |    1    |
|          |         tmp1_fu_721         |    0    |    1    |
|    and   |       sel_tmp1_fu_727       |    0    |    1    |
|          |       sel_tmp4_fu_746       |    0    |    1    |
|          |       sel_tmp12_fu_765      |    0    |    1    |
|          |         tmp_5_fu_932        |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    or    |        or_cond_fu_564       |    0    |    1    |
|          |       or_cond2_fu_1082      |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    xor   |    sel_tmp13_mid2_fu_696    |    0    |    1    |
|----------|-----------------------------|---------|---------|
|   read   |    ctrl_read_read_fu_172    |    0    |    0    |
|          |       grp_read_fu_178       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_196      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|          grp_fu_493         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_7_fu_503        |    0    |    0    |
|          |         tmp_9_fu_545        |    0    |    0    |
|          |        tmp_11_fu_666        |    0    |    0    |
|   trunc  |        tmp_10_fu_809        |    0    |    0    |
|          |        tmp_12_fu_924        |    0    |    0    |
|          |        tmp_13_fu_928        |    0    |    0    |
|          |        tmp_15_fu_1032       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_16_fu_837        |    0    |    0    |
|partselect|         tmp_3_fu_998        |    0    |    0    |
|          |        tmp_6_fu_1008        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_14_fu_984        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     result_cast_fu_1245     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    result_1_cast_fu_1261    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1496  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     cond1_mid2_reg_1380     |    1   |
|        cond_reg_1294        |    1   |
|      ctrl_read_reg_1285     |   32   |
|      exitcond1_reg_1290     |    1   |
|      exitcond4_reg_1315     |    1   |
|  exitcond_flatten8_reg_1462 |    1   |
|  exitcond_flatten_reg_1351  |    1   |
|        icmp_reg_1471        |    1   |
|   indvar_flatten6_reg_377   |    5   |
|indvar_flatten_next7_reg_1466|    5   |
| indvar_flatten_next_reg_1355|    3   |
|    indvar_flatten_reg_320   |    3   |
|    lineBuffer_0_2_reg_238   |   32   |
|   lineBuffer_0_2_s_reg_449  |   32   |
|  lineBuffer_0_3_15_reg_1500 |   32   |
|  lineBuffer_0_3_1_reg_1305  |   32   |
|   lineBuffer_0_3_3_reg_439  |   32   |
|  lineBuffer_0_3_4_reg_1310  |   32   |
|  lineBuffer_0_3_5_reg_1425  |   32   |
|  lineBuffer_0_3_6_reg_1505  |   32   |
|  lineBuffer_0_3_7_reg_1510  |   32   |
|  lineBuffer_0_3_8_reg_1431  |   32   |
|    lineBuffer_0_3_reg_226   |   32   |
|   lineBuffer_1_2_3_reg_409  |   32   |
|    lineBuffer_1_2_reg_273   |   32   |
|  lineBuffer_1_3_10_reg_1515 |   32   |
|  lineBuffer_1_3_11_reg_1520 |   32   |
|  lineBuffer_1_3_17_reg_419  |   32   |
|  lineBuffer_1_3_19_reg_1525 |   32   |
|   lineBuffer_1_3_1_reg_429  |   32   |
|  lineBuffer_1_3_20_reg_1530 |   32   |
|  lineBuffer_1_3_2_reg_1331  |   32   |
|   lineBuffer_1_3_3_reg_399  |   32   |
|  lineBuffer_1_3_4_reg_1336  |   32   |
|   lineBuffer_1_3_5_reg_285  |   32   |
|  lineBuffer_1_3_7_reg_1341  |   32   |
|   lineBuffer_1_3_8_reg_297  |   32   |
|  lineBuffer_1_3_9_reg_1346  |   32   |
|    lineBuffer_1_3_reg_261   |   32   |
|maxValue_17_0_maxVal_reg_1484|   32   |
|     readCount_1_reg_1444    |   32   |
|       result_reg_1495       |   20   |
|       tmp_10_reg_1457       |    1   |
|       tmp_11_reg_1374       |    1   |
|       tmp_14_reg_1490       |    1   |
|    tmp_3_mid2_v_reg_1369    |    2   |
|        tmp_5_reg_1480       |    1   |
|        tmp_9_reg_1324       |    2   |
|     tmp_data_V_reg_1540     |   32   |
|     tmp_last_V_reg_1545     |    1   |
| window_0_0_read_as_reg_1401 |   32   |
|     window_0_0_reg_1407     |   32   |
|     window_0_1_reg_1413     |   32   |
| window_1_0_read_as_reg_1419 |   32   |
|      window_1_0_reg_470     |   32   |
|     window_1_1_1_reg_354    |   32   |
|      window_1_1_reg_459     |   32   |
|     window_1_2_1_reg_342    |   32   |
|    window_2_2_2_reg_1451    |   32   |
|    window_2_2_3_reg_1391    |   32   |
|    window_2_2_4_reg_1396    |   32   |
|    writeCount_1_reg_1437    |   32   |
|          x1_reg_309         |    3   |
|       x4_mid2_reg_1360      |    2   |
|          x4_reg_366         |    2   |
|         x_1_reg_1300        |    3   |
|         x_2_reg_1319        |    3   |
|         x_3_reg_1386        |    2   |
|         x_4_reg_1535        |    3   |
|       x_assign_reg_482      |    3   |
|          x_reg_250          |    3   |
|          y3_reg_331         |    2   |
|y_assign_cast_mid2_v_reg_1475|    3   |
|       y_assign_reg_388      |    3   |
+-----------------------------+--------+
|            Total            |  1460  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_196     |  p8  |   2  |  32  |   64   ||    32   |
|     grp_write_fu_196     |  p12 |   2  |   1  |    2   ||    1    |
|  lineBuffer_0_3_reg_226  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_0_2_reg_238  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_1_3_reg_261  |  p0  |   2  |  32  |   64   ||    32   |
|  lineBuffer_1_2_reg_273  |  p0  |   2  |  32  |   64   ||    32   |
| lineBuffer_1_3_5_reg_285 |  p0  |   2  |  32  |   64   ||    32   |
| lineBuffer_1_3_8_reg_297 |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_2_1_reg_342   |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_1_1_reg_354   |  p0  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   578  ||  15.71  ||   289   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1496  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   289  |
|  Register |    -   |  1460  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |  1460  |  1785  |
+-----------+--------+--------+--------+
