#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 28 13:29:24 2025
# Process ID: 11316
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1
# Command line: vivado.exe -log CALCULATOR_UNIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CALCULATOR_UNIT.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/CALCULATOR_UNIT.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CALCULATOR_UNIT.tcl -notrace
Command: synth_design -top CALCULATOR_UNIT -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1006.051 ; gain = 234.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CALCULATOR_UNIT' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:26]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/.Xil/Vivado-11316-Ido/realtime/xbip_dsp48_macro_0_stub.v:6' bound to instance 'DUT_DSP' of component 'xbip_dsp48_macro_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'xbip_dsp48_macro_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/.Xil/Vivado-11316-Ido/realtime/xbip_dsp48_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xbip_dsp48_macro_0' (1#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/.Xil/Vivado-11316-Ido/realtime/xbip_dsp48_macro_0_stub.v:6]
ERROR: [Synth 8-690] width mismatch in assignment; target has 2 bits, source has 3 bits [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:141]
WARNING: [Synth 8-614] signal 'P_OUT' is read in the process but is not in the sensitivity list [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'CALCULATOR_UNIT' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1079.758 ; gain = 308.113
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 13:29:35 2025...
