# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: D:\2024\FPGA\codeFPGAL_LIB\AUDIO\top.csv
# Generated on: Thu Jul 25 10:09:00 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
audio_i2c_clock,Output,PIN_B7,8,B8_N1,PIN_B7,2.5 V,,,,,
audio_i2c_data,Bidir,PIN_A8,8,B8_N1,PIN_A8,2.5 V,,,,,
clock_50Mhz,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
pin_AUD_BCLK,Output,PIN_F2,1,B1_N1,PIN_F2,2.5 V,,,,,
pin_AUD_DACDAT,Output,PIN_D1,1,B1_N0,PIN_D1,2.5 V,,,,,
pin_AUD_DACLRCK,Output,PIN_E3,1,B1_N0,PIN_E3,2.5 V,,,,,
pin_AUD_XCK,Output,PIN_E1,1,B1_N0,PIN_E1,2.5 V,,,,,
pin_led_ready,Output,PIN_G19,7,B7_N2,PIN_AB28,2.5 V,,,,,
pin_reset,Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,
pin_setup,Input,PIN_M21,6,B6_N1,PIN_M21,2.5 V,,,,,
pin_start,Input,PIN_R24,5,B5_N0,PIN_R24,2.5 V,,,,,
