[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~HalfFullAdder_1|HalfFullAdder_1>io_carryOut",
    "sources":[
      "~HalfFullAdder_1|HalfFullAdder_1>io_a",
      "~HalfFullAdder_1|HalfFullAdder_1>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~HalfFullAdder_1|HalfFullAdder_1>io_s",
    "sources":[
      "~HalfFullAdder_1|HalfFullAdder_1>io_a",
      "~HalfFullAdder_1|HalfFullAdder_1>io_b"
    ]
  }
]