<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<!--
Generated by ST-Developer EXPRESS to HTML Converter
from <A HREF="http://www.steptools.com" TARGET="_top">STEP Tools, Inc.</A>

Generated on 2003-06-20T12:24:33-04:00
-->
<HTML><HEAD><TITLE>RULE part_device_terminal_model_port_assignment_unique_constraint</TITLE></HEAD>
<BODY bgcolor=#ffffff>
<H1>RULE part_device_terminal_model_port_assignment_unique_constraint</H1>
<PRE>


   <B>RULE</B> <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint">part_device_terminal_model_port_assignment_unique_constraint</A> <B>FOR</B> <B>(</B><A href='e_614.htm'>property_definition_representation</A> <B>)</B><B>;</B>
   <B>LOCAL</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.amp_bag">amp_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <A href='e_25.htm'>analytical_model_port</A> <B>:=</B> <B>[</B><B>]</B><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.pdr_bag">pdr_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <A href='e_614.htm'>property_definition_representation</A><B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.pass">pass</A> <B>:</B> <B>BOOLEAN</B> <B>:=</B> TRUE<B>;</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.sa_bag">sa_bag</A> <B>:</B> <B>BAG</B> <B>OF</B> <A href='e_677.htm'>shape_aspect</A><B>;</B>
   <B>END_LOCAL</B><B>;</B>
      <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.$REPEAT$317.i">i</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>property_definition_representation<B>)</B> <B>BY</B> 1<B>;</B>
         <B>IF</B> <B>EXISTS</B><B>(</B>property_definition_representation<B>[</B>i<B>]</B><B>.</B>used_representation<B>)</B> <B>THEN</B>
            <B>IF</B> 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' <B>+</B> 'ANALYTICAL_MODEL_PORT' <B>IN</B> <B>TYPEOF</B><B>(</B>property_definition_representation<B>[</B>i<B>]</B><B>.</B>used_representation<B>)</B> <B>THEN</B>
               <B>IF</B> <B>NOT</B> <B>(</B>property_definition_representation<B>[</B>i<B>]</B><B>.</B>used_representation <B>IN</B> amp_bag<B>)</B> <B>THEN</B>
                  amp_bag <B>:=</B> amp_bag <B>+</B> property_definition_representation<B>[</B>i<B>]</B><B>.</B>used_representation<B>;</B>
               <B>END_IF</B><B>;</B>
            <B>END_IF</B><B>;</B>
         <B>END_IF</B><B>;</B>
      <B>END_REPEAT</B><B>;</B>
      <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.$REPEAT$318.i">i</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>amp_bag<B>)</B> <B>BY</B> 1<B>;</B>
         <B>IF</B> <B>NOT</B> pass <B>THEN</B>
            <B>ESCAPE</B><B>;</B>
         <B>END_IF</B><B>;</B>
         sa_bag <B>:=</B> <B>[</B><B>]</B><B>;</B>
         pdr_bag <B>:=</B> <B>QUERY</B> <B>(</B><A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.$REPEAT$318.$QUERY$2151.pdr">pdr</A> <B>&lt;*</B> property_definition_representation<B>|</B> pdr<B>.</B>used_representation <B>:=:</B> amp_bag<B>[</B>i<B>]</B><B>)</B><B>;</B>
         <B>REPEAT</B> <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.$REPEAT$318.$REPEAT$319.j">j</A> <B>:=</B> 1 <B>TO</B> <B>SIZEOF</B><B>(</B>pdr_bag<B>)</B> <B>BY</B> 1<B>;</B>
            <B>IF</B> <B>EXISTS</B><B>(</B>pdr_bag<B>[</B>j<B>]</B><B>.</B>definition<B>.</B>definition<B>)</B> <B>THEN</B>
               <B>IF</B> pdr_bag<B>[</B>j<B>]</B><B>.</B>definition<B>.</B>definition <B>IN</B> sa_bag <B>THEN</B>
                  pass <B>:=</B> FALSE<B>;</B>
                  <B>ESCAPE</B><B>;</B>
               <B>ELSE</B>
                  sa_bag <B>:=</B> sa_bag <B>+</B> pdr_bag<B>[</B>j<B>]</B><B>.</B>definition<B>.</B>definition<B>;</B>
               <B>END_IF</B><B>;</B>
            <B>END_IF</B><B>;</B>
         <B>END_REPEAT</B><B>;</B>
      <B>END_REPEAT</B><B>;</B>
   <B>WHERE</B>
      <A name="electronic_assembly_interconnect_and_packaging_design.part_device_terminal_model_port_assignment_unique_constraint.WR1">WR1</A><B>:</B>
         pass<B>;</B>
   <B>END_RULE</B><B>;</B>
</PRE></BODY></HMTL>
</BODY></HTML>